[03/09 19:02:04      0s] 
[03/09 19:02:04      0s] Cadence Innovus(TM) Implementation System.
[03/09 19:02:04      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/09 19:02:04      0s] 
[03/09 19:02:04      0s] Version:	v21.13-s100_1, built Fri Mar 4 14:32:31 PST 2022
[03/09 19:02:04      0s] Options:	-no_gui -init apr.tcl 
[03/09 19:02:04      0s] Date:		Sun Mar  9 19:02:04 2025
[03/09 19:02:04      0s] Host:		ic21 (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (16cores*64cpus*AMD EPYC 7282 16-Core Processor 512KB)
[03/09 19:02:04      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/09 19:02:04      0s] 
[03/09 19:02:04      0s] License:
[03/09 19:02:04      0s] 		[19:02:04.370565] Configured Lic search path (20.02-s004): 5280@nthucad:5280@lstc:26585@lshc::1717@lshc

[03/09 19:02:04      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/09 19:02:04      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/09 19:02:17     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.13-s100_1 (64bit) 03/04/2022 14:32 (Linux 3.10.0-693.el7.x86_64)
[03/09 19:02:19     14s] @(#)CDS: NanoRoute 21.13-s100_1 NR220220-0140/21_13-UB (database version 18.20.572) {superthreading v2.17}
[03/09 19:02:19     14s] @(#)CDS: AAE 21.13-s034 (64bit) 03/04/2022 (Linux 3.10.0-693.el7.x86_64)
[03/09 19:02:19     14s] @(#)CDS: CTE 21.13-s042_1 () Mar  4 2022 08:38:36 ( )
[03/09 19:02:19     14s] @(#)CDS: SYNTECH 21.13-s014_1 () Feb 17 2022 23:50:03 ( )
[03/09 19:02:19     14s] @(#)CDS: CPE v21.13-s074
[03/09 19:02:19     14s] @(#)CDS: IQuantus/TQuantus 20.1.2-s656 (64bit) Tue Nov 9 23:11:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/09 19:02:19     14s] @(#)CDS: OA 22.60-p067 Fri Jan 14 12:14:46 2022
[03/09 19:02:19     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/09 19:02:19     14s] @(#)CDS: RCDB 11.15.0
[03/09 19:02:19     14s] @(#)CDS: STYLUS 21.11-s013_1 (12/14/2021 07:38 PST)
[03/09 19:02:19     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S.

[03/09 19:02:19     14s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] **INFO:  MMMC transition support version v31-84 
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 19:02:21     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 19:02:21     16s] Sourcing file "apr.tcl" ...
[03/09 19:02:21     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 19:02:21     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 19:02:21     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/09 19:02:21     16s] <CMD> suppressMessage ENCEXT-2799
[03/09 19:02:21     16s] <CMD> win
[03/09 19:02:21     16s] Cannot display window in tcl mode
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> get_message -id GLOBAL-100 -suppress
[03/09 19:02:21     16s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[03/09 19:02:21     16s] Setting releaseMultiCpuLicenseMode to false.
[03/09 19:02:21     16s] <CMD> setDistributeHost -local
[03/09 19:02:21     16s] The timeout for a remote job to respond is 3600 seconds.
[03/09 19:02:21     16s] Submit command for task runs will be: local
[03/09 19:02:21     16s] <CMD> setDesignMode -process 7 -node N7
[03/09 19:02:21     16s] ##  Process: 7             (User Set)               
[03/09 19:02:21     16s] ##     Node: N7            (User Set)           
[03/09 19:02:21     16s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/09 19:02:21     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/09 19:02:21     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/09 19:02:21     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/09 19:02:21     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/09 19:02:21     16s] <CMD> set init_gnd_net VSS
[03/09 19:02:21     16s] <CMD> set init_lef_file {../lef/asap7_tech_4x_201209.lef ../lef/asap7sc7p5t_28_L_4x_220121a.lef ../lef/asap7sc7p5t_28_SL_4x_220121a.lef}
[03/09 19:02:21     16s] <CMD> set init_design_settop 0
[03/09 19:02:21     16s] <CMD> set init_verilog ../design/sha256.v
[03/09 19:02:21     16s] <CMD> set init_mmmc_file mmmc.view
[03/09 19:02:21     16s] <CMD> set init_pwr_net VDD
[03/09 19:02:21     16s] <CMD> init_design
[03/09 19:02:21     16s] #% Begin Load MMMC data ... (date=03/09 19:02:21, mem=658.6M)
[03/09 19:02:21     16s] #% End Load MMMC data ... (date=03/09 19:02:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.4M, current mem=659.4M)
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] Loading LEF file ../lef/asap7_tech_4x_201209.lef ...
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] Loading LEF file ../lef/asap7sc7p5t_28_L_4x_220121a.lef ...
[03/09 19:02:21     16s] Set DBUPerIGU to M1 pitch 576.
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] Loading LEF file ../lef/asap7sc7p5t_28_SL_4x_220121a.lef ...
[03/09 19:02:21     16s] 
[03/09 19:02:21     16s] viaInitial starts at Sun Mar  9 19:02:21 2025
viaInitial ends at Sun Mar  9 19:02:21 2025
Loading view definition file from mmmc.view
[03/09 19:02:21     16s] Starting library reading in 'Multi-threaded flow' (with '8' threads)
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_LVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] Read 42 cells in library asap7sc7p5t_AO_LVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_LVT_TT_nldm_220122.lib.
[03/09 19:02:22     22s] Read 37 cells in library asap7sc7p5t_INVBUF_LVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_LVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] Read 34 cells in library asap7sc7p5t_OA_LVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_LVT_TT_nldm_220123.lib.
[03/09 19:02:22     22s] Read 33 cells in library asap7sc7p5t_SEQ_LVT_TT_nldm_220123.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 11387)
[03/09 19:02:22     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.lib, Line 14287)
[03/09 19:02:22     22s] Read 56 cells in library asap7sc7p5t_SIMPLE_LVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_AO_SLVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] Read 42 cells in library asap7sc7p5t_AO_SLVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_INVBUF_SLVT_TT_nldm_220122.lib.
[03/09 19:02:22     22s] Read 37 cells in library asap7sc7p5t_INVBUF_SLVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_OA_SLVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] Read 34 cells in library asap7sc7p5t_OA_SLVT_TT_nldm_211120.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.lib.
[03/09 19:02:22     22s] Read 33 cells in library asap7sc7p5t_SEQ_SLVT_TT_nldm_220123.
[03/09 19:02:22     22s] Reading tc timing library /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib.
[03/09 19:02:22     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 11387)
[03/09 19:02:22     22s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /users/course/2025S/VLSIPDA202501/g113062640/HW1/lib/asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.lib, Line 14287)
[03/09 19:02:22     22s] Read 56 cells in library asap7sc7p5t_SIMPLE_SLVT_TT_nldm_211120.
[03/09 19:02:22     23s] Library reading multithread flow ended.
[03/09 19:02:23     23s] Ending "PreSetAnalysisView" (total cpu=0:00:07.0, real=0:00:02.0, peak res=1312.4M, current mem=713.2M)
[03/09 19:02:23     23s] *** End library_loading (cpu=0.12min, real=0.03min, mem=101.5M, fe_cpu=0.39min, fe_real=0.32min, fe_mem=929.6M) ***
[03/09 19:02:23     23s] #% Begin Load netlist data ... (date=03/09 19:02:23, mem=713.3M)
[03/09 19:02:23     23s] *** Begin netlist parsing (mem=929.6M) ***
[03/09 19:02:23     23s] Created 404 new cells from 10 timing libraries.
[03/09 19:02:23     23s] Reading netlist ...
[03/09 19:02:23     23s] Backslashed names will retain backslash and a trailing blank character.
[03/09 19:02:23     23s] Reading verilog netlist '../design/sha256.v'
[03/09 19:02:23     23s] 
[03/09 19:02:23     23s] *** Memory Usage v#1 (Current mem = 929.551M, initial mem = 387.363M) ***
[03/09 19:02:23     23s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=929.6M) ***
[03/09 19:02:23     23s] #% End Load netlist data ... (date=03/09 19:02:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=726.7M, current mem=726.7M)
[03/09 19:02:23     23s] Top level cell is sha256.
[03/09 19:02:23     23s] Hooked 404 DB cells to tlib cells.
[03/09 19:02:23     23s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=783.3M, current mem=783.3M)
[03/09 19:02:23     23s] Starting recursive module instantiation check.
[03/09 19:02:23     23s] No recursion found.
[03/09 19:02:23     23s] Building hierarchical netlist for Cell sha256 ...
[03/09 19:02:23     23s] *** Netlist is unique.
[03/09 19:02:23     23s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[03/09 19:02:23     23s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[03/09 19:02:23     23s] ** info: there are 425 modules.
[03/09 19:02:23     23s] ** info: there are 9222 stdCell insts.
[03/09 19:02:23     23s] 
[03/09 19:02:23     23s] *** Memory Usage v#1 (Current mem = 952.965M, initial mem = 387.363M) ***
[03/09 19:02:23     23s] Start create_tracks
[03/09 19:02:23     24s] Extraction setup Started 
[03/09 19:02:23     24s] 
[03/09 19:02:23     24s] Trim Metal Layers:
[03/09 19:02:23     24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/09 19:02:23     24s] Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/09 19:02:23     24s] __QRC_SADV_USE_LE__ is set 0
[03/09 19:02:24     24s] Metal Layer Id 1 is M1 
[03/09 19:02:24     24s] Metal Layer Id 2 is M2 
[03/09 19:02:24     24s] Metal Layer Id 3 is M3 
[03/09 19:02:24     24s] Metal Layer Id 4 is M4 
[03/09 19:02:24     24s] Metal Layer Id 5 is M5 
[03/09 19:02:24     24s] Metal Layer Id 6 is M6 
[03/09 19:02:24     24s] Metal Layer Id 7 is M7 
[03/09 19:02:24     24s] Metal Layer Id 8 is M8 
[03/09 19:02:24     24s] Metal Layer Id 9 is M9 
[03/09 19:02:24     24s] Metal Layer Id 10 is Pad 
[03/09 19:02:24     24s] Via Layer Id 33 is V0 
[03/09 19:02:24     24s] Via Layer Id 34 is V1 
[03/09 19:02:24     24s] Via Layer Id 35 is V2 
[03/09 19:02:24     24s] Via Layer Id 36 is V3 
[03/09 19:02:24     24s] Via Layer Id 37 is V4 
[03/09 19:02:24     24s] Via Layer Id 38 is V5 
[03/09 19:02:24     24s] Via Layer Id 39 is V6 
[03/09 19:02:24     24s] Via Layer Id 40 is V7 
[03/09 19:02:24     24s] Via Layer Id 41 is V8 
[03/09 19:02:24     24s] Via Layer Id 42 is V9 
[03/09 19:02:24     24s] 
[03/09 19:02:24     24s] Trim Metal Layers:
[03/09 19:02:24     24s] Generating auto layer map file.
[03/09 19:02:24     24s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[03/09 19:02:24     24s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[03/09 19:02:24     24s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[03/09 19:02:24     24s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[03/09 19:02:24     24s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[03/09 19:02:24     24s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[03/09 19:02:24     24s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[03/09 19:02:24     24s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[03/09 19:02:24     24s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[03/09 19:02:24     24s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[03/09 19:02:24     24s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[03/09 19:02:24     24s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[03/09 19:02:24     24s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[03/09 19:02:24     24s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[03/09 19:02:24     24s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[03/09 19:02:24     24s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[03/09 19:02:24     24s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[03/09 19:02:24     24s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[03/09 19:02:24     24s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[03/09 19:02:24     24s] Metal Layer Id 1 mapped to 2 
[03/09 19:02:24     24s] Via Layer Id 1 mapped to 3 
[03/09 19:02:24     24s] Metal Layer Id 2 mapped to 4 
[03/09 19:02:24     24s] Via Layer Id 2 mapped to 5 
[03/09 19:02:24     24s] Metal Layer Id 3 mapped to 6 
[03/09 19:02:24     24s] Via Layer Id 3 mapped to 7 
[03/09 19:02:24     24s] Metal Layer Id 4 mapped to 8 
[03/09 19:02:24     24s] Via Layer Id 4 mapped to 9 
[03/09 19:02:24     24s] Metal Layer Id 5 mapped to 10 
[03/09 19:02:24     24s] Via Layer Id 5 mapped to 11 
[03/09 19:02:24     24s] Metal Layer Id 6 mapped to 12 
[03/09 19:02:24     24s] Via Layer Id 6 mapped to 13 
[03/09 19:02:24     24s] Metal Layer Id 7 mapped to 14 
[03/09 19:02:24     24s] Via Layer Id 7 mapped to 15 
[03/09 19:02:24     24s] Metal Layer Id 8 mapped to 16 
[03/09 19:02:24     24s] Via Layer Id 8 mapped to 17 
[03/09 19:02:24     24s] Metal Layer Id 9 mapped to 18 
[03/09 19:02:24     24s] Via Layer Id 9 mapped to 19 
[03/09 19:02:24     24s] Metal Layer Id 10 mapped to 20 
[03/09 19:02:24     24s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/09 19:02:24     24s] eee: Reading patterns meta data.
[03/09 19:02:24     24s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/09 19:02:24     24s] Restore PreRoute Pattern Extraction data failed.
[03/09 19:02:24     24s] Importing multi-corner technology file(s) for preRoute extraction...
[03/09 19:02:24     24s] ../qrc/qrcTechFile_typ03_scaled4xV06
[03/09 19:02:25     25s] Metal Layer Id 1 is M1 
[03/09 19:02:25     25s] Metal Layer Id 2 is M2 
[03/09 19:02:25     25s] Metal Layer Id 3 is M3 
[03/09 19:02:25     25s] Metal Layer Id 4 is M4 
[03/09 19:02:25     25s] Metal Layer Id 5 is M5 
[03/09 19:02:25     25s] Metal Layer Id 6 is M6 
[03/09 19:02:25     25s] Metal Layer Id 7 is M7 
[03/09 19:02:25     25s] Metal Layer Id 8 is M8 
[03/09 19:02:25     25s] Metal Layer Id 9 is M9 
[03/09 19:02:25     25s] Metal Layer Id 10 is Pad 
[03/09 19:02:25     25s] Via Layer Id 33 is V0 
[03/09 19:02:25     25s] Via Layer Id 34 is V1 
[03/09 19:02:25     25s] Via Layer Id 35 is V2 
[03/09 19:02:25     25s] Via Layer Id 36 is V3 
[03/09 19:02:25     25s] Via Layer Id 37 is V4 
[03/09 19:02:25     25s] Via Layer Id 38 is V5 
[03/09 19:02:25     25s] Via Layer Id 39 is V6 
[03/09 19:02:25     25s] Via Layer Id 40 is V7 
[03/09 19:02:25     25s] Via Layer Id 41 is V8 
[03/09 19:02:25     25s] Via Layer Id 42 is V9 
[03/09 19:02:25     25s] 
[03/09 19:02:25     25s] Trim Metal Layers:
[03/09 19:02:25     25s] Generating auto layer map file.
[03/09 19:02:25     25s]  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[03/09 19:02:25     25s]  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[03/09 19:02:25     25s]  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[03/09 19:02:25     25s]  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[03/09 19:02:25     25s]  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[03/09 19:02:25     25s]  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[03/09 19:02:25     25s]  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[03/09 19:02:25     25s]  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[03/09 19:02:25     25s]  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[03/09 19:02:25     25s]  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[03/09 19:02:25     25s]  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[03/09 19:02:25     25s]  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[03/09 19:02:25     25s]  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[03/09 19:02:25     25s]  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[03/09 19:02:25     25s]  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[03/09 19:02:25     25s]  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[03/09 19:02:25     25s]  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[03/09 19:02:25     25s]  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[03/09 19:02:25     25s]  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[03/09 19:02:25     25s] Metal Layer Id 1 mapped to 2 
[03/09 19:02:25     25s] Via Layer Id 1 mapped to 3 
[03/09 19:02:25     25s] Metal Layer Id 2 mapped to 4 
[03/09 19:02:25     25s] Via Layer Id 2 mapped to 5 
[03/09 19:02:25     25s] Metal Layer Id 3 mapped to 6 
[03/09 19:02:25     25s] Via Layer Id 3 mapped to 7 
[03/09 19:02:25     25s] Metal Layer Id 4 mapped to 8 
[03/09 19:02:25     25s] Via Layer Id 4 mapped to 9 
[03/09 19:02:25     25s] Metal Layer Id 5 mapped to 10 
[03/09 19:02:25     25s] Via Layer Id 5 mapped to 11 
[03/09 19:02:25     25s] Metal Layer Id 6 mapped to 12 
[03/09 19:02:25     25s] Via Layer Id 6 mapped to 13 
[03/09 19:02:25     25s] Metal Layer Id 7 mapped to 14 
[03/09 19:02:25     25s] Via Layer Id 7 mapped to 15 
[03/09 19:02:25     25s] Metal Layer Id 8 mapped to 16 
[03/09 19:02:25     25s] Via Layer Id 8 mapped to 17 
[03/09 19:02:25     25s] Metal Layer Id 9 mapped to 18 
[03/09 19:02:25     25s] Via Layer Id 9 mapped to 19 
[03/09 19:02:25     25s] Metal Layer Id 10 mapped to 20 
[03/09 19:02:26     27s] Completed (cpu: 0:00:03.0 real: 0:00:03.0)
[03/09 19:02:26     27s] Set Shrink Factor to 1.00000
[03/09 19:02:26     27s] Summary of Active RC-Corners : 
[03/09 19:02:26     27s]  
[03/09 19:02:26     27s]  Analysis View: view_tc
[03/09 19:02:26     27s]     RC-Corner Name        : rc_typ_25
[03/09 19:02:26     27s]     RC-Corner Index       : 0
[03/09 19:02:26     27s]     RC-Corner Temperature : 25 Celsius
[03/09 19:02:26     27s]     RC-Corner Cap Table   : ''
[03/09 19:02:26     27s]     RC-Corner PreRoute Res Factor         : 1
[03/09 19:02:26     27s]     RC-Corner PreRoute Cap Factor         : 1
[03/09 19:02:26     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/09 19:02:26     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/09 19:02:26     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/09 19:02:26     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/09 19:02:26     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/09 19:02:26     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/09 19:02:26     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/09 19:02:26     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/09 19:02:26     27s]     RC-Corner Technology file: '../qrc/qrcTechFile_typ03_scaled4xV06'
[03/09 19:02:26     27s] 
[03/09 19:02:26     27s] Trim Metal Layers:
[03/09 19:02:26     27s] LayerId::1 widthSet size::1
[03/09 19:02:26     27s] LayerId::2 widthSet size::1
[03/09 19:02:26     27s] LayerId::3 widthSet size::1
[03/09 19:02:26     27s] LayerId::4 widthSet size::1
[03/09 19:02:26     27s] LayerId::5 widthSet size::1
[03/09 19:02:26     27s] LayerId::6 widthSet size::1
[03/09 19:02:26     27s] LayerId::7 widthSet size::1
[03/09 19:02:26     27s] LayerId::8 widthSet size::1
[03/09 19:02:26     27s] LayerId::9 widthSet size::1
[03/09 19:02:26     27s] LayerId::10 widthSet size::1
[03/09 19:02:26     27s] Updating RC grid for preRoute extraction ...
[03/09 19:02:26     27s] eee: pegSigSF::1.070000
[03/09 19:02:26     27s] Initializing multi-corner resistance tables ...
[03/09 19:02:26     27s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:02:26     27s] {RT rc_typ_25 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[03/09 19:02:26     27s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.615600 ; newSi: 0.000000 ; pMod: 82 ; wHLS: 1.539000 ;
[03/09 19:02:26     27s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/09 19:02:26     27s] *Info: initialize multi-corner CTS.
[03/09 19:02:27     27s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=794.6M, current mem=794.6M)
[03/09 19:02:27     27s] Reading timing constraints file '../sdc/sha256.sdc' ...
[03/09 19:02:27     27s] Current (total cpu=0:00:27.3, real=0:00:23.0, peak res=1312.4M, current mem=1048.4M)
[03/09 19:02:27     27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../sdc/sha256.sdc, Line 10).
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] INFO (CTE): Reading of timing constraints file ../sdc/sha256.sdc completed, with 1 WARNING
[03/09 19:02:27     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1065.7M, current mem=1065.7M)
[03/09 19:02:27     27s] Current (total cpu=0:00:27.4, real=0:00:23.0, peak res=1312.4M, current mem=1065.7M)
[03/09 19:02:27     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/09 19:02:27     27s] Summary for sequential cells identification: 
[03/09 19:02:27     27s]   Identified SBFF number: 34
[03/09 19:02:27     27s]   Identified MBFF number: 0
[03/09 19:02:27     27s]   Identified SB Latch number: 0
[03/09 19:02:27     27s]   Identified MB Latch number: 0
[03/09 19:02:27     27s]   Not identified SBFF number: 0
[03/09 19:02:27     27s]   Not identified MBFF number: 0
[03/09 19:02:27     27s]   Not identified SB Latch number: 0
[03/09 19:02:27     27s]   Not identified MB Latch number: 0
[03/09 19:02:27     27s]   Number of sequential cells which are not FFs: 32
[03/09 19:02:27     27s] Total number of combinational cells: 338
[03/09 19:02:27     27s] Total number of sequential cells: 66
[03/09 19:02:27     27s] Total number of tristate cells: 0
[03/09 19:02:27     27s] Total number of level shifter cells: 0
[03/09 19:02:27     27s] Total number of power gating cells: 0
[03/09 19:02:27     27s] Total number of isolation cells: 0
[03/09 19:02:27     27s] Total number of power switch cells: 0
[03/09 19:02:27     27s] Total number of pulse generator cells: 0
[03/09 19:02:27     27s] Total number of always on buffers: 0
[03/09 19:02:27     27s] Total number of retention cells: 0
[03/09 19:02:27     27s] List of usable buffers: BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L
[03/09 19:02:27     27s] Total number of usable buffers: 27
[03/09 19:02:27     27s] List of unusable buffers:
[03/09 19:02:27     27s] Total number of unusable buffers: 0
[03/09 19:02:27     27s] List of usable inverters: CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L
[03/09 19:02:27     27s] Total number of usable inverters: 42
[03/09 19:02:27     27s] List of unusable inverters:
[03/09 19:02:27     27s] Total number of unusable inverters: 0
[03/09 19:02:27     27s] List of identified usable delay cells: HB3xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L
[03/09 19:02:27     27s] Total number of identified usable delay cells: 5
[03/09 19:02:27     27s] List of identified unusable delay cells:
[03/09 19:02:27     27s] Total number of identified unusable delay cells: 0
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Deleting Cell Server End ...
[03/09 19:02:27     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1086.6M, current mem=1086.6M)
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:02:27     27s] Summary for sequential cells identification: 
[03/09 19:02:27     27s]   Identified SBFF number: 34
[03/09 19:02:27     27s]   Identified MBFF number: 0
[03/09 19:02:27     27s]   Identified SB Latch number: 0
[03/09 19:02:27     27s]   Identified MB Latch number: 0
[03/09 19:02:27     27s]   Not identified SBFF number: 0
[03/09 19:02:27     27s]   Not identified MBFF number: 0
[03/09 19:02:27     27s]   Not identified SB Latch number: 0
[03/09 19:02:27     27s]   Not identified MB Latch number: 0
[03/09 19:02:27     27s]   Number of sequential cells which are not FFs: 32
[03/09 19:02:27     27s]  Visiting view : view_tc
[03/09 19:02:27     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:02:27     27s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:02:27     27s]  Visiting view : view_tc
[03/09 19:02:27     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:02:27     27s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:02:27     27s] TLC MultiMap info (StdDelay):
[03/09 19:02:27     27s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:02:27     27s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:02:27     27s]  Setting StdDelay to: 5.5ps
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:02:27     27s] #% Begin Load MMMC data post ... (date=03/09 19:02:27, mem=1086.9M)
[03/09 19:02:27     27s] #% End Load MMMC data post ... (date=03/09 19:02:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1086.9M, current mem=1086.9M)
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] *** Summary of all messages that are not suppressed in this session:
[03/09 19:02:27     27s] Severity  ID               Count  Summary                                  
[03/09 19:02:27     27s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/09 19:02:27     27s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[03/09 19:02:27     27s] *** Message Summary: 5 warning(s), 0 error(s)
[03/09 19:02:27     27s] 
[03/09 19:02:27     27s] <CMD> fit
[03/09 19:02:27     27s] <CMD> setDesignMode -bottomRoutingLayer 2
[03/09 19:02:27     27s] <CMD> setDesignMode -topRoutingLayer 7
[03/09 19:02:27     27s] <CMD> saveDesign setup
[03/09 19:02:27     27s] #% Begin save design ... (date=03/09 19:02:27, mem=1090.3M)
[03/09 19:02:27     27s] % Begin Save ccopt configuration ... (date=03/09 19:02:27, mem=1090.3M)
[03/09 19:02:27     27s] % End Save ccopt configuration ... (date=03/09 19:02:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1091.2M, current mem=1091.2M)
[03/09 19:02:27     27s] % Begin Save netlist data ... (date=03/09 19:02:27, mem=1091.2M)
[03/09 19:02:27     27s] Writing Binary DB to setup.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 19:02:27     27s] % End Save netlist data ... (date=03/09 19:02:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1091.3M, current mem=1091.3M)
[03/09 19:02:27     27s] Saving symbol-table file in separate thread ...
[03/09 19:02:27     27s] Saving congestion map file in separate thread ...
[03/09 19:02:27     27s] Saving congestion map file setup.dat.tmp/sha256.route.congmap.gz ...
[03/09 19:02:27     27s] % Begin Save AAE data ... (date=03/09 19:02:27, mem=1092.4M)
[03/09 19:02:27     27s] Saving AAE Data ...
[03/09 19:02:27     27s] % End Save AAE data ... (date=03/09 19:02:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1092.4M, current mem=1092.4M)
[03/09 19:02:27     27s] Saving preference file setup.dat.tmp/gui.pref.tcl ...
[03/09 19:02:27     27s] Saving mode setting ...
[03/09 19:02:27     27s] Saving global file ...
[03/09 19:02:28     27s] Saving Drc markers ...
[03/09 19:02:28     27s] ... No Drc file written since there is no markers found.
[03/09 19:02:28     27s] Saving special route data file in separate thread ...
[03/09 19:02:28     27s] Saving PG Conn data in separate thread ...
[03/09 19:02:28     27s] Saving placement file in separate thread ...
[03/09 19:02:28     27s] Saving route file in separate thread ...
[03/09 19:02:28     27s] Saving property file in separate thread ...
[03/09 19:02:28     27s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 19:02:28     27s] Saving property file setup.dat.tmp/sha256.prop
[03/09 19:02:28     27s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] Save Adaptive View Pruning View Names to Binary file
[03/09 19:02:28     27s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1322.1M) ***
[03/09 19:02:28     27s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1322.1M) ***
[03/09 19:02:28     27s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1322.1M) ***
[03/09 19:02:28     27s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] Saving preRoute extracted patterns in file 'setup.dat.tmp/sha256.techData.gz' ...
[03/09 19:02:28     27s] Saving preRoute extraction data in directory 'setup.dat.tmp/extraction/' ...
[03/09 19:02:28     27s] Checksum of RCGrid density data::120
[03/09 19:02:28     27s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:02:28     27s] % Begin Save power constraints data ... (date=03/09 19:02:28, mem=1098.5M)
[03/09 19:02:28     27s] % End Save power constraints data ... (date=03/09 19:02:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.6M, current mem=1098.6M)
[03/09 19:02:28     28s] Generated self-contained design setup.dat.tmp
[03/09 19:02:29     28s] #% End save design ... (date=03/09 19:02:29, total cpu=0:00:00.5, real=0:00:02.0, peak res=1100.9M, current mem=1100.9M)
[03/09 19:02:29     28s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 19:02:29     28s] 
[03/09 19:02:29     28s] <CMD> clearGlobalNets
[03/09 19:02:29     28s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/09 19:02:29     28s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/09 19:02:29     28s] <CMD> getIoFlowFlag
[03/09 19:02:29     28s] <CMD> setIoFlowFlag 0
[03/09 19:02:29     28s] <CMD> floorPlan -coreMarginsBy die -site asap7sc7p5t -r 1.0 0.8 6.22 6.22 6.22 6.22
[03/09 19:02:29     28s] Start create_tracks
[03/09 19:02:29     28s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/09 19:02:29     28s] <CMD> uiSetTool select
[03/09 19:02:29     28s] <CMD> getIoFlowFlag
[03/09 19:02:29     28s] <CMD> fit
[03/09 19:02:29     28s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[03/09 19:02:29     28s] OPERPROF: Starting DPlace-Init at level 1, MEM:1305.4M, EPOCH TIME: 1741518149.134782
[03/09 19:02:29     28s] z: 1, totalTracks: 1
[03/09 19:02:29     28s] z: 3, totalTracks: 1
[03/09 19:02:29     28s] z: 5, totalTracks: 1
[03/09 19:02:29     28s] z: 7, totalTracks: 1
[03/09 19:02:29     28s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 19:02:29     28s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:29     28s] OPERPROF:   Starting CceInit at level 2, MEM:1305.4M, EPOCH TIME: 1741518149.142929
[03/09 19:02:29     28s] Initializing Route Infrastructure for color support ...
[03/09 19:02:29     28s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1305.4M, EPOCH TIME: 1741518149.142991
[03/09 19:02:29     28s] #create default rule from bind_ndr_rule rule=0x7f032a534270 0x7f030518e018
[03/09 19:02:29     28s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[03/09 19:02:29     28s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[03/09 19:02:29     28s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[03/09 19:02:29     28s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 19:02:29     28s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 19:02:29     28s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[03/09 19:02:29     28s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 19:02:29     28s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[03/09 19:02:29     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     28s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     28s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.130, REAL:0.127, MEM:1344.5M, EPOCH TIME: 1741518149.270163
[03/09 19:02:29     28s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:29     28s] OPERPROF:   Finished CceInit at level 2, CPU:0.130, REAL:0.127, MEM:1344.5M, EPOCH TIME: 1741518149.270237
[03/09 19:02:29     28s] OPERPROF:   Starting FgcInit at level 2, MEM:1344.5M, EPOCH TIME: 1741518149.270278
[03/09 19:02:29     28s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.000, MEM:1344.5M, EPOCH TIME: 1741518149.270657
[03/09 19:02:29     28s] All LLGs are deleted
[03/09 19:02:29     28s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1348.5M, EPOCH TIME: 1741518149.277382
[03/09 19:02:29     28s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1348.5M, EPOCH TIME: 1741518149.277575
[03/09 19:02:29     28s] # Building sha256 llgBox search-tree.
[03/09 19:02:29     28s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1349.5M, EPOCH TIME: 1741518149.279436
[03/09 19:02:29     28s] Multithreaded Timing Analysis is initialized with 8 threads
[03/09 19:02:29     28s] 
[03/09 19:02:29     28s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1644.0M, EPOCH TIME: 1741518149.385868
[03/09 19:02:29     28s] Core basic site is asap7sc7p5t
[03/09 19:02:29     28s] z: 1, totalTracks: 1
[03/09 19:02:29     28s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:29     28s] z: 3, totalTracks: 1
[03/09 19:02:29     28s] z: 5, totalTracks: 1
[03/09 19:02:29     28s] z: 7, totalTracks: 1
[03/09 19:02:29     28s] # From Library, align V-Layer z-1 pins to tracks.
[03/09 19:02:29     28s] #   V-Align Layer name: <M1>.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     28s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:29     28s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:29     28s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1644.0M, EPOCH TIME: 1741518149.395143
[03/09 19:02:29     28s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1676.0M, EPOCH TIME: 1741518149.398480
[03/09 19:02:29     28s] Use non-trimmed site array because memory saving is not enough.
[03/09 19:02:29     28s] SiteArray: non-trimmed site array dimensions = 155 x 784
[03/09 19:02:29     28s] SiteArray: use 634,880 bytes
[03/09 19:02:29     28s] SiteArray: current memory after site array memory allocation 1676.6M
[03/09 19:02:29     28s] SiteArray: FP blocked sites are writable
[03/09 19:02:29     28s] Estimated cell power/ground rail width = 0.135 um
[03/09 19:02:29     28s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:29     28s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1644.6M, EPOCH TIME: 1741518149.402274
[03/09 19:02:29     28s] Process 0 wires and vias for routing blockage analysis
[03/09 19:02:29     28s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:1676.6M, EPOCH TIME: 1741518149.405282
[03/09 19:02:29     28s] z: 9, totalTracks: 1
[03/09 19:02:29     28s] z: 1, totalTracks: 1
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell INVx1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell DFFASRHQNx1_ASAP7_75t_SL's M1(1) Pin 'QN' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AND4x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AND5x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AOI211xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AOI221xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AO221x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NAND4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AO21x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NAND3xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AOI21xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NOR4xp25_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AOI222xp33_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AO222x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NAND2xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AOI22xp5_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AO22x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.1080 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NOR2xp33_ASAP7_75t_L's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell AND2x2_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (IMPSP-377):	Center of Cell NOR2x1_ASAP7_75t_SL's M1(1) Pin 'Y' does not fall on any existing track, given the current track offset of 0.0000 micron.  The expected track offset is 0.0360 micron.
[03/09 19:02:29     28s] Type 'man IMPSP-377' for more detail.
[03/09 19:02:29     28s] **WARN: (EMS-27):	Message (IMPSP-377) has exceeded the current message display limit of 20.
[03/09 19:02:29     28s] To increase the message display limit, refer to the product command reference manual.
[03/09 19:02:29     28s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.025, MEM:1677.6M, EPOCH TIME: 1741518149.410882
[03/09 19:02:29     28s] 
[03/09 19:02:29     28s]  Pre_CCE_Colorizing is beginning ...
[03/09 19:02:29     28s] 
[03/09 19:02:29     28s]    Running colorizing using 8 threads!...
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s]    ...Pre_Cce_Colorize MT is done!
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s] 	Real Time: 0.152862  Cpu Time: 1.180000
[03/09 19:02:29     29s]    424 cells have been colorized (168+0+256),
[03/09 19:02:29     29s]  Pre_CCE_Colorizing is done.
[03/09 19:02:29     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.320, REAL:0.291, MEM:1704.6M, EPOCH TIME: 1741518149.569983
[03/09 19:02:29     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1704.6M, EPOCH TIME: 1741518149.570055
[03/09 19:02:29     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1704.6M, EPOCH TIME: 1741518149.571853
[03/09 19:02:29     29s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:00.0, mem=1704.6MB).
[03/09 19:02:29     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.470, REAL:0.438, MEM:1704.6M, EPOCH TIME: 1741518149.572534
[03/09 19:02:29     29s] For 2170 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 19:02:29     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1704.8M, EPOCH TIME: 1741518149.590384
[03/09 19:02:29     29s] All LLGs are deleted
[03/09 19:02:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1704.8M, EPOCH TIME: 1741518149.594357
[03/09 19:02:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1704.8M, EPOCH TIME: 1741518149.595365
[03/09 19:02:29     29s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1640.8M, EPOCH TIME: 1741518149.598039
[03/09 19:02:29     29s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1640.8M, EPOCH TIME: 1741518149.598093
[03/09 19:02:29     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1640.8M, EPOCH TIME: 1741518149.598487
[03/09 19:02:29     29s] Inserted 2170 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[03/09 19:02:29     29s] <CMD> add_tracks -snap_m1_track_to_cell_pins
[03/09 19:02:29     29s] Start create_tracks
[03/09 19:02:29     29s] <CMD> add_tracks -mode replace -offsets {M5 vertical 0}
[03/09 19:02:29     29s] Start create_tracks
[03/09 19:02:29     29s] <CMD> deleteAllFPObjects
[03/09 19:02:29     29s] There is no pin guide defined.
[03/09 19:02:29     29s] **WARN: (IMPFP-6001):	NO matching routing blockage found. Nothing deleted. 
[03/09 19:02:29     29s] There is no pin blockage which matches the wildcard name [*].
[03/09 19:02:29     29s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_L -cellInterval 12.960 -inRowOffset 1.296
[03/09 19:02:29     29s] OPERPROF: Starting DPlace-Init at level 1, MEM:1640.5M, EPOCH TIME: 1741518149.619823
[03/09 19:02:29     29s] z: 1, totalTracks: 0
[03/09 19:02:29     29s] z: 3, totalTracks: 1
[03/09 19:02:29     29s] z: 5, totalTracks: 1
[03/09 19:02:29     29s] z: 7, totalTracks: 1
[03/09 19:02:29     29s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 19:02:29     29s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:29     29s] OPERPROF:   Starting CceInit at level 2, MEM:1640.5M, EPOCH TIME: 1741518149.620899
[03/09 19:02:29     29s] Initializing Route Infrastructure for color support ...
[03/09 19:02:29     29s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1640.5M, EPOCH TIME: 1741518149.620948
[03/09 19:02:29     29s] #create default rule from bind_ndr_rule rule=0x7f032a534270 0x7f02f6ab0018
[03/09 19:02:29     29s] #WARNING (NRDB-411) spacing table for LAYER M5 is already defined. Ignore this one.
[03/09 19:02:29     29s] #WARNING (NRDB-411) spacing table for LAYER M6 is already defined. Ignore this one.
[03/09 19:02:29     29s] #WARNING (NRDB-411) spacing table for LAYER M7 is already defined. Ignore this one.
[03/09 19:02:29     29s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 19:02:29     29s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[03/09 19:02:29     29s] #WARNING (NRDB-2106) Ignoring layer Pad MINIMUMCUT rule with WIDTH (7.220000) <= the layer's MINWIDTH (8.000000). 
[03/09 19:02:29     29s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 19:02:29     29s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
[03/09 19:02:29     29s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     29s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     29s] #WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
[03/09 19:02:29     29s] #WARNING (NRDB-2155) Layer M1 doesn't have track defined in preferrable routing direction. Coloring cannot finish. 
[03/09 19:02:29     29s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.100, REAL:0.087, MEM:1560.6M, EPOCH TIME: 1741518149.708385
[03/09 19:02:29     29s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:29     29s] OPERPROF:   Finished CceInit at level 2, CPU:0.100, REAL:0.088, MEM:1560.6M, EPOCH TIME: 1741518149.708461
[03/09 19:02:29     29s] OPERPROF:   Starting FgcInit at level 2, MEM:1560.6M, EPOCH TIME: 1741518149.708501
[03/09 19:02:29     29s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.000, MEM:1560.6M, EPOCH TIME: 1741518149.708861
[03/09 19:02:29     29s] All LLGs are deleted
[03/09 19:02:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1560.6M, EPOCH TIME: 1741518149.714603
[03/09 19:02:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1560.6M, EPOCH TIME: 1741518149.714771
[03/09 19:02:29     29s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1560.6M, EPOCH TIME: 1741518149.716834
[03/09 19:02:29     29s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1688.6M, EPOCH TIME: 1741518149.719868
[03/09 19:02:29     29s] Core basic site is asap7sc7p5t
[03/09 19:02:29     29s] z: 1, totalTracks: 0
[03/09 19:02:29     29s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:29     29s] z: 3, totalTracks: 1
[03/09 19:02:29     29s] z: 5, totalTracks: 1
[03/09 19:02:29     29s] z: 7, totalTracks: 1
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:29     29s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:29     29s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:29     29s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1688.6M, EPOCH TIME: 1741518149.729144
[03/09 19:02:29     29s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:1720.6M, EPOCH TIME: 1741518149.732976
[03/09 19:02:29     29s] Fast DP-INIT is on for default
[03/09 19:02:29     29s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:29     29s] z: 9, totalTracks: 1
[03/09 19:02:29     29s] z: 1, totalTracks: 0
[03/09 19:02:29     29s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.018, MEM:1720.6M, EPOCH TIME: 1741518149.737759
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:29     29s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1592.6M, EPOCH TIME: 1741518149.740589
[03/09 19:02:29     29s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1592.6M, EPOCH TIME: 1741518149.740643
[03/09 19:02:29     29s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1592.6M, EPOCH TIME: 1741518149.742688
[03/09 19:02:29     29s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1592.6MB).
[03/09 19:02:29     29s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.124, MEM:1592.6M, EPOCH TIME: 1741518149.743471
[03/09 19:02:29     29s] For 2170 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/09 19:02:29     29s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1592.8M, EPOCH TIME: 1741518149.762362
[03/09 19:02:29     29s] All LLGs are deleted
[03/09 19:02:29     29s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1592.8M, EPOCH TIME: 1741518149.766919
[03/09 19:02:29     29s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1592.8M, EPOCH TIME: 1741518149.767984
[03/09 19:02:29     29s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1528.8M, EPOCH TIME: 1741518149.769640
[03/09 19:02:29     29s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1528.8M, EPOCH TIME: 1741518149.769694
[03/09 19:02:29     29s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.008, MEM:1528.8M, EPOCH TIME: 1741518149.769892
[03/09 19:02:29     29s] Inserted 2170 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP).
[03/09 19:02:29     29s] <CMD> setPinAssignMode -pinEditInBatch true
[03/09 19:02:29     29s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 2.016 -pin {reset_n clk {address[0]} {address[1]} {address[2]} {address[3]} {address[4]} {address[5]} {address[6]} {address[7]} cs we {write_data[0]} {write_data[1]} {write_data[2]} {write_data[3]} {write_data[4]} {write_data[5]} {write_data[6]} {write_data[7]} {write_data[8]} {write_data[9]} {write_data[10]} {write_data[11]} {write_data[12]} {write_data[13]} {write_data[14]} {write_data[15]} {write_data[16]} {write_data[17]} {write_data[18]} {write_data[19]} {write_data[20]} {write_data[21]} {write_data[22]} {write_data[23]} {write_data[24]} {write_data[25]} {write_data[26]} {write_data[27]} {write_data[28]} {write_data[29]} {write_data[30]} {write_data[31]}}
[03/09 19:02:29     29s] **WARN: (IMPTR-2106):	There is no track defined on layer M1. This can be due to out of range track value and the need to use 64bit version or a problem with the track in that layer. Check the track input for layer M1. You may need to run 'generateTracks' command before proceeding.
[03/09 19:02:29     29s] Successfully spread [44] pins.
[03/09 19:02:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1528.6M).
[03/09 19:02:29     29s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 2 -pin {error {read_data[0]} {read_data[1]} {read_data[2]} {read_data[3]} {read_data[4]} {read_data[5]} {read_data[6]} {read_data[7]} {read_data[8]} {read_data[9]} {read_data[10]} {read_data[11]} {read_data[12]} {read_data[13]} {read_data[14]} {read_data[15]} {read_data[16]} {read_data[17]} {read_data[18]} {read_data[19]} {read_data[20]} {read_data[21]} {read_data[22]} {read_data[23]} {read_data[24]} {read_data[25]} {read_data[26]} {read_data[27]} {read_data[28]} {read_data[29]} {read_data[30]} {read_data[31]}}
[03/09 19:02:29     29s] Successfully spread [33] pins.
[03/09 19:02:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1528.6M).
[03/09 19:02:29     29s] <CMD> editPin -snap TRACK -pin *
[03/09 19:02:29     29s] Updated attributes of 77 pin(s) of partition sha256
[03/09 19:02:29     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1528.6M).
[03/09 19:02:29     29s] <CMD> setPinAssignMode -pinEditInBatch false
[03/09 19:02:29     29s] <CMD> legalizePin
[03/09 19:02:29     29s] #% Begin legalizePin (date=03/09 19:02:29, mem=1219.4M)
[03/09 19:02:29     29s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s] Start pin legalization for the partition [sha256]:
[03/09 19:02:29     29s] Moving Pin [clk] to LEGAL location (   0.000   48.636 2 )
[03/09 19:02:29     29s] Moving Pin [reset_n] to LEGAL location (   0.000   46.668 4 )
[03/09 19:02:29     29s] Moving Pin [cs] to LEGAL location (   0.000   66.816 2 )
[03/09 19:02:29     29s] Moving Pin [we] to LEGAL location (   0.000   68.796 2 )
[03/09 19:02:29     29s] Moving Pin [address[7]] to LEGAL location (   0.000   64.836 2 )
[03/09 19:02:29     29s] Moving Pin [address[6]] to LEGAL location (   0.000   62.796 4 )
[03/09 19:02:29     29s] Moving Pin [address[5]] to LEGAL location (   0.000   60.804 2 )
[03/09 19:02:29     29s] Moving Pin [address[4]] to LEGAL location (   0.000   58.764 4 )
[03/09 19:02:29     29s] Moving Pin [address[3]] to LEGAL location (   0.000   56.772 2 )
[03/09 19:02:29     29s] Moving Pin [address[2]] to LEGAL location (   0.000   54.732 4 )
[03/09 19:02:29     29s] Moving Pin [address[1]] to LEGAL location (   0.000   52.776 2 )
[03/09 19:02:29     29s] Moving Pin [address[0]] to LEGAL location (   0.000   50.700 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[31]] to LEGAL location (   0.000  133.308 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[30]] to LEGAL location (   0.000  131.340 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[29]] to LEGAL location (   0.000  129.276 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[28]] to LEGAL location (   0.000  127.296 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[27]] to LEGAL location (   0.000  125.316 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[26]] to LEGAL location (   0.000  123.276 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[25]] to LEGAL location (   0.000  121.284 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[24]] to LEGAL location (   0.000  119.244 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[23]] to LEGAL location (   0.000  117.252 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[22]] to LEGAL location (   0.000  115.212 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[21]] to LEGAL location (   0.000  113.256 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[20]] to LEGAL location (   0.000  111.180 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[19]] to LEGAL location (   0.000  109.116 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[18]] to LEGAL location (   0.000  107.148 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[17]] to LEGAL location (   0.000  105.084 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[16]] to LEGAL location (   0.000  103.116 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[15]] to LEGAL location (   0.000  101.052 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[14]] to LEGAL location (   0.000   99.084 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[13]] to LEGAL location (   0.000   97.056 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[12]] to LEGAL location (   0.000   95.052 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[11]] to LEGAL location (   0.000   93.060 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[10]] to LEGAL location (   0.000   91.020 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[9]] to LEGAL location (   0.000   89.028 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[8]] to LEGAL location (   0.000   86.988 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[7]] to LEGAL location (   0.000   84.996 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[6]] to LEGAL location (   0.000   82.956 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[5]] to LEGAL location (   0.000   80.856 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[4]] to LEGAL location (   0.000   78.924 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[3]] to LEGAL location (   0.000   76.860 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[2]] to LEGAL location (   0.000   74.892 4 )
[03/09 19:02:29     29s] Moving Pin [write_data[1]] to LEGAL location (   0.000   72.828 2 )
[03/09 19:02:29     29s] Moving Pin [write_data[0]] to LEGAL location (   0.000   70.860 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[31]] to LEGAL location ( 182.016   57.852 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[30]] to LEGAL location ( 182.016   59.916 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[29]] to LEGAL location ( 182.016   61.884 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[28]] to LEGAL location ( 182.016   63.948 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[27]] to LEGAL location ( 182.016   65.916 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[26]] to LEGAL location ( 182.016   67.980 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[25]] to LEGAL location ( 182.016   70.056 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[24]] to LEGAL location ( 182.016   72.012 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[23]] to LEGAL location ( 182.016   74.052 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[22]] to LEGAL location ( 182.016   76.044 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[21]] to LEGAL location ( 182.016   78.084 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[20]] to LEGAL location ( 182.016   80.076 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[19]] to LEGAL location ( 182.016   82.116 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[18]] to LEGAL location ( 182.016   84.096 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[17]] to LEGAL location ( 182.016   86.076 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[16]] to LEGAL location ( 182.016   88.140 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[15]] to LEGAL location ( 182.016   90.108 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[14]] to LEGAL location ( 182.016   92.172 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[13]] to LEGAL location ( 182.016   94.140 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[12]] to LEGAL location ( 182.016   96.204 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[11]] to LEGAL location ( 182.016   98.136 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[10]] to LEGAL location ( 182.016  100.236 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[9]] to LEGAL location ( 182.016  102.276 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[8]] to LEGAL location ( 182.016  104.268 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[7]] to LEGAL location ( 182.016  106.308 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[6]] to LEGAL location ( 182.016  108.300 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[5]] to LEGAL location ( 182.016  110.340 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[4]] to LEGAL location ( 182.016  112.332 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[3]] to LEGAL location ( 182.016  114.336 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[2]] to LEGAL location ( 182.016  116.364 4 )
[03/09 19:02:29     29s] Moving Pin [read_data[1]] to LEGAL location ( 182.016  118.332 2 )
[03/09 19:02:29     29s] Moving Pin [read_data[0]] to LEGAL location ( 182.016  120.396 4 )
[03/09 19:02:29     29s] Moving Pin [error] to LEGAL location ( 182.016  122.364 2 )
[03/09 19:02:29     29s] Summary report for top level: [sha256] 
[03/09 19:02:29     29s] 	Total Pads                         : 0
[03/09 19:02:29     29s] 	Total Pins                         : 77
[03/09 19:02:29     29s] 	Legally Assigned Pins              : 77
[03/09 19:02:29     29s] 	Illegally Assigned Pins            : 0
[03/09 19:02:29     29s] 	Unplaced Pins                      : 0
[03/09 19:02:29     29s] 	Constant/Spl Net Pins              : 0
[03/09 19:02:29     29s] 	Internal Pins                      : 0
[03/09 19:02:29     29s] 	Legally Assigned Feedthrough Pins  : 0
[03/09 19:02:29     29s] 	Illegally Assigned Feedthrough Pins: 0
[03/09 19:02:29     29s] End of Summary report
[03/09 19:02:29     29s] 77 pin(s) of the Partition sha256 were legalized.
[03/09 19:02:29     29s] End pin legalization for the partition [sha256].
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s] #% End legalizePin (date=03/09 19:02:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingLayers {}
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingLayers {}
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingOffset 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingThreshold 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeRingLayers {}
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeWidth 10.0
[03/09 19:02:29     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/09 19:02:29     29s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Pad -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/09 19:02:29     29s] The ring targets are set to core/block ring wires.
[03/09 19:02:29     29s] addRing command will consider rows while creating rings.
[03/09 19:02:29     29s] addRing command will disallow rings to go over rows.
[03/09 19:02:29     29s] addRing command will ignore shorts while creating rings.
[03/09 19:02:29     29s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top M7 bottom M7 left M6 right M6} -width {top 2.176 bottom 2.176 left 2.176 right 2.176} -spacing {top 0.384 bottom 0.384 left 0.384 right 0.384} -offset {top 0.384 bottom 0.384 left 0.384 right 0.384} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/09 19:02:29     29s] #% Begin addRing (date=03/09 19:02:29, mem=1222.3M)
[03/09 19:02:29     29s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:29     29s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:29     29s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:29     29s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:29     29s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:29     29s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:29     29s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:29     29s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:29     29s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:29     29s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:29     29s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:29     29s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:29     29s] 
[03/09 19:02:29     29s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 19:02:29     29s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     29s] Ring generation is complete.
[03/09 19:02:29     29s] vias are now being generated.
[03/09 19:02:29     29s] addRing created 8 wires.
[03/09 19:02:29     29s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/09 19:02:29     29s] +--------+----------------+----------------+
[03/09 19:02:29     29s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:29     29s] +--------+----------------+----------------+
[03/09 19:02:29     29s] |   M6   |        4       |       NA       |
[03/09 19:02:29     29s] |   V6   |        8       |        0       |
[03/09 19:02:29     29s] |   M7   |        4       |       NA       |
[03/09 19:02:29     29s] +--------+----------------+----------------+
[03/09 19:02:29     29s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:29     29s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:29     29s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:29     29s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:29     29s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:29     29s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:29     29s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:29     29s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:29     29s] #% End addRing (date=03/09 19:02:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.1M, current mem=1224.1M)
[03/09 19:02:29     29s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VDD -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset -0.044 -stop_offset -0.044
[03/09 19:02:29     29s] #% Begin addStripe (date=03/09 19:02:29, mem=1224.1M)
[03/09 19:02:29     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 19:02:29     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 19:02:29     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:29     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:29     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:29     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:29     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:29     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:29     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:29     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:29     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:29     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:29     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:29     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:29     30s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 19:02:29     30s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 19:02:29     30s] 
[03/09 19:02:29     30s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 19:02:29     30s] Initialize fgc environment(mem: 1560.6M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Starting stripe generation ...
[03/09 19:02:29     30s] Non-Default Mode Option Settings :
[03/09 19:02:29     30s]   -use_exact_spacing  1
[03/09 19:02:29     30s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/09 19:02:29     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 19:02:29     30s] Type 'man IMPPP-4055' for more detail.
[03/09 19:02:29     30s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:29     30s] Stripe generation is complete.
[03/09 19:02:29     30s] addStripe created 78 wires.
[03/09 19:02:29     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 19:02:29     30s] +--------+----------------+----------------+
[03/09 19:02:29     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:29     30s] +--------+----------------+----------------+
[03/09 19:02:29     30s] |   M2   |       78       |       NA       |
[03/09 19:02:29     30s] +--------+----------------+----------------+
[03/09 19:02:29     30s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 19:02:29     30s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 19:02:29     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:29     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:29     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:29     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:29     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:29     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:29     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:29     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     30s] #% End addStripe (date=03/09 19:02:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1224.8M, current mem=1224.8M)
[03/09 19:02:30     30s] <CMD> addStripe -skip_via_on_wire_shape blockring -direction horizontal -set_to_set_distance 2.16 -skip_via_on_pin Standardcell -stacked_via_top_layer M1 -layer M2 -width 0.072 -nets VSS -stacked_via_bottom_layer M1 -start_from bottom -snap_wire_center_to_grid None -start_offset 1.036 -stop_offset -0.044
[03/09 19:02:30     30s] #% Begin addStripe (date=03/09 19:02:30, mem=1224.8M)
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 19:02:30     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] **WARN: (IMPPP-2030):	Layer M2 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 19:02:30     30s] Initialize fgc environment(mem: 1560.6M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Starting stripe generation ...
[03/09 19:02:30     30s] Non-Default Mode Option Settings :
[03/09 19:02:30     30s]   -use_exact_spacing  1
[03/09 19:02:30     30s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/09 19:02:30     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 19:02:30     30s] Type 'man IMPPP-4055' for more detail.
[03/09 19:02:30     30s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Stripe generation is complete.
[03/09 19:02:30     30s] addStripe created 78 wires.
[03/09 19:02:30     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |   M2   |       78       |       NA       |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     30s] #% End addStripe (date=03/09 19:02:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1224.8M, current mem=1224.8M)
[03/09 19:02:30     30s] <CMD> addStripe -skip_via_on_wire_shape Noshape -set_to_set_distance 12.960 -skip_via_on_pin Standardcell -stacked_via_top_layer Pad -spacing 0.360 -xleft_offset 0.360 -layer M3 -width 0.936 -nets {VDD VSS} -stacked_via_bottom_layer M2 -start_from left
[03/09 19:02:30     30s] #% Begin addStripe (date=03/09 19:02:30, mem=1224.8M)
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 19:02:30     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 19:02:30     30s] Initialize fgc environment(mem: 1560.6M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Starting stripe generation ...
[03/09 19:02:30     30s] Non-Default Mode Option Settings :
[03/09 19:02:30     30s]   -use_exact_spacing  1
[03/09 19:02:30     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 19:02:30     30s] Type 'man IMPPP-4055' for more detail.
[03/09 19:02:30     30s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] *** Stripes and vias are being generated (current mem: 1560.570)***
[03/09 19:02:30     30s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]   stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1560.570M)
[03/09 19:02:30     30s] Stripe generation is complete.
[03/09 19:02:30     30s] addStripe created 26 wires.
[03/09 19:02:30     30s] ViaGen created 2236 vias, deleted 0 via to avoid violation.
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |   V2   |      2028      |        0       |
[03/09 19:02:30     30s] |   M3   |       26       |       NA       |
[03/09 19:02:30     30s] |   V3   |       52       |        0       |
[03/09 19:02:30     30s] |   V4   |       52       |        0       |
[03/09 19:02:30     30s] |   V5   |       52       |        0       |
[03/09 19:02:30     30s] |   V6   |       52       |        0       |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     30s] #% End addStripe (date=03/09 19:02:30, total cpu=0:00:00.2, real=0:00:00.0, peak res=1225.3M, current mem=1225.3M)
[03/09 19:02:30     30s] <CMD> addStripe -skip_via_on_wire_shape Noshape -direction horizontal -set_to_set_distance 21.6 -skip_via_on_pin Standardcell -stacked_via_top_layer M7 -spacing 0.864 -layer M4 -width 0.864 -nets {VDD VSS} -stacked_via_bottom_layer M3 -start_from bottom
[03/09 19:02:30     30s] #% Begin addStripe (date=03/09 19:02:30, mem=1225.3M)
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/09 19:02:30     30s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/09 19:02:30     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt false is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe true is set by default for this design. 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[03/09 19:02:30     30s] Initialize fgc environment(mem: 1560.6M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1560.6M)
[03/09 19:02:30     30s] Starting stripe generation ...
[03/09 19:02:30     30s] Non-Default Mode Option Settings :
[03/09 19:02:30     30s]   -use_exact_spacing  1
[03/09 19:02:30     30s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/09 19:02:30     30s] Type 'man IMPPP-4055' for more detail.
[03/09 19:02:30     30s] *** Stripes and vias are being generated (current mem: 1560.570)***
[03/09 19:02:30     30s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s]   stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1560.570M)
[03/09 19:02:30     30s] Stripe generation is complete.
[03/09 19:02:30     30s] addStripe created 16 wires.
[03/09 19:02:30     30s] ViaGen created 272 vias, deleted 0 via to avoid violation.
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |   V3   |       208      |        0       |
[03/09 19:02:30     30s] |   M4   |       16       |       NA       |
[03/09 19:02:30     30s] |   V4   |       32       |        0       |
[03/09 19:02:30     30s] |   V5   |       32       |        0       |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] setAddStripeMode -area_based_stripe is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -preventive_color_opt is reset to default value: true.
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     30s] #% End addStripe (date=03/09 19:02:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1225.3M, current mem=1225.3M)
[03/09 19:02:30     30s] <CMD> setSrouteMode -reset
[03/09 19:02:30     30s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/09 19:02:30     30s] <CMD> sroute -connect { corePin } -layerChangeRange { M1(1) M7(1) } -blockPinTarget { nearestTarget } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -deleteExistingRoutes -allowJogging 0 -crossoverViaLayerRange { M1(1) Pad(10) } -nets { VDD VSS } -allowLayerChange 0 -targetViaLayerRange { M1(1) Pad(10) }
[03/09 19:02:30     30s] #% Begin sroute (date=03/09 19:02:30, mem=1225.4M)
[03/09 19:02:30     30s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[03/09 19:02:30     30s] **WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] *** Begin SPECIAL ROUTE on Sun Mar  9 19:02:30 2025 ***
[03/09 19:02:30     30s] SPECIAL ROUTE ran on directory: /users/course/2025S/VLSIPDA202501/g113062640/HW1/scripts
[03/09 19:02:30     30s] SPECIAL ROUTE ran on machine: ic21 (Linux 3.10.0-1160.62.1.el7.x86_64 x86_64 2.79Ghz)
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] Begin option processing ...
[03/09 19:02:30     30s] srouteConnectPowerBump set to false
[03/09 19:02:30     30s] routeSelectNet set to "VDD VSS"
[03/09 19:02:30     30s] routeSpecial set to true
[03/09 19:02:30     30s] srouteBottomLayerLimit set to 1
[03/09 19:02:30     30s] srouteBottomTargetLayerLimit set to 1
[03/09 19:02:30     30s] srouteConnectBlockPin set to false
[03/09 19:02:30     30s] srouteConnectConverterPin set to false
[03/09 19:02:30     30s] srouteConnectPadPin set to false
[03/09 19:02:30     30s] srouteConnectStripe set to false
[03/09 19:02:30     30s] srouteCrossoverViaBottomLayer set to 1
[03/09 19:02:30     30s] srouteCrossoverViaTopLayer set to 10
[03/09 19:02:30     30s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/09 19:02:30     30s] srouteFollowCorePinEnd set to 3
[03/09 19:02:30     30s] srouteFollowPadPin set to false
[03/09 19:02:30     30s] srouteNoLayerChangeRoute set to true
[03/09 19:02:30     30s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/09 19:02:30     30s] sroutePadPinAllPorts set to true
[03/09 19:02:30     30s] srouteRoutePowerBarPortOnBothDir set to true
[03/09 19:02:30     30s] srouteStopBlockPin set to "nearestTarget"
[03/09 19:02:30     30s] srouteStraightConnections set to "straightWithDrcClean"
[03/09 19:02:30     30s] srouteTopLayerLimit set to 7
[03/09 19:02:30     30s] srouteTopTargetLayerLimit set to 10
[03/09 19:02:30     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2978.00 megs.
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] Reading DB technology information...
[03/09 19:02:30     30s] Finished reading DB technology information.
[03/09 19:02:30     30s] Reading floorplan and netlist information...
[03/09 19:02:30     30s] Finished reading floorplan and netlist information.
[03/09 19:02:30     30s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/09 19:02:30     30s] Read in 21 layers, 10 routing layers, 1 overlap layer
[03/09 19:02:30     30s] Read in 1 nondefault rule, 0 used
[03/09 19:02:30     30s] Read in 424 macros, 144 used
[03/09 19:02:30     30s] Read in 2314 components
[03/09 19:02:30     30s]   2314 core components: 144 unplaced, 0 placed, 2170 fixed
[03/09 19:02:30     30s] Read in 77 physical pins
[03/09 19:02:30     30s]   77 physical pins: 0 unplaced, 77 placed, 0 fixed
[03/09 19:02:30     30s] Read in 77 nets
[03/09 19:02:30     30s] Read in 2 special nets, 2 routed
[03/09 19:02:30     30s] Read in 4705 terminals
[03/09 19:02:30     30s] 2 nets selected.
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] Begin power routing ...
[03/09 19:02:30     30s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 7.
[03/09 19:02:30     30s] CPU time for VDD FollowPin 0 seconds
[03/09 19:02:30     30s] CPU time for VSS FollowPin 0 seconds
[03/09 19:02:30     30s]   Number of Core ports routed: 0  open: 312
[03/09 19:02:30     30s]   Number of Followpin connections: 156
[03/09 19:02:30     30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2981.00 megs.
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s]  Begin updating DB with routing results ...
[03/09 19:02:30     30s]  Updating DB with 77 io pins ...
[03/09 19:02:30     30s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/09 19:02:30     30s] Pin and blockage extraction finished
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] sroute created 156 wires.
[03/09 19:02:30     30s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |   M1   |       156      |       NA       |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     30s] #% End sroute (date=03/09 19:02:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.2M, current mem=1234.2M)
[03/09 19:02:30     30s] <CMD> editPowerVia -add_vias 1 -orthogonal_only 0
[03/09 19:02:30     30s] #% Begin editPowerVia (date=03/09 19:02:30, mem=1234.2M)
[03/09 19:02:30     30s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:02:30     30s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:02:30     30s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:02:30     30s] ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.
[03/09 19:02:30     30s] setViaGenMode -use_clone_via 1 is set by default for this design under 12nm node. 
[03/09 19:02:30     30s] 
[03/09 19:02:30     30s] Multi-CPU acceleration using 8 CPU(s).
[03/09 19:02:30     30s] Clone Via Engine is enabled.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 49.54).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (91.01, 49.54).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 92.74).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (91.01, 92.74).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 135.94).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M1 & M4 at (91.01, 135.94).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 49.54).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (91.01, 49.54).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 92.74).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (91.01, 92.74).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 169.34 x 0.86 at (91.01, 135.94).
[03/09 19:02:30     30s] Type 'man IMPPP-610' for more detail.
[03/09 19:02:30     30s] **WARN: (IMPPP-528):	ViaGen failed to add via between layer M2 & M4 at (91.01, 135.94).
[03/09 19:02:30     30s] Type 'man IMPPP-528' for more detail.
[03/09 19:02:30     30s] ViaGen created 156 vias, deleted 0 via to avoid violation.
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |  Layer |     Created    |     Deleted    |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] |   V1   |       156      |        0       |
[03/09 19:02:30     30s] +--------+----------------+----------------+
[03/09 19:02:30     30s] -------CLONE VIA REPORT BEGIN------
[03/09 19:02:30     30s] Try encode positions: 162, succeed: 156, fail: 6
[03/09 19:02:30     30s] Try save via proto number: 8, succeed: 8 (8 via protos, 1 via cells), fail: 0
[03/09 19:02:30     30s] Try clone: 148 (148 vias)
[03/09 19:02:30     30s] |--Clone succeed: 148 (148 vias)
[03/09 19:02:30     30s] |  |_Try skip for Non-Stack FGC: 148, succeed: 148, fail: 0
[03/09 19:02:30     30s] |--Try check FGC background: 0, save template: 0, find template and drop: 0
[03/09 19:02:30     30s] |__Clone fail: 0 (0 vias)
[03/09 19:02:30     30s]    |-unknown error: 0, CCE can't fix: 0, FGC drc: 0, May lead minStep: 0
[03/09 19:02:30     30s]    |_Skip original flow num: 0
[03/09 19:02:30     30s] -------CLONE VIA REPORT END------
[03/09 19:02:30     30s] setViaGenMode -use_clone_via is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:02:30     30s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:02:30     30s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:02:30     30s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:02:30     31s] #% End editPowerVia (date=03/09 19:02:30, total cpu=0:00:00.4, real=0:00:00.0, peak res=1236.4M, current mem=1236.4M)
[03/09 19:02:30     31s] <CMD> place_opt_design
[03/09 19:02:30     31s] **INFO: User settings:
[03/09 19:02:30     31s] setDesignMode -bottomRoutingLayer    2
[03/09 19:02:30     31s] setDesignMode -node                  N7
[03/09 19:02:30     31s] setDesignMode -process               7
[03/09 19:02:30     31s] setDesignMode -topRoutingLayer       7
[03/09 19:02:30     31s] setExtractRCMode -coupling_c_th      3
[03/09 19:02:30     31s] setExtractRCMode -relative_c_th      0.03
[03/09 19:02:30     31s] setExtractRCMode -total_c_th         5
[03/09 19:02:30     31s] setDelayCalMode -engine              aae
[03/09 19:02:30     31s] setPlaceMode -place_detail_dpt_flow  true
[03/09 19:02:30     31s] setAnalysisMode -analysisType        single
[03/09 19:02:30     31s] 
[03/09 19:02:30     31s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.0/0:00:25.6 (1.2), mem = 1580.9M
[03/09 19:02:30     31s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/09 19:02:30     31s] *** Starting GigaPlace ***
[03/09 19:02:30     31s] #optDebug: fT-E <X 2 3 1 0>
[03/09 19:02:30     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1580.9M, EPOCH TIME: 1741518150.738617
[03/09 19:02:30     31s] z: 1, totalTracks: 0
[03/09 19:02:30     31s] z: 3, totalTracks: 1
[03/09 19:02:30     31s] z: 5, totalTracks: 1
[03/09 19:02:30     31s] z: 7, totalTracks: 1
[03/09 19:02:30     31s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T sncAbut 
[03/09 19:02:30     31s] #spOpts: cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:30     31s] OPERPROF:   Starting CceInit at level 2, MEM:1580.9M, EPOCH TIME: 1741518150.739643
[03/09 19:02:30     31s] Initializing Route Infrastructure for color support ...
[03/09 19:02:30     31s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:1580.9M, EPOCH TIME: 1741518150.739692
[03/09 19:02:30     31s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:1580.9M, EPOCH TIME: 1741518150.740479
[03/09 19:02:30     31s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:30     31s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:1580.9M, EPOCH TIME: 1741518150.740524
[03/09 19:02:30     31s] OPERPROF:   Starting FgcInit at level 2, MEM:1580.9M, EPOCH TIME: 1741518150.740562
[03/09 19:02:30     31s] OPERPROF:   Finished FgcInit at level 2, CPU:0.010, REAL:0.001, MEM:1580.9M, EPOCH TIME: 1741518150.741659
[03/09 19:02:30     31s] All LLGs are deleted
[03/09 19:02:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1580.9M, EPOCH TIME: 1741518150.748841
[03/09 19:02:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1580.3M, EPOCH TIME: 1741518150.749079
[03/09 19:02:30     31s] # Building sha256 llgBox search-tree.
[03/09 19:02:30     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1580.3M, EPOCH TIME: 1741518150.751341
[03/09 19:02:30     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1692.3M, EPOCH TIME: 1741518150.754076
[03/09 19:02:30     31s] Core basic site is asap7sc7p5t
[03/09 19:02:30     31s] z: 1, totalTracks: 0
[03/09 19:02:30     31s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:30     31s] z: 3, totalTracks: 1
[03/09 19:02:30     31s] z: 5, totalTracks: 1
[03/09 19:02:30     31s] z: 7, totalTracks: 1
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx8_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx6f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx6f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx16f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx16f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx12f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx12f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx12_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx12_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell BUFx10_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell BUFx10_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:30     31s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:30     31s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:30     31s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1692.3M, EPOCH TIME: 1741518150.762764
[03/09 19:02:30     31s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.005, MEM:1724.3M, EPOCH TIME: 1741518150.767636
[03/09 19:02:30     31s] SiteArray: non-trimmed site array dimensions = 155 x 784
[03/09 19:02:30     31s] SiteArray: use 634,880 bytes
[03/09 19:02:30     31s] SiteArray: current memory after site array memory allocation 1724.9M
[03/09 19:02:30     31s] SiteArray: FP blocked sites are writable
[03/09 19:02:30     31s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:30     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1688.9M, EPOCH TIME: 1741518150.771373
[03/09 19:02:30     31s] Process 2746 wires and vias for routing blockage analysis
[03/09 19:02:30     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.005, MEM:1720.9M, EPOCH TIME: 1741518150.776536
[03/09 19:02:30     31s] z: 9, totalTracks: 1
[03/09 19:02:30     31s] z: 1, totalTracks: 0
[03/09 19:02:30     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.026, MEM:1720.9M, EPOCH TIME: 1741518150.780410
[03/09 19:02:30     31s] 
[03/09 19:02:30     31s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:30     31s] OPERPROF:     Starting CMU at level 3, MEM:1720.9M, EPOCH TIME: 1741518150.784923
[03/09 19:02:30     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1720.9M, EPOCH TIME: 1741518150.785963
[03/09 19:02:30     31s] 
[03/09 19:02:30     31s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:02:30     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.037, MEM:1592.9M, EPOCH TIME: 1741518150.787874
[03/09 19:02:30     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1592.9M, EPOCH TIME: 1741518150.787927
[03/09 19:02:30     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1592.9M, EPOCH TIME: 1741518150.789715
[03/09 19:02:30     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1592.9MB).
[03/09 19:02:30     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.054, MEM:1592.9M, EPOCH TIME: 1741518150.792657
[03/09 19:02:30     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1592.9M, EPOCH TIME: 1741518150.792695
[03/09 19:02:30     31s] All LLGs are deleted
[03/09 19:02:30     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1592.9M, EPOCH TIME: 1741518150.796895
[03/09 19:02:30     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1592.9M, EPOCH TIME: 1741518150.798137
[03/09 19:02:30     31s] OPERPROF:   Starting FgcCleanup at level 2, MEM:1528.8M, EPOCH TIME: 1741518150.799643
[03/09 19:02:30     31s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:1528.8M, EPOCH TIME: 1741518150.799699
[03/09 19:02:30     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.008, MEM:1526.8M, EPOCH TIME: 1741518150.800818
[03/09 19:02:30     31s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:31.1/0:00:25.6 (1.2), mem = 1526.8M
[03/09 19:02:30     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 19:02:30     31s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1806, percentage of missing scan cell = 0.00% (0 / 1806)
[03/09 19:02:30     31s] no activity file in design. spp won't run.
[03/09 19:02:30     31s] #Start colorize_geometry on Sun Mar  9 19:02:30 2025
[03/09 19:02:30     31s] #
[03/09 19:02:30     31s] ### Time Record (colorize_geometry) is installed.
[03/09 19:02:30     31s] ### Time Record (Pre Callback) is installed.
[03/09 19:02:30     31s] ### Time Record (Pre Callback) is uninstalled.
[03/09 19:02:30     31s] ### Time Record (DB Import) is installed.
[03/09 19:02:30     31s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1895038971 placement=185021584 pin_access=1 inst_pattern=1
[03/09 19:02:30     31s] ### Time Record (DB Import) is uninstalled.
[03/09 19:02:30     31s] ### Time Record (DB Export) is installed.
[03/09 19:02:30     31s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1895038971 placement=185021584 pin_access=1 inst_pattern=1
[03/09 19:02:30     31s] ### Time Record (DB Export) is uninstalled.
[03/09 19:02:30     31s] ### Time Record (Post Callback) is installed.
[03/09 19:02:30     31s] ### Time Record (Post Callback) is uninstalled.
[03/09 19:02:30     31s] #
[03/09 19:02:30     31s] #colorize_geometry statistics:
[03/09 19:02:30     31s] #Cpu time = 00:00:00
[03/09 19:02:30     31s] #Elapsed time = 00:00:00
[03/09 19:02:30     31s] #Increased memory = 3.54 (MB)
[03/09 19:02:30     31s] #Total memory = 1231.38 (MB)
[03/09 19:02:30     31s] #Peak memory = 1312.42 (MB)
[03/09 19:02:30     31s] #Number of warnings = 0
[03/09 19:02:30     31s] #Total number of warnings = 21
[03/09 19:02:30     31s] #Number of fails = 0
[03/09 19:02:30     31s] #Total number of fails = 0
[03/09 19:02:30     31s] #Complete colorize_geometry on Sun Mar  9 19:02:30 2025
[03/09 19:02:30     31s] #
[03/09 19:02:30     31s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/09 19:02:30     31s] ### Time Record (colorize_geometry) is uninstalled.
[03/09 19:02:30     31s] ### 
[03/09 19:02:30     31s] ###   Scalability Statistics
[03/09 19:02:30     31s] ### 
[03/09 19:02:30     31s] ### ------------------------+----------------+----------------+----------------+
[03/09 19:02:30     31s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/09 19:02:30     31s] ### ------------------------+----------------+----------------+----------------+
[03/09 19:02:30     31s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/09 19:02:30     31s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/09 19:02:30     31s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/09 19:02:30     31s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/09 19:02:30     31s] ###   Entire Command        |        00:00:00|        00:00:00|             1.4|
[03/09 19:02:30     31s] ### ------------------------+----------------+----------------+----------------+
[03/09 19:02:30     31s] ### 
[03/09 19:02:31     31s] ### Creating LA Mngr. totSessionCpu=0:00:31.4 mem=1526.8M
[03/09 19:02:31     31s] ### Creating LA Mngr, finished. totSessionCpu=0:00:31.4 mem=1526.8M
[03/09 19:02:31     31s] *** Start deleteBufferTree ***
[03/09 19:02:31     31s] Info: Detect buffers to remove automatically.
[03/09 19:02:31     31s] Analyzing netlist ...
[03/09 19:02:31     32s] Updating netlist
[03/09 19:02:31     32s] 
[03/09 19:02:31     32s] *summary: 216 instances (buffers/inverters) removed
[03/09 19:02:31     32s] *** Finish deleteBufferTree (0:00:00.8) ***
[03/09 19:02:31     32s] 
[03/09 19:02:31     32s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:02:31     32s] 
[03/09 19:02:31     32s] TimeStamp Deleting Cell Server End ...
[03/09 19:02:31     32s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/09 19:02:31     32s] Info: 8 threads available for lower-level modules during optimization.
[03/09 19:02:31     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.810606
[03/09 19:02:31     32s] Deleted 2170 physical insts (cell - / prefix -).
[03/09 19:02:31     32s] Did not delete 2170 physical insts as they were marked preplaced.
[03/09 19:02:31     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.006, MEM:1577.7M, EPOCH TIME: 1741518151.816656
[03/09 19:02:31     32s] INFO: #ExclusiveGroups=0
[03/09 19:02:31     32s] INFO: There are no Exclusive Groups.
[03/09 19:02:31     32s] No user-set net weight.
[03/09 19:02:31     32s] Net fanout histogram:
[03/09 19:02:31     32s] 2		: 4935 (54.5%) nets
[03/09 19:02:31     32s] 3		: 1702 (18.8%) nets
[03/09 19:02:31     32s] 4     -	14	: 2276 (25.1%) nets
[03/09 19:02:31     32s] 15    -	39	: 130 (1.4%) nets
[03/09 19:02:31     32s] 40    -	79	: 3 (0.0%) nets
[03/09 19:02:31     32s] 80    -	159	: 5 (0.1%) nets
[03/09 19:02:31     32s] 160   -	319	: 5 (0.1%) nets
[03/09 19:02:31     32s] 320   -	639	: 3 (0.0%) nets
[03/09 19:02:31     32s] 640   -	1279	: 0 (0.0%) nets
[03/09 19:02:31     32s] 1280  -	2559	: 2 (0.0%) nets
[03/09 19:02:31     32s] 2560  -	5119	: 0 (0.0%) nets
[03/09 19:02:31     32s] 5120+		: 0 (0.0%) nets
[03/09 19:02:31     32s] no activity file in design. spp won't run.
[03/09 19:02:31     32s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/09 19:02:31     32s] Scan chains were not defined.
[03/09 19:02:31     32s] z: 1, totalTracks: 0
[03/09 19:02:31     32s] z: 3, totalTracks: 1
[03/09 19:02:31     32s] z: 5, totalTracks: 1
[03/09 19:02:31     32s] z: 7, totalTracks: 1
[03/09 19:02:31     32s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:31     32s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:31     32s] OPERPROF: Starting CceInit at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.828038
[03/09 19:02:31     32s] Initializing Route Infrastructure for color support ...
[03/09 19:02:31     32s] OPERPROF:   Starting RouteInfrastructureColorSupport at level 2, MEM:1577.7M, EPOCH TIME: 1741518151.828095
[03/09 19:02:31     32s] OPERPROF:   Finished RouteInfrastructureColorSupport at level 2, CPU:0.000, REAL:0.001, MEM:1577.7M, EPOCH TIME: 1741518151.828832
[03/09 19:02:31     32s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:31     32s] OPERPROF: Finished CceInit at level 1, CPU:0.000, REAL:0.001, MEM:1577.7M, EPOCH TIME: 1741518151.828876
[03/09 19:02:31     32s] All LLGs are deleted
[03/09 19:02:31     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.836766
[03/09 19:02:31     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1577.7M, EPOCH TIME: 1741518151.836912
[03/09 19:02:31     32s] #std cell=11184 (2170 fixed + 9014 movable) #buf cell=0 #inv cell=791 #block=0 (0 floating + 0 preplaced)
[03/09 19:02:31     32s] #ioInst=0 #net=9061 #term=36735 #term/net=4.05, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=76
[03/09 19:02:31     32s] stdCell: 11184 single + 0 double + 0 multi
[03/09 19:02:31     32s] Total standard cell length = 21.6441 (mm), area = 0.0234 (mm^2)
[03/09 19:02:31     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.840169
[03/09 19:02:31     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1705.7M, EPOCH TIME: 1741518151.842113
[03/09 19:02:31     32s] Core basic site is asap7sc7p5t
[03/09 19:02:31     32s] z: 1, totalTracks: 0
[03/09 19:02:31     32s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:31     32s] z: 3, totalTracks: 1
[03/09 19:02:31     32s] z: 5, totalTracks: 1
[03/09 19:02:31     32s] z: 7, totalTracks: 1
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:31     32s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:31     32s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:31     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1705.7M, EPOCH TIME: 1741518151.850974
[03/09 19:02:31     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:1705.7M, EPOCH TIME: 1741518151.855547
[03/09 19:02:31     32s] SiteArray: non-trimmed site array dimensions = 155 x 784
[03/09 19:02:31     32s] SiteArray: use 634,880 bytes
[03/09 19:02:31     32s] SiteArray: current memory after site array memory allocation 1705.7M
[03/09 19:02:31     32s] SiteArray: FP blocked sites are writable
[03/09 19:02:31     32s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:31     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1673.7M, EPOCH TIME: 1741518151.859396
[03/09 19:02:31     32s] Process 2746 wires and vias for routing blockage analysis
[03/09 19:02:31     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.004, MEM:1705.7M, EPOCH TIME: 1741518151.863445
[03/09 19:02:31     32s] z: 9, totalTracks: 1
[03/09 19:02:31     32s] z: 1, totalTracks: 0
[03/09 19:02:31     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.025, MEM:1705.7M, EPOCH TIME: 1741518151.867480
[03/09 19:02:31     32s] 
[03/09 19:02:31     32s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:31     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1577.7M, EPOCH TIME: 1741518151.872739
[03/09 19:02:31     32s] 
[03/09 19:02:31     32s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:31     32s] Average module density = 0.818.
[03/09 19:02:31     32s] Density for the design = 0.818.
[03/09 19:02:31     32s]        = stdcell_area 95864 sites (22363 um^2) / alloc_area 117180 sites (27336 um^2).
[03/09 19:02:31     32s] Pin Density = 0.3023.
[03/09 19:02:31     32s]             = total # of pins 36735 / total area 121520.
[03/09 19:02:31     32s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.875546
[03/09 19:02:31     32s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1577.7M, EPOCH TIME: 1741518151.876804
[03/09 19:02:31     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:1577.7M, EPOCH TIME: 1741518151.877153
[03/09 19:02:31     32s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1577.7M, EPOCH TIME: 1741518151.879940
[03/09 19:02:31     32s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1577.7M, EPOCH TIME: 1741518151.879984
[03/09 19:02:31     32s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1577.7M, EPOCH TIME: 1741518151.880054
[03/09 19:02:31     32s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1577.7M, EPOCH TIME: 1741518151.880099
[03/09 19:02:31     32s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1577.7M, EPOCH TIME: 1741518151.880144
[03/09 19:02:31     32s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.002, MEM:1577.7M, EPOCH TIME: 1741518151.881976
[03/09 19:02:31     32s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1577.7M, EPOCH TIME: 1741518151.882018
[03/09 19:02:31     32s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1577.7M, EPOCH TIME: 1741518151.882818
[03/09 19:02:31     32s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.003, MEM:1577.7M, EPOCH TIME: 1741518151.882866
[03/09 19:02:31     32s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.003, MEM:1577.7M, EPOCH TIME: 1741518151.882984
[03/09 19:02:31     32s] ADSU 0.818 -> 0.848. site 117180.000 -> 113060.800. GS 8.640
[03/09 19:02:31     32s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.014, MEM:1577.7M, EPOCH TIME: 1741518151.890774
[03/09 19:02:31     32s] OPERPROF: Starting spMPad at level 1, MEM:1556.7M, EPOCH TIME: 1741518151.893291
[03/09 19:02:31     32s] OPERPROF:   Starting spContextMPad at level 2, MEM:1556.7M, EPOCH TIME: 1741518151.893746
[03/09 19:02:31     32s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1556.7M, EPOCH TIME: 1741518151.893784
[03/09 19:02:31     32s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1556.7M, EPOCH TIME: 1741518151.893822
[03/09 19:02:31     32s] MP  (9014): mp=1.056. U=0.848.
[03/09 19:02:31     32s] InitP A=11543.760, MA=5376.860.
[03/09 19:02:31     32s] Initial padding reaches pin density 0.659 for top
[03/09 19:02:31     32s] InitPadU 0.848 -> 0.950 for top
[03/09 19:02:31     32s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[03/09 19:02:31     32s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1556.7M, EPOCH TIME: 1741518151.908422
[03/09 19:02:31     32s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1556.7M, EPOCH TIME: 1741518151.909526
[03/09 19:02:31     32s] === lastAutoLevel = 9 
[03/09 19:02:31     32s] OPERPROF: Starting spInitNetWt at level 1, MEM:1556.7M, EPOCH TIME: 1741518151.916143
[03/09 19:02:31     32s] no activity file in design. spp won't run.
[03/09 19:02:31     32s] [spp] 0
[03/09 19:02:31     32s] [adp] 0:1:1:3
[03/09 19:02:31     32s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.002, MEM:1556.7M, EPOCH TIME: 1741518151.917706
[03/09 19:02:31     32s] Clock gating cells determined by native netlist tracing.
[03/09 19:02:31     32s] no activity file in design. spp won't run.
[03/09 19:02:31     32s] no activity file in design. spp won't run.
[03/09 19:02:31     32s] OPERPROF: Starting npMain at level 1, MEM:1556.7M, EPOCH TIME: 1741518151.918919
[03/09 19:02:32     32s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:32     32s] OPERPROF:   Starting npPlace at level 2, MEM:1770.4M, EPOCH TIME: 1741518152.946749
[03/09 19:02:33     32s] Iteration  1: Total net bbox = 2.052e+04 (1.75e+04 3.06e+03)
[03/09 19:02:33     32s]               Est.  stn bbox = 2.443e+04 (2.05e+04 3.89e+03)
[03/09 19:02:33     32s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1651.3M
[03/09 19:02:33     32s] Iteration  2: Total net bbox = 2.052e+04 (1.75e+04 3.06e+03)
[03/09 19:02:33     32s]               Est.  stn bbox = 2.443e+04 (2.05e+04 3.89e+03)
[03/09 19:02:33     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1651.3M
[03/09 19:02:33     32s] OPERPROF:     Starting InitSKP at level 3, MEM:1652.3M, EPOCH TIME: 1741518153.019416
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:02:33     32s] TLC MultiMap info (StdDelay):
[03/09 19:02:33     32s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:02:33     32s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:02:33     32s]  Setting StdDelay to: 5.5ps
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Deleting Cell Server End ...
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:02:33     32s] TLC MultiMap info (StdDelay):
[03/09 19:02:33     32s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:02:33     32s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:02:33     32s]  Setting StdDelay to: 5.5ps
[03/09 19:02:33     32s] 
[03/09 19:02:33     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:02:34     33s] 
[03/09 19:02:34     33s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:02:34     33s] 
[03/09 19:02:34     33s] TimeStamp Deleting Cell Server End ...
[03/09 19:02:34     33s] 
[03/09 19:02:34     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:02:34     33s] TLC MultiMap info (StdDelay):
[03/09 19:02:34     33s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:02:34     33s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:02:34     33s]  Setting StdDelay to: 5.5ps
[03/09 19:02:34     33s] 
[03/09 19:02:34     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:02:36     38s] *** Finished SKP initialization (cpu=0:00:06.3, real=0:00:03.0)***
[03/09 19:02:36     38s] OPERPROF:     Finished InitSKP at level 3, CPU:6.270, REAL:3.156, MEM:2302.6M, EPOCH TIME: 1741518156.175861
[03/09 19:02:36     39s] exp_mt_sequential is set from setPlaceMode option to 1
[03/09 19:02:36     39s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[03/09 19:02:36     39s] place_exp_mt_interval set to default 32
[03/09 19:02:36     39s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/09 19:02:36     39s] Iteration  3: Total net bbox = 1.421e+04 (1.10e+04 3.17e+03)
[03/09 19:02:36     39s]               Est.  stn bbox = 1.887e+04 (1.46e+04 4.32e+03)
[03/09 19:02:36     39s]               cpu = 0:00:07.4 real = 0:00:03.0 mem = 2631.7M
[03/09 19:02:37     46s] Iteration  4: Total net bbox = 8.454e+04 (4.55e+04 3.91e+04)
[03/09 19:02:37     46s]               Est.  stn bbox = 1.110e+05 (6.36e+04 4.74e+04)
[03/09 19:02:37     46s]               cpu = 0:00:07.0 real = 0:00:01.0 mem = 2684.3M
[03/09 19:02:37     46s] Iteration  5: Total net bbox = 8.454e+04 (4.55e+04 3.91e+04)
[03/09 19:02:37     46s]               Est.  stn bbox = 1.110e+05 (6.36e+04 4.74e+04)
[03/09 19:02:37     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2684.3M
[03/09 19:02:37     46s] OPERPROF:   Finished npPlace at level 2, CPU:14.560, REAL:4.889, MEM:2536.3M, EPOCH TIME: 1741518157.836087
[03/09 19:02:37     47s] OPERPROF: Finished npMain at level 1, CPU:14.660, REAL:5.936, MEM:2536.3M, EPOCH TIME: 1741518157.854576
[03/09 19:02:37     47s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2536.3M, EPOCH TIME: 1741518157.857952
[03/09 19:02:37     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:02:37     47s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.008, MEM:2536.3M, EPOCH TIME: 1741518157.865701
[03/09 19:02:37     47s] OPERPROF: Starting npMain at level 1, MEM:2536.3M, EPOCH TIME: 1741518157.866368
[03/09 19:02:37     47s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:37     47s] OPERPROF:   Starting npPlace at level 2, MEM:2632.3M, EPOCH TIME: 1741518157.921859
[03/09 19:02:38     52s] Iteration  6: Total net bbox = 8.550e+04 (4.66e+04 3.89e+04)
[03/09 19:02:38     52s]               Est.  stn bbox = 1.148e+05 (6.61e+04 4.88e+04)
[03/09 19:02:38     52s]               cpu = 0:00:05.6 real = 0:00:01.0 mem = 2755.3M
[03/09 19:02:38     52s] OPERPROF:   Finished npPlace at level 2, CPU:5.610, REAL:1.039, MEM:2659.3M, EPOCH TIME: 1741518158.960849
[03/09 19:02:38     52s] OPERPROF: Finished npMain at level 1, CPU:5.760, REAL:1.109, MEM:2531.3M, EPOCH TIME: 1741518158.975767
[03/09 19:02:38     52s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2531.3M, EPOCH TIME: 1741518158.977938
[03/09 19:02:38     52s] Starting Early Global Route rough congestion estimation: mem = 2531.3M
[03/09 19:02:38     52s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:02:38     52s] (I)      ==================== Layers =====================
[03/09 19:02:38     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:38     52s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:38     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:38     52s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:38     52s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:38     52s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:38     52s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:38     52s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:38     52s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:38     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:38     52s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:38     52s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:38     52s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:38     52s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:38     52s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:38     52s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:38     52s] (I)      Started Import and model ( Curr Mem: 2531.29 MB )
[03/09 19:02:38     52s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:39     52s] (I)      == Non-default Options ==
[03/09 19:02:39     52s] (I)      Print mode                                         : 2
[03/09 19:02:39     52s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:39     52s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:39     52s] (I)      Better NDR handling                                : true
[03/09 19:02:39     52s] (I)      Stop if highly congested                           : false
[03/09 19:02:39     52s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:39     52s] (I)      Handle via spacing rule                            : true
[03/09 19:02:39     52s] (I)      Local connection modeling                          : true
[03/09 19:02:39     52s] (I)      Local connection modeling                          : true
[03/09 19:02:39     52s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:39     52s] (I)      Maximum routing layer                              : 7
[03/09 19:02:39     52s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:39     52s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:39     52s] (I)      Move term to middle                                : true
[03/09 19:02:39     52s] (I)      Consider pin shapes                                : true
[03/09 19:02:39     52s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:39     52s] (I)      Fix pin connection bug                             : true
[03/09 19:02:39     52s] (I)      Improved local wiring                              : true
[03/09 19:02:39     52s] (I)      Model MAR                                          : true
[03/09 19:02:39     52s] (I)      Assign partition pins                              : false
[03/09 19:02:39     52s] (I)      Support large GCell                                : true
[03/09 19:02:39     52s] (I)      Number of threads                                  : 8
[03/09 19:02:39     52s] (I)      Number of rows per GCell                           : 10
[03/09 19:02:39     52s] (I)      Max num rows per GCell                             : 32
[03/09 19:02:39     52s] (I)      Routing effort level                               : 500
[03/09 19:02:39     52s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:39     52s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:39     52s] (I)      Method to set GCell size                           : row
[03/09 19:02:39     52s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:39     52s] (I)      Use row-based GCell size
[03/09 19:02:39     52s] (I)      Use row-based GCell align
[03/09 19:02:39     52s] (I)      layer 0 area = 170496
[03/09 19:02:39     52s] (I)      layer 1 area = 170496
[03/09 19:02:39     52s] (I)      layer 2 area = 170496
[03/09 19:02:39     52s] (I)      layer 3 area = 512000
[03/09 19:02:39     52s] (I)      layer 4 area = 512000
[03/09 19:02:39     52s] (I)      layer 5 area = 560000
[03/09 19:02:39     52s] (I)      layer 6 area = 560000
[03/09 19:02:39     52s] (I)      GCell unit size   : 4320
[03/09 19:02:39     52s] (I)      GCell multiplier  : 10
[03/09 19:02:39     52s] (I)      GCell row height  : 4320
[03/09 19:02:39     52s] (I)      Actual row height : 4320
[03/09 19:02:39     52s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:39     52s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:39     52s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:39     52s] [NR-eGR] M1 has no routable track
[03/09 19:02:39     52s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:39     52s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:39     52s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:39     52s] (I)      ============== Default via ===============
[03/09 19:02:39     52s] (I)      +---+------------------+-----------------+
[03/09 19:02:39     52s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:39     52s] (I)      +---+------------------+-----------------+
[03/09 19:02:39     52s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:39     52s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:39     52s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:39     52s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:39     52s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:39     52s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:39     52s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:39     52s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:39     52s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:39     52s] (I)      +---+------------------+-----------------+
[03/09 19:02:39     52s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:39     52s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:39     52s] [NR-eGR] Read 0 other shapes
[03/09 19:02:39     52s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:39     52s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:39     52s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:39     52s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:39     52s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:39     52s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:39     52s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:39     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:39     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:39     52s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:39     52s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:39     52s] (I)      minStepLength[0]=240
[03/09 19:02:39     52s] (I)      minStepLength[1]=144
[03/09 19:02:39     52s] (I)      minStepLength[2]=48
[03/09 19:02:39     52s] (I)      minStepLength[3]=597
[03/09 19:02:39     52s] (I)      minStepLength[4]=469
[03/09 19:02:39     52s] (I)      minStepLength[5]=229
[03/09 19:02:39     52s] (I)      minStepLength[6]=581
[03/09 19:02:39     52s] (I)      minStepLength2[2]=496
[03/09 19:02:39     52s] (I)      minStepLength2[3]=688
[03/09 19:02:39     52s] (I)      minStepLength2[4]=800
[03/09 19:02:39     52s] (I)      minStepLength2[5]=800
[03/09 19:02:39     52s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:39     52s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:39     52s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:39     52s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:39     52s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:39     52s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:39     52s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:39     52s] (I)      Track adjustment: Reducing 2397 tracks (15.00%) for Layer4
[03/09 19:02:39     52s] (I)      Track adjustment: Reducing 2142 tracks (15.00%) for Layer5
[03/09 19:02:39     52s] (I)      Track adjustment: Reducing 1802 tracks (15.00%) for Layer6
[03/09 19:02:39     52s] (I)      Track adjustment: Reducing 1819 tracks (15.00%) for Layer7
[03/09 19:02:39     52s] (I)      Moved 0 terms for better access 
[03/09 19:02:39     52s] (I)      Number of ignored nets                =      0
[03/09 19:02:39     52s] (I)      Number of connected nets              =      0
[03/09 19:02:39     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:39     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:39     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:39     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:39     52s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:39     52s] (I)      Ndr track 0 does not exist
[03/09 19:02:39     52s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:39     52s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:39     52s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:39     52s] (I)      Site width          :   864  (dbu)
[03/09 19:02:39     52s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:39     52s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:39     52s] (I)      GCell width         : 43200  (dbu)
[03/09 19:02:39     52s] (I)      GCell height        : 43200  (dbu)
[03/09 19:02:39     52s] (I)      Grid                :    17    17     7
[03/09 19:02:39     52s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:39     52s] (I)      Vertical capacity   :     0     0 43200     0 43200     0 43200
[03/09 19:02:39     52s] (I)      Horizontal capacity :     0 43200     0 43200     0 43200     0
[03/09 19:02:39     52s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:39     52s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:39     52s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:39     52s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:39     52s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:39     52s] (I)      Num tracks per GCell: 75.00 75.00 75.00 56.25 50.00 42.19 42.19
[03/09 19:02:39     52s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:39     52s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:39     52s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:39     52s] (I)      --------------------------------------------------------
[03/09 19:02:39     52s] 
[03/09 19:02:39     52s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:39     52s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:39     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:39     52s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:39     52s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:39     52s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:39     52s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:39     52s] [NR-eGR] ========================================
[03/09 19:02:39     52s] [NR-eGR] 
[03/09 19:02:39     52s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:39     52s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:39     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:39     52s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:39     52s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:39     52s] (I)      |     2 |   19856 |     9901 |        49.86% |
[03/09 19:02:39     52s] (I)      |     3 |   21471 |     3978 |        18.53% |
[03/09 19:02:39     52s] (I)      |     4 |   15929 |     2098 |        13.17% |
[03/09 19:02:39     52s] (I)      |     5 |   14314 |      738 |         5.16% |
[03/09 19:02:39     52s] (I)      |     6 |   11951 |     1979 |        16.56% |
[03/09 19:02:39     52s] (I)      |     7 |   12087 |     1410 |        11.67% |
[03/09 19:02:39     52s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:39     52s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2531.30 MB )
[03/09 19:02:39     52s] (I)      Reset routing kernel
[03/09 19:02:39     52s] (I)      numLocalWires=0  numGlobalNetBranches=16136  numLocalNetBranches=0
[03/09 19:02:39     52s] (I)      totalPins=36735  totalGlobalPin=11627 (31.65%)
[03/09 19:02:39     52s] (I)      total 2D Cap : 72454 = (33580 H, 38874 V)
[03/09 19:02:39     52s] (I)      
[03/09 19:02:39     52s] (I)      ============  Phase 1a Route ============
[03/09 19:02:39     52s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:39     52s] (I)      Usage: 10554 = (5830 H, 4724 V) = (17.36% H, 12.15% V) = (6.296e+04um H, 5.102e+04um V)
[03/09 19:02:39     52s] (I)      
[03/09 19:02:39     52s] (I)      ============  Phase 1b Route ============
[03/09 19:02:39     52s] (I)      Usage: 10562 = (5830 H, 4732 V) = (17.36% H, 12.17% V) = (6.296e+04um H, 5.111e+04um V)
[03/09 19:02:39     52s] (I)      eGR overflow: 40.09% H + 2.10% V
[03/09 19:02:39     52s] 
[03/09 19:02:39     52s] [NR-eGR] Overflow after Early Global Route 12.07% H + 0.34% V
[03/09 19:02:39     52s] Finished Early Global Route rough congestion estimation: mem = 2531.3M
[03/09 19:02:39     52s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.094, MEM:2531.3M, EPOCH TIME: 1741518159.071858
[03/09 19:02:39     52s] earlyGlobalRoute rough estimation gcell size 10 row height
[03/09 19:02:39     52s] OPERPROF: Starting CDPad at level 1, MEM:2531.3M, EPOCH TIME: 1741518159.072086
[03/09 19:02:39     52s] PD param 0.400 in 10x10 (X:0 Y:0) in first pass. min U 0.895 -> 0.921
[03/09 19:02:39     52s] PD param 0.401 (0.400) in 10x10 (X:0 Y:1) in first pass. min U 0.895 -> 0.922.
[03/09 19:02:39     52s] PD param 0.400 in 10x10 (X:1 Y:0) in first pass. min U 0.895 -> 0.921
[03/09 19:02:39     52s] PD param 0.400 (0.400) in 10x10 (X:1 Y:1) in first pass. min U 0.895 -> 0.922.
[03/09 19:02:39     53s] 10x10 bins with PD > 0.400 = 14.1% (36 / 256)
[03/09 19:02:39     53s]       PD     range     #bins    %
[03/09 19:02:39     53s]     0.35 -    0.4          97  37.89
[03/09 19:02:39     53s]      0.4 -   0.45          36  14.06
[03/09 19:02:39     53s] PD param 0.441 (0.400) in 10x10 (X:0 Y:0) in second pass. U 0.956 is too high
[03/09 19:02:39     53s] PD param 0.449 (0.400) in 10x10 (X:0 Y:1) in second pass. U 0.956 is too high
[03/09 19:02:39     53s] PD param 0.440 (0.400) in 10x10 (X:1 Y:0) in second pass. U 0.956 is too high
[03/09 19:02:39     53s] PD param 0.449 (0.400) in 10x10 (X:1 Y:1) in second pass. U 0.956 is too high
[03/09 19:02:39     53s] 10x10 bins with PD > 0.400 = 10.5% (27 / 256)
[03/09 19:02:39     53s]       PD     range     #bins    %
[03/09 19:02:39     53s]     0.35 -    0.4          77  30.08
[03/09 19:02:39     53s]      0.4 -   0.45          27  10.55
[03/09 19:02:39     53s] Normalized PD is 0.413
[03/09 19:02:39     53s] CDPadU 0.950 -> 0.950. R=0.848, N=9014, GS=10.800
[03/09 19:02:39     53s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.062, MEM:2531.3M, EPOCH TIME: 1741518159.133740
[03/09 19:02:39     53s] OPERPROF: Starting npMain at level 1, MEM:2531.3M, EPOCH TIME: 1741518159.134602
[03/09 19:02:39     53s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:39     53s] OPERPROF:   Starting npPlace at level 2, MEM:2627.3M, EPOCH TIME: 1741518159.187515
[03/09 19:02:40     58s] OPERPROF:   Finished npPlace at level 2, CPU:4.760, REAL:0.880, MEM:2657.3M, EPOCH TIME: 1741518160.067096
[03/09 19:02:40     58s] OPERPROF: Finished npMain at level 1, CPU:4.910, REAL:0.947, MEM:2529.3M, EPOCH TIME: 1741518160.081995
[03/09 19:02:40     58s] Iteration  7: Total net bbox = 1.059e+05 (5.73e+04 4.87e+04)
[03/09 19:02:40     58s]               Est.  stn bbox = 1.404e+05 (7.96e+04 6.08e+04)
[03/09 19:02:40     58s]               cpu = 0:00:05.3 real = 0:00:02.0 mem = 2529.3M
[03/09 19:02:40     58s] Iteration  8: Total net bbox = 1.059e+05 (5.73e+04 4.87e+04)
[03/09 19:02:40     58s]               Est.  stn bbox = 1.404e+05 (7.96e+04 6.08e+04)
[03/09 19:02:40     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2529.3M
[03/09 19:02:40     58s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2529.3M, EPOCH TIME: 1741518160.102642
[03/09 19:02:40     58s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:02:40     58s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2529.3M, EPOCH TIME: 1741518160.104424
[03/09 19:02:40     58s] OPERPROF: Starting npMain at level 1, MEM:2529.3M, EPOCH TIME: 1741518160.105101
[03/09 19:02:40     58s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:40     58s] OPERPROF:   Starting npPlace at level 2, MEM:2625.3M, EPOCH TIME: 1741518160.159442
[03/09 19:02:40     62s] OPERPROF:   Finished npPlace at level 2, CPU:3.930, REAL:0.727, MEM:2653.3M, EPOCH TIME: 1741518160.886877
[03/09 19:02:40     62s] OPERPROF: Finished npMain at level 1, CPU:4.070, REAL:0.796, MEM:2525.3M, EPOCH TIME: 1741518160.900900
[03/09 19:02:40     62s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2525.3M, EPOCH TIME: 1741518160.902462
[03/09 19:02:40     62s] Starting Early Global Route rough congestion estimation: mem = 2525.3M
[03/09 19:02:40     62s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:02:40     62s] (I)      ==================== Layers =====================
[03/09 19:02:40     62s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:40     62s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:40     62s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:40     62s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:40     62s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:40     62s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:40     62s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:40     62s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:40     62s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:40     62s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:40     62s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:40     62s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:40     62s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:40     62s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:40     62s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:40     62s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:40     62s] (I)      Started Import and model ( Curr Mem: 2525.29 MB )
[03/09 19:02:40     62s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:40     62s] (I)      == Non-default Options ==
[03/09 19:02:40     62s] (I)      Print mode                                         : 2
[03/09 19:02:40     62s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:40     62s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:40     62s] (I)      Better NDR handling                                : true
[03/09 19:02:40     62s] (I)      Stop if highly congested                           : false
[03/09 19:02:40     62s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:40     62s] (I)      Handle via spacing rule                            : true
[03/09 19:02:40     62s] (I)      Local connection modeling                          : true
[03/09 19:02:40     62s] (I)      Local connection modeling                          : true
[03/09 19:02:40     62s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:40     62s] (I)      Maximum routing layer                              : 7
[03/09 19:02:40     62s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:40     62s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:40     62s] (I)      Move term to middle                                : true
[03/09 19:02:40     62s] (I)      Consider pin shapes                                : true
[03/09 19:02:40     62s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:40     62s] (I)      Fix pin connection bug                             : true
[03/09 19:02:40     62s] (I)      Improved local wiring                              : true
[03/09 19:02:40     62s] (I)      Model MAR                                          : true
[03/09 19:02:40     62s] (I)      Assign partition pins                              : false
[03/09 19:02:40     62s] (I)      Support large GCell                                : true
[03/09 19:02:40     62s] (I)      Number of threads                                  : 8
[03/09 19:02:40     62s] (I)      Number of rows per GCell                           : 5
[03/09 19:02:40     62s] (I)      Max num rows per GCell                             : 32
[03/09 19:02:40     62s] (I)      Routing effort level                               : 500
[03/09 19:02:40     62s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:40     62s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:40     62s] (I)      Method to set GCell size                           : row
[03/09 19:02:40     62s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:40     62s] (I)      Use row-based GCell size
[03/09 19:02:40     62s] (I)      Use row-based GCell align
[03/09 19:02:40     62s] (I)      layer 0 area = 170496
[03/09 19:02:40     62s] (I)      layer 1 area = 170496
[03/09 19:02:40     62s] (I)      layer 2 area = 170496
[03/09 19:02:40     62s] (I)      layer 3 area = 512000
[03/09 19:02:40     62s] (I)      layer 4 area = 512000
[03/09 19:02:40     62s] (I)      layer 5 area = 560000
[03/09 19:02:40     62s] (I)      layer 6 area = 560000
[03/09 19:02:40     62s] (I)      GCell unit size   : 4320
[03/09 19:02:40     62s] (I)      GCell multiplier  : 5
[03/09 19:02:40     62s] (I)      GCell row height  : 4320
[03/09 19:02:40     62s] (I)      Actual row height : 4320
[03/09 19:02:40     62s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:40     62s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:40     62s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:40     62s] [NR-eGR] M1 has no routable track
[03/09 19:02:40     62s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:40     62s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:40     62s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:40     62s] (I)      ============== Default via ===============
[03/09 19:02:40     62s] (I)      +---+------------------+-----------------+
[03/09 19:02:40     62s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:40     62s] (I)      +---+------------------+-----------------+
[03/09 19:02:40     62s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:40     62s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:40     62s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:40     62s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:40     62s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:40     62s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:40     62s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:40     62s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:40     62s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:40     62s] (I)      +---+------------------+-----------------+
[03/09 19:02:40     62s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:40     62s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:40     62s] [NR-eGR] Read 0 other shapes
[03/09 19:02:40     62s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:40     62s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:40     62s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:40     62s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:40     62s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:40     62s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:40     62s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:40     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:40     62s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:40     62s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:40     62s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:40     62s] (I)      minStepLength[0]=240
[03/09 19:02:40     62s] (I)      minStepLength[1]=144
[03/09 19:02:40     62s] (I)      minStepLength[2]=48
[03/09 19:02:40     62s] (I)      minStepLength[3]=597
[03/09 19:02:40     62s] (I)      minStepLength[4]=469
[03/09 19:02:40     62s] (I)      minStepLength[5]=229
[03/09 19:02:40     62s] (I)      minStepLength[6]=581
[03/09 19:02:40     62s] (I)      minStepLength2[2]=496
[03/09 19:02:40     62s] (I)      minStepLength2[3]=688
[03/09 19:02:40     62s] (I)      minStepLength2[4]=800
[03/09 19:02:40     62s] (I)      minStepLength2[5]=800
[03/09 19:02:40     62s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:40     62s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:40     62s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:40     62s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:40     62s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:40     62s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:40     62s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:40     62s] (I)      Track adjustment: Reducing 4794 tracks (15.00%) for Layer4
[03/09 19:02:40     62s] (I)      Track adjustment: Reducing 4284 tracks (15.00%) for Layer5
[03/09 19:02:40     62s] (I)      Track adjustment: Reducing 3493 tracks (15.00%) for Layer6
[03/09 19:02:40     62s] (I)      Track adjustment: Reducing 3432 tracks (15.00%) for Layer7
[03/09 19:02:40     62s] (I)      Moved 0 terms for better access 
[03/09 19:02:40     62s] (I)      Number of ignored nets                =      0
[03/09 19:02:40     62s] (I)      Number of connected nets              =      0
[03/09 19:02:40     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:40     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:40     62s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:40     62s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:40     62s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:40     62s] (I)      Ndr track 0 does not exist
[03/09 19:02:40     62s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:40     62s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:40     62s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:40     62s] (I)      Site width          :   864  (dbu)
[03/09 19:02:40     62s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:40     62s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:40     62s] (I)      GCell width         : 21600  (dbu)
[03/09 19:02:40     62s] (I)      GCell height        : 21600  (dbu)
[03/09 19:02:40     62s] (I)      Grid                :    34    34     7
[03/09 19:02:40     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:40     62s] (I)      Vertical capacity   :     0     0 21600     0 21600     0 21600
[03/09 19:02:40     62s] (I)      Horizontal capacity :     0 21600     0 21600     0 21600     0
[03/09 19:02:40     62s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:40     62s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:40     62s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:40     62s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:40     62s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:40     62s] (I)      Num tracks per GCell: 37.50 37.50 37.50 28.12 25.00 21.09 21.09
[03/09 19:02:40     62s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:40     62s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:40     62s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:40     62s] (I)      --------------------------------------------------------
[03/09 19:02:40     62s] 
[03/09 19:02:40     62s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:40     62s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:40     62s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:40     62s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:40     62s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:40     62s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:40     62s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:40     62s] [NR-eGR] ========================================
[03/09 19:02:40     62s] [NR-eGR] 
[03/09 19:02:40     62s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:40     62s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:40     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:40     62s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:40     62s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:40     62s] (I)      |     2 |   39712 |    19183 |        48.31% |
[03/09 19:02:40     62s] (I)      |     3 |   42942 |     7722 |        17.98% |
[03/09 19:02:40     62s] (I)      |     4 |   31858 |     3470 |        10.89% |
[03/09 19:02:40     62s] (I)      |     5 |   28628 |     1037 |         3.62% |
[03/09 19:02:40     62s] (I)      |     6 |   23902 |     2765 |        11.57% |
[03/09 19:02:40     62s] (I)      |     7 |   24174 |     2115 |         8.75% |
[03/09 19:02:40     62s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:40     62s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 2525.30 MB )
[03/09 19:02:40     62s] (I)      Reset routing kernel
[03/09 19:02:40     62s] (I)      numLocalWires=0  numGlobalNetBranches=9879  numLocalNetBranches=0
[03/09 19:02:40     62s] (I)      totalPins=36735  totalGlobalPin=20905 (56.91%)
[03/09 19:02:40     62s] (I)      total 2D Cap : 145583 = (67344 H, 78239 V)
[03/09 19:02:40     62s] (I)      
[03/09 19:02:40     62s] (I)      ============  Phase 1a Route ============
[03/09 19:02:40     62s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:40     62s] (I)      Usage: 26713 = (14553 H, 12160 V) = (21.61% H, 15.54% V) = (7.859e+04um H, 6.566e+04um V)
[03/09 19:02:40     62s] (I)      
[03/09 19:02:40     62s] (I)      ============  Phase 1b Route ============
[03/09 19:02:40     62s] (I)      Usage: 26713 = (14553 H, 12160 V) = (21.61% H, 15.54% V) = (7.859e+04um H, 6.566e+04um V)
[03/09 19:02:40     62s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/09 19:02:40     62s] 
[03/09 19:02:40     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/09 19:02:40     62s] Finished Early Global Route rough congestion estimation: mem = 2525.3M
[03/09 19:02:41     62s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.098, MEM:2525.3M, EPOCH TIME: 1741518161.000804
[03/09 19:02:41     62s] earlyGlobalRoute rough estimation gcell size 5 row height
[03/09 19:02:41     62s] OPERPROF: Starting CDPad at level 1, MEM:2525.3M, EPOCH TIME: 1741518161.001024
[03/09 19:02:41     62s] PD param 0.445 (0.400) in 5x5 (X:0 Y:0) in first pass. min U 0.895 -> 0.921.
[03/09 19:02:41     62s] PD param 0.455 (0.400) in 5x5 (X:0 Y:1) in first pass. min U 0.895 -> 0.921.
[03/09 19:02:41     62s] PD param 0.445 (0.400) in 5x5 (X:1 Y:0) in first pass. min U 0.895 -> 0.921.
[03/09 19:02:41     62s] PD param 0.453 (0.400) in 5x5 (X:1 Y:1) in first pass. min U 0.895 -> 0.921.
[03/09 19:02:41     62s] 5x5 bins with PD > 0.400 = 32.2% (319 / 992)
[03/09 19:02:41     62s]       PD     range     #bins    %
[03/09 19:02:41     62s]     0.35 -    0.4         252   25.4
[03/09 19:02:41     62s]      0.4 -   0.45         201  20.26
[03/09 19:02:41     62s]     0.45 -    0.5         109  10.99
[03/09 19:02:41     62s]      0.5 -   0.55           9  0.9073
[03/09 19:02:41     62s] PD param 0.541 (0.400) in 5x5 (X:0 Y:0) in second pass. U 0.952 is too high
[03/09 19:02:41     62s] PD param 0.554 (0.400) in 5x5 (X:0 Y:1) in second pass. U 0.952 is too high
[03/09 19:02:41     62s] PD param 0.533 (0.400) in 5x5 (X:1 Y:0) in second pass. U 0.952 is too high
[03/09 19:02:41     62s] PD param 0.551 (0.400) in 5x5 (X:1 Y:1) in second pass. U 0.952 is too high
[03/09 19:02:41     62s] 5x5 bins with PD > 0.400 = 24.4% (242 / 992)
[03/09 19:02:41     62s]       PD     range     #bins    %
[03/09 19:02:41     62s]     0.35 -    0.4         257  25.91
[03/09 19:02:41     62s]      0.4 -   0.45         161  16.23
[03/09 19:02:41     62s]     0.45 -    0.5          70  7.056
[03/09 19:02:41     62s]      0.5 -   0.55          11  1.109
[03/09 19:02:41     62s] Normalized PD is 0.467
[03/09 19:02:41     62s] CDPadU 0.950 -> 0.950. R=0.848, N=9014, GS=5.400
[03/09 19:02:41     62s] OPERPROF: Finished CDPad at level 1, CPU:0.330, REAL:0.075, MEM:2525.3M, EPOCH TIME: 1741518161.075630
[03/09 19:02:41     62s] OPERPROF: Starting npMain at level 1, MEM:2525.3M, EPOCH TIME: 1741518161.076478
[03/09 19:02:41     62s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:41     62s] OPERPROF:   Starting npPlace at level 2, MEM:2621.3M, EPOCH TIME: 1741518161.129342
[03/09 19:02:41     65s] OPERPROF:   Finished npPlace at level 2, CPU:2.740, REAL:0.522, MEM:2653.3M, EPOCH TIME: 1741518161.651650
[03/09 19:02:41     65s] OPERPROF: Finished npMain at level 1, CPU:2.890, REAL:0.591, MEM:2525.3M, EPOCH TIME: 1741518161.667415
[03/09 19:02:41     65s] Iteration  9: Total net bbox = 1.090e+05 (5.92e+04 4.98e+04)
[03/09 19:02:41     65s]               Est.  stn bbox = 1.439e+05 (8.17e+04 6.21e+04)
[03/09 19:02:41     65s]               cpu = 0:00:07.5 real = 0:00:01.0 mem = 2525.3M
[03/09 19:02:41     65s] Iteration 10: Total net bbox = 1.090e+05 (5.92e+04 4.98e+04)
[03/09 19:02:41     65s]               Est.  stn bbox = 1.439e+05 (8.17e+04 6.21e+04)
[03/09 19:02:41     65s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2525.3M
[03/09 19:02:41     65s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2525.3M, EPOCH TIME: 1741518161.689005
[03/09 19:02:41     65s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:02:41     65s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2525.3M, EPOCH TIME: 1741518161.690898
[03/09 19:02:41     65s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 19:02:41     65s] No instances found in the vector
[03/09 19:02:41     65s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2525.3M, DRC: 0)
[03/09 19:02:41     65s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:41     65s] OPERPROF: Starting npMain at level 1, MEM:2525.3M, EPOCH TIME: 1741518161.691559
[03/09 19:02:41     65s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:41     65s] OPERPROF:   Starting npPlace at level 2, MEM:2621.3M, EPOCH TIME: 1741518161.748410
[03/09 19:02:45     88s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 19:02:46     92s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2909.4M, EPOCH TIME: 1741518166.011942
[03/09 19:02:46     92s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.002, MEM:2909.4M, EPOCH TIME: 1741518166.013789
[03/09 19:02:46     92s] Iteration 11: Total net bbox = 1.048e+05 (5.41e+04 5.06e+04)
[03/09 19:02:46     92s]               Est.  stn bbox = 1.383e+05 (7.56e+04 6.27e+04)
[03/09 19:02:46     92s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 2781.4M
[03/09 19:02:46     92s] OPERPROF:   Finished npPlace at level 2, CPU:26.430, REAL:4.269, MEM:2653.3M, EPOCH TIME: 1741518166.017829
[03/09 19:02:46     92s] OPERPROF: Finished npMain at level 1, CPU:26.580, REAL:4.340, MEM:2525.3M, EPOCH TIME: 1741518166.031983
[03/09 19:02:46     92s] Iteration 12: Total net bbox = 1.100e+05 (5.88e+04 5.11e+04)
[03/09 19:02:46     92s]               Est.  stn bbox = 1.436e+05 (8.04e+04 6.32e+04)
[03/09 19:02:46     92s]               cpu = 0:00:26.6 real = 0:00:05.0 mem = 2525.3M
[03/09 19:02:46     92s] Iteration 13: Total net bbox = 1.100e+05 (5.88e+04 5.11e+04)
[03/09 19:02:46     92s]               Est.  stn bbox = 1.436e+05 (8.04e+04 6.32e+04)
[03/09 19:02:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2525.3M
[03/09 19:02:46     92s] [adp] clock
[03/09 19:02:46     92s] [adp] weight, nr nets, wire length
[03/09 19:02:46     92s] [adp]      0        1  335.653750
[03/09 19:02:46     92s] [adp] data
[03/09 19:02:46     92s] [adp] weight, nr nets, wire length
[03/09 19:02:46     92s] [adp]      0     9060  109617.180000
[03/09 19:02:46     92s] [adp] 0.000000|0.000000|0.000000
[03/09 19:02:46     92s] Iteration 14: Total net bbox = 1.100e+05 (5.88e+04 5.11e+04)
[03/09 19:02:46     92s]               Est.  stn bbox = 1.436e+05 (8.04e+04 6.32e+04)
[03/09 19:02:46     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2525.3M
[03/09 19:02:46     92s] Clear WL Bound Manager after Global Placement... 
[03/09 19:02:46     92s] Finished Global Placement (cpu=0:00:59.8, real=0:00:15.0, mem=2525.3M)
[03/09 19:02:46     92s] Placement multithread real runtime: 0:00:15.0 with 8 threads.
[03/09 19:02:46     92s] Keep Tdgp Graph and DB for later use
[03/09 19:02:46     92s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[03/09 19:02:46     92s] Saved padding area to DB
[03/09 19:02:46     92s] All LLGs are deleted
[03/09 19:02:46     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2525.3M, EPOCH TIME: 1741518166.076690
[03/09 19:02:46     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2525.3M, EPOCH TIME: 1741518166.077533
[03/09 19:02:46     92s] Solver runtime cpu: 0:00:47.4 real: 0:00:07.7
[03/09 19:02:46     92s] Core Placement runtime cpu: 0:00:58.9 real: 0:00:13.0
[03/09 19:02:46     92s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/09 19:02:46     92s] Type 'man IMPSP-9025' for more detail.
[03/09 19:02:46     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2525.3M, EPOCH TIME: 1741518166.080438
[03/09 19:02:46     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2525.3M, EPOCH TIME: 1741518166.080538
[03/09 19:02:46     92s] z: 1, totalTracks: 0
[03/09 19:02:46     92s] z: 3, totalTracks: 1
[03/09 19:02:46     92s] z: 5, totalTracks: 1
[03/09 19:02:46     92s] z: 7, totalTracks: 1
[03/09 19:02:46     92s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:46     92s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:46     92s] OPERPROF:     Starting CceInit at level 3, MEM:2525.3M, EPOCH TIME: 1741518166.081931
[03/09 19:02:46     92s] Initializing Route Infrastructure for color support ...
[03/09 19:02:46     92s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:2525.3M, EPOCH TIME: 1741518166.081982
[03/09 19:02:46     92s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:2525.3M, EPOCH TIME: 1741518166.083067
[03/09 19:02:46     92s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:46     92s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:2525.3M, EPOCH TIME: 1741518166.083115
[03/09 19:02:46     92s] All LLGs are deleted
[03/09 19:02:46     92s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2525.3M, EPOCH TIME: 1741518166.088219
[03/09 19:02:46     92s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2525.3M, EPOCH TIME: 1741518166.088360
[03/09 19:02:46     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2525.3M, EPOCH TIME: 1741518166.090436
[03/09 19:02:46     92s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2621.3M, EPOCH TIME: 1741518166.092733
[03/09 19:02:46     92s] Core basic site is asap7sc7p5t
[03/09 19:02:46     92s] z: 1, totalTracks: 0
[03/09 19:02:46     92s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:46     92s] z: 3, totalTracks: 1
[03/09 19:02:46     92s] z: 5, totalTracks: 1
[03/09 19:02:46     92s] z: 7, totalTracks: 1
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     92s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:46     92s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:46     92s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2621.3M, EPOCH TIME: 1741518166.102852
[03/09 19:02:46     92s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.004, MEM:2653.3M, EPOCH TIME: 1741518166.106764
[03/09 19:02:46     92s] Fast DP-INIT is on for default
[03/09 19:02:46     92s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:46     92s] z: 9, totalTracks: 1
[03/09 19:02:46     92s] z: 1, totalTracks: 0
[03/09 19:02:46     92s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:2653.3M, EPOCH TIME: 1741518166.111829
[03/09 19:02:46     92s] 
[03/09 19:02:46     92s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:46     92s] OPERPROF:       Starting CMU at level 4, MEM:2653.3M, EPOCH TIME: 1741518166.115648
[03/09 19:02:46     92s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:2653.3M, EPOCH TIME: 1741518166.123451
[03/09 19:02:46     92s] 
[03/09 19:02:46     92s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:02:46     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:2525.3M, EPOCH TIME: 1741518166.125244
[03/09 19:02:46     92s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2525.3M, EPOCH TIME: 1741518166.125297
[03/09 19:02:46     92s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.002, MEM:2525.3M, EPOCH TIME: 1741518166.127072
[03/09 19:02:46     92s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2525.3MB).
[03/09 19:02:46     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.050, MEM:2525.3M, EPOCH TIME: 1741518166.130091
[03/09 19:02:46     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.050, MEM:2525.3M, EPOCH TIME: 1741518166.130184
[03/09 19:02:46     92s] TDRefine: refinePlace mode is spiral
[03/09 19:02:46     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.1
[03/09 19:02:46     92s] OPERPROF: Starting RefinePlace at level 1, MEM:2525.3M, EPOCH TIME: 1741518166.130261
[03/09 19:02:46     92s] *** Starting refinePlace (0:01:32 mem=2525.3M) ***
[03/09 19:02:46     92s] Total net bbox length = 1.100e+05 (5.881e+04 5.114e+04) (ext = 7.330e+03)
[03/09 19:02:46     92s] 
[03/09 19:02:46     92s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:46     92s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:2525.3M, EPOCH TIME: 1741518166.135136
[03/09 19:02:46     92s] # Found 0 legal fixed insts to color.
[03/09 19:02:46     92s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.000, MEM:2525.3M, EPOCH TIME: 1741518166.135597
[03/09 19:02:46     92s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:02:46     92s] Type 'man IMPSP-2041' for more detail.
[03/09 19:02:46     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:02:46     92s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:46     92s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:46     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2525.3M, EPOCH TIME: 1741518166.149950
[03/09 19:02:46     92s] Starting refinePlace ...
[03/09 19:02:46     92s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:46     92s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:46     92s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 19:02:46     92s] ** Cut row section cpu time 0:00:00.0.
[03/09 19:02:46     92s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 19:02:46     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2525.3MB) @(0:01:32 - 0:01:32).
[03/09 19:02:46     92s] Move report: preRPlace moves 9014 insts, mean move: 0.69 um, max move: 9.85 um 
[03/09 19:02:46     92s] 	Max move on inst (core_w_mem_inst_w_mem_reg[14][2]): (31.91, 132.69) --> (35.28, 126.22)
[03/09 19:02:46     92s] 	Length: 26 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DFFASRHQNx1_ASAP7_75t_SL
[03/09 19:02:46     92s] 	Violation at original loc: Placement Blockage Violation
[03/09 19:02:46     92s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:02:46     92s] tweakage running in 8 threads.
[03/09 19:02:46     92s] Placement tweakage begins.
[03/09 19:02:46     92s] wire length = 1.565e+05
[03/09 19:02:46     93s] wire length = 1.514e+05
[03/09 19:02:46     93s] Placement tweakage ends.
[03/09 19:02:46     93s] Move report: tweak moves 1937 insts, mean move: 2.20 um, max move: 8.42 um 
[03/09 19:02:46     93s] 	Max move on inst (core_g49281): (144.58, 143.50) --> (148.68, 139.18)
[03/09 19:02:46     93s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=2529.8MB) @(0:01:32 - 0:01:33).
[03/09 19:02:46     93s] 
[03/09 19:02:46     93s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:02:46     93s] Move report: legalization moves 3 insts, mean move: 2.09 um, max move: 2.59 um spiral
[03/09 19:02:46     93s] 	Max move on inst (g8746__2900): (167.04, 158.62) --> (169.63, 158.62)
[03/09 19:02:46     93s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 19:02:46     93s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:02:46     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2529.8MB) @(0:01:33 - 0:01:34).
[03/09 19:02:46     93s] Move report: Detail placement moves 9014 insts, mean move: 0.97 um, max move: 9.15 um 
[03/09 19:02:46     93s] 	Max move on inst (g68109): (107.94, 63.58) --> (102.02, 60.34)
[03/09 19:02:46     93s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 2529.8MB
[03/09 19:02:46     93s] Statistics of distance of Instance movement in refine placement:
[03/09 19:02:46     93s]   maximum (X+Y) =         9.15 um
[03/09 19:02:46     93s]   inst (g68109) with max move: (107.936, 63.5793) -> (102.024, 60.336)
[03/09 19:02:46     93s]   mean    (X+Y) =         0.97 um
[03/09 19:02:46     93s] Summary Report:
[03/09 19:02:46     93s] Instances move: 9014 (out of 9014 movable)
[03/09 19:02:46     93s] Instances flipped: 0
[03/09 19:02:46     93s] Mean displacement: 0.97 um
[03/09 19:02:46     93s] Max displacement: 9.15 um (Instance: g68109) (107.936, 63.5793) -> (102.024, 60.336)
[03/09 19:02:46     93s] 	Length: 9 sites, height: 1 rows, site name: asap7sc7p5t, cell type: XNOR2xp5_ASAP7_75t_SL
[03/09 19:02:46     93s] Total instances moved : 9014
[03/09 19:02:46     93s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.280, REAL:0.733, MEM:2529.8M, EPOCH TIME: 1741518166.882462
[03/09 19:02:46     93s] Total net bbox length = 1.079e+05 (5.612e+04 5.181e+04) (ext = 7.299e+03)
[03/09 19:02:46     93s] Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 2529.8MB
[03/09 19:02:46     93s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:00.0, mem=2529.8MB) @(0:01:32 - 0:01:34).
[03/09 19:02:46     93s] *** Finished refinePlace (0:01:34 mem=2529.8M) ***
[03/09 19:02:46     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.1
[03/09 19:02:46     93s] OPERPROF: Finished RefinePlace at level 1, CPU:1.300, REAL:0.755, MEM:2529.8M, EPOCH TIME: 1741518166.885751
[03/09 19:02:46     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2529.8M, EPOCH TIME: 1741518166.885799
[03/09 19:02:46     93s] All LLGs are deleted
[03/09 19:02:46     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2529.8M, EPOCH TIME: 1741518166.890670
[03/09 19:02:46     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:2529.8M, EPOCH TIME: 1741518166.898547
[03/09 19:02:46     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.020, MEM:2515.8M, EPOCH TIME: 1741518166.905827
[03/09 19:02:46     93s] *** Finished Initial Placement (cpu=0:01:01, real=0:00:15.0, mem=2515.8M) ***
[03/09 19:02:46     93s] z: 1, totalTracks: 0
[03/09 19:02:46     93s] z: 3, totalTracks: 1
[03/09 19:02:46     93s] z: 5, totalTracks: 1
[03/09 19:02:46     93s] z: 7, totalTracks: 1
[03/09 19:02:46     93s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:46     93s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:46     93s] All LLGs are deleted
[03/09 19:02:46     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2515.8M, EPOCH TIME: 1741518166.912327
[03/09 19:02:46     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2515.8M, EPOCH TIME: 1741518166.912479
[03/09 19:02:46     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2515.8M, EPOCH TIME: 1741518166.914204
[03/09 19:02:46     93s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2627.8M, EPOCH TIME: 1741518166.916400
[03/09 19:02:46     93s] Core basic site is asap7sc7p5t
[03/09 19:02:46     93s] z: 1, totalTracks: 0
[03/09 19:02:46     93s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:46     93s] z: 3, totalTracks: 1
[03/09 19:02:46     93s] z: 5, totalTracks: 1
[03/09 19:02:46     93s] z: 7, totalTracks: 1
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:46     93s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:46     93s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:46     93s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2627.8M, EPOCH TIME: 1741518166.925358
[03/09 19:02:46     93s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2643.8M, EPOCH TIME: 1741518166.929198
[03/09 19:02:46     93s] Fast DP-INIT is on for default
[03/09 19:02:46     93s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:46     93s] z: 9, totalTracks: 1
[03/09 19:02:46     93s] z: 1, totalTracks: 0
[03/09 19:02:46     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.018, MEM:2643.8M, EPOCH TIME: 1741518166.934201
[03/09 19:02:46     93s] 
[03/09 19:02:46     93s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:46     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2515.8M, EPOCH TIME: 1741518166.940068
[03/09 19:02:46     93s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2515.8M, EPOCH TIME: 1741518166.941474
[03/09 19:02:46     93s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2515.8M, EPOCH TIME: 1741518166.942840
[03/09 19:02:46     93s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.005, MEM:2515.8M, EPOCH TIME: 1741518166.947516
[03/09 19:02:46     93s] default core: bins with density > 0.750 = 80.47 % ( 206 / 256 )
[03/09 19:02:46     93s] Density distribution unevenness ratio = 4.773%
[03/09 19:02:46     93s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.006, MEM:2515.8M, EPOCH TIME: 1741518166.947598
[03/09 19:02:46     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2515.8M, EPOCH TIME: 1741518166.947639
[03/09 19:02:46     93s] All LLGs are deleted
[03/09 19:02:46     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2515.8M, EPOCH TIME: 1741518166.952612
[03/09 19:02:46     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2515.8M, EPOCH TIME: 1741518166.953311
[03/09 19:02:46     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:2515.8M, EPOCH TIME: 1741518166.954200
[03/09 19:02:46     93s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/09 19:02:46     93s] 
[03/09 19:02:46     93s] *** Start incrementalPlace ***
[03/09 19:02:46     93s] User Input Parameters:
[03/09 19:02:46     93s] - Congestion Driven    : On
[03/09 19:02:46     93s] - Timing Driven        : On
[03/09 19:02:46     93s] - Area-Violation Based : On
[03/09 19:02:46     93s] - Start Rollback Level : -5
[03/09 19:02:46     93s] - Legalized            : On
[03/09 19:02:46     93s] - Window Based         : Off
[03/09 19:02:46     93s] - eDen incr mode       : Off
[03/09 19:02:46     93s] - Small incr mode      : Off
[03/09 19:02:46     93s] 
[03/09 19:02:46     93s] No Views given, use default active views for adaptive view pruning
[03/09 19:02:46     93s] SKP will enable view:
[03/09 19:02:46     93s]   view_tc
[03/09 19:02:46     93s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2517.8M, EPOCH TIME: 1741518166.990693
[03/09 19:02:46     93s] [PSP]    Running Early Global Route on this N7 design with N7 settings
[03/09 19:02:46     93s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.008, MEM:2517.8M, EPOCH TIME: 1741518166.998214
[03/09 19:02:46     93s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2517.8M, EPOCH TIME: 1741518166.998281
[03/09 19:02:46     93s] Starting Early Global Route congestion estimation: mem = 2517.8M
[03/09 19:02:46     93s] (I)      ==================== Layers =====================
[03/09 19:02:46     93s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:46     93s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:46     93s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:46     93s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:46     93s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:46     93s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:46     93s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:46     93s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:46     93s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:46     93s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:46     93s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:46     93s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:46     93s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:46     93s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:47     93s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:47     93s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:47     93s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:47     93s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:47     93s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:47     93s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:47     93s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:47     93s] (I)      Started Import and model ( Curr Mem: 2517.79 MB )
[03/09 19:02:47     93s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:47     93s] (I)      == Non-default Options ==
[03/09 19:02:47     93s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:47     93s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:47     93s] (I)      Better NDR handling                                : true
[03/09 19:02:47     93s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:47     93s] (I)      Handle via spacing rule                            : true
[03/09 19:02:47     93s] (I)      Local connection modeling                          : true
[03/09 19:02:47     93s] (I)      Local connection modeling                          : true
[03/09 19:02:47     93s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:47     93s] (I)      Maximum routing layer                              : 7
[03/09 19:02:47     93s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:47     93s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:47     93s] (I)      Move term to middle                                : true
[03/09 19:02:47     93s] (I)      Consider pin shapes                                : true
[03/09 19:02:47     93s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:47     93s] (I)      Fix pin connection bug                             : true
[03/09 19:02:47     93s] (I)      Improved local wiring                              : true
[03/09 19:02:47     93s] (I)      Model MAR                                          : true
[03/09 19:02:47     93s] (I)      Number of threads                                  : 8
[03/09 19:02:47     93s] (I)      Number of rows per GCell                           : 2
[03/09 19:02:47     93s] (I)      Max num rows per GCell                             : 2
[03/09 19:02:47     93s] (I)      Routing effort level                               : 500
[03/09 19:02:47     93s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:47     93s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:47     93s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:02:47     93s] (I)      Method to set GCell size                           : row
[03/09 19:02:47     93s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:47     93s] (I)      Use row-based GCell size
[03/09 19:02:47     93s] (I)      Use row-based GCell align
[03/09 19:02:47     93s] (I)      layer 0 area = 170496
[03/09 19:02:47     93s] (I)      layer 1 area = 170496
[03/09 19:02:47     93s] (I)      layer 2 area = 170496
[03/09 19:02:47     93s] (I)      layer 3 area = 512000
[03/09 19:02:47     93s] (I)      layer 4 area = 512000
[03/09 19:02:47     93s] (I)      layer 5 area = 560000
[03/09 19:02:47     93s] (I)      layer 6 area = 560000
[03/09 19:02:47     93s] (I)      GCell unit size   : 4320
[03/09 19:02:47     93s] (I)      GCell multiplier  : 2
[03/09 19:02:47     93s] (I)      GCell row height  : 4320
[03/09 19:02:47     93s] (I)      Actual row height : 4320
[03/09 19:02:47     93s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:47     93s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:47     93s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:47     93s] [NR-eGR] M1 has no routable track
[03/09 19:02:47     93s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:47     93s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:47     93s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:47     93s] (I)      ============== Default via ===============
[03/09 19:02:47     93s] (I)      +---+------------------+-----------------+
[03/09 19:02:47     93s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:47     93s] (I)      +---+------------------+-----------------+
[03/09 19:02:47     93s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:47     93s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:47     93s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:47     93s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:47     93s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:47     93s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:47     93s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:47     93s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:47     93s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:47     93s] (I)      +---+------------------+-----------------+
[03/09 19:02:47     93s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:47     93s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:47     93s] [NR-eGR] Read 0 other shapes
[03/09 19:02:47     93s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:47     93s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:47     93s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:47     93s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:47     93s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:47     93s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:47     93s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:47     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:47     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:47     93s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:47     93s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:02:47     93s] [NR-eGR] #moved terms           : 19999
[03/09 19:02:47     93s] [NR-eGR] #off-track terms       : 10250
[03/09 19:02:47     93s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:02:47     93s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:47     93s] (I)      minStepLength[0]=240
[03/09 19:02:47     93s] (I)      minStepLength[1]=144
[03/09 19:02:47     93s] (I)      minStepLength[2]=48
[03/09 19:02:47     93s] (I)      minStepLength[3]=597
[03/09 19:02:47     93s] (I)      minStepLength[4]=469
[03/09 19:02:47     93s] (I)      minStepLength[5]=229
[03/09 19:02:47     93s] (I)      minStepLength[6]=581
[03/09 19:02:47     93s] (I)      minStepLength2[2]=496
[03/09 19:02:47     93s] (I)      minStepLength2[3]=688
[03/09 19:02:47     93s] (I)      minStepLength2[4]=800
[03/09 19:02:47     93s] (I)      minStepLength2[5]=800
[03/09 19:02:47     93s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:47     93s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:47     93s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:47     93s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:47     93s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:47     93s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:47     93s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:47     93s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:02:47     93s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:02:47     93s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:02:47     93s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:02:47     93s] (I)      Moved 0 terms for better access 
[03/09 19:02:47     93s] (I)      Number of ignored nets                =      0
[03/09 19:02:47     93s] (I)      Number of connected nets              =      0
[03/09 19:02:47     93s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:47     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:47     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:47     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:47     93s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:47     93s] (I)      Ndr track 0 does not exist
[03/09 19:02:47     93s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:47     93s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:47     93s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:47     93s] (I)      Site width          :   864  (dbu)
[03/09 19:02:47     93s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:47     93s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:47     93s] (I)      GCell width         :  8640  (dbu)
[03/09 19:02:47     93s] (I)      GCell height        :  8640  (dbu)
[03/09 19:02:47     93s] (I)      Grid                :    84    83     7
[03/09 19:02:47     93s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:47     93s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:02:47     93s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:02:47     93s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:47     93s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:47     93s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:47     93s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:47     93s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:47     93s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:02:47     93s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:47     93s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:47     93s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:47     93s] (I)      --------------------------------------------------------
[03/09 19:02:47     93s] 
[03/09 19:02:47     93s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:47     93s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:47     93s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:47     93s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:47     93s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:47     93s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:47     93s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:47     93s] [NR-eGR] ========================================
[03/09 19:02:47     93s] [NR-eGR] 
[03/09 19:02:47     93s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:47     93s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:47     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:47     93s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:47     93s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:47     93s] (I)      |     2 |   98112 |    42558 |        43.38% |
[03/09 19:02:47     93s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:02:47     93s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:02:47     93s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:02:47     93s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:02:47     93s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:02:47     93s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:47     93s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.07 sec, Curr Mem: 2524.06 MB )
[03/09 19:02:47     93s] (I)      Reset routing kernel
[03/09 19:02:47     93s] (I)      Started Global Routing ( Curr Mem: 2524.06 MB )
[03/09 19:02:47     93s] (I)      numLocalWires=0  numGlobalNetBranches=2719  numLocalNetBranches=0
[03/09 19:02:47     93s] (I)      totalPins=36735  totalGlobalPin=32166 (87.56%)
[03/09 19:02:47     93s] (I)      total 2D Cap : 360078 = (169058 H, 191020 V)
[03/09 19:02:47     93s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 19:02:47     93s] (I)      
[03/09 19:02:47     93s] (I)      ============  Phase 1a Route ============
[03/09 19:02:47     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:47     93s] (I)      Usage: 67775 = (35302 H, 32473 V) = (20.88% H, 17.00% V) = (7.625e+04um H, 7.014e+04um V)
[03/09 19:02:47     93s] (I)      
[03/09 19:02:47     93s] (I)      ============  Phase 1b Route ============
[03/09 19:02:47     94s] (I)      Usage: 67880 = (35317 H, 32563 V) = (20.89% H, 17.05% V) = (7.628e+04um H, 7.034e+04um V)
[03/09 19:02:47     94s] (I)      Overflow of layer group 1: 1.17% H + 0.00% V. EstWL: 1.466208e+05um
[03/09 19:02:47     94s] (I)      Congestion metric : 1.17%H 0.00%V, 1.17%HV
[03/09 19:02:47     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:02:47     94s] (I)      
[03/09 19:02:47     94s] (I)      ============  Phase 1c Route ============
[03/09 19:02:47     94s] (I)      Level2 Grid: 17 x 17
[03/09 19:02:47     94s] (I)      Usage: 67880 = (35317 H, 32563 V) = (20.89% H, 17.05% V) = (7.628e+04um H, 7.034e+04um V)
[03/09 19:02:47     94s] (I)      
[03/09 19:02:47     94s] (I)      ============  Phase 1d Route ============
[03/09 19:02:47     94s] (I)      Usage: 67987 = (35339 H, 32648 V) = (20.90% H, 17.09% V) = (7.633e+04um H, 7.052e+04um V)
[03/09 19:02:47     94s] (I)      
[03/09 19:02:47     94s] (I)      ============  Phase 1e Route ============
[03/09 19:02:47     94s] (I)      Usage: 67987 = (35339 H, 32648 V) = (20.90% H, 17.09% V) = (7.633e+04um H, 7.052e+04um V)
[03/09 19:02:47     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.82% H + 0.00% V. EstWL: 1.468519e+05um
[03/09 19:02:47     94s] (I)      
[03/09 19:02:47     94s] (I)      ============  Phase 1l Route ============
[03/09 19:02:47     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:02:47     94s] (I)      Layer  2:      64334     36783      1976           0      103335    ( 0.00%) 
[03/09 19:02:47     94s] (I)      Layer  3:      84561     31206      1172           0      103320    ( 0.00%) 
[03/09 19:02:47     94s] (I)      Layer  4:      58766     21015       146           0       77501    ( 0.00%) 
[03/09 19:02:47     94s] (I)      Layer  5:      57781     10993         8          80       68800    ( 0.12%) 
[03/09 19:02:47     94s] (I)      Layer  6:      46087      7599         3        2717       55409    ( 4.67%) 
[03/09 19:02:47     94s] (I)      Layer  7:      46770      1923         2        2742       55375    ( 4.72%) 
[03/09 19:02:47     94s] (I)      Total:        358299    109519      3307        5538      463740    ( 1.18%) 
[03/09 19:02:47     94s] (I)      
[03/09 19:02:47     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:02:47     94s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 19:02:47     94s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:02:47     94s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[03/09 19:02:47     94s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:02:47     94s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:02:47     94s] [NR-eGR]      M2 ( 2)       881(12.79%)        64( 0.93%)         0( 0.00%)   (13.72%) 
[03/09 19:02:47     94s] [NR-eGR]      M3 ( 3)       492( 7.14%)        38( 0.55%)         1( 0.01%)   ( 7.71%) 
[03/09 19:02:47     94s] [NR-eGR]      M4 ( 4)        98( 1.42%)         0( 0.00%)         0( 0.00%)   ( 1.42%) 
[03/09 19:02:47     94s] [NR-eGR]      M5 ( 5)         7( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[03/09 19:02:47     94s] [NR-eGR]      M6 ( 6)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:02:47     94s] [NR-eGR]      M7 ( 7)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:02:47     94s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:02:47     94s] [NR-eGR]        Total      1482( 3.64%)       102( 0.25%)         1( 0.00%)   ( 3.90%) 
[03/09 19:02:47     94s] [NR-eGR] 
[03/09 19:02:47     94s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.17 sec, Curr Mem: 2524.06 MB )
[03/09 19:02:47     94s] (I)      total 2D Cap : 336136 = (163469 H, 172667 V)
[03/09 19:02:47     94s] [NR-eGR] Overflow after Early Global Route 0.92% H + 0.32% V
[03/09 19:02:47     94s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 2524.1M
[03/09 19:02:47     94s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.670, REAL:0.243, MEM:2524.1M, EPOCH TIME: 1741518167.241088
[03/09 19:02:47     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:2524.1M, EPOCH TIME: 1741518167.241146
[03/09 19:02:47     94s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:47     94s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:02:47     94s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:47     94s] [hotspot] | normalized |        280.89 |        574.44 |
[03/09 19:02:47     94s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:47     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 280.89, normalized total congestion hotspot area = 574.44 (area is in unit of 4 std-cell row bins)
[03/09 19:02:47     94s] [hotspot] max/total 280.89/574.44, big hotspot (>10) total 506.67
[03/09 19:02:47     94s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] |  1  |    26.86     9.58   165.10    57.10 |      170.22   |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] |  2  |   104.62    87.34   169.42   165.10 |      124.89   |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] |  3  |    13.90    83.02    65.74   169.42 |      101.89   |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] |  4  |    13.90    65.74   130.54    87.34 |       83.22   |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] [hotspot] |  5  |    18.22    22.54    52.78    35.50 |       17.11   |
[03/09 19:02:47     94s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:47     94s] Top 5 hotspots total area: 497.33
[03/09 19:02:47     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2524.1M, EPOCH TIME: 1741518167.248203
[03/09 19:02:47     94s] 
[03/09 19:02:47     94s] === incrementalPlace Internal Loop 1 ===
[03/09 19:02:47     94s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 19:02:47     94s] OPERPROF: Starting IPInitSPData at level 1, MEM:2524.1M, EPOCH TIME: 1741518167.249701
[03/09 19:02:47     94s] z: 1, totalTracks: 0
[03/09 19:02:47     94s] z: 3, totalTracks: 1
[03/09 19:02:47     94s] z: 5, totalTracks: 1
[03/09 19:02:47     94s] z: 7, totalTracks: 1
[03/09 19:02:47     94s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:47     94s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:47     94s] OPERPROF:   Starting CceInit at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.250586
[03/09 19:02:47     94s] Initializing Route Infrastructure for color support ...
[03/09 19:02:47     94s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2524.1M, EPOCH TIME: 1741518167.250637
[03/09 19:02:47     94s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2524.1M, EPOCH TIME: 1741518167.251298
[03/09 19:02:47     94s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:47     94s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2524.1M, EPOCH TIME: 1741518167.251346
[03/09 19:02:47     94s] All LLGs are deleted
[03/09 19:02:47     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.256862
[03/09 19:02:47     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2524.1M, EPOCH TIME: 1741518167.257013
[03/09 19:02:47     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.258859
[03/09 19:02:47     94s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2620.1M, EPOCH TIME: 1741518167.260587
[03/09 19:02:47     94s] Core basic site is asap7sc7p5t
[03/09 19:02:47     94s] z: 1, totalTracks: 0
[03/09 19:02:47     94s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:47     94s] z: 3, totalTracks: 1
[03/09 19:02:47     94s] z: 5, totalTracks: 1
[03/09 19:02:47     94s] z: 7, totalTracks: 1
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:47     94s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:47     94s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:47     94s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2620.1M, EPOCH TIME: 1741518167.269651
[03/09 19:02:47     94s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2652.1M, EPOCH TIME: 1741518167.274341
[03/09 19:02:47     94s] Fast DP-INIT is on for default
[03/09 19:02:47     94s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:47     94s] z: 9, totalTracks: 1
[03/09 19:02:47     94s] z: 1, totalTracks: 0
[03/09 19:02:47     94s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.019, MEM:2652.1M, EPOCH TIME: 1741518167.279465
[03/09 19:02:47     94s] 
[03/09 19:02:47     94s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:47     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:2524.1M, EPOCH TIME: 1741518167.284780
[03/09 19:02:47     94s] OPERPROF:   Starting post-place ADS at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.284845
[03/09 19:02:47     94s] ADSU 0.818 -> 0.818. site 117180.000 -> 117180.000. GS 8.640
[03/09 19:02:47     94s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.019, MEM:2524.1M, EPOCH TIME: 1741518167.304021
[03/09 19:02:47     94s] OPERPROF:   Starting spMPad at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.305636
[03/09 19:02:47     94s] OPERPROF:     Starting spContextMPad at level 3, MEM:2524.1M, EPOCH TIME: 1741518167.306088
[03/09 19:02:47     94s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2524.1M, EPOCH TIME: 1741518167.306133
[03/09 19:02:47     94s] MP  (9014): mp=1.077. U=0.818.
[03/09 19:02:47     94s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2524.1M, EPOCH TIME: 1741518167.309348
[03/09 19:02:47     94s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.311625
[03/09 19:02:47     94s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2524.1M, EPOCH TIME: 1741518167.312285
[03/09 19:02:47     94s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2524.1M, EPOCH TIME: 1741518167.312928
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] [spp] 0
[03/09 19:02:47     94s] [adp] 0:1:1:3
[03/09 19:02:47     94s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2524.1M, EPOCH TIME: 1741518167.314598
[03/09 19:02:47     94s] SP #FI/SF FL/PI 0/0 9014/0
[03/09 19:02:47     94s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.066, MEM:2524.1M, EPOCH TIME: 1741518167.315971
[03/09 19:02:47     94s] PP off. flexM 0
[03/09 19:02:47     94s] OPERPROF: Starting CDPad at level 1, MEM:2524.1M, EPOCH TIME: 1741518167.324467
[03/09 19:02:47     94s] 3DP is on.
[03/09 19:02:47     94s] 3DP (1, 6) DPT Adjust 0. 0.702, 0.737, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 19:02:47     94s] CDPadU 1.007 -> 0.943. R=0.818, N=9014, GS=2.160
[03/09 19:02:47     94s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.042, MEM:2524.1M, EPOCH TIME: 1741518167.366097
[03/09 19:02:47     94s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:47     94s] 
[03/09 19:02:47     94s] AB Est...
[03/09 19:02:47     94s] OPERPROF: Starting npPlace at level 1, MEM:2524.1M, EPOCH TIME: 1741518167.406489
[03/09 19:02:47     94s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.021, MEM:2511.3M, EPOCH TIME: 1741518167.427925
[03/09 19:02:47     94s] Iteration  4: Skipped, with CDP Off
[03/09 19:02:47     94s] 
[03/09 19:02:47     94s] AB Est...
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:47     94s] OPERPROF: Starting npPlace at level 1, MEM:2543.3M, EPOCH TIME: 1741518167.465752
[03/09 19:02:47     94s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.018, MEM:2511.3M, EPOCH TIME: 1741518167.483507
[03/09 19:02:47     94s] Iteration  5: Skipped, with CDP Off
[03/09 19:02:47     94s] 
[03/09 19:02:47     94s] AB Est...
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:47     94s] OPERPROF: Starting npPlace at level 1, MEM:2543.3M, EPOCH TIME: 1741518167.519258
[03/09 19:02:47     94s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.019, MEM:2511.3M, EPOCH TIME: 1741518167.538435
[03/09 19:02:47     94s] Iteration  6: Skipped, with CDP Off
[03/09 19:02:47     94s] no activity file in design. spp won't run.
[03/09 19:02:47     94s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:47     95s] no activity file in design. spp won't run.
[03/09 19:02:47     95s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:47     95s] OPERPROF: Starting npPlace at level 1, MEM:2639.3M, EPOCH TIME: 1741518167.602002
[03/09 19:02:48     99s] Iteration  7: Total net bbox = 1.017e+05 (5.35e+04 4.82e+04)
[03/09 19:02:48     99s]               Est.  stn bbox = 1.363e+05 (7.59e+04 6.04e+04)
[03/09 19:02:48     99s]               cpu = 0:00:04.2 real = 0:00:01.0 mem = 2763.3M
[03/09 19:02:48     99s] OPERPROF: Finished npPlace at level 1, CPU:4.250, REAL:0.850, MEM:2667.3M, EPOCH TIME: 1741518168.451955
[03/09 19:02:48     99s] no activity file in design. spp won't run.
[03/09 19:02:48     99s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:48     99s] no activity file in design. spp won't run.
[03/09 19:02:48     99s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:48     99s] OPERPROF: Starting npPlace at level 1, MEM:2635.3M, EPOCH TIME: 1741518168.513285
[03/09 19:02:49    104s] Iteration  8: Total net bbox = 1.032e+05 (5.45e+04 4.87e+04)
[03/09 19:02:49    104s]               Est.  stn bbox = 1.380e+05 (7.70e+04 6.10e+04)
[03/09 19:02:49    104s]               cpu = 0:00:05.4 real = 0:00:01.0 mem = 2759.3M
[03/09 19:02:49    104s] OPERPROF: Finished npPlace at level 1, CPU:5.440, REAL:0.985, MEM:2663.3M, EPOCH TIME: 1741518169.498148
[03/09 19:02:49    104s] Legalizing MH Cells... 0 / 0 (level 6)
[03/09 19:02:49    104s] No instances found in the vector
[03/09 19:02:49    104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.3M, DRC: 0)
[03/09 19:02:49    104s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:49    104s] no activity file in design. spp won't run.
[03/09 19:02:49    104s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:49    104s] no activity file in design. spp won't run.
[03/09 19:02:49    105s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:49    105s] OPERPROF: Starting npPlace at level 1, MEM:2631.3M, EPOCH TIME: 1741518169.560742
[03/09 19:02:51    118s] Iteration  9: Total net bbox = 1.049e+05 (5.52e+04 4.97e+04)
[03/09 19:02:51    118s]               Est.  stn bbox = 1.397e+05 (7.77e+04 6.20e+04)
[03/09 19:02:51    118s]               cpu = 0:00:13.6 real = 0:00:02.0 mem = 2759.3M
[03/09 19:02:51    118s] OPERPROF: Finished npPlace at level 1, CPU:13.610, REAL:2.144, MEM:2663.3M, EPOCH TIME: 1741518171.704832
[03/09 19:02:51    118s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:02:51    118s] No instances found in the vector
[03/09 19:02:51    118s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.3M, DRC: 0)
[03/09 19:02:51    118s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:51    118s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2535.3M, EPOCH TIME: 1741518171.714514
[03/09 19:02:51    118s] Starting Early Global Route rough congestion estimation: mem = 2535.3M
[03/09 19:02:51    118s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:02:51    118s] (I)      ==================== Layers =====================
[03/09 19:02:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:51    118s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:51    118s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:51    118s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:51    118s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:51    118s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:51    118s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:51    118s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:51    118s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:51    118s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:51    118s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:51    118s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:51    118s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:51    118s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:51    118s] (I)      Started Import and model ( Curr Mem: 2535.27 MB )
[03/09 19:02:51    118s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:51    118s] (I)      == Non-default Options ==
[03/09 19:02:51    118s] (I)      Print mode                                         : 2
[03/09 19:02:51    118s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:51    118s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:51    118s] (I)      Better NDR handling                                : true
[03/09 19:02:51    118s] (I)      Stop if highly congested                           : false
[03/09 19:02:51    118s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:51    118s] (I)      Handle via spacing rule                            : true
[03/09 19:02:51    118s] (I)      Local connection modeling                          : true
[03/09 19:02:51    118s] (I)      Local connection modeling                          : true
[03/09 19:02:51    118s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:51    118s] (I)      Maximum routing layer                              : 7
[03/09 19:02:51    118s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:51    118s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:51    118s] (I)      Move term to middle                                : true
[03/09 19:02:51    118s] (I)      Consider pin shapes                                : true
[03/09 19:02:51    118s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:51    118s] (I)      Fix pin connection bug                             : true
[03/09 19:02:51    118s] (I)      Improved local wiring                              : true
[03/09 19:02:51    118s] (I)      Model MAR                                          : true
[03/09 19:02:51    118s] (I)      Assign partition pins                              : false
[03/09 19:02:51    118s] (I)      Support large GCell                                : true
[03/09 19:02:51    118s] (I)      Number of threads                                  : 8
[03/09 19:02:51    118s] (I)      Max num rows per GCell                             : 32
[03/09 19:02:51    118s] (I)      Routing effort level                               : 500
[03/09 19:02:51    118s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:51    118s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:51    118s] (I)      Method to set GCell size                           : row
[03/09 19:02:51    118s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:51    118s] (I)      Use row-based GCell size
[03/09 19:02:51    118s] (I)      Use row-based GCell align
[03/09 19:02:51    118s] (I)      layer 0 area = 170496
[03/09 19:02:51    118s] (I)      layer 1 area = 170496
[03/09 19:02:51    118s] (I)      layer 2 area = 170496
[03/09 19:02:51    118s] (I)      layer 3 area = 512000
[03/09 19:02:51    118s] (I)      layer 4 area = 512000
[03/09 19:02:51    118s] (I)      layer 5 area = 560000
[03/09 19:02:51    118s] (I)      layer 6 area = 560000
[03/09 19:02:51    118s] (I)      GCell unit size   : 4320
[03/09 19:02:51    118s] (I)      GCell multiplier  : 1
[03/09 19:02:51    118s] (I)      GCell row height  : 4320
[03/09 19:02:51    118s] (I)      Actual row height : 4320
[03/09 19:02:51    118s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:51    118s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:51    118s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:51    118s] [NR-eGR] M1 has no routable track
[03/09 19:02:51    118s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:51    118s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:51    118s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:51    118s] (I)      ============== Default via ===============
[03/09 19:02:51    118s] (I)      +---+------------------+-----------------+
[03/09 19:02:51    118s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:51    118s] (I)      +---+------------------+-----------------+
[03/09 19:02:51    118s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:51    118s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:51    118s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:51    118s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:51    118s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:51    118s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:51    118s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:51    118s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:51    118s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:51    118s] (I)      +---+------------------+-----------------+
[03/09 19:02:51    118s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:51    118s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:51    118s] [NR-eGR] Read 0 other shapes
[03/09 19:02:51    118s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:51    118s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:51    118s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:51    118s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:51    118s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:51    118s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:51    118s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:51    118s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:51    118s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:51    118s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:51    118s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:02:51    118s] [NR-eGR] #moved terms           : 19999
[03/09 19:02:51    118s] [NR-eGR] #off-track terms       : 14639
[03/09 19:02:51    118s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:02:51    118s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:51    118s] (I)      minStepLength[0]=240
[03/09 19:02:51    118s] (I)      minStepLength[1]=144
[03/09 19:02:51    118s] (I)      minStepLength[2]=48
[03/09 19:02:51    118s] (I)      minStepLength[3]=597
[03/09 19:02:51    118s] (I)      minStepLength[4]=469
[03/09 19:02:51    118s] (I)      minStepLength[5]=229
[03/09 19:02:51    118s] (I)      minStepLength[6]=581
[03/09 19:02:51    118s] (I)      minStepLength2[2]=496
[03/09 19:02:51    118s] (I)      minStepLength2[3]=688
[03/09 19:02:51    118s] (I)      minStepLength2[4]=800
[03/09 19:02:51    118s] (I)      minStepLength2[5]=800
[03/09 19:02:51    118s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:51    118s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:51    118s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:51    118s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:51    118s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:51    118s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:51    118s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:51    118s] (I)      Track adjustment: Reducing 22372 tracks (15.00%) for Layer4
[03/09 19:02:51    118s] (I)      Track adjustment: Reducing 20732 tracks (15.00%) for Layer5
[03/09 19:02:51    118s] (I)      Track adjustment: Reducing 16620 tracks (15.00%) for Layer6
[03/09 19:02:51    118s] (I)      Track adjustment: Reducing 16724 tracks (15.00%) for Layer7
[03/09 19:02:51    118s] (I)      Moved 0 terms for better access 
[03/09 19:02:51    118s] (I)      Number of ignored nets                =      0
[03/09 19:02:51    118s] (I)      Number of connected nets              =      0
[03/09 19:02:51    118s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:51    118s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:51    118s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:51    118s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:51    118s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:51    118s] (I)      Ndr track 0 does not exist
[03/09 19:02:51    118s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:51    118s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:51    118s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:51    118s] (I)      Site width          :   864  (dbu)
[03/09 19:02:51    118s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:51    118s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:51    118s] (I)      GCell width         :  4320  (dbu)
[03/09 19:02:51    118s] (I)      GCell height        :  4320  (dbu)
[03/09 19:02:51    118s] (I)      Grid                :   168   166     7
[03/09 19:02:51    118s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:51    118s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[03/09 19:02:51    118s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[03/09 19:02:51    118s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:51    118s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:51    118s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:51    118s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:51    118s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:51    118s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[03/09 19:02:51    118s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:51    118s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:51    118s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:51    118s] (I)      --------------------------------------------------------
[03/09 19:02:51    118s] 
[03/09 19:02:51    118s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:51    118s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:51    118s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:51    118s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:51    118s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:51    118s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:51    118s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:51    118s] [NR-eGR] ========================================
[03/09 19:02:51    118s] [NR-eGR] 
[03/09 19:02:51    118s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:51    118s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:51    118s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:51    118s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:51    118s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:51    118s] (I)      |     2 |  196224 |    72663 |        37.03% |
[03/09 19:02:51    118s] (I)      |     3 |  209658 |    38142 |        18.19% |
[03/09 19:02:51    118s] (I)      |     4 |  157416 |    14526 |         9.23% |
[03/09 19:02:51    118s] (I)      |     5 |  139772 |     2181 |         1.56% |
[03/09 19:02:51    118s] (I)      |     6 |  118104 |     8724 |         7.39% |
[03/09 19:02:51    118s] (I)      |     7 |  118026 |     7675 |         6.50% |
[03/09 19:02:51    118s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:51    118s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 2535.27 MB )
[03/09 19:02:51    118s] (I)      Reset routing kernel
[03/09 19:02:51    118s] (I)      numLocalWires=0  numGlobalNetBranches=1227  numLocalNetBranches=0
[03/09 19:02:51    118s] (I)      totalPins=36735  totalGlobalPin=34696 (94.45%)
[03/09 19:02:51    118s] (I)      total 2D Cap : 722496 = (339881 H, 382615 V)
[03/09 19:02:51    118s] (I)      
[03/09 19:02:51    118s] (I)      ============  Phase 1a Route ============
[03/09 19:02:51    119s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:51    119s] (I)      Usage: 138428 = (74553 H, 63875 V) = (21.94% H, 16.69% V) = (8.052e+04um H, 6.898e+04um V)
[03/09 19:02:51    119s] (I)      
[03/09 19:02:51    119s] (I)      ============  Phase 1b Route ============
[03/09 19:02:51    119s] (I)      Usage: 138867 = (74629 H, 64238 V) = (21.96% H, 16.79% V) = (8.060e+04um H, 6.938e+04um V)
[03/09 19:02:51    119s] (I)      eGR overflow: 2.61% H + 0.12% V
[03/09 19:02:51    119s] 
[03/09 19:02:51    119s] [NR-eGR] Overflow after Early Global Route 2.42% H + 0.20% V
[03/09 19:02:51    119s] Finished Early Global Route rough congestion estimation: mem = 2535.3M
[03/09 19:02:51    119s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.450, REAL:0.212, MEM:2535.3M, EPOCH TIME: 1741518171.926124
[03/09 19:02:51    119s] earlyGlobalRoute rough estimation gcell size 1 row height
[03/09 19:02:51    119s] OPERPROF: Starting CDPad at level 1, MEM:2535.3M, EPOCH TIME: 1741518171.926214
[03/09 19:02:51    119s] CDPadU 0.979 -> 0.941. R=0.815, N=9014, GS=1.080
[03/09 19:02:51    119s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.054, MEM:2535.3M, EPOCH TIME: 1741518171.980147
[03/09 19:02:51    119s] no activity file in design. spp won't run.
[03/09 19:02:51    119s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:52    119s] no activity file in design. spp won't run.
[03/09 19:02:52    119s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:52    119s] OPERPROF: Starting npPlace at level 1, MEM:2631.3M, EPOCH TIME: 1741518172.036318
[03/09 19:02:52    122s] OPERPROF: Finished npPlace at level 1, CPU:2.550, REAL:0.441, MEM:2663.3M, EPOCH TIME: 1741518172.477239
[03/09 19:02:52    122s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:02:52    122s] No instances found in the vector
[03/09 19:02:52    122s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.3M, DRC: 0)
[03/09 19:02:52    122s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:52    122s] no activity file in design. spp won't run.
[03/09 19:02:52    122s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:52    122s] no activity file in design. spp won't run.
[03/09 19:02:52    122s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:52    122s] OPERPROF: Starting npPlace at level 1, MEM:2631.3M, EPOCH TIME: 1741518172.539171
[03/09 19:02:53    126s] Iteration 10: Total net bbox = 1.069e+05 (5.54e+04 5.15e+04)
[03/09 19:02:53    126s]               Est.  stn bbox = 1.411e+05 (7.74e+04 6.37e+04)
[03/09 19:02:53    126s]               cpu = 0:00:04.6 real = 0:00:01.0 mem = 2759.3M
[03/09 19:02:53    126s] OPERPROF: Finished npPlace at level 1, CPU:4.680, REAL:0.780, MEM:2663.3M, EPOCH TIME: 1741518173.319476
[03/09 19:02:53    126s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 19:02:53    126s] No instances found in the vector
[03/09 19:02:53    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.3M, DRC: 0)
[03/09 19:02:53    126s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:53    126s] no activity file in design. spp won't run.
[03/09 19:02:53    126s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:53    126s] no activity file in design. spp won't run.
[03/09 19:02:53    126s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:53    126s] OPERPROF: Starting npPlace at level 1, MEM:2631.3M, EPOCH TIME: 1741518173.380677
[03/09 19:02:53    126s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 19:02:54    131s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2887.4M, EPOCH TIME: 1741518174.176255
[03/09 19:02:54    131s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.002, MEM:2887.4M, EPOCH TIME: 1741518174.178474
[03/09 19:02:54    131s] Iteration 11: Total net bbox = 1.066e+05 (5.53e+04 5.13e+04)
[03/09 19:02:54    131s]               Est.  stn bbox = 1.407e+05 (7.72e+04 6.35e+04)
[03/09 19:02:54    131s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 2791.3M
[03/09 19:02:54    131s] OPERPROF: Finished npPlace at level 1, CPU:4.730, REAL:0.802, MEM:2663.3M, EPOCH TIME: 1741518174.182276
[03/09 19:02:54    131s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 19:02:54    131s] No instances found in the vector
[03/09 19:02:54    131s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2535.3M, DRC: 0)
[03/09 19:02:54    131s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:54    131s] Move report: Timing Driven Placement moves 9014 insts, mean move: 2.97 um, max move: 21.28 um 
[03/09 19:02:54    131s] 	Max move on inst (g18293__9682): (135.94, 113.26) --> (139.94, 95.98)
[03/09 19:02:54    131s] no activity file in design. spp won't run.
[03/09 19:02:54    131s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2535.3M, EPOCH TIME: 1741518174.197931
[03/09 19:02:54    131s] Saved padding area to DB
[03/09 19:02:54    131s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2535.3M, EPOCH TIME: 1741518174.198684
[03/09 19:02:54    131s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:2535.3M, EPOCH TIME: 1741518174.200106
[03/09 19:02:54    131s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2535.3M, EPOCH TIME: 1741518174.202517
[03/09 19:02:54    131s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:02:54    131s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.007, MEM:2535.3M, EPOCH TIME: 1741518174.209443
[03/09 19:02:54    131s] All LLGs are deleted
[03/09 19:02:54    131s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2535.3M, EPOCH TIME: 1741518174.211086
[03/09 19:02:54    131s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2535.3M, EPOCH TIME: 1741518174.211851
[03/09 19:02:54    131s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.016, MEM:2535.3M, EPOCH TIME: 1741518174.213867
[03/09 19:02:54    131s] 
[03/09 19:02:54    131s] Finished Incremental Placement (cpu=0:00:37.4, real=0:00:07.0, mem=2535.3M)
[03/09 19:02:54    131s] CongRepair sets shifter mode to gplace
[03/09 19:02:54    131s] TDRefine: refinePlace mode is spiral
[03/09 19:02:54    131s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2535.3M, EPOCH TIME: 1741518174.214081
[03/09 19:02:54    131s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2535.3M, EPOCH TIME: 1741518174.214136
[03/09 19:02:54    131s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2535.3M, EPOCH TIME: 1741518174.214204
[03/09 19:02:54    131s] z: 1, totalTracks: 0
[03/09 19:02:54    131s] z: 3, totalTracks: 1
[03/09 19:02:54    131s] z: 5, totalTracks: 1
[03/09 19:02:54    131s] z: 7, totalTracks: 1
[03/09 19:02:54    131s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:54    131s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:54    131s] OPERPROF:       Starting CceInit at level 4, MEM:2535.3M, EPOCH TIME: 1741518174.215754
[03/09 19:02:54    131s] Initializing Route Infrastructure for color support ...
[03/09 19:02:54    131s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2535.3M, EPOCH TIME: 1741518174.215807
[03/09 19:02:54    131s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.002, MEM:2535.3M, EPOCH TIME: 1741518174.217527
[03/09 19:02:54    131s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:54    131s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.002, MEM:2535.3M, EPOCH TIME: 1741518174.217579
[03/09 19:02:54    131s] All LLGs are deleted
[03/09 19:02:54    131s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2535.3M, EPOCH TIME: 1741518174.223956
[03/09 19:02:54    131s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2535.3M, EPOCH TIME: 1741518174.224093
[03/09 19:02:54    131s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2535.3M, EPOCH TIME: 1741518174.226274
[03/09 19:02:54    131s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2647.3M, EPOCH TIME: 1741518174.228438
[03/09 19:02:54    131s] Core basic site is asap7sc7p5t
[03/09 19:02:54    131s] z: 1, totalTracks: 0
[03/09 19:02:54    131s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:54    131s] z: 3, totalTracks: 1
[03/09 19:02:54    131s] z: 5, totalTracks: 1
[03/09 19:02:54    131s] z: 7, totalTracks: 1
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:54    131s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:54    131s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:54    131s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2647.3M, EPOCH TIME: 1741518174.238599
[03/09 19:02:54    131s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.004, MEM:2663.3M, EPOCH TIME: 1741518174.242715
[03/09 19:02:54    131s] Fast DP-INIT is on for default
[03/09 19:02:54    131s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:54    131s] z: 9, totalTracks: 1
[03/09 19:02:54    131s] z: 1, totalTracks: 0
[03/09 19:02:54    131s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.019, MEM:2663.3M, EPOCH TIME: 1741518174.247881
[03/09 19:02:54    131s] 
[03/09 19:02:54    131s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:54    131s] OPERPROF:         Starting CMU at level 5, MEM:2663.3M, EPOCH TIME: 1741518174.251707
[03/09 19:02:54    131s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2663.3M, EPOCH TIME: 1741518174.252491
[03/09 19:02:54    131s] 
[03/09 19:02:54    131s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:02:54    131s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.028, MEM:2535.3M, EPOCH TIME: 1741518174.254303
[03/09 19:02:54    131s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2535.3M, EPOCH TIME: 1741518174.254353
[03/09 19:02:54    131s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2535.3M, EPOCH TIME: 1741518174.256147
[03/09 19:02:54    131s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2535.3MB).
[03/09 19:02:54    131s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.045, MEM:2535.3M, EPOCH TIME: 1741518174.259201
[03/09 19:02:54    131s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.045, MEM:2535.3M, EPOCH TIME: 1741518174.259240
[03/09 19:02:54    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.2
[03/09 19:02:54    131s] OPERPROF:   Starting RefinePlace at level 2, MEM:2535.3M, EPOCH TIME: 1741518174.259300
[03/09 19:02:54    131s] *** Starting refinePlace (0:02:12 mem=2535.3M) ***
[03/09 19:02:54    131s] Total net bbox length = 1.117e+05 (5.989e+04 5.181e+04) (ext = 7.276e+03)
[03/09 19:02:54    131s] 
[03/09 19:02:54    131s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:54    131s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2535.3M, EPOCH TIME: 1741518174.264946
[03/09 19:02:54    131s] # Found 0 legal fixed insts to color.
[03/09 19:02:54    131s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.000, MEM:2535.3M, EPOCH TIME: 1741518174.265407
[03/09 19:02:54    131s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:02:54    131s] Type 'man IMPSP-2041' for more detail.
[03/09 19:02:54    131s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:02:54    131s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:54    131s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:54    131s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2535.3M, EPOCH TIME: 1741518174.279670
[03/09 19:02:54    131s] Starting refinePlace ...
[03/09 19:02:54    131s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:54    131s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:54    131s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 19:02:54    131s] ** Cut row section cpu time 0:00:00.0.
[03/09 19:02:54    131s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 19:02:54    131s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2535.3MB) @(0:02:12 - 0:02:12).
[03/09 19:02:54    131s] Move report: preRPlace moves 9013 insts, mean move: 0.57 um, max move: 5.80 um 
[03/09 19:02:54    131s] 	Max move on inst (g9265): (92.33, 39.81) --> (97.06, 38.74)
[03/09 19:02:54    131s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[03/09 19:02:54    131s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:02:54    131s] tweakage running in 8 threads.
[03/09 19:02:54    131s] Placement tweakage begins.
[03/09 19:02:54    132s] wire length = 1.573e+05
[03/09 19:02:54    132s] wire length = 1.527e+05
[03/09 19:02:54    132s] Placement tweakage ends.
[03/09 19:02:54    132s] Move report: tweak moves 1142 insts, mean move: 1.76 um, max move: 7.13 um 
[03/09 19:02:54    132s] 	Max move on inst (g8954): (64.66, 159.70) --> (71.78, 159.70)
[03/09 19:02:54    132s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=2539.8MB) @(0:02:12 - 0:02:13).
[03/09 19:02:54    132s] 
[03/09 19:02:54    132s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:02:54    132s] Move report: legalization moves 2 insts, mean move: 0.22 um, max move: 0.22 um spiral
[03/09 19:02:54    132s] 	Max move on inst (core_add_308_27_g1289): (144.14, 74.38) --> (144.36, 74.38)
[03/09 19:02:54    132s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[03/09 19:02:54    132s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:02:54    132s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2539.8MB) @(0:02:13 - 0:02:13).
[03/09 19:02:54    132s] Move report: Detail placement moves 9013 insts, mean move: 0.72 um, max move: 7.86 um 
[03/09 19:02:54    132s] 	Max move on inst (g8954): (64.27, 160.04) --> (71.78, 159.70)
[03/09 19:02:54    132s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 2539.8MB
[03/09 19:02:54    132s] Statistics of distance of Instance movement in refine placement:
[03/09 19:02:54    132s]   maximum (X+Y) =         7.86 um
[03/09 19:02:54    132s]   inst (g8954) with max move: (64.2698, 160.041) -> (71.784, 159.696)
[03/09 19:02:54    132s]   mean    (X+Y) =         0.72 um
[03/09 19:02:54    132s] Summary Report:
[03/09 19:02:54    132s] Instances move: 9013 (out of 9014 movable)
[03/09 19:02:54    132s] Instances flipped: 0
[03/09 19:02:54    132s] Mean displacement: 0.72 um
[03/09 19:02:54    132s] Max displacement: 7.86 um (Instance: g8954) (64.2698, 160.041) -> (71.784, 159.696)
[03/09 19:02:54    132s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[03/09 19:02:54    132s] Total instances moved : 9013
[03/09 19:02:54    132s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.050, REAL:0.587, MEM:2539.8M, EPOCH TIME: 1741518174.867148
[03/09 19:02:54    132s] Total net bbox length = 1.094e+05 (5.674e+04 5.262e+04) (ext = 7.253e+03)
[03/09 19:02:54    132s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 2539.8MB
[03/09 19:02:54    132s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=2539.8MB) @(0:02:12 - 0:02:13).
[03/09 19:02:54    132s] *** Finished refinePlace (0:02:13 mem=2539.8M) ***
[03/09 19:02:54    132s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.2
[03/09 19:02:54    132s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.080, REAL:0.611, MEM:2539.8M, EPOCH TIME: 1741518174.870463
[03/09 19:02:54    132s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2539.8M, EPOCH TIME: 1741518174.870517
[03/09 19:02:54    132s] All LLGs are deleted
[03/09 19:02:54    132s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2539.8M, EPOCH TIME: 1741518174.875742
[03/09 19:02:54    132s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.008, MEM:2539.8M, EPOCH TIME: 1741518174.883561
[03/09 19:02:54    132s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.019, MEM:2525.8M, EPOCH TIME: 1741518174.889760
[03/09 19:02:54    132s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.160, REAL:0.676, MEM:2525.8M, EPOCH TIME: 1741518174.889828
[03/09 19:02:54    132s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2525.8M, EPOCH TIME: 1741518174.890524
[03/09 19:02:54    132s] Starting Early Global Route congestion estimation: mem = 2525.8M
[03/09 19:02:54    132s] (I)      ==================== Layers =====================
[03/09 19:02:54    132s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:54    132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:54    132s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:54    132s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:54    132s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:54    132s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:54    132s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:54    132s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:54    132s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:54    132s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:54    132s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:54    132s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:54    132s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:54    132s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:54    132s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:54    132s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:54    132s] (I)      Started Import and model ( Curr Mem: 2525.76 MB )
[03/09 19:02:54    132s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:54    132s] (I)      == Non-default Options ==
[03/09 19:02:54    132s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:54    132s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:54    132s] (I)      Better NDR handling                                : true
[03/09 19:02:54    132s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:54    132s] (I)      Handle via spacing rule                            : true
[03/09 19:02:54    132s] (I)      Local connection modeling                          : true
[03/09 19:02:54    132s] (I)      Local connection modeling                          : true
[03/09 19:02:54    132s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:54    132s] (I)      Maximum routing layer                              : 7
[03/09 19:02:54    132s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:54    132s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:54    132s] (I)      Move term to middle                                : true
[03/09 19:02:54    132s] (I)      Consider pin shapes                                : true
[03/09 19:02:54    132s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:54    132s] (I)      Fix pin connection bug                             : true
[03/09 19:02:54    132s] (I)      Improved local wiring                              : true
[03/09 19:02:54    132s] (I)      Model MAR                                          : true
[03/09 19:02:54    132s] (I)      Number of threads                                  : 8
[03/09 19:02:54    132s] (I)      Number of rows per GCell                           : 2
[03/09 19:02:54    132s] (I)      Max num rows per GCell                             : 2
[03/09 19:02:54    132s] (I)      Routing effort level                               : 500
[03/09 19:02:54    132s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:54    132s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:54    132s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:02:54    132s] (I)      Method to set GCell size                           : row
[03/09 19:02:54    132s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:54    132s] (I)      Use row-based GCell size
[03/09 19:02:54    132s] (I)      Use row-based GCell align
[03/09 19:02:54    132s] (I)      layer 0 area = 170496
[03/09 19:02:54    132s] (I)      layer 1 area = 170496
[03/09 19:02:54    132s] (I)      layer 2 area = 170496
[03/09 19:02:54    132s] (I)      layer 3 area = 512000
[03/09 19:02:54    132s] (I)      layer 4 area = 512000
[03/09 19:02:54    132s] (I)      layer 5 area = 560000
[03/09 19:02:54    132s] (I)      layer 6 area = 560000
[03/09 19:02:54    132s] (I)      GCell unit size   : 4320
[03/09 19:02:54    132s] (I)      GCell multiplier  : 2
[03/09 19:02:54    132s] (I)      GCell row height  : 4320
[03/09 19:02:54    132s] (I)      Actual row height : 4320
[03/09 19:02:54    132s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:54    132s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:54    132s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:54    132s] [NR-eGR] M1 has no routable track
[03/09 19:02:54    132s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:54    132s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:54    132s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:54    132s] (I)      ============== Default via ===============
[03/09 19:02:54    132s] (I)      +---+------------------+-----------------+
[03/09 19:02:54    132s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:54    132s] (I)      +---+------------------+-----------------+
[03/09 19:02:54    132s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:54    132s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:54    132s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:54    132s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:54    132s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:54    132s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:54    132s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:54    132s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:54    132s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:54    132s] (I)      +---+------------------+-----------------+
[03/09 19:02:54    132s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:54    132s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:54    132s] [NR-eGR] Read 0 other shapes
[03/09 19:02:54    132s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:54    132s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:54    132s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:54    132s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:54    132s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:54    132s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:54    132s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:54    132s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:54    132s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:54    132s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:54    133s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:02:54    133s] [NR-eGR] #moved terms           : 19999
[03/09 19:02:54    133s] [NR-eGR] #off-track terms       : 10250
[03/09 19:02:54    133s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:02:54    133s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:54    133s] (I)      minStepLength[0]=240
[03/09 19:02:54    133s] (I)      minStepLength[1]=144
[03/09 19:02:54    133s] (I)      minStepLength[2]=48
[03/09 19:02:54    133s] (I)      minStepLength[3]=597
[03/09 19:02:54    133s] (I)      minStepLength[4]=469
[03/09 19:02:54    133s] (I)      minStepLength[5]=229
[03/09 19:02:54    133s] (I)      minStepLength[6]=581
[03/09 19:02:54    133s] (I)      minStepLength2[2]=496
[03/09 19:02:54    133s] (I)      minStepLength2[3]=688
[03/09 19:02:54    133s] (I)      minStepLength2[4]=800
[03/09 19:02:54    133s] (I)      minStepLength2[5]=800
[03/09 19:02:54    133s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:54    133s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:54    133s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:54    133s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:54    133s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:54    133s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:54    133s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:54    133s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:02:54    133s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:02:54    133s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:02:54    133s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:02:54    133s] (I)      Moved 0 terms for better access 
[03/09 19:02:54    133s] (I)      Number of ignored nets                =      0
[03/09 19:02:54    133s] (I)      Number of connected nets              =      0
[03/09 19:02:54    133s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:54    133s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:54    133s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:54    133s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:54    133s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:54    133s] (I)      Ndr track 0 does not exist
[03/09 19:02:54    133s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:54    133s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:54    133s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:54    133s] (I)      Site width          :   864  (dbu)
[03/09 19:02:54    133s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:54    133s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:54    133s] (I)      GCell width         :  8640  (dbu)
[03/09 19:02:54    133s] (I)      GCell height        :  8640  (dbu)
[03/09 19:02:54    133s] (I)      Grid                :    84    83     7
[03/09 19:02:54    133s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:54    133s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:02:54    133s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:02:54    133s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:54    133s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:54    133s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:54    133s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:54    133s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:54    133s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:02:54    133s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:54    133s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:54    133s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:54    133s] (I)      --------------------------------------------------------
[03/09 19:02:54    133s] 
[03/09 19:02:54    133s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:54    133s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:54    133s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:54    133s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:54    133s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:54    133s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:54    133s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:54    133s] [NR-eGR] ========================================
[03/09 19:02:54    133s] [NR-eGR] 
[03/09 19:02:54    133s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:54    133s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:54    133s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:54    133s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:54    133s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:54    133s] (I)      |     2 |   98112 |    42514 |        43.33% |
[03/09 19:02:54    133s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:02:54    133s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:02:54    133s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:02:54    133s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:02:54    133s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:02:54    133s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:54    133s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 2529.89 MB )
[03/09 19:02:54    133s] (I)      Reset routing kernel
[03/09 19:02:54    133s] (I)      Started Global Routing ( Curr Mem: 2529.89 MB )
[03/09 19:02:54    133s] (I)      numLocalWires=0  numGlobalNetBranches=2632  numLocalNetBranches=0
[03/09 19:02:54    133s] (I)      totalPins=36735  totalGlobalPin=32273 (87.85%)
[03/09 19:02:54    133s] (I)      total 2D Cap : 360098 = (169078 H, 191020 V)
[03/09 19:02:54    133s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 19:02:54    133s] (I)      
[03/09 19:02:54    133s] (I)      ============  Phase 1a Route ============
[03/09 19:02:55    133s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:55    133s] (I)      Usage: 68376 = (35651 H, 32725 V) = (21.09% H, 17.13% V) = (7.701e+04um H, 7.069e+04um V)
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] (I)      ============  Phase 1b Route ============
[03/09 19:02:55    133s] (I)      Usage: 68432 = (35658 H, 32774 V) = (21.09% H, 17.16% V) = (7.702e+04um H, 7.079e+04um V)
[03/09 19:02:55    133s] (I)      Overflow of layer group 1: 0.71% H + 0.00% V. EstWL: 1.478131e+05um
[03/09 19:02:55    133s] (I)      Congestion metric : 0.71%H 0.00%V, 0.71%HV
[03/09 19:02:55    133s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] (I)      ============  Phase 1c Route ============
[03/09 19:02:55    133s] (I)      Level2 Grid: 17 x 17
[03/09 19:02:55    133s] (I)      Usage: 68432 = (35658 H, 32774 V) = (21.09% H, 17.16% V) = (7.702e+04um H, 7.079e+04um V)
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] (I)      ============  Phase 1d Route ============
[03/09 19:02:55    133s] (I)      Usage: 68497 = (35670 H, 32827 V) = (21.10% H, 17.19% V) = (7.705e+04um H, 7.091e+04um V)
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] (I)      ============  Phase 1e Route ============
[03/09 19:02:55    133s] (I)      Usage: 68497 = (35670 H, 32827 V) = (21.10% H, 17.19% V) = (7.705e+04um H, 7.091e+04um V)
[03/09 19:02:55    133s] [NR-eGR] Early Global Route overflow of layer group 1: 0.55% H + 0.00% V. EstWL: 1.479535e+05um
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] (I)      ============  Phase 1l Route ============
[03/09 19:02:55    133s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:02:55    133s] (I)      Layer  2:      64335     36695      1714           0      103335    ( 0.00%) 
[03/09 19:02:55    133s] (I)      Layer  3:      84561     31441       909           0      103320    ( 0.00%) 
[03/09 19:02:55    133s] (I)      Layer  4:      58766     21447        89           0       77501    ( 0.00%) 
[03/09 19:02:55    133s] (I)      Layer  5:      57781     10996         1          80       68800    ( 0.12%) 
[03/09 19:02:55    133s] (I)      Layer  6:      46087      7116         2        2717       55409    ( 4.67%) 
[03/09 19:02:55    133s] (I)      Layer  7:      46770      1459         0        2742       55375    ( 4.72%) 
[03/09 19:02:55    133s] (I)      Total:        358300    109154      2715        5538      463740    ( 1.18%) 
[03/09 19:02:55    133s] (I)      
[03/09 19:02:55    133s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:02:55    133s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 19:02:55    133s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:02:55    133s] [NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[03/09 19:02:55    133s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:02:55    133s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:02:55    133s] [NR-eGR]      M2 ( 2)       802(11.64%)        50( 0.73%)         1( 0.01%)   (12.38%) 
[03/09 19:02:55    133s] [NR-eGR]      M3 ( 3)       433( 6.29%)        20( 0.29%)         0( 0.00%)   ( 6.58%) 
[03/09 19:02:55    133s] [NR-eGR]      M4 ( 4)        63( 0.91%)         0( 0.00%)         0( 0.00%)   ( 0.91%) 
[03/09 19:02:55    133s] [NR-eGR]      M5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 19:02:55    133s] [NR-eGR]      M6 ( 6)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:02:55    133s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:02:55    133s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:02:55    133s] [NR-eGR]        Total      1301( 3.20%)        70( 0.17%)         1( 0.00%)   ( 3.37%) 
[03/09 19:02:55    133s] [NR-eGR] 
[03/09 19:02:55    133s] (I)      Finished Global Routing ( CPU: 0.53 sec, Real: 0.16 sec, Curr Mem: 2529.89 MB )
[03/09 19:02:55    133s] (I)      total 2D Cap : 336147 = (163480 H, 172667 V)
[03/09 19:02:55    133s] [NR-eGR] Overflow after Early Global Route 0.40% H + 0.09% V
[03/09 19:02:55    133s] Early Global Route congestion estimation runtime: 0.25 seconds, mem = 2529.9M
[03/09 19:02:55    133s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.670, REAL:0.246, MEM:2529.9M, EPOCH TIME: 1741518175.136623
[03/09 19:02:55    133s] OPERPROF: Starting HotSpotCal at level 1, MEM:2529.9M, EPOCH TIME: 1741518175.136670
[03/09 19:02:55    133s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:55    133s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:02:55    133s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:55    133s] [hotspot] | normalized |        203.33 |        522.67 |
[03/09 19:02:55    133s] [hotspot] +------------+---------------+---------------+
[03/09 19:02:55    133s] Local HotSpot Analysis: normalized max congestion hotspot area = 203.33, normalized total congestion hotspot area = 522.67 (area is in unit of 4 std-cell row bins)
[03/09 19:02:55    133s] [hotspot] max/total 203.33/522.67, big hotspot (>10) total 409.67
[03/09 19:02:55    133s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] |  1  |    18.22    22.54   113.26    87.34 |      186.89   |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] |  2  |    95.98   130.54   169.42   160.78 |       55.56   |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] |  3  |    91.66    65.74   130.54    87.34 |       28.56   |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] |  4  |   134.86    65.74   169.42    83.02 |       23.56   |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] [hotspot] |  5  |    13.90    65.74    48.46    78.70 |       18.67   |
[03/09 19:02:55    133s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:02:55    133s] Top 5 hotspots total area: 313.22
[03/09 19:02:55    133s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2529.9M, EPOCH TIME: 1741518175.143632
[03/09 19:02:55    133s] 
[03/09 19:02:55    133s] === incrementalPlace Internal Loop 2 ===
[03/09 19:02:55    133s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 19:02:55    133s] OPERPROF: Starting IPInitSPData at level 1, MEM:2529.9M, EPOCH TIME: 1741518175.145078
[03/09 19:02:55    133s] z: 1, totalTracks: 0
[03/09 19:02:55    133s] z: 3, totalTracks: 1
[03/09 19:02:55    133s] z: 5, totalTracks: 1
[03/09 19:02:55    133s] z: 7, totalTracks: 1
[03/09 19:02:55    133s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:02:55    133s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:02:55    133s] OPERPROF:   Starting CceInit at level 2, MEM:2529.9M, EPOCH TIME: 1741518175.145919
[03/09 19:02:55    133s] Initializing Route Infrastructure for color support ...
[03/09 19:02:55    133s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2529.9M, EPOCH TIME: 1741518175.145970
[03/09 19:02:55    133s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2529.9M, EPOCH TIME: 1741518175.146598
[03/09 19:02:55    133s] Route Infrastructure Initialized for color support successfully.
[03/09 19:02:55    133s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2529.9M, EPOCH TIME: 1741518175.146650
[03/09 19:02:55    133s] All LLGs are deleted
[03/09 19:02:55    133s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2529.9M, EPOCH TIME: 1741518175.152412
[03/09 19:02:55    133s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2529.9M, EPOCH TIME: 1741518175.152575
[03/09 19:02:55    133s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2529.9M, EPOCH TIME: 1741518175.154486
[03/09 19:02:55    133s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2625.9M, EPOCH TIME: 1741518175.156154
[03/09 19:02:55    133s] Core basic site is asap7sc7p5t
[03/09 19:02:55    133s] z: 1, totalTracks: 0
[03/09 19:02:55    133s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:02:55    133s] z: 3, totalTracks: 1
[03/09 19:02:55    133s] z: 5, totalTracks: 1
[03/09 19:02:55    133s] z: 7, totalTracks: 1
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:02:55    133s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:02:55    133s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:02:55    133s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2625.9M, EPOCH TIME: 1741518175.165374
[03/09 19:02:55    133s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2657.9M, EPOCH TIME: 1741518175.169900
[03/09 19:02:55    133s] Fast DP-INIT is on for default
[03/09 19:02:55    133s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:02:55    133s] z: 9, totalTracks: 1
[03/09 19:02:55    133s] z: 1, totalTracks: 0
[03/09 19:02:55    133s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.020, MEM:2657.9M, EPOCH TIME: 1741518175.175664
[03/09 19:02:55    133s] 
[03/09 19:02:55    133s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:02:55    133s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:2529.9M, EPOCH TIME: 1741518175.181142
[03/09 19:02:55    133s] OPERPROF:   Starting post-place ADS at level 2, MEM:2529.9M, EPOCH TIME: 1741518175.181203
[03/09 19:02:55    133s] ADSU 0.818 -> 0.819. site 117180.000 -> 117020.000. GS 8.640
[03/09 19:02:55    133s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.019, MEM:2529.9M, EPOCH TIME: 1741518175.200581
[03/09 19:02:55    133s] OPERPROF:   Starting spMPad at level 2, MEM:2525.9M, EPOCH TIME: 1741518175.202575
[03/09 19:02:55    133s] OPERPROF:     Starting spContextMPad at level 3, MEM:2525.9M, EPOCH TIME: 1741518175.203032
[03/09 19:02:55    133s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2525.9M, EPOCH TIME: 1741518175.203074
[03/09 19:02:55    133s] MP  (9014): mp=1.076. U=0.819.
[03/09 19:02:55    133s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.004, MEM:2525.9M, EPOCH TIME: 1741518175.206266
[03/09 19:02:55    133s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2525.9M, EPOCH TIME: 1741518175.208529
[03/09 19:02:55    133s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2525.9M, EPOCH TIME: 1741518175.209244
[03/09 19:02:55    133s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2525.9M, EPOCH TIME: 1741518175.209884
[03/09 19:02:55    133s] no activity file in design. spp won't run.
[03/09 19:02:55    133s] [spp] 0
[03/09 19:02:55    133s] [adp] 0:1:1:3
[03/09 19:02:55    133s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.002, MEM:2525.9M, EPOCH TIME: 1741518175.211733
[03/09 19:02:55    133s] SP #FI/SF FL/PI 0/0 9014/0
[03/09 19:02:55    133s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.068, MEM:2525.9M, EPOCH TIME: 1741518175.213093
[03/09 19:02:55    133s] OPERPROF: Starting CDPad at level 1, MEM:2525.9M, EPOCH TIME: 1741518175.219237
[03/09 19:02:55    133s] 3DP is on.
[03/09 19:02:55    133s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 19:02:55    133s] CDPadU 0.983 -> 0.948. R=0.819, N=9014, GS=2.160
[03/09 19:02:55    133s] OPERPROF: Finished CDPad at level 1, CPU:0.150, REAL:0.043, MEM:2525.9M, EPOCH TIME: 1741518175.261887
[03/09 19:02:55    133s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    133s] no activity file in design. spp won't run.
[03/09 19:02:55    133s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    133s] 
[03/09 19:02:55    133s] AB Est...
[03/09 19:02:55    133s] OPERPROF: Starting npPlace at level 1, MEM:2530.9M, EPOCH TIME: 1741518175.307532
[03/09 19:02:55    133s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.022, MEM:2518.1M, EPOCH TIME: 1741518175.329089
[03/09 19:02:55    133s] Iteration  4: Skipped, with CDP Off
[03/09 19:02:55    133s] 
[03/09 19:02:55    133s] AB Est...
[03/09 19:02:55    133s] no activity file in design. spp won't run.
[03/09 19:02:55    133s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    133s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    134s] OPERPROF: Starting npPlace at level 1, MEM:2550.1M, EPOCH TIME: 1741518175.364584
[03/09 19:02:55    134s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.018, MEM:2518.1M, EPOCH TIME: 1741518175.383009
[03/09 19:02:55    134s] Iteration  5: Skipped, with CDP Off
[03/09 19:02:55    134s] 
[03/09 19:02:55    134s] AB Est...
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    134s] OPERPROF: Starting npPlace at level 1, MEM:2550.1M, EPOCH TIME: 1741518175.418154
[03/09 19:02:55    134s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.019, MEM:2518.1M, EPOCH TIME: 1741518175.437122
[03/09 19:02:55    134s] Iteration  6: Skipped, with CDP Off
[03/09 19:02:55    134s] 
[03/09 19:02:55    134s] AB Est...
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    134s] OPERPROF: Starting npPlace at level 1, MEM:2550.1M, EPOCH TIME: 1741518175.474115
[03/09 19:02:55    134s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.024, MEM:2518.1M, EPOCH TIME: 1741518175.498127
[03/09 19:02:55    134s] Iteration  7: Skipped, with CDP Off
[03/09 19:02:55    134s] 
[03/09 19:02:55    134s] AB Est...
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    134s] OPERPROF: Starting npPlace at level 1, MEM:2550.1M, EPOCH TIME: 1741518175.533631
[03/09 19:02:55    134s] AB param 100.0% (9014/9014).
[03/09 19:02:55    134s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.029, MEM:2518.1M, EPOCH TIME: 1741518175.562225
[03/09 19:02:55    134s] AB WA 1.00. HSB #SP 0
[03/09 19:02:55    134s] AB Full.
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:55    134s] no activity file in design. spp won't run.
[03/09 19:02:55    134s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:55    134s] OPERPROF: Starting npPlace at level 1, MEM:2646.1M, EPOCH TIME: 1741518175.627193
[03/09 19:02:56    138s] Iteration  8: Total net bbox = 1.037e+05 (5.46e+04 4.91e+04)
[03/09 19:02:56    138s]               Est.  stn bbox = 1.386e+05 (7.72e+04 6.14e+04)
[03/09 19:02:56    138s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 2765.1M
[03/09 19:02:56    138s] OPERPROF: Finished npPlace at level 1, CPU:3.540, REAL:0.702, MEM:2669.1M, EPOCH TIME: 1741518176.328870
[03/09 19:02:56    138s] Legalizing MH Cells... 0 / 0 (level 6)
[03/09 19:02:56    138s] No instances found in the vector
[03/09 19:02:56    138s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.1M, DRC: 0)
[03/09 19:02:56    138s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:56    138s] no activity file in design. spp won't run.
[03/09 19:02:56    138s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:56    138s] no activity file in design. spp won't run.
[03/09 19:02:56    138s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:56    138s] OPERPROF: Starting npPlace at level 1, MEM:2637.1M, EPOCH TIME: 1741518176.390639
[03/09 19:02:58    149s] Iteration  9: Total net bbox = 1.052e+05 (5.53e+04 4.99e+04)
[03/09 19:02:58    149s]               Est.  stn bbox = 1.401e+05 (7.79e+04 6.22e+04)
[03/09 19:02:58    149s]               cpu = 0:00:10.8 real = 0:00:02.0 mem = 2765.1M
[03/09 19:02:58    149s] OPERPROF: Finished npPlace at level 1, CPU:10.810, REAL:1.706, MEM:2669.1M, EPOCH TIME: 1741518178.096851
[03/09 19:02:58    149s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:02:58    149s] No instances found in the vector
[03/09 19:02:58    149s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.1M, DRC: 0)
[03/09 19:02:58    149s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:58    149s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2541.1M, EPOCH TIME: 1741518178.104539
[03/09 19:02:58    149s] Starting Early Global Route rough congestion estimation: mem = 2541.1M
[03/09 19:02:58    149s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:02:58    149s] (I)      ==================== Layers =====================
[03/09 19:02:58    149s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:58    149s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:02:58    149s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:58    149s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:02:58    149s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:02:58    149s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:02:58    149s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:02:58    149s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:02:58    149s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:02:58    149s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:58    149s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:02:58    149s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:02:58    149s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:02:58    149s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:02:58    149s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:02:58    149s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:02:58    149s] (I)      Started Import and model ( Curr Mem: 2541.10 MB )
[03/09 19:02:58    149s] (I)      Default pattern map key = sha256_default.
[03/09 19:02:58    149s] (I)      == Non-default Options ==
[03/09 19:02:58    149s] (I)      Print mode                                         : 2
[03/09 19:02:58    149s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:02:58    149s] (I)      Rerouting rounds                                   : 1
[03/09 19:02:58    149s] (I)      Better NDR handling                                : true
[03/09 19:02:58    149s] (I)      Stop if highly congested                           : false
[03/09 19:02:58    149s] (I)      Handle via spacing rule fix                        : true
[03/09 19:02:58    149s] (I)      Handle via spacing rule                            : true
[03/09 19:02:58    149s] (I)      Local connection modeling                          : true
[03/09 19:02:58    149s] (I)      Local connection modeling                          : true
[03/09 19:02:58    149s] (I)      Extra demand for transition vias                   : false
[03/09 19:02:58    149s] (I)      Maximum routing layer                              : 7
[03/09 19:02:58    149s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:02:58    149s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:02:58    149s] (I)      Move term to middle                                : true
[03/09 19:02:58    149s] (I)      Consider pin shapes                                : true
[03/09 19:02:58    149s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:02:58    149s] (I)      Fix pin connection bug                             : true
[03/09 19:02:58    149s] (I)      Improved local wiring                              : true
[03/09 19:02:58    149s] (I)      Model MAR                                          : true
[03/09 19:02:58    149s] (I)      Assign partition pins                              : false
[03/09 19:02:58    149s] (I)      Support large GCell                                : true
[03/09 19:02:58    149s] (I)      Number of threads                                  : 8
[03/09 19:02:58    149s] (I)      Max num rows per GCell                             : 32
[03/09 19:02:58    149s] (I)      Routing effort level                               : 500
[03/09 19:02:58    149s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:02:58    149s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:02:58    149s] (I)      Method to set GCell size                           : row
[03/09 19:02:58    149s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:02:58    149s] (I)      Use row-based GCell size
[03/09 19:02:58    149s] (I)      Use row-based GCell align
[03/09 19:02:58    149s] (I)      layer 0 area = 170496
[03/09 19:02:58    149s] (I)      layer 1 area = 170496
[03/09 19:02:58    149s] (I)      layer 2 area = 170496
[03/09 19:02:58    149s] (I)      layer 3 area = 512000
[03/09 19:02:58    149s] (I)      layer 4 area = 512000
[03/09 19:02:58    149s] (I)      layer 5 area = 560000
[03/09 19:02:58    149s] (I)      layer 6 area = 560000
[03/09 19:02:58    149s] (I)      GCell unit size   : 4320
[03/09 19:02:58    149s] (I)      GCell multiplier  : 1
[03/09 19:02:58    149s] (I)      GCell row height  : 4320
[03/09 19:02:58    149s] (I)      Actual row height : 4320
[03/09 19:02:58    149s] (I)      GCell align ref   : 25344 25344
[03/09 19:02:58    149s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:02:58    149s] [NR-eGR] Track table information for default rule: 
[03/09 19:02:58    149s] [NR-eGR] M1 has no routable track
[03/09 19:02:58    149s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:02:58    149s] [NR-eGR] M3 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M4 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M5 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M6 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M7 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M8 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] M9 has single uniform track structure
[03/09 19:02:58    149s] [NR-eGR] Pad has single uniform track structure
[03/09 19:02:58    149s] (I)      ============== Default via ===============
[03/09 19:02:58    149s] (I)      +---+------------------+-----------------+
[03/09 19:02:58    149s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:02:58    149s] (I)      +---+------------------+-----------------+
[03/09 19:02:58    149s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:02:58    149s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:02:58    149s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:02:58    149s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:02:58    149s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:02:58    149s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:02:58    149s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:02:58    149s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:02:58    149s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:02:58    149s] (I)      +---+------------------+-----------------+
[03/09 19:02:58    149s] [NR-eGR] Read 4906 PG shapes
[03/09 19:02:58    149s] [NR-eGR] Read 0 clock shapes
[03/09 19:02:58    149s] [NR-eGR] Read 0 other shapes
[03/09 19:02:58    149s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:02:58    149s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:02:58    149s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:02:58    149s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:02:58    149s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:02:58    149s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:02:58    149s] [NR-eGR] #Other Blockages    : 0
[03/09 19:02:58    149s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:02:58    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:02:58    149s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:02:58    149s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:02:58    149s] [NR-eGR] #moved terms           : 19999
[03/09 19:02:58    149s] [NR-eGR] #off-track terms       : 14644
[03/09 19:02:58    149s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:02:58    149s] (I)      early_global_route_priority property id does not exist.
[03/09 19:02:58    149s] (I)      minStepLength[0]=240
[03/09 19:02:58    149s] (I)      minStepLength[1]=144
[03/09 19:02:58    149s] (I)      minStepLength[2]=48
[03/09 19:02:58    149s] (I)      minStepLength[3]=597
[03/09 19:02:58    149s] (I)      minStepLength[4]=469
[03/09 19:02:58    149s] (I)      minStepLength[5]=229
[03/09 19:02:58    149s] (I)      minStepLength[6]=581
[03/09 19:02:58    149s] (I)      minStepLength2[2]=496
[03/09 19:02:58    149s] (I)      minStepLength2[3]=688
[03/09 19:02:58    149s] (I)      minStepLength2[4]=800
[03/09 19:02:58    149s] (I)      minStepLength2[5]=800
[03/09 19:02:58    149s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:02:58    149s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:02:58    149s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:02:58    149s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:02:58    149s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:02:58    149s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:02:58    149s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:02:58    149s] (I)      Track adjustment: Reducing 22372 tracks (15.00%) for Layer4
[03/09 19:02:58    149s] (I)      Track adjustment: Reducing 20732 tracks (15.00%) for Layer5
[03/09 19:02:58    149s] (I)      Track adjustment: Reducing 16620 tracks (15.00%) for Layer6
[03/09 19:02:58    149s] (I)      Track adjustment: Reducing 16724 tracks (15.00%) for Layer7
[03/09 19:02:58    149s] (I)      Moved 0 terms for better access 
[03/09 19:02:58    149s] (I)      Number of ignored nets                =      0
[03/09 19:02:58    149s] (I)      Number of connected nets              =      0
[03/09 19:02:58    149s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:02:58    149s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:02:58    149s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:02:58    149s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:02:58    149s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:02:58    149s] (I)      Ndr track 0 does not exist
[03/09 19:02:58    149s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:02:58    149s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:02:58    149s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:02:58    149s] (I)      Site width          :   864  (dbu)
[03/09 19:02:58    149s] (I)      Row height          :  4320  (dbu)
[03/09 19:02:58    149s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:02:58    149s] (I)      GCell width         :  4320  (dbu)
[03/09 19:02:58    149s] (I)      GCell height        :  4320  (dbu)
[03/09 19:02:58    149s] (I)      Grid                :   168   166     7
[03/09 19:02:58    149s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:02:58    149s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320
[03/09 19:02:58    149s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0
[03/09 19:02:58    149s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:02:58    149s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:02:58    149s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:02:58    149s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:02:58    149s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:02:58    149s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  4.22  4.22
[03/09 19:02:58    149s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:02:58    149s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:02:58    149s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:02:58    149s] (I)      --------------------------------------------------------
[03/09 19:02:58    149s] 
[03/09 19:02:58    149s] [NR-eGR] ============ Routing rule table ============
[03/09 19:02:58    149s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:02:58    149s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:02:58    149s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:02:58    149s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:02:58    149s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:02:58    149s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:02:58    149s] [NR-eGR] ========================================
[03/09 19:02:58    149s] [NR-eGR] 
[03/09 19:02:58    149s] (I)      =============== Blocked Tracks ===============
[03/09 19:02:58    149s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:58    149s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:02:58    149s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:58    149s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:02:58    149s] (I)      |     2 |  196224 |    73033 |        37.22% |
[03/09 19:02:58    149s] (I)      |     3 |  209658 |    38142 |        18.19% |
[03/09 19:02:58    149s] (I)      |     4 |  157416 |    14526 |         9.23% |
[03/09 19:02:58    149s] (I)      |     5 |  139772 |     2181 |         1.56% |
[03/09 19:02:58    149s] (I)      |     6 |  118104 |     8724 |         7.39% |
[03/09 19:02:58    149s] (I)      |     7 |  118026 |     7675 |         6.50% |
[03/09 19:02:58    149s] (I)      +-------+---------+----------+---------------+
[03/09 19:02:58    149s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.07 sec, Curr Mem: 2541.10 MB )
[03/09 19:02:58    149s] (I)      Reset routing kernel
[03/09 19:02:58    149s] (I)      numLocalWires=0  numGlobalNetBranches=1216  numLocalNetBranches=0
[03/09 19:02:58    149s] (I)      totalPins=36735  totalGlobalPin=34689 (94.43%)
[03/09 19:02:58    149s] (I)      total 2D Cap : 722143 = (339528 H, 382615 V)
[03/09 19:02:58    149s] (I)      
[03/09 19:02:58    149s] (I)      ============  Phase 1a Route ============
[03/09 19:02:58    149s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/09 19:02:58    149s] (I)      Usage: 138638 = (74589 H, 64049 V) = (21.97% H, 16.74% V) = (8.056e+04um H, 6.917e+04um V)
[03/09 19:02:58    149s] (I)      
[03/09 19:02:58    149s] (I)      ============  Phase 1b Route ============
[03/09 19:02:58    149s] (I)      Usage: 139045 = (74658 H, 64387 V) = (21.99% H, 16.83% V) = (8.063e+04um H, 6.954e+04um V)
[03/09 19:02:58    149s] (I)      eGR overflow: 2.34% H + 0.08% V
[03/09 19:02:58    149s] 
[03/09 19:02:58    149s] [NR-eGR] Overflow after Early Global Route 2.29% H + 0.13% V
[03/09 19:02:58    149s] Finished Early Global Route rough congestion estimation: mem = 2544.1M
[03/09 19:02:58    149s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.440, REAL:0.210, MEM:2544.1M, EPOCH TIME: 1741518178.314704
[03/09 19:02:58    149s] earlyGlobalRoute rough estimation gcell size 1 row height
[03/09 19:02:58    149s] OPERPROF: Starting CDPad at level 1, MEM:2544.1M, EPOCH TIME: 1741518178.314793
[03/09 19:02:58    149s] CDPadU 0.984 -> 0.946. R=0.816, N=9014, GS=1.080
[03/09 19:02:58    149s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.053, MEM:2544.1M, EPOCH TIME: 1741518178.368195
[03/09 19:02:58    149s] no activity file in design. spp won't run.
[03/09 19:02:58    149s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:58    149s] no activity file in design. spp won't run.
[03/09 19:02:58    149s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:58    149s] OPERPROF: Starting npPlace at level 1, MEM:2640.1M, EPOCH TIME: 1741518178.423805
[03/09 19:02:58    152s] OPERPROF: Finished npPlace at level 1, CPU:2.720, REAL:0.469, MEM:2669.4M, EPOCH TIME: 1741518178.892842
[03/09 19:02:58    152s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:02:58    152s] No instances found in the vector
[03/09 19:02:58    152s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4M, DRC: 0)
[03/09 19:02:58    152s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:58    152s] no activity file in design. spp won't run.
[03/09 19:02:58    152s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:58    152s] no activity file in design. spp won't run.
[03/09 19:02:58    152s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:58    152s] OPERPROF: Starting npPlace at level 1, MEM:2637.4M, EPOCH TIME: 1741518178.951969
[03/09 19:02:59    157s] Iteration 10: Total net bbox = 1.069e+05 (5.54e+04 5.15e+04)
[03/09 19:02:59    157s]               Est.  stn bbox = 1.412e+05 (7.75e+04 6.37e+04)
[03/09 19:02:59    157s]               cpu = 0:00:04.6 real = 0:00:01.0 mem = 2765.5M
[03/09 19:02:59    157s] OPERPROF: Finished npPlace at level 1, CPU:4.670, REAL:0.777, MEM:2669.4M, EPOCH TIME: 1741518179.728488
[03/09 19:02:59    157s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 19:02:59    157s] No instances found in the vector
[03/09 19:02:59    157s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4M, DRC: 0)
[03/09 19:02:59    157s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:02:59    157s] no activity file in design. spp won't run.
[03/09 19:02:59    157s] NP #FI/FS/SF FL/PI: 2170/0/0 9014/0
[03/09 19:02:59    157s] no activity file in design. spp won't run.
[03/09 19:02:59    157s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:02:59    157s] OPERPROF: Starting npPlace at level 1, MEM:2637.4M, EPOCH TIME: 1741518179.790773
[03/09 19:02:59    157s] GP RA stats: MHOnly 0 nrInst 9014 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 19:03:00    161s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2893.5M, EPOCH TIME: 1741518180.550589
[03/09 19:03:00    161s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.002, MEM:2893.5M, EPOCH TIME: 1741518180.552301
[03/09 19:03:00    161s] Iteration 11: Total net bbox = 1.066e+05 (5.53e+04 5.13e+04)
[03/09 19:03:00    161s]               Est.  stn bbox = 1.407e+05 (7.73e+04 6.34e+04)
[03/09 19:03:00    161s]               cpu = 0:00:04.5 real = 0:00:01.0 mem = 2797.5M
[03/09 19:03:00    161s] OPERPROF: Finished npPlace at level 1, CPU:4.550, REAL:0.766, MEM:2669.4M, EPOCH TIME: 1741518180.556343
[03/09 19:03:00    162s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 19:03:00    162s] No instances found in the vector
[03/09 19:03:00    162s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4M, DRC: 0)
[03/09 19:03:00    162s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:00    162s] Move report: Timing Driven Placement moves 9014 insts, mean move: 1.87 um, max move: 12.50 um 
[03/09 19:03:00    162s] 	Max move on inst (core_g49604): (76.10, 50.62) --> (75.48, 38.74)
[03/09 19:03:00    162s] no activity file in design. spp won't run.
[03/09 19:03:00    162s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2541.4M, EPOCH TIME: 1741518180.569337
[03/09 19:03:00    162s] Saved padding area to DB
[03/09 19:03:00    162s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2541.4M, EPOCH TIME: 1741518180.570023
[03/09 19:03:00    162s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:2541.4M, EPOCH TIME: 1741518180.571224
[03/09 19:03:00    162s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2541.4M, EPOCH TIME: 1741518180.573213
[03/09 19:03:00    162s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:03:00    162s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.007, MEM:2541.4M, EPOCH TIME: 1741518180.580191
[03/09 19:03:00    162s] All LLGs are deleted
[03/09 19:03:00    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2541.4M, EPOCH TIME: 1741518180.581222
[03/09 19:03:00    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2541.4M, EPOCH TIME: 1741518180.581757
[03/09 19:03:00    162s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.013, MEM:2541.4M, EPOCH TIME: 1741518180.582796
[03/09 19:03:00    162s] 
[03/09 19:03:00    162s] Finished Incremental Placement (cpu=0:00:28.5, real=0:00:05.0, mem=2541.4M)
[03/09 19:03:00    162s] CongRepair sets shifter mode to gplace
[03/09 19:03:00    162s] TDRefine: refinePlace mode is spiral
[03/09 19:03:00    162s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2541.4M, EPOCH TIME: 1741518180.582971
[03/09 19:03:00    162s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2541.4M, EPOCH TIME: 1741518180.583013
[03/09 19:03:00    162s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2541.4M, EPOCH TIME: 1741518180.583078
[03/09 19:03:00    162s] z: 1, totalTracks: 0
[03/09 19:03:00    162s] z: 3, totalTracks: 1
[03/09 19:03:00    162s] z: 5, totalTracks: 1
[03/09 19:03:00    162s] z: 7, totalTracks: 1
[03/09 19:03:00    162s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:00    162s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:00    162s] OPERPROF:       Starting CceInit at level 4, MEM:2541.4M, EPOCH TIME: 1741518180.584523
[03/09 19:03:00    162s] Initializing Route Infrastructure for color support ...
[03/09 19:03:00    162s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2541.4M, EPOCH TIME: 1741518180.584576
[03/09 19:03:00    162s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:2541.4M, EPOCH TIME: 1741518180.585210
[03/09 19:03:00    162s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:00    162s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:2541.4M, EPOCH TIME: 1741518180.585260
[03/09 19:03:00    162s] All LLGs are deleted
[03/09 19:03:00    162s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2541.4M, EPOCH TIME: 1741518180.589880
[03/09 19:03:00    162s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2541.4M, EPOCH TIME: 1741518180.590012
[03/09 19:03:00    162s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2541.4M, EPOCH TIME: 1741518180.592030
[03/09 19:03:00    162s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2653.4M, EPOCH TIME: 1741518180.594049
[03/09 19:03:00    162s] Core basic site is asap7sc7p5t
[03/09 19:03:00    162s] z: 1, totalTracks: 0
[03/09 19:03:00    162s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:00    162s] z: 3, totalTracks: 1
[03/09 19:03:00    162s] z: 5, totalTracks: 1
[03/09 19:03:00    162s] z: 7, totalTracks: 1
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:00    162s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:00    162s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:00    162s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2653.4M, EPOCH TIME: 1741518180.602925
[03/09 19:03:00    162s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.004, MEM:2669.4M, EPOCH TIME: 1741518180.606745
[03/09 19:03:00    162s] Fast DP-INIT is on for default
[03/09 19:03:00    162s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:03:00    162s] z: 9, totalTracks: 1
[03/09 19:03:00    162s] z: 1, totalTracks: 0
[03/09 19:03:00    162s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.018, MEM:2669.4M, EPOCH TIME: 1741518180.611629
[03/09 19:03:00    162s] 
[03/09 19:03:00    162s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:00    162s] OPERPROF:         Starting CMU at level 5, MEM:2669.4M, EPOCH TIME: 1741518180.615371
[03/09 19:03:00    162s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2669.4M, EPOCH TIME: 1741518180.616166
[03/09 19:03:00    162s] 
[03/09 19:03:00    162s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:00    162s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.026, MEM:2541.4M, EPOCH TIME: 1741518180.617915
[03/09 19:03:00    162s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2541.4M, EPOCH TIME: 1741518180.617966
[03/09 19:03:00    162s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2541.4M, EPOCH TIME: 1741518180.619671
[03/09 19:03:00    162s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2541.4MB).
[03/09 19:03:00    162s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.040, MEM:2541.4M, EPOCH TIME: 1741518180.622700
[03/09 19:03:00    162s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.040, MEM:2541.4M, EPOCH TIME: 1741518180.622739
[03/09 19:03:00    162s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.3
[03/09 19:03:00    162s] OPERPROF:   Starting RefinePlace at level 2, MEM:2541.4M, EPOCH TIME: 1741518180.622794
[03/09 19:03:00    162s] *** Starting refinePlace (0:02:42 mem=2541.4M) ***
[03/09 19:03:00    162s] Total net bbox length = 1.117e+05 (5.997e+04 5.175e+04) (ext = 7.266e+03)
[03/09 19:03:00    162s] 
[03/09 19:03:00    162s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:00    162s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2541.4M, EPOCH TIME: 1741518180.629780
[03/09 19:03:00    162s] # Found 0 legal fixed insts to color.
[03/09 19:03:00    162s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.000, MEM:2541.4M, EPOCH TIME: 1741518180.630243
[03/09 19:03:00    162s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:00    162s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:00    162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:00    162s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:00    162s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:00    162s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2541.4M, EPOCH TIME: 1741518180.644334
[03/09 19:03:00    162s] Starting refinePlace ...
[03/09 19:03:00    162s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:00    162s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:00    162s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 19:03:00    162s] ** Cut row section cpu time 0:00:00.0.
[03/09 19:03:00    162s]    Spread Effort: high, standalone mode, useDDP on.
[03/09 19:03:00    162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2541.4MB) @(0:02:42 - 0:02:42).
[03/09 19:03:00    162s] Move report: preRPlace moves 9012 insts, mean move: 0.59 um, max move: 6.53 um 
[03/09 19:03:00    162s] 	Max move on inst (core_add_315_27_g1339): (47.10, 21.45) --> (52.56, 20.38)
[03/09 19:03:00    162s] 	Length: 9 sites, height: 1 rows, site name: asap7sc7p5t, cell type: XOR2xp5_ASAP7_75t_SL
[03/09 19:03:00    162s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:03:00    162s] tweakage running in 8 threads.
[03/09 19:03:00    162s] Placement tweakage begins.
[03/09 19:03:00    162s] wire length = 1.573e+05
[03/09 19:03:01    162s] wire length = 1.527e+05
[03/09 19:03:01    162s] Placement tweakage ends.
[03/09 19:03:01    162s] Move report: tweak moves 1066 insts, mean move: 1.75 um, max move: 7.78 um 
[03/09 19:03:01    162s] 	Max move on inst (g8951): (61.85, 145.66) --> (69.62, 145.66)
[03/09 19:03:01    162s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:01.0, mem=2545.9MB) @(0:02:42 - 0:02:43).
[03/09 19:03:01    162s] 
[03/09 19:03:01    162s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:01    163s] Move report: legalization moves 3 insts, mean move: 0.86 um, max move: 1.30 um spiral
[03/09 19:03:01    163s] 	Max move on inst (core_add_308_27_g1439): (146.74, 70.06) --> (146.52, 68.98)
[03/09 19:03:01    163s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 19:03:01    163s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:01    163s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2545.9MB) @(0:02:43 - 0:02:43).
[03/09 19:03:01    163s] Move report: Detail placement moves 9012 insts, mean move: 0.72 um, max move: 8.40 um 
[03/09 19:03:01    163s] 	Max move on inst (g8951): (62.31, 144.57) --> (69.62, 145.66)
[03/09 19:03:01    163s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2545.9MB
[03/09 19:03:01    163s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:01    163s]   maximum (X+Y) =         8.40 um
[03/09 19:03:01    163s]   inst (g8951) with max move: (62.311, 144.571) -> (69.624, 145.656)
[03/09 19:03:01    163s]   mean    (X+Y) =         0.72 um
[03/09 19:03:01    163s] Total instances flipped for legalization: 2
[03/09 19:03:01    163s] Summary Report:
[03/09 19:03:01    163s] Instances move: 9012 (out of 9014 movable)
[03/09 19:03:01    163s] Instances flipped: 2
[03/09 19:03:01    163s] Mean displacement: 0.72 um
[03/09 19:03:01    163s] Max displacement: 8.40 um (Instance: g8951) (62.311, 144.571) -> (69.624, 145.656)
[03/09 19:03:01    163s] 	Length: 3 sites, height: 1 rows, site name: asap7sc7p5t, cell type: INVx1_ASAP7_75t_SL
[03/09 19:03:01    163s] Total instances moved : 9012
[03/09 19:03:01    163s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.070, REAL:0.594, MEM:2545.9M, EPOCH TIME: 1741518181.238587
[03/09 19:03:01    163s] Total net bbox length = 1.093e+05 (5.674e+04 5.254e+04) (ext = 7.229e+03)
[03/09 19:03:01    163s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2545.9MB
[03/09 19:03:01    163s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2545.9MB) @(0:02:42 - 0:02:43).
[03/09 19:03:01    163s] *** Finished refinePlace (0:02:43 mem=2545.9M) ***
[03/09 19:03:01    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.3
[03/09 19:03:01    163s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.090, REAL:0.619, MEM:2545.9M, EPOCH TIME: 1741518181.241948
[03/09 19:03:01    163s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2545.9M, EPOCH TIME: 1741518181.241995
[03/09 19:03:01    163s] All LLGs are deleted
[03/09 19:03:01    163s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2545.9M, EPOCH TIME: 1741518181.246844
[03/09 19:03:01    163s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.008, MEM:2545.9M, EPOCH TIME: 1741518181.254783
[03/09 19:03:01    163s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.018, MEM:2532.9M, EPOCH TIME: 1741518181.259939
[03/09 19:03:01    163s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.160, REAL:0.677, MEM:2532.9M, EPOCH TIME: 1741518181.260004
[03/09 19:03:01    163s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2532.9M, EPOCH TIME: 1741518181.260698
[03/09 19:03:01    163s] Starting Early Global Route congestion estimation: mem = 2532.9M
[03/09 19:03:01    163s] (I)      ==================== Layers =====================
[03/09 19:03:01    163s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:01    163s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:01    163s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:01    163s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:01    163s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:01    163s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:01    163s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:01    163s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:01    163s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:01    163s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:01    163s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:01    163s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:01    163s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:01    163s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:01    163s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:01    163s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:01    163s] (I)      Started Import and model ( Curr Mem: 2532.89 MB )
[03/09 19:03:01    163s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:01    163s] (I)      == Non-default Options ==
[03/09 19:03:01    163s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:01    163s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:01    163s] (I)      Better NDR handling                                : true
[03/09 19:03:01    163s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:01    163s] (I)      Handle via spacing rule                            : true
[03/09 19:03:01    163s] (I)      Local connection modeling                          : true
[03/09 19:03:01    163s] (I)      Local connection modeling                          : true
[03/09 19:03:01    163s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:01    163s] (I)      Maximum routing layer                              : 7
[03/09 19:03:01    163s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:01    163s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:01    163s] (I)      Move term to middle                                : true
[03/09 19:03:01    163s] (I)      Consider pin shapes                                : true
[03/09 19:03:01    163s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:01    163s] (I)      Fix pin connection bug                             : true
[03/09 19:03:01    163s] (I)      Improved local wiring                              : true
[03/09 19:03:01    163s] (I)      Model MAR                                          : true
[03/09 19:03:01    163s] (I)      Number of threads                                  : 8
[03/09 19:03:01    163s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:01    163s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:01    163s] (I)      Routing effort level                               : 500
[03/09 19:03:01    163s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:01    163s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:01    163s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:03:01    163s] (I)      Method to set GCell size                           : row
[03/09 19:03:01    163s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:01    163s] (I)      Use row-based GCell size
[03/09 19:03:01    163s] (I)      Use row-based GCell align
[03/09 19:03:01    163s] (I)      layer 0 area = 170496
[03/09 19:03:01    163s] (I)      layer 1 area = 170496
[03/09 19:03:01    163s] (I)      layer 2 area = 170496
[03/09 19:03:01    163s] (I)      layer 3 area = 512000
[03/09 19:03:01    163s] (I)      layer 4 area = 512000
[03/09 19:03:01    163s] (I)      layer 5 area = 560000
[03/09 19:03:01    163s] (I)      layer 6 area = 560000
[03/09 19:03:01    163s] (I)      GCell unit size   : 4320
[03/09 19:03:01    163s] (I)      GCell multiplier  : 2
[03/09 19:03:01    163s] (I)      GCell row height  : 4320
[03/09 19:03:01    163s] (I)      Actual row height : 4320
[03/09 19:03:01    163s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:01    163s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:01    163s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:01    163s] [NR-eGR] M1 has no routable track
[03/09 19:03:01    163s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:01    163s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:01    163s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:01    163s] (I)      ============== Default via ===============
[03/09 19:03:01    163s] (I)      +---+------------------+-----------------+
[03/09 19:03:01    163s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:01    163s] (I)      +---+------------------+-----------------+
[03/09 19:03:01    163s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:01    163s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:01    163s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:01    163s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:01    163s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:01    163s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:01    163s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:01    163s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:01    163s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:01    163s] (I)      +---+------------------+-----------------+
[03/09 19:03:01    163s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:01    163s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:01    163s] [NR-eGR] Read 0 other shapes
[03/09 19:03:01    163s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:01    163s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:03:01    163s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:01    163s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:01    163s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:01    163s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:01    163s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:01    163s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:01    163s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:01    163s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:03:01    163s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:03:01    163s] [NR-eGR] #moved terms           : 19999
[03/09 19:03:01    163s] [NR-eGR] #off-track terms       : 10250
[03/09 19:03:01    163s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:01    163s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:01    163s] (I)      minStepLength[0]=240
[03/09 19:03:01    163s] (I)      minStepLength[1]=144
[03/09 19:03:01    163s] (I)      minStepLength[2]=48
[03/09 19:03:01    163s] (I)      minStepLength[3]=597
[03/09 19:03:01    163s] (I)      minStepLength[4]=469
[03/09 19:03:01    163s] (I)      minStepLength[5]=229
[03/09 19:03:01    163s] (I)      minStepLength[6]=581
[03/09 19:03:01    163s] (I)      minStepLength2[2]=496
[03/09 19:03:01    163s] (I)      minStepLength2[3]=688
[03/09 19:03:01    163s] (I)      minStepLength2[4]=800
[03/09 19:03:01    163s] (I)      minStepLength2[5]=800
[03/09 19:03:01    163s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:01    163s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:03:01    163s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:01    163s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:01    163s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:01    163s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:01    163s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:01    163s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:01    163s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:01    163s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:01    163s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:01    163s] (I)      Moved 0 terms for better access 
[03/09 19:03:01    163s] (I)      Number of ignored nets                =      0
[03/09 19:03:01    163s] (I)      Number of connected nets              =      0
[03/09 19:03:01    163s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:01    163s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:01    163s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:01    163s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:01    163s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:01    163s] (I)      Ndr track 0 does not exist
[03/09 19:03:01    163s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:01    163s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:01    163s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:01    163s] (I)      Site width          :   864  (dbu)
[03/09 19:03:01    163s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:01    163s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:01    163s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:01    163s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:01    163s] (I)      Grid                :    84    83     7
[03/09 19:03:01    163s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:01    163s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:01    163s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:01    163s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:01    163s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:01    163s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:01    163s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:01    163s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:01    163s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:01    163s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:01    163s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:01    163s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:01    163s] (I)      --------------------------------------------------------
[03/09 19:03:01    163s] 
[03/09 19:03:01    163s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:01    163s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:03:01    163s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:01    163s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:01    163s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:01    163s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:01    163s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:01    163s] [NR-eGR] ========================================
[03/09 19:03:01    163s] [NR-eGR] 
[03/09 19:03:01    163s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:01    163s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:01    163s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:01    163s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:01    163s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:01    163s] (I)      |     2 |   98112 |    42507 |        43.32% |
[03/09 19:03:01    163s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:01    163s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:01    163s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:01    163s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:01    163s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:01    163s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:01    163s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 2537.02 MB )
[03/09 19:03:01    163s] (I)      Reset routing kernel
[03/09 19:03:01    163s] (I)      Started Global Routing ( Curr Mem: 2537.02 MB )
[03/09 19:03:01    163s] (I)      numLocalWires=0  numGlobalNetBranches=2681  numLocalNetBranches=0
[03/09 19:03:01    163s] (I)      totalPins=36735  totalGlobalPin=32295 (87.91%)
[03/09 19:03:01    163s] (I)      total 2D Cap : 360141 = (169121 H, 191020 V)
[03/09 19:03:01    163s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1a Route ============
[03/09 19:03:01    163s] (I)      Usage: 68405 = (35718 H, 32687 V) = (21.12% H, 17.11% V) = (7.715e+04um H, 7.060e+04um V)
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1b Route ============
[03/09 19:03:01    163s] (I)      Usage: 68405 = (35718 H, 32687 V) = (21.12% H, 17.11% V) = (7.715e+04um H, 7.060e+04um V)
[03/09 19:03:01    163s] (I)      Overflow of layer group 1: 1.35% H + 0.01% V. EstWL: 1.477548e+05um
[03/09 19:03:01    163s] (I)      Congestion metric : 1.35%H 0.01%V, 1.37%HV
[03/09 19:03:01    163s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1c Route ============
[03/09 19:03:01    163s] (I)      Usage: 68405 = (35718 H, 32687 V) = (21.12% H, 17.11% V) = (7.715e+04um H, 7.060e+04um V)
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1d Route ============
[03/09 19:03:01    163s] (I)      Usage: 68405 = (35718 H, 32687 V) = (21.12% H, 17.11% V) = (7.715e+04um H, 7.060e+04um V)
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1e Route ============
[03/09 19:03:01    163s] (I)      Usage: 68405 = (35718 H, 32687 V) = (21.12% H, 17.11% V) = (7.715e+04um H, 7.060e+04um V)
[03/09 19:03:01    163s] [NR-eGR] Early Global Route overflow of layer group 1: 1.35% H + 0.01% V. EstWL: 1.477548e+05um
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] (I)      ============  Phase 1l Route ============
[03/09 19:03:01    163s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:01    163s] (I)      Layer  2:      64338     36800      1700           0      103335    ( 0.00%) 
[03/09 19:03:01    163s] (I)      Layer  3:      84561     31319      1004           0      103320    ( 0.00%) 
[03/09 19:03:01    163s] (I)      Layer  4:      58766     21356        67           0       77501    ( 0.00%) 
[03/09 19:03:01    163s] (I)      Layer  5:      57781     11073         0          80       68800    ( 0.12%) 
[03/09 19:03:01    163s] (I)      Layer  6:      46087      7365        10        2717       55409    ( 4.67%) 
[03/09 19:03:01    163s] (I)      Layer  7:      46770      1697         0        2742       55375    ( 4.72%) 
[03/09 19:03:01    163s] (I)      Total:        358303    109610      2781        5538      463740    ( 1.18%) 
[03/09 19:03:01    163s] (I)      
[03/09 19:03:01    163s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:01    163s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 19:03:01    163s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:01    163s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[03/09 19:03:01    163s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:01    163s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:01    163s] [NR-eGR]      M2 ( 2)       800(11.61%)        48( 0.70%)         1( 0.01%)   (12.32%) 
[03/09 19:03:01    163s] [NR-eGR]      M3 ( 3)       484( 7.03%)        13( 0.19%)         0( 0.00%)   ( 7.21%) 
[03/09 19:03:01    163s] [NR-eGR]      M4 ( 4)        49( 0.71%)         1( 0.01%)         0( 0.00%)   ( 0.73%) 
[03/09 19:03:01    163s] [NR-eGR]      M5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:01    163s] [NR-eGR]      M6 ( 6)         9( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[03/09 19:03:01    163s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:01    163s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:01    163s] [NR-eGR]        Total      1342( 3.30%)        62( 0.15%)         1( 0.00%)   ( 3.45%) 
[03/09 19:03:01    163s] [NR-eGR] 
[03/09 19:03:01    163s] (I)      Finished Global Routing ( CPU: 0.45 sec, Real: 0.12 sec, Curr Mem: 2537.02 MB )
[03/09 19:03:01    163s] (I)      total 2D Cap : 336139 = (163472 H, 172667 V)
[03/09 19:03:01    163s] [NR-eGR] Overflow after Early Global Route 0.30% H + 0.03% V
[03/09 19:03:01    163s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 2537.0M
[03/09 19:03:01    163s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.198, MEM:2537.0M, EPOCH TIME: 1741518181.458580
[03/09 19:03:01    163s] OPERPROF: Starting HotSpotCal at level 1, MEM:2537.0M, EPOCH TIME: 1741518181.458626
[03/09 19:03:01    163s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:01    163s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:01    163s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:01    163s] [hotspot] | normalized |        108.00 |        509.67 |
[03/09 19:03:01    163s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:01    163s] Local HotSpot Analysis: normalized max congestion hotspot area = 108.00, normalized total congestion hotspot area = 509.67 (area is in unit of 4 std-cell row bins)
[03/09 19:03:01    163s] [hotspot] max/total 108.00/509.67, big hotspot (>10) total 377.22
[03/09 19:03:01    163s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] |  1  |    18.22    22.54   108.94    57.10 |       99.11   |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] |  2  |     9.58    65.74   134.86    87.34 |       89.78   |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] |  3  |    13.90   130.54    52.78   165.10 |       42.00   |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] |  4  |   100.30     5.26   134.86    35.50 |       33.22   |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] [hotspot] |  5  |   113.26    44.14   160.78    57.10 |       25.22   |
[03/09 19:03:01    163s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:01    163s] Top 5 hotspots total area: 289.33
[03/09 19:03:01    163s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.007, MEM:2537.0M, EPOCH TIME: 1741518181.465394
[03/09 19:03:01    163s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2537.0M, EPOCH TIME: 1741518181.465476
[03/09 19:03:01    163s] Starting Early Global Route wiring: mem = 2537.0M
[03/09 19:03:01    163s] (I)      ============= Track Assignment ============
[03/09 19:03:01    163s] (I)      Started Track Assignment (8T) ( Curr Mem: 2537.02 MB )
[03/09 19:03:01    163s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 19:03:01    163s] (I)      Run Multi-thread track assignment
[03/09 19:03:01    164s] (I)      Finished Track Assignment (8T) ( CPU: 0.33 sec, Real: 0.05 sec, Curr Mem: 2537.02 MB )
[03/09 19:03:01    164s] (I)      Started Export ( Curr Mem: 2537.02 MB )
[03/09 19:03:01    164s] [NR-eGR]              Length (um)    Vias 
[03/09 19:03:01    164s] [NR-eGR] ---------------------------------
[03/09 19:03:01    164s] [NR-eGR]  M1   (1V)             0   34441 
[03/09 19:03:01    164s] [NR-eGR]  M2   (2H)         30130   46884 
[03/09 19:03:01    164s] [NR-eGR]  M3   (3V)         50392   15107 
[03/09 19:03:01    164s] [NR-eGR]  M4   (4H)         38085    5366 
[03/09 19:03:01    164s] [NR-eGR]  M5   (5V)         20837    1725 
[03/09 19:03:01    164s] [NR-eGR]  M6   (6H)         15190     322 
[03/09 19:03:01    164s] [NR-eGR]  M7   (7V)          3698       0 
[03/09 19:03:01    164s] [NR-eGR]  M8   (8H)             0       0 
[03/09 19:03:01    164s] [NR-eGR]  M9   (9V)             0       0 
[03/09 19:03:01    164s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 19:03:01    164s] [NR-eGR] ---------------------------------
[03/09 19:03:01    164s] [NR-eGR]       Total       158331  103845 
[03/09 19:03:01    164s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:01    164s] [NR-eGR] Total half perimeter of net bounding box: 109280um
[03/09 19:03:01    164s] [NR-eGR] Total length: 158331um, number of vias: 103845
[03/09 19:03:01    164s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:01    164s] [NR-eGR] Total eGR-routed clock nets wire length: 5931um, number of vias: 5455
[03/09 19:03:01    164s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:01    164s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.05 sec, Curr Mem: 2537.02 MB )
[03/09 19:03:01    164s] Early Global Route wiring runtime: 0.11 seconds, mem = 2533.0M
[03/09 19:03:01    164s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.110, MEM:2533.0M, EPOCH TIME: 1741518181.575376
[03/09 19:03:01    164s] 0 delay mode for cte disabled.
[03/09 19:03:01    164s] SKP cleared!
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] *** Finished incrementalPlace (cpu=0:01:11, real=0:00:15.0)***
[03/09 19:03:01    164s] Tdgp not successfully inited but do clear! skip clearing
[03/09 19:03:01    164s] **placeDesign ... cpu = 0: 2:13, real = 0: 0:31, mem = 2161.9M **
[03/09 19:03:01    164s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/09 19:03:01    164s] VSMManager cleared!
[03/09 19:03:01    164s] *** GlobalPlace #1 [finish] : cpu/real = 0:02:13.3/0:00:30.9 (4.3), totSession cpu/real = 0:02:44.4/0:00:56.6 (2.9), mem = 2161.9M
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] =============================================================================================
[03/09 19:03:01    164s]  Step TAT Report for GlobalPlace #1                                             21.13-s100_1
[03/09 19:03:01    164s] =============================================================================================
[03/09 19:03:01    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:01    164s] ---------------------------------------------------------------------------------------------
[03/09 19:03:01    164s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:01    164s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:01    164s] [ MISC                   ]          0:00:30.9  (  99.8 % )     0:00:30.9 /  0:02:13.2    4.3
[03/09 19:03:01    164s] ---------------------------------------------------------------------------------------------
[03/09 19:03:01    164s]  GlobalPlace #1 TOTAL               0:00:30.9  ( 100.0 % )     0:00:30.9 /  0:02:13.3    4.3
[03/09 19:03:01    164s] ---------------------------------------------------------------------------------------------
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] Enable CTE adjustment.
[03/09 19:03:01    164s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1488.8M, totSessionCpu=0:02:44 **
[03/09 19:03:01    164s] GigaOpt running with 8 threads.
[03/09 19:03:01    164s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/09 19:03:01    164s] *** InitOpt #1 [begin] : totSession cpu/real = 0:02:44.5/0:00:56.6 (2.9), mem = 2161.9M
[03/09 19:03:01    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2161.9M, EPOCH TIME: 1741518181.772714
[03/09 19:03:01    164s] z: 1, totalTracks: 0
[03/09 19:03:01    164s] z: 3, totalTracks: 1
[03/09 19:03:01    164s] z: 5, totalTracks: 1
[03/09 19:03:01    164s] z: 7, totalTracks: 1
[03/09 19:03:01    164s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:01    164s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:01    164s] OPERPROF:   Starting CceInit at level 2, MEM:2161.9M, EPOCH TIME: 1741518181.773546
[03/09 19:03:01    164s] Initializing Route Infrastructure for color support ...
[03/09 19:03:01    164s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2161.9M, EPOCH TIME: 1741518181.773595
[03/09 19:03:01    164s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2161.9M, EPOCH TIME: 1741518181.774254
[03/09 19:03:01    164s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:01    164s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2161.9M, EPOCH TIME: 1741518181.774301
[03/09 19:03:01    164s] All LLGs are deleted
[03/09 19:03:01    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2161.9M, EPOCH TIME: 1741518181.779683
[03/09 19:03:01    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2161.9M, EPOCH TIME: 1741518181.779837
[03/09 19:03:01    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2161.9M, EPOCH TIME: 1741518181.781943
[03/09 19:03:01    164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2290.0M, EPOCH TIME: 1741518181.784657
[03/09 19:03:01    164s] Core basic site is asap7sc7p5t
[03/09 19:03:01    164s] z: 1, totalTracks: 0
[03/09 19:03:01    164s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:01    164s] z: 3, totalTracks: 1
[03/09 19:03:01    164s] z: 5, totalTracks: 1
[03/09 19:03:01    164s] z: 7, totalTracks: 1
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:01    164s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:01    164s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:01    164s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2290.0M, EPOCH TIME: 1741518181.793600
[03/09 19:03:01    164s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2290.0M, EPOCH TIME: 1741518181.798500
[03/09 19:03:01    164s] Fast DP-INIT is on for default
[03/09 19:03:01    164s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:03:01    164s] z: 9, totalTracks: 1
[03/09 19:03:01    164s] z: 1, totalTracks: 0
[03/09 19:03:01    164s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:2290.0M, EPOCH TIME: 1741518181.803537
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:01    164s] OPERPROF:     Starting CMU at level 3, MEM:2290.0M, EPOCH TIME: 1741518181.807327
[03/09 19:03:01    164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2290.0M, EPOCH TIME: 1741518181.808122
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:01    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2161.9M, EPOCH TIME: 1741518181.809912
[03/09 19:03:01    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2161.9M, EPOCH TIME: 1741518181.809963
[03/09 19:03:01    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2161.9M, EPOCH TIME: 1741518181.811809
[03/09 19:03:01    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2161.9MB).
[03/09 19:03:01    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:2161.9M, EPOCH TIME: 1741518181.814851
[03/09 19:03:01    164s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.9M, EPOCH TIME: 1741518181.814921
[03/09 19:03:01    164s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.010, MEM:2161.9M, EPOCH TIME: 1741518181.824849
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] Trim Metal Layers:
[03/09 19:03:01    164s] LayerId::1 widthSet size::1
[03/09 19:03:01    164s] LayerId::2 widthSet size::1
[03/09 19:03:01    164s] LayerId::3 widthSet size::1
[03/09 19:03:01    164s] LayerId::4 widthSet size::1
[03/09 19:03:01    164s] LayerId::5 widthSet size::1
[03/09 19:03:01    164s] LayerId::6 widthSet size::1
[03/09 19:03:01    164s] LayerId::7 widthSet size::1
[03/09 19:03:01    164s] LayerId::8 widthSet size::1
[03/09 19:03:01    164s] LayerId::9 widthSet size::1
[03/09 19:03:01    164s] LayerId::10 widthSet size::1
[03/09 19:03:01    164s] Updating RC grid for preRoute extraction ...
[03/09 19:03:01    164s] eee: pegSigSF::1.070000
[03/09 19:03:01    164s] Initializing multi-corner resistance tables ...
[03/09 19:03:01    164s] eee: l::1 avDens::0.000826 usedTrk::17.899445 availTrk::21675.000000 sigTrk::17.899445
[03/09 19:03:01    164s] eee: l::2 avDens::0.242458 usedTrk::5255.284349 availTrk::21675.000000 sigTrk::5255.284349
[03/09 19:03:01    164s] eee: l::3 avDens::0.238783 usedTrk::5157.716527 availTrk::21600.000000 sigTrk::5157.716527
[03/09 19:03:01    164s] eee: l::4 avDens::0.242801 usedTrk::3796.799179 availTrk::15637.500000 sigTrk::3796.799179
[03/09 19:03:01    164s] eee: l::5 avDens::0.146928 usedTrk::1932.108520 availTrk::13150.000000 sigTrk::1932.108520
[03/09 19:03:01    164s] eee: l::6 avDens::0.130075 usedTrk::1421.276484 availTrk::10926.562500 sigTrk::1421.276484
[03/09 19:03:01    164s] eee: l::7 avDens::0.043856 usedTrk::358.936665 availTrk::8184.375000 sigTrk::358.936665
[03/09 19:03:01    164s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:01    164s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:01    164s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:01    164s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:01    164s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301241 ; uaWl: 1.000000 ; uaWlH: 0.491434 ; aWlH: 0.000000 ; Pmax: 0.888800 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.582750 ;
[03/09 19:03:01    164s] 
[03/09 19:03:01    164s] Creating Lib Analyzer ...
[03/09 19:03:01    164s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:01    164s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:02    164s] Total number of usable buffers from Lib Analyzer: 27 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L)
[03/09 19:03:02    164s] Total number of usable inverters from Lib Analyzer: 42 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L)
[03/09 19:03:02    164s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:02    164s] 
[03/09 19:03:02    164s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:02    165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:45 mem=2167.9M
[03/09 19:03:02    165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:45 mem=2167.9M
[03/09 19:03:02    165s] Creating Lib Analyzer, finished. 
[03/09 19:03:02    165s] AAE DB initialization (MEM=2167.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 19:03:02    165s] #optDebug: fT-S <1 2 3 1 0>
[03/09 19:03:02    165s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/09 19:03:02    165s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/09 19:03:02    165s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1495.3M, totSessionCpu=0:02:46 **
[03/09 19:03:02    165s] *** optDesign -preCTS ***
[03/09 19:03:02    165s] DRC Margin: user margin 0.0; extra margin 0.2
[03/09 19:03:02    165s] Setup Target Slack: user slack 0; extra slack 0.0
[03/09 19:03:02    165s] Hold Target Slack: user slack 0
[03/09 19:03:02    165s] **INFO: The delay profiles based on paritioning incorrect, turning off vt filtering
[03/09 19:03:02    165s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 19:03:02    165s] Type 'man IMPOPT-3195' for more detail.
[03/09 19:03:02    165s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2167.9M, EPOCH TIME: 1741518182.898676
[03/09 19:03:02    165s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:02    165s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:2167.9M, EPOCH TIME: 1741518182.922046
[03/09 19:03:02    165s] 
[03/09 19:03:02    165s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:03:02    165s] Deleting Lib Analyzer.
[03/09 19:03:02    165s] 
[03/09 19:03:02    165s] TimeStamp Deleting Cell Server End ...
[03/09 19:03:02    165s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/09 19:03:02    165s] 
[03/09 19:03:02    165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:03:02    165s] Summary for sequential cells identification: 
[03/09 19:03:02    165s]   Identified SBFF number: 34
[03/09 19:03:02    165s]   Identified MBFF number: 0
[03/09 19:03:02    165s]   Identified SB Latch number: 0
[03/09 19:03:02    165s]   Identified MB Latch number: 0
[03/09 19:03:02    165s]   Not identified SBFF number: 0
[03/09 19:03:02    165s]   Not identified MBFF number: 0
[03/09 19:03:02    165s]   Not identified SB Latch number: 0
[03/09 19:03:02    165s]   Not identified MB Latch number: 0
[03/09 19:03:02    165s]   Number of sequential cells which are not FFs: 32
[03/09 19:03:02    165s]  Visiting view : view_tc
[03/09 19:03:02    165s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:03:02    165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:03:02    165s]  Visiting view : view_tc
[03/09 19:03:02    165s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:03:02    165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:03:02    165s] TLC MultiMap info (StdDelay):
[03/09 19:03:02    165s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:03:02    165s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:03:02    165s]  Setting StdDelay to: 5.5ps
[03/09 19:03:02    165s] 
[03/09 19:03:02    165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] TimeStamp Deleting Cell Server End ...
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] Creating Lib Analyzer ...
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:03:03    165s] Summary for sequential cells identification: 
[03/09 19:03:03    165s]   Identified SBFF number: 34
[03/09 19:03:03    165s]   Identified MBFF number: 0
[03/09 19:03:03    165s]   Identified SB Latch number: 0
[03/09 19:03:03    165s]   Identified MB Latch number: 0
[03/09 19:03:03    165s]   Not identified SBFF number: 0
[03/09 19:03:03    165s]   Not identified MBFF number: 0
[03/09 19:03:03    165s]   Not identified SB Latch number: 0
[03/09 19:03:03    165s]   Not identified MB Latch number: 0
[03/09 19:03:03    165s]   Number of sequential cells which are not FFs: 32
[03/09 19:03:03    165s]  Visiting view : view_tc
[03/09 19:03:03    165s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:03:03    165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:03:03    165s]  Visiting view : view_tc
[03/09 19:03:03    165s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = 0
[03/09 19:03:03    165s]    : PowerDomain = none : Weighted F : unweighted  = 3.90 (1.000) with rcCorner = -1
[03/09 19:03:03    165s] TLC MultiMap info (StdDelay):
[03/09 19:03:03    165s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:03:03    165s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:03:03    165s]  Setting StdDelay to: 5.5ps
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:03:03    165s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:03    165s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:03    165s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:03    165s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:03    165s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:03    165s] 
[03/09 19:03:03    165s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:03    166s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:46 mem=2167.9M
[03/09 19:03:03    166s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:46 mem=2167.9M
[03/09 19:03:03    166s] Creating Lib Analyzer, finished. 
[03/09 19:03:03    166s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2167.9M, EPOCH TIME: 1741518183.618799
[03/09 19:03:03    166s] All LLGs are deleted
[03/09 19:03:03    166s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.9M, EPOCH TIME: 1741518183.618866
[03/09 19:03:03    166s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2167.9M, EPOCH TIME: 1741518183.619443
[03/09 19:03:03    166s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:2167.9M, EPOCH TIME: 1741518183.619804
[03/09 19:03:03    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=2167.9M
[03/09 19:03:03    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=2167.9M
[03/09 19:03:03    166s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2167.94 MB )
[03/09 19:03:03    166s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:03:03    166s] (I)      ==================== Layers =====================
[03/09 19:03:03    166s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:03    166s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:03    166s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:03    166s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:03    166s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:03    166s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:03    166s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:03    166s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:03    166s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:03    166s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:03    166s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:03    166s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:03    166s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:03    166s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:03    166s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:03    166s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:03    166s] (I)      Started Import and model ( Curr Mem: 2167.94 MB )
[03/09 19:03:03    166s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:03    166s] (I)      Number of ignored instance 0
[03/09 19:03:03    166s] (I)      Number of inbound cells 0
[03/09 19:03:03    166s] (I)      Number of opened ILM blockages 0
[03/09 19:03:03    166s] (I)      Number of instances temporarily fixed by detailed placement 2170
[03/09 19:03:03    166s] (I)      numMoveCells=9014, numMacros=0  numPads=77  numMultiRowHeightInsts=0
[03/09 19:03:03    166s] (I)      cell height: 4320, count: 9014
[03/09 19:03:03    166s] (I)      Number of nets = 9061 ( 44 ignored )
[03/09 19:03:03    166s] (I)      Read rows... (mem=2172.1M)
[03/09 19:03:03    166s] (I)      Done Read rows (cpu=0.000s, mem=2172.1M)
[03/09 19:03:03    166s] (I)      Identified Clock instances: Flop 1806, Clock buffer/inverter 0, Gate 0, Logic 0
[03/09 19:03:03    166s] (I)      Read module constraints... (mem=2172.1M)
[03/09 19:03:03    166s] (I)      Done Read module constraints (cpu=0.000s, mem=2172.1M)
[03/09 19:03:03    166s] (I)      == Non-default Options ==
[03/09 19:03:03    166s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:03    166s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:03    166s] (I)      Better NDR handling                                : true
[03/09 19:03:03    166s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:03    166s] (I)      Handle via spacing rule                            : true
[03/09 19:03:03    166s] (I)      Local connection modeling                          : true
[03/09 19:03:03    166s] (I)      Local connection modeling                          : true
[03/09 19:03:03    166s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:03    166s] (I)      Maximum routing layer                              : 7
[03/09 19:03:03    166s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:03    166s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:03    166s] (I)      Buffering-aware routing                            : true
[03/09 19:03:03    166s] (I)      Spread congestion away from blockages              : true
[03/09 19:03:03    166s] (I)      Move term to middle                                : true
[03/09 19:03:03    166s] (I)      Consider pin shapes                                : true
[03/09 19:03:03    166s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:03    166s] (I)      Fix pin connection bug                             : true
[03/09 19:03:03    166s] (I)      Improved local wiring                              : true
[03/09 19:03:03    166s] (I)      Model MAR                                          : true
[03/09 19:03:03    166s] (I)      Number of threads                                  : 8
[03/09 19:03:03    166s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:03    166s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:03    166s] (I)      Routing effort level                               : 500
[03/09 19:03:03    166s] (I)      Overflow penalty cost                              : 10
[03/09 19:03:03    166s] (I)      Punch through distance                             : 1869.460000
[03/09 19:03:03    166s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:03    166s] (I)      Source-to-sink ratio                               : 0.300000
[03/09 19:03:03    166s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:03    166s] (I)      Method to set GCell size                           : row
[03/09 19:03:03    166s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:03    166s] (I)      Use row-based GCell size
[03/09 19:03:03    166s] (I)      Use row-based GCell align
[03/09 19:03:03    166s] (I)      layer 0 area = 170496
[03/09 19:03:03    166s] (I)      layer 1 area = 170496
[03/09 19:03:03    166s] (I)      layer 2 area = 170496
[03/09 19:03:03    166s] (I)      layer 3 area = 512000
[03/09 19:03:03    166s] (I)      layer 4 area = 512000
[03/09 19:03:03    166s] (I)      layer 5 area = 560000
[03/09 19:03:03    166s] (I)      layer 6 area = 560000
[03/09 19:03:03    166s] (I)      GCell unit size   : 4320
[03/09 19:03:03    166s] (I)      GCell multiplier  : 2
[03/09 19:03:03    166s] (I)      GCell row height  : 4320
[03/09 19:03:03    166s] (I)      Actual row height : 4320
[03/09 19:03:03    166s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:03    166s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:03    166s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:03    166s] [NR-eGR] M1 has no routable track
[03/09 19:03:03    166s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:03    166s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:03    166s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:03    166s] (I)      ============== Default via ===============
[03/09 19:03:03    166s] (I)      +---+------------------+-----------------+
[03/09 19:03:03    166s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:03    166s] (I)      +---+------------------+-----------------+
[03/09 19:03:03    166s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:03    166s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:03    166s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:03    166s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:03    166s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:03    166s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:03    166s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:03    166s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:03    166s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:03    166s] (I)      +---+------------------+-----------------+
[03/09 19:03:03    166s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:03    166s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:03    166s] [NR-eGR] Read 0 other shapes
[03/09 19:03:03    166s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:03    166s] [NR-eGR] #Instance Blockages : 14904
[03/09 19:03:03    166s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:03    166s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:03    166s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:03    166s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:03    166s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:03    166s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:03    166s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:03    166s] [NR-eGR] Read 9061 nets ( ignored 0 )
[03/09 19:03:03    166s] [NR-eGR] #standard cell terms   : 36659
[03/09 19:03:03    166s] [NR-eGR] #moved terms           : 19999
[03/09 19:03:03    166s] [NR-eGR] #off-track terms       : 10250
[03/09 19:03:03    166s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:03    166s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:03    166s] (I)      minStepLength[0]=240
[03/09 19:03:03    166s] (I)      minStepLength[1]=144
[03/09 19:03:03    166s] (I)      minStepLength[2]=48
[03/09 19:03:03    166s] (I)      minStepLength[3]=597
[03/09 19:03:03    166s] (I)      minStepLength[4]=469
[03/09 19:03:03    166s] (I)      minStepLength[5]=229
[03/09 19:03:03    166s] (I)      minStepLength[6]=581
[03/09 19:03:03    166s] (I)      minStepLength2[2]=496
[03/09 19:03:03    166s] (I)      minStepLength2[3]=688
[03/09 19:03:03    166s] (I)      minStepLength2[4]=800
[03/09 19:03:03    166s] (I)      minStepLength2[5]=800
[03/09 19:03:03    166s] (I)      Read Num Blocks=20288  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:03    166s] (I)      Layer 1 (H) : #blockages 17244 : #preroutes 0
[03/09 19:03:03    166s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:03    166s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:03    166s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:03    166s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:03    166s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:03    166s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:03    166s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:03    166s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:03    166s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:03    166s] (I)      Moved 0 terms for better access 
[03/09 19:03:03    166s] (I)      Number of ignored nets                =      0
[03/09 19:03:03    166s] (I)      Number of connected nets              =      0
[03/09 19:03:03    166s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:03    166s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:03    166s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:03    166s] (I)      Constructing bin map
[03/09 19:03:03    166s] (I)      Initialize bin information with width=17280 height=17280
[03/09 19:03:03    166s] (I)      Done constructing bin map
[03/09 19:03:03    166s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:03    166s] (I)      Ndr track 0 does not exist
[03/09 19:03:03    166s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:03    166s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:03    166s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:03    166s] (I)      Site width          :   864  (dbu)
[03/09 19:03:03    166s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:03    166s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:03    166s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:03    166s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:03    166s] (I)      Grid                :    84    83     7
[03/09 19:03:03    166s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:03    166s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:03    166s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:03    166s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:03    166s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:03    166s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:03    166s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:03    166s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:03    166s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:03    166s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:03    166s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:03    166s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:03    166s] (I)      --------------------------------------------------------
[03/09 19:03:03    166s] 
[03/09 19:03:03    166s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:03    166s] [NR-eGR] Rule id: 0  Nets: 9061
[03/09 19:03:03    166s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:03    166s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:03    166s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:03    166s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:03    166s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:03    166s] [NR-eGR] ========================================
[03/09 19:03:03    166s] [NR-eGR] 
[03/09 19:03:03    166s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:03    166s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:03    166s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:03    166s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:03    166s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:03    166s] (I)      |     2 |   98112 |    42507 |        43.32% |
[03/09 19:03:03    166s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:03    166s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:03    166s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:03    166s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:03    166s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:03    166s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:03    166s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.08 sec, Curr Mem: 2174.21 MB )
[03/09 19:03:03    166s] (I)      Reset routing kernel
[03/09 19:03:03    166s] (I)      Started Global Routing ( Curr Mem: 2174.21 MB )
[03/09 19:03:03    166s] (I)      numLocalWires=0  numGlobalNetBranches=2681  numLocalNetBranches=0
[03/09 19:03:03    166s] (I)      totalPins=36735  totalGlobalPin=32295 (87.91%)
[03/09 19:03:03    166s] (I)      total 2D Cap : 360141 = (169121 H, 191020 V)
[03/09 19:03:03    166s] (I)      #blocked areas for congestion spreading : 0
[03/09 19:03:03    166s] [NR-eGR] Layer group 1: route 9061 net(s) in layer range [2, 7]
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1a Route ============
[03/09 19:03:03    166s] (I)      Usage: 69618 = (36374 H, 33244 V) = (21.51% H, 17.40% V) = (7.857e+04um H, 7.181e+04um V)
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1b Route ============
[03/09 19:03:03    166s] (I)      Usage: 69618 = (36374 H, 33244 V) = (21.51% H, 17.40% V) = (7.857e+04um H, 7.181e+04um V)
[03/09 19:03:03    166s] (I)      Overflow of layer group 1: 1.53% H + 0.01% V. EstWL: 1.503749e+05um
[03/09 19:03:03    166s] (I)      Congestion metric : 1.53%H 0.01%V, 1.54%HV
[03/09 19:03:03    166s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1c Route ============
[03/09 19:03:03    166s] (I)      Usage: 69618 = (36374 H, 33244 V) = (21.51% H, 17.40% V) = (7.857e+04um H, 7.181e+04um V)
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1d Route ============
[03/09 19:03:03    166s] (I)      Usage: 69618 = (36374 H, 33244 V) = (21.51% H, 17.40% V) = (7.857e+04um H, 7.181e+04um V)
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1e Route ============
[03/09 19:03:03    166s] (I)      Usage: 69618 = (36374 H, 33244 V) = (21.51% H, 17.40% V) = (7.857e+04um H, 7.181e+04um V)
[03/09 19:03:03    166s] [NR-eGR] Early Global Route overflow of layer group 1: 1.53% H + 0.01% V. EstWL: 1.503749e+05um
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] (I)      ============  Phase 1l Route ============
[03/09 19:03:03    166s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:03    166s] (I)      Layer  2:      64338     36865      1707           0      103335    ( 0.00%) 
[03/09 19:03:03    166s] (I)      Layer  3:      84561     31606      1006           0      103320    ( 0.00%) 
[03/09 19:03:03    166s] (I)      Layer  4:      58766     21565        68           0       77501    ( 0.00%) 
[03/09 19:03:03    166s] (I)      Layer  5:      57781     11653         3          80       68800    ( 0.12%) 
[03/09 19:03:03    166s] (I)      Layer  6:      46087      7622        17        2717       55409    ( 4.67%) 
[03/09 19:03:03    166s] (I)      Layer  7:      46770      1294         0        2742       55375    ( 4.72%) 
[03/09 19:03:03    166s] (I)      Total:        358303    110605      2801        5538      463740    ( 1.18%) 
[03/09 19:03:03    166s] (I)      
[03/09 19:03:03    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:03    166s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 19:03:03    166s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:03    166s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[03/09 19:03:03    166s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:03    166s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:03    166s] [NR-eGR]      M2 ( 2)       769(11.16%)        59( 0.86%)         2( 0.03%)   (12.05%) 
[03/09 19:03:03    166s] [NR-eGR]      M3 ( 3)       476( 6.91%)        15( 0.22%)         0( 0.00%)   ( 7.13%) 
[03/09 19:03:03    166s] [NR-eGR]      M4 ( 4)        50( 0.73%)         1( 0.01%)         0( 0.00%)   ( 0.74%) 
[03/09 19:03:03    166s] [NR-eGR]      M5 ( 5)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:03:03    166s] [NR-eGR]      M6 ( 6)        11( 0.17%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[03/09 19:03:03    166s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:03    166s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:03    166s] [NR-eGR]        Total      1308( 3.22%)        75( 0.18%)         2( 0.00%)   ( 3.40%) 
[03/09 19:03:03    166s] [NR-eGR] 
[03/09 19:03:03    166s] (I)      Finished Global Routing ( CPU: 0.47 sec, Real: 0.12 sec, Curr Mem: 2185.21 MB )
[03/09 19:03:03    166s] (I)      total 2D Cap : 336139 = (163472 H, 172667 V)
[03/09 19:03:03    166s] [NR-eGR] Overflow after Early Global Route 0.32% H + 0.04% V
[03/09 19:03:03    166s] (I)      ============= Track Assignment ============
[03/09 19:03:03    166s] (I)      Started Track Assignment (8T) ( Curr Mem: 2185.21 MB )
[03/09 19:03:03    166s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 19:03:03    166s] (I)      Run Multi-thread track assignment
[03/09 19:03:03    167s] (I)      Finished Track Assignment (8T) ( CPU: 0.32 sec, Real: 0.05 sec, Curr Mem: 2185.21 MB )
[03/09 19:03:03    167s] (I)      Started Export ( Curr Mem: 2185.21 MB )
[03/09 19:03:03    167s] [NR-eGR]              Length (um)    Vias 
[03/09 19:03:03    167s] [NR-eGR] ---------------------------------
[03/09 19:03:03    167s] [NR-eGR]  M1   (1V)             0   34441 
[03/09 19:03:03    167s] [NR-eGR]  M2   (2H)         30762   46549 
[03/09 19:03:03    167s] [NR-eGR]  M3   (3V)         51191   15039 
[03/09 19:03:03    167s] [NR-eGR]  M4   (4H)         38472    5394 
[03/09 19:03:03    167s] [NR-eGR]  M5   (5V)         22150    1724 
[03/09 19:03:03    167s] [NR-eGR]  M6   (6H)         15753     297 
[03/09 19:03:03    167s] [NR-eGR]  M7   (7V)          2832       0 
[03/09 19:03:03    167s] [NR-eGR]  M8   (8H)             0       0 
[03/09 19:03:03    167s] [NR-eGR]  M9   (9V)             0       0 
[03/09 19:03:03    167s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 19:03:03    167s] [NR-eGR] ---------------------------------
[03/09 19:03:03    167s] [NR-eGR]       Total       161162  103444 
[03/09 19:03:03    167s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:03    167s] [NR-eGR] Total half perimeter of net bounding box: 109280um
[03/09 19:03:03    167s] [NR-eGR] Total length: 161162um, number of vias: 103444
[03/09 19:03:03    167s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:03    167s] [NR-eGR] Total eGR-routed clock nets wire length: 6181um, number of vias: 5393
[03/09 19:03:03    167s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:03    167s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.05 sec, Curr Mem: 2177.21 MB )
[03/09 19:03:03    167s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 0.32 sec, Curr Mem: 2173.21 MB )
[03/09 19:03:03    167s] (I)      ====================================== Runtime Summary =======================================
[03/09 19:03:03    167s] (I)       Step                                             %      Start     Finish      Real       CPU 
[03/09 19:03:03    167s] (I)      ----------------------------------------------------------------------------------------------
[03/09 19:03:03    167s] (I)       Early Global Route kernel                  100.00%  24.67 sec  24.99 sec  0.32 sec  1.08 sec 
[03/09 19:03:03    167s] (I)       +-Import and model                          23.52%  24.68 sec  24.75 sec  0.08 sec  0.12 sec 
[03/09 19:03:03    167s] (I)       | +-Create place DB                          9.58%  24.68 sec  24.71 sec  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)       | | +-Import place data                      9.54%  24.68 sec  24.71 sec  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read instances and placement         2.66%  24.68 sec  24.69 sec  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read nets                            5.98%  24.69 sec  24.70 sec  0.02 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | +-Create route DB                         12.15%  24.71 sec  24.75 sec  0.04 sec  0.09 sec 
[03/09 19:03:03    167s] (I)       | | +-Import route data (8T)                12.00%  24.71 sec  24.75 sec  0.04 sec  0.09 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read blockages ( Layer 2-7 )         1.21%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read routing blockages             0.00%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read instance blockages            0.78%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read PG blockages                  0.20%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read clock blockages               0.00%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read other blockages               0.00%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read halo blockages                0.02%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Read boundary cut boxes            0.00%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read blackboxes                      0.00%  24.71 sec  24.71 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read prerouted                       0.15%  24.71 sec  24.72 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read unlegalized nets                0.18%  24.72 sec  24.72 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Read nets                            1.19%  24.72 sec  24.72 sec  0.00 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | | | +-Move terms to pin center (8T)        3.32%  24.72 sec  24.73 sec  0.01 sec  0.05 sec 
[03/09 19:03:03    167s] (I)       | | | +-Set up via pillars                   0.03%  24.73 sec  24.73 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Initialize 3D grid graph             0.04%  24.73 sec  24.73 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Model blockage capacity              2.34%  24.73 sec  24.74 sec  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Initialize 3D capacity             2.21%  24.73 sec  24.74 sec  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | | | +-Move terms for access (8T)           1.05%  24.74 sec  24.74 sec  0.00 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | +-Read aux data                            0.46%  24.75 sec  24.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | +-Others data preparation                  0.19%  24.75 sec  24.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | +-Create route kernel                      0.54%  24.75 sec  24.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Global Routing                            38.60%  24.75 sec  24.88 sec  0.12 sec  0.47 sec 
[03/09 19:03:03    167s] (I)       | +-Initialization                           3.81%  24.75 sec  24.76 sec  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | +-Net group 1                             34.14%  24.77 sec  24.87 sec  0.11 sec  0.45 sec 
[03/09 19:03:03    167s] (I)       | | +-Generate topology (8T)                 2.85%  24.77 sec  24.77 sec  0.01 sec  0.03 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1a                              11.13%  24.78 sec  24.81 sec  0.04 sec  0.13 sec 
[03/09 19:03:03    167s] (I)       | | | +-Pattern routing (8T)                10.24%  24.78 sec  24.81 sec  0.03 sec  0.13 sec 
[03/09 19:03:03    167s] (I)       | | | +-Add via demand to 2D                 0.71%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1b                               0.03%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1c                               0.00%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1d                               0.00%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1e                               0.33%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | +-Route legalization                   0.28%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | | | +-Legalize Reach Aware Violations    0.25%  24.81 sec  24.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | | +-Phase 1l                              19.03%  24.81 sec  24.87 sec  0.06 sec  0.29 sec 
[03/09 19:03:03    167s] (I)       | | | +-Layer assignment (8T)               18.82%  24.81 sec  24.87 sec  0.06 sec  0.29 sec 
[03/09 19:03:03    167s] (I)       | +-Clean cong LA                            0.00%  24.87 sec  24.87 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Export 3D cong map                         0.89%  24.88 sec  24.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | +-Export 2D cong map                       0.53%  24.88 sec  24.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Extract Global 3D Wires                    1.19%  24.88 sec  24.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Track Assignment (8T)                     15.11%  24.88 sec  24.93 sec  0.05 sec  0.32 sec 
[03/09 19:03:03    167s] (I)       | +-Initialization                           0.16%  24.88 sec  24.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       | +-Track Assignment Kernel                 14.82%  24.88 sec  24.93 sec  0.05 sec  0.32 sec 
[03/09 19:03:03    167s] (I)       | +-Free Memory                              0.03%  24.93 sec  24.93 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Export                                    16.91%  24.93 sec  24.99 sec  0.05 sec  0.14 sec 
[03/09 19:03:03    167s] (I)       | +-Export DB wires                          6.07%  24.93 sec  24.95 sec  0.02 sec  0.08 sec 
[03/09 19:03:03    167s] (I)       | | +-Export all nets (8T)                   4.05%  24.94 sec  24.95 sec  0.01 sec  0.07 sec 
[03/09 19:03:03    167s] (I)       | | +-Set wire vias (8T)                     0.64%  24.95 sec  24.95 sec  0.00 sec  0.01 sec 
[03/09 19:03:03    167s] (I)       | +-Report wirelength                        8.28%  24.95 sec  24.98 sec  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)       | +-Update net boxes                         2.39%  24.98 sec  24.99 sec  0.01 sec  0.03 sec 
[03/09 19:03:03    167s] (I)       | +-Update timing                            0.00%  24.99 sec  24.99 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)       +-Postprocess design                         0.90%  24.99 sec  24.99 sec  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)      ====================== Summary by functions ======================
[03/09 19:03:03    167s] (I)       Lv  Step                                   %      Real       CPU 
[03/09 19:03:03    167s] (I)      ------------------------------------------------------------------
[03/09 19:03:03    167s] (I)        0  Early Global Route kernel        100.00%  0.32 sec  1.08 sec 
[03/09 19:03:03    167s] (I)        1  Global Routing                    38.60%  0.12 sec  0.47 sec 
[03/09 19:03:03    167s] (I)        1  Import and model                  23.52%  0.08 sec  0.12 sec 
[03/09 19:03:03    167s] (I)        1  Export                            16.91%  0.05 sec  0.14 sec 
[03/09 19:03:03    167s] (I)        1  Track Assignment (8T)             15.11%  0.05 sec  0.32 sec 
[03/09 19:03:03    167s] (I)        1  Extract Global 3D Wires            1.19%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        1  Postprocess design                 0.90%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        1  Export 3D cong map                 0.89%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Net group 1                       34.14%  0.11 sec  0.45 sec 
[03/09 19:03:03    167s] (I)        2  Track Assignment Kernel           14.82%  0.05 sec  0.32 sec 
[03/09 19:03:03    167s] (I)        2  Create route DB                   12.15%  0.04 sec  0.09 sec 
[03/09 19:03:03    167s] (I)        2  Create place DB                    9.58%  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)        2  Report wirelength                  8.28%  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)        2  Export DB wires                    6.07%  0.02 sec  0.08 sec 
[03/09 19:03:03    167s] (I)        2  Initialization                     3.98%  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        2  Update net boxes                   2.39%  0.01 sec  0.03 sec 
[03/09 19:03:03    167s] (I)        2  Create route kernel                0.54%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Export 2D cong map                 0.53%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Read aux data                      0.46%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Others data preparation            0.19%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Free Memory                        0.03%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1l                          19.03%  0.06 sec  0.29 sec 
[03/09 19:03:03    167s] (I)        3  Import route data (8T)            12.00%  0.04 sec  0.09 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1a                          11.13%  0.04 sec  0.13 sec 
[03/09 19:03:03    167s] (I)        3  Import place data                  9.54%  0.03 sec  0.03 sec 
[03/09 19:03:03    167s] (I)        3  Export all nets (8T)               4.05%  0.01 sec  0.07 sec 
[03/09 19:03:03    167s] (I)        3  Generate topology (8T)             2.85%  0.01 sec  0.03 sec 
[03/09 19:03:03    167s] (I)        3  Set wire vias (8T)                 0.64%  0.00 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1e                           0.33%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Layer assignment (8T)             18.82%  0.06 sec  0.29 sec 
[03/09 19:03:03    167s] (I)        4  Pattern routing (8T)              10.24%  0.03 sec  0.13 sec 
[03/09 19:03:03    167s] (I)        4  Read nets                          7.17%  0.02 sec  0.02 sec 
[03/09 19:03:03    167s] (I)        4  Move terms to pin center (8T)      3.32%  0.01 sec  0.05 sec 
[03/09 19:03:03    167s] (I)        4  Read instances and placement       2.66%  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        4  Model blockage capacity            2.34%  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        4  Read blockages ( Layer 2-7 )       1.21%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Move terms for access (8T)         1.05%  0.00 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        4  Add via demand to 2D               0.71%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Route legalization                 0.28%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Read unlegalized nets              0.18%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Read prerouted                     0.15%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Initialize 3D capacity             2.21%  0.01 sec  0.01 sec 
[03/09 19:03:03    167s] (I)        5  Read instance blockages            0.78%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Legalize Reach Aware Violations    0.25%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read PG blockages                  0.20%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read clock blockages               0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read other blockages               0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/09 19:03:03    167s] Extraction called for design 'sha256' of instances=11184 and nets=9145 using extraction engine 'preRoute' .
[03/09 19:03:03    167s] PreRoute RC Extraction called for design sha256.
[03/09 19:03:03    167s] RC Extraction called in multi-corner(1) mode.
[03/09 19:03:03    167s] RCMode: PreRoute
[03/09 19:03:03    167s]       RC Corner Indexes            0   
[03/09 19:03:03    167s] Capacitance Scaling Factor   : 1.00000 
[03/09 19:03:03    167s] Resistance Scaling Factor    : 1.00000 
[03/09 19:03:03    167s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 19:03:03    167s] Clock Res. Scaling Factor    : 1.00000 
[03/09 19:03:03    167s] Shrink Factor                : 1.00000
[03/09 19:03:03    167s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 19:03:03    167s] Using Quantus QRC technology file ...
[03/09 19:03:03    167s] 
[03/09 19:03:03    167s] Trim Metal Layers:
[03/09 19:03:04    167s] LayerId::1 widthSet size::1
[03/09 19:03:04    167s] LayerId::2 widthSet size::1
[03/09 19:03:04    167s] LayerId::3 widthSet size::1
[03/09 19:03:04    167s] LayerId::4 widthSet size::1
[03/09 19:03:04    167s] LayerId::5 widthSet size::1
[03/09 19:03:04    167s] LayerId::6 widthSet size::1
[03/09 19:03:04    167s] LayerId::7 widthSet size::1
[03/09 19:03:04    167s] LayerId::8 widthSet size::1
[03/09 19:03:04    167s] LayerId::9 widthSet size::1
[03/09 19:03:04    167s] LayerId::10 widthSet size::1
[03/09 19:03:04    167s] Updating RC grid for preRoute extraction ...
[03/09 19:03:04    167s] eee: pegSigSF::1.070000
[03/09 19:03:04    167s] Initializing multi-corner resistance tables ...
[03/09 19:03:04    167s] eee: l::1 avDens::0.000826 usedTrk::17.899445 availTrk::21675.000000 sigTrk::17.899445
[03/09 19:03:04    167s] eee: l::2 avDens::0.245172 usedTrk::5314.094638 availTrk::21675.000000 sigTrk::5314.094638
[03/09 19:03:04    167s] eee: l::3 avDens::0.242195 usedTrk::5231.415936 availTrk::21600.000000 sigTrk::5231.415936
[03/09 19:03:04    167s] eee: l::4 avDens::0.245096 usedTrk::3832.691677 availTrk::15637.500000 sigTrk::3832.691677
[03/09 19:03:04    167s] eee: l::5 avDens::0.155666 usedTrk::2054.796247 availTrk::13200.000000 sigTrk::2054.796247
[03/09 19:03:04    167s] eee: l::6 avDens::0.133307 usedTrk::1473.463062 availTrk::11053.125000 sigTrk::1473.463062
[03/09 19:03:04    167s] eee: l::7 avDens::0.034597 usedTrk::278.778889 availTrk::8057.812500 sigTrk::278.778889
[03/09 19:03:04    167s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:04    167s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:04    167s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:04    167s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:04    167s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304140 ; uaWl: 1.000000 ; uaWlH: 0.491480 ; aWlH: 0.000000 ; Pmax: 0.888800 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.582750 ;
[03/09 19:03:04    167s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2168.211M)
[03/09 19:03:04    167s] All LLGs are deleted
[03/09 19:03:04    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2168.2M, EPOCH TIME: 1741518184.122361
[03/09 19:03:04    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2168.2M, EPOCH TIME: 1741518184.122528
[03/09 19:03:04    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2168.2M, EPOCH TIME: 1741518184.124677
[03/09 19:03:04    167s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2296.2M, EPOCH TIME: 1741518184.127123
[03/09 19:03:04    167s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2296.2M, EPOCH TIME: 1741518184.134893
[03/09 19:03:04    167s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2296.2M, EPOCH TIME: 1741518184.139107
[03/09 19:03:04    167s] Fast DP-INIT is on for default
[03/09 19:03:04    167s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2296.2M, EPOCH TIME: 1741518184.144473
[03/09 19:03:04    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.025, MEM:2168.2M, EPOCH TIME: 1741518184.149960
[03/09 19:03:04    167s] Starting delay calculation for Setup views
[03/09 19:03:04    167s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 19:03:04    167s] #################################################################################
[03/09 19:03:04    167s] # Design Stage: PreRoute
[03/09 19:03:04    167s] # Design Name: sha256
[03/09 19:03:04    167s] # Design Mode: 7nm
[03/09 19:03:04    167s] # Analysis Mode: MMMC Non-OCV 
[03/09 19:03:04    167s] # Parasitics Mode: No SPEF/RCDB 
[03/09 19:03:04    167s] # Signoff Settings: SI Off 
[03/09 19:03:04    167s] #################################################################################
[03/09 19:03:04    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 2232.7M, InitMEM = 2231.7M)
[03/09 19:03:04    168s] Calculate delays in Single mode...
[03/09 19:03:04    168s] Start delay calculation (fullDC) (8 T). (MEM=2233.75)
[03/09 19:03:04    168s] siFlow : Timing analysis mode is single, using late cdB files
[03/09 19:03:04    168s] Start AAE Lib Loading. (MEM=2245.27)
[03/09 19:03:04    168s] End AAE Lib Loading. (MEM=2283.42 CPU=0:00:00.0 Real=0:00:00.0)
[03/09 19:03:04    168s] End AAE Lib Interpolated Model. (MEM=2283.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 19:03:05    172s] Total number of fetched objects 9105
[03/09 19:03:05    172s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 19:03:05    172s] End delay calculation. (MEM=2801.91 CPU=0:00:02.8 REAL=0:00:01.0)
[03/09 19:03:06    172s] End delay calculation (fullDC). (MEM=2642.52 CPU=0:00:03.7 REAL=0:00:02.0)
[03/09 19:03:06    172s] *** CDM Built up (cpu=0:00:04.7  real=0:00:02.0  mem= 2642.5M) ***
[03/09 19:03:06    172s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:02.0 totSessionCpu=0:02:53 mem=2642.5M)
[03/09 19:03:06    173s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.188  |
|           TNS (ns):| -1573.7 |
|    Violating Paths:|  1288   |
|          All Paths:|  3644   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.343   |      7 (7)       |
|   max_tran     |   1061 (4524)    |   -3.465   |   1061 (5401)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.809%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:05, mem = 1601.1M, totSessionCpu=0:02:53 **
[03/09 19:03:06    173s] *** InitOpt #1 [finish] : cpu/real = 0:00:08.8/0:00:04.9 (1.8), totSession cpu/real = 0:02:53.3/0:01:01.5 (2.8), mem = 2339.0M
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] =============================================================================================
[03/09 19:03:06    173s]  Step TAT Report for InitOpt #1                                                 21.13-s100_1
[03/09 19:03:06    173s] =============================================================================================
[03/09 19:03:06    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:06    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:06    173s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:06    173s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:02.6 /  0:00:05.7    2.2
[03/09 19:03:06    173s] [ DrvReport              ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    2.4
[03/09 19:03:06    173s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/09 19:03:06    173s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  25.7 % )     0:00:01.3 /  0:00:01.3    1.0
[03/09 19:03:06    173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:06    173s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:06    173s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:01.1    3.3
[03/09 19:03:06    173s] [ ExtractRC              ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 19:03:06    173s] [ TimingUpdate           ]      1   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:05.3    2.2
[03/09 19:03:06    173s] [ FullDelayCalc          ]      1   0:00:02.3  (  46.8 % )     0:00:02.3 /  0:00:04.8    2.1
[03/09 19:03:06    173s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    3.2
[03/09 19:03:06    173s] [ MISC                   ]          0:00:00.6  (  12.3 % )     0:00:00.6 /  0:00:00.6    1.0
[03/09 19:03:06    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:06    173s]  InitOpt #1 TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:08.8    1.8
[03/09 19:03:06    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/09 19:03:06    173s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:06    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:53 mem=2339.0M
[03/09 19:03:06    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2339.0M, EPOCH TIME: 1741518186.718763
[03/09 19:03:06    173s] z: 1, totalTracks: 0
[03/09 19:03:06    173s] z: 3, totalTracks: 1
[03/09 19:03:06    173s] z: 5, totalTracks: 1
[03/09 19:03:06    173s] z: 7, totalTracks: 1
[03/09 19:03:06    173s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:06    173s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:06    173s] OPERPROF:   Starting CceInit at level 2, MEM:2339.0M, EPOCH TIME: 1741518186.719898
[03/09 19:03:06    173s] Initializing Route Infrastructure for color support ...
[03/09 19:03:06    173s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2339.0M, EPOCH TIME: 1741518186.719951
[03/09 19:03:06    173s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2339.0M, EPOCH TIME: 1741518186.720557
[03/09 19:03:06    173s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:06    173s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2339.0M, EPOCH TIME: 1741518186.720603
[03/09 19:03:06    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2339.0M, EPOCH TIME: 1741518186.729518
[03/09 19:03:06    173s] z: 1, totalTracks: 0
[03/09 19:03:06    173s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:06    173s] z: 3, totalTracks: 1
[03/09 19:03:06    173s] z: 5, totalTracks: 1
[03/09 19:03:06    173s] z: 7, totalTracks: 1
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:06    173s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:06    173s] z: 9, totalTracks: 1
[03/09 19:03:06    173s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:06    173s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:06    173s] OPERPROF:     Starting CMU at level 3, MEM:2436.5M, EPOCH TIME: 1741518186.757360
[03/09 19:03:06    173s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2436.5M, EPOCH TIME: 1741518186.758403
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:06    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.030, MEM:2340.5M, EPOCH TIME: 1741518186.759981
[03/09 19:03:06    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2340.5M, EPOCH TIME: 1741518186.760047
[03/09 19:03:06    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2340.5M, EPOCH TIME: 1741518186.761623
[03/09 19:03:06    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2340.5MB).
[03/09 19:03:06    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.044, MEM:2340.5M, EPOCH TIME: 1741518186.762995
[03/09 19:03:06    173s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 19:03:06    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:53 mem=2340.5M
[03/09 19:03:06    173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2340.5M, EPOCH TIME: 1741518186.787947
[03/09 19:03:06    173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.011, MEM:2340.5M, EPOCH TIME: 1741518186.798834
[03/09 19:03:06    173s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 19:03:06    173s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:06    173s] ### Creating PhyDesignMc. totSessionCpu=0:02:53 mem=2340.5M
[03/09 19:03:06    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2340.5M, EPOCH TIME: 1741518186.799503
[03/09 19:03:06    173s] z: 1, totalTracks: 0
[03/09 19:03:06    173s] z: 3, totalTracks: 1
[03/09 19:03:06    173s] z: 5, totalTracks: 1
[03/09 19:03:06    173s] z: 7, totalTracks: 1
[03/09 19:03:06    173s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:06    173s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:06    173s] OPERPROF:   Starting CceInit at level 2, MEM:2340.5M, EPOCH TIME: 1741518186.800605
[03/09 19:03:06    173s] Initializing Route Infrastructure for color support ...
[03/09 19:03:06    173s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2340.5M, EPOCH TIME: 1741518186.800655
[03/09 19:03:06    173s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2340.5M, EPOCH TIME: 1741518186.801232
[03/09 19:03:06    173s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:06    173s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2340.5M, EPOCH TIME: 1741518186.801278
[03/09 19:03:06    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2340.5M, EPOCH TIME: 1741518186.808052
[03/09 19:03:06    173s] z: 1, totalTracks: 0
[03/09 19:03:06    173s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:06    173s] z: 3, totalTracks: 1
[03/09 19:03:06    173s] z: 5, totalTracks: 1
[03/09 19:03:06    173s] z: 7, totalTracks: 1
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:06    173s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:06    173s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:06    173s] z: 9, totalTracks: 1
[03/09 19:03:06    173s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:06    173s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:06    173s] OPERPROF:     Starting CMU at level 3, MEM:2436.5M, EPOCH TIME: 1741518186.832382
[03/09 19:03:06    173s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2436.5M, EPOCH TIME: 1741518186.833424
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:06    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:2340.5M, EPOCH TIME: 1741518186.835097
[03/09 19:03:06    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2340.5M, EPOCH TIME: 1741518186.835176
[03/09 19:03:06    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2340.5M, EPOCH TIME: 1741518186.836884
[03/09 19:03:06    173s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2340.5MB).
[03/09 19:03:06    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2340.5M, EPOCH TIME: 1741518186.839194
[03/09 19:03:06    173s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 19:03:06    173s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=2340.5M
[03/09 19:03:06    173s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2340.5M, EPOCH TIME: 1741518186.864244
[03/09 19:03:06    173s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.011, MEM:2340.5M, EPOCH TIME: 1741518186.875236
[03/09 19:03:06    173s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 19:03:06    173s] *** Starting optimizing excluded clock nets MEM= 2340.5M) ***
[03/09 19:03:06    173s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2340.5M) ***
[03/09 19:03:06    173s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/09 19:03:06    173s] Begin: GigaOpt Route Type Constraints Refinement
[03/09 19:03:06    173s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:02:53.5/0:01:01.7 (2.8), mem = 2340.5M
[03/09 19:03:06    173s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.1
[03/09 19:03:06    173s] ### Creating RouteCongInterface, started
[03/09 19:03:06    173s] ### Creating TopoMgr, started
[03/09 19:03:06    173s] ### Creating TopoMgr, finished
[03/09 19:03:06    173s] #optDebug: Start CG creation (mem=2340.5M)
[03/09 19:03:06    173s]  ...initializing CG  maxDriveDist 199.393000 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 19.939250 
[03/09 19:03:06    173s] (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgPrt (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgEgp (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgPbk (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgNrb(cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgObs (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgCon (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s]  ...processing cgPdm (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:06    173s] 
[03/09 19:03:06    173s] #optDebug: {0, 1.000}
[03/09 19:03:06    173s] ### Creating RouteCongInterface, finished
[03/09 19:03:07    173s] Updated routing constraints on 0 nets.
[03/09 19:03:07    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.1
[03/09 19:03:07    173s] Bottom Preferred Layer:
[03/09 19:03:07    173s]     None
[03/09 19:03:07    173s] Via Pillar Rule:
[03/09 19:03:07    173s]     None
[03/09 19:03:07    173s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.2/0:00:00.1 (1.3), totSession cpu/real = 0:02:53.7/0:01:01.8 (2.8), mem = 2468.7M
[03/09 19:03:07    173s] 
[03/09 19:03:07    173s] =============================================================================================
[03/09 19:03:07    173s]  Step TAT Report for CongRefineRouteType #1                                     21.13-s100_1
[03/09 19:03:07    173s] =============================================================================================
[03/09 19:03:07    173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:07    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:07    173s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  91.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:07    173s] [ MISC                   ]          0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    4.5
[03/09 19:03:07    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:07    173s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.3
[03/09 19:03:07    173s] ---------------------------------------------------------------------------------------------
[03/09 19:03:07    173s] 
[03/09 19:03:07    173s] End: GigaOpt Route Type Constraints Refinement
[03/09 19:03:07    173s] The useful skew maximum allowed delay is: 0.18
[03/09 19:03:07    174s] Deleting Lib Analyzer.
[03/09 19:03:07    174s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:02:54.2/0:01:02.1 (2.8), mem = 2468.7M
[03/09 19:03:07    174s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:07    174s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=2468.7M
[03/09 19:03:07    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=2468.7M
[03/09 19:03:07    174s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/09 19:03:07    174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.2
[03/09 19:03:07    174s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:07    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=2468.7M
[03/09 19:03:07    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:2468.7M, EPOCH TIME: 1741518187.357074
[03/09 19:03:07    174s] z: 1, totalTracks: 0
[03/09 19:03:07    174s] z: 3, totalTracks: 1
[03/09 19:03:07    174s] z: 5, totalTracks: 1
[03/09 19:03:07    174s] z: 7, totalTracks: 1
[03/09 19:03:07    174s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:07    174s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:07    174s] OPERPROF:   Starting CceInit at level 2, MEM:2468.7M, EPOCH TIME: 1741518187.358303
[03/09 19:03:07    174s] Initializing Route Infrastructure for color support ...
[03/09 19:03:07    174s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2468.7M, EPOCH TIME: 1741518187.358352
[03/09 19:03:07    174s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2468.7M, EPOCH TIME: 1741518187.358938
[03/09 19:03:07    174s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:07    174s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2468.7M, EPOCH TIME: 1741518187.358987
[03/09 19:03:07    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2468.7M, EPOCH TIME: 1741518187.368259
[03/09 19:03:07    174s] z: 1, totalTracks: 0
[03/09 19:03:07    174s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:07    174s] z: 3, totalTracks: 1
[03/09 19:03:07    174s] z: 5, totalTracks: 1
[03/09 19:03:07    174s] z: 7, totalTracks: 1
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:07    174s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:07    174s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:07    174s] z: 9, totalTracks: 1
[03/09 19:03:07    174s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:07    174s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:07    174s] OPERPROF:     Starting CMU at level 3, MEM:2564.7M, EPOCH TIME: 1741518187.393089
[03/09 19:03:07    174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2564.7M, EPOCH TIME: 1741518187.393969
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:07    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2468.6M, EPOCH TIME: 1741518187.395399
[03/09 19:03:07    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2468.6M, EPOCH TIME: 1741518187.395452
[03/09 19:03:07    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2468.6M, EPOCH TIME: 1741518187.396856
[03/09 19:03:07    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2468.6MB).
[03/09 19:03:07    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2468.6M, EPOCH TIME: 1741518187.398239
[03/09 19:03:07    174s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 19:03:07    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=2468.7M
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s] Footprint cell information for calculating maxBufDist
[03/09 19:03:07    174s] *info: There are 17 candidate Buffer cells
[03/09 19:03:07    174s] *info: There are 20 candidate Inverter cells
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s] #optDebug: Start CG creation (mem=2468.7M)
[03/09 19:03:07    174s]  ...initializing CG  maxDriveDist -0.000250 stdCellHgt 1.080000 defLenToSkip 7.560000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 7.560000 
[03/09 19:03:07    174s] (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgPrt (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgEgp (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgPbk (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgNrb(cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgObs (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgCon (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s]  ...processing cgPdm (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2468.7M)
[03/09 19:03:07    174s] ### Creating RouteCongInterface, started
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s] Creating Lib Analyzer ...
[03/09 19:03:07    174s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:07    174s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:07    174s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:07    174s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:07    174s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:07    174s] 
[03/09 19:03:07    174s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:08    175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:55 mem=2468.7M
[03/09 19:03:08    175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:55 mem=2468.7M
[03/09 19:03:08    175s] Creating Lib Analyzer, finished. 
[03/09 19:03:08    175s] 
[03/09 19:03:08    175s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:08    175s] 
[03/09 19:03:08    175s] #optDebug: {0, 1.000}
[03/09 19:03:08    175s] ### Creating RouteCongInterface, finished
[03/09 19:03:08    175s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:08    176s] 
[03/09 19:03:08    176s] Netlist preparation processing... 
[03/09 19:03:09    176s] Removed 0 instance
[03/09 19:03:09    176s] *info: Marking 0 isolation instances dont touch
[03/09 19:03:09    176s] *info: Marking 0 level shifter instances dont touch
[03/09 19:03:09    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2906.0M, EPOCH TIME: 1741518189.038970
[03/09 19:03:09    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.018, MEM:2421.7M, EPOCH TIME: 1741518189.056706
[03/09 19:03:09    176s] TotalInstCnt at PhyDesignMc Destruction: 9,014
[03/09 19:03:09    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.2
[03/09 19:03:09    176s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.9/0:00:01.8 (1.1), totSession cpu/real = 0:02:56.1/0:01:03.9 (2.8), mem = 2421.7M
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] =============================================================================================
[03/09 19:03:09    176s]  Step TAT Report for SimplifyNetlist #1                                         21.13-s100_1
[03/09 19:03:09    176s] =============================================================================================
[03/09 19:03:09    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:09    176s] ---------------------------------------------------------------------------------------------
[03/09 19:03:09    176s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  30.8 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:09    176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:09    176s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.2    1.7
[03/09 19:03:09    176s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:09    176s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  21.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/09 19:03:09    176s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.8
[03/09 19:03:09    176s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:09    176s] [ MISC                   ]          0:00:00.7  (  38.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/09 19:03:09    176s] ---------------------------------------------------------------------------------------------
[03/09 19:03:09    176s]  SimplifyNetlist #1 TOTAL           0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.9    1.1
[03/09 19:03:09    176s] ---------------------------------------------------------------------------------------------
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] Deleting Lib Analyzer.
[03/09 19:03:09    176s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[03/09 19:03:09    176s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:09    176s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=2419.7M
[03/09 19:03:09    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=2419.7M
[03/09 19:03:09    176s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/09 19:03:09    176s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:09    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=2784.1M
[03/09 19:03:09    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:2784.1M, EPOCH TIME: 1741518189.100186
[03/09 19:03:09    176s] z: 1, totalTracks: 0
[03/09 19:03:09    176s] z: 3, totalTracks: 1
[03/09 19:03:09    176s] z: 5, totalTracks: 1
[03/09 19:03:09    176s] z: 7, totalTracks: 1
[03/09 19:03:09    176s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:09    176s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:09    176s] OPERPROF:   Starting CceInit at level 2, MEM:2784.1M, EPOCH TIME: 1741518189.101374
[03/09 19:03:09    176s] Initializing Route Infrastructure for color support ...
[03/09 19:03:09    176s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2784.1M, EPOCH TIME: 1741518189.101423
[03/09 19:03:09    176s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2784.1M, EPOCH TIME: 1741518189.102233
[03/09 19:03:09    176s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:09    176s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2784.1M, EPOCH TIME: 1741518189.102280
[03/09 19:03:09    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2784.1M, EPOCH TIME: 1741518189.109890
[03/09 19:03:09    176s] z: 1, totalTracks: 0
[03/09 19:03:09    176s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:09    176s] z: 3, totalTracks: 1
[03/09 19:03:09    176s] z: 5, totalTracks: 1
[03/09 19:03:09    176s] z: 7, totalTracks: 1
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 336.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND4xp75_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 336.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 96.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 80.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 224.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell MAJx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell INVx8_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO22x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 528.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND3x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND3x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 128.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 128.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell XNOR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell XNOR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI22x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell OAI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AOI211x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:09    176s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:09    176s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:09    176s] z: 9, totalTracks: 1
[03/09 19:03:09    176s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:09    176s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:09    176s] OPERPROF:     Starting CMU at level 3, MEM:2888.1M, EPOCH TIME: 1741518189.134699
[03/09 19:03:09    176s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2888.1M, EPOCH TIME: 1741518189.135587
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:09    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:2792.1M, EPOCH TIME: 1741518189.136985
[03/09 19:03:09    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2792.1M, EPOCH TIME: 1741518189.137036
[03/09 19:03:09    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2792.1M, EPOCH TIME: 1741518189.138608
[03/09 19:03:09    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2792.1MB).
[03/09 19:03:09    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2792.1M, EPOCH TIME: 1741518189.139978
[03/09 19:03:09    176s] TotalInstCnt at PhyDesignMc Initialization: 9,014
[03/09 19:03:09    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=2792.1M
[03/09 19:03:09    176s] Begin: Area Reclaim Optimization
[03/09 19:03:09    176s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:02:56.3/0:01:04.0 (2.8), mem = 2792.1M
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] Creating Lib Analyzer ...
[03/09 19:03:09    176s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:09    176s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:09    176s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:09    176s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:09    176s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:09    176s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:57 mem=2794.1M
[03/09 19:03:09    176s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:57 mem=2794.1M
[03/09 19:03:09    176s] Creating Lib Analyzer, finished. 
[03/09 19:03:09    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.3
[03/09 19:03:09    176s] ### Creating RouteCongInterface, started
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:09    176s] 
[03/09 19:03:09    176s] #optDebug: {0, 1.000}
[03/09 19:03:09    176s] ### Creating RouteCongInterface, finished
[03/09 19:03:09    176s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:10    177s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:10    177s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:10    177s] Reclaim Optimization WNS Slack -2.188  TNS Slack -1573.713 Density 81.81
[03/09 19:03:10    177s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:10    177s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 19:03:10    177s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:10    177s] |   81.81%|        -|  -2.188|-1573.713|   0:00:00.0| 2794.1M|
[03/09 19:03:10    178s] |   81.81%|        0|  -2.188|-1573.713|   0:00:00.0| 2801.6M|
[03/09 19:03:10    178s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:10    178s] |   81.74%|       10|  -2.188|-1573.713|   0:00:00.0| 2970.3M|
[03/09 19:03:13    185s] |   79.69%|      879|  -2.188|-1573.716|   0:00:03.0| 3043.6M|
[03/09 19:03:13    185s] |   79.69%|        2|  -2.188|-1573.716|   0:00:00.0| 3051.6M|
[03/09 19:03:13    186s] |   79.69%|        0|  -2.188|-1573.716|   0:00:00.0| 3051.6M|
[03/09 19:03:13    186s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:13    186s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:13    186s] Reclaim Optimization End WNS Slack -2.188  TNS Slack -1573.716 Density 79.69
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 10 Resize = 881 **
[03/09 19:03:13    186s] --------------------------------------------------------------
[03/09 19:03:13    186s] |                                   | Total     | Sequential |
[03/09 19:03:13    186s] --------------------------------------------------------------
[03/09 19:03:13    186s] | Num insts resized                 |     880  |       0    |
[03/09 19:03:13    186s] | Num insts undone                  |       0  |       0    |
[03/09 19:03:13    186s] | Num insts Downsized               |     880  |       0    |
[03/09 19:03:13    186s] | Num insts Samesized               |       0  |       0    |
[03/09 19:03:13    186s] | Num insts Upsized                 |       0  |       0    |
[03/09 19:03:13    186s] | Num multiple commits+uncommits    |       1  |       -    |
[03/09 19:03:13    186s] --------------------------------------------------------------
[03/09 19:03:13    186s] Bottom Preferred Layer:
[03/09 19:03:13    186s]     None
[03/09 19:03:13    186s] Via Pillar Rule:
[03/09 19:03:13    186s]     None
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/09 19:03:13    186s] End: Core Area Reclaim Optimization (cpu = 0:00:09.8) (real = 0:00:04.0) **
[03/09 19:03:13    186s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.3
[03/09 19:03:13    186s] *** AreaOpt #1 [finish] : cpu/real = 0:00:09.8/0:00:04.2 (2.3), totSession cpu/real = 0:03:06.1/0:01:08.2 (2.7), mem = 3051.6M
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] =============================================================================================
[03/09 19:03:13    186s]  Step TAT Report for AreaOpt #1                                                 21.13-s100_1
[03/09 19:03:13    186s] =============================================================================================
[03/09 19:03:13    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:13    186s] ---------------------------------------------------------------------------------------------
[03/09 19:03:13    186s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:13    186s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  13.4 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:13    186s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:13    186s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/09 19:03:13    186s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:13    186s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.1 % )     0:00:02.8 /  0:00:08.4    3.0
[03/09 19:03:13    186s] [ OptGetWeight           ]    235   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:13    186s] [ OptEval                ]    235   0:00:00.3  (   7.1 % )     0:00:00.3 /  0:00:01.4    4.6
[03/09 19:03:13    186s] [ OptCommit              ]    235   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.5
[03/09 19:03:13    186s] [ PostCommitDelayUpdate  ]    235   0:00:00.2  (   5.3 % )     0:00:01.4 /  0:00:03.1    2.2
[03/09 19:03:13    186s] [ IncrDelayCalc          ]    225   0:00:01.2  (  27.7 % )     0:00:01.2 /  0:00:02.9    2.5
[03/09 19:03:13    186s] [ IncrTimingUpdate       ]     41   0:00:01.0  (  23.9 % )     0:00:01.0 /  0:00:03.8    3.8
[03/09 19:03:13    186s] [ MISC                   ]          0:00:00.7  (  16.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/09 19:03:13    186s] ---------------------------------------------------------------------------------------------
[03/09 19:03:13    186s]  AreaOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:09.8    2.3
[03/09 19:03:13    186s] ---------------------------------------------------------------------------------------------
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] Executing incremental physical updates
[03/09 19:03:13    186s] Executing incremental physical updates
[03/09 19:03:13    186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2842.1M, EPOCH TIME: 1741518193.372075
[03/09 19:03:13    186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.034, MEM:2484.9M, EPOCH TIME: 1741518193.406403
[03/09 19:03:13    186s] TotalInstCnt at PhyDesignMc Destruction: 9,004
[03/09 19:03:13    186s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:04, mem=2484.86M, totSessionCpu=0:03:06).
[03/09 19:03:13    186s] Deleting Lib Analyzer.
[03/09 19:03:13    186s] Begin: GigaOpt high fanout net optimization
[03/09 19:03:13    186s] GigaOpt HFN: use maxLocalDensity 1.2
[03/09 19:03:13    186s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/09 19:03:13    186s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:03:06.4/0:01:08.4 (2.7), mem = 2477.6M
[03/09 19:03:13    186s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:13    186s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.4
[03/09 19:03:13    186s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:13    186s] ### Creating PhyDesignMc. totSessionCpu=0:03:06 mem=2477.6M
[03/09 19:03:13    186s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 19:03:13    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.6M, EPOCH TIME: 1741518193.563654
[03/09 19:03:13    186s] z: 1, totalTracks: 0
[03/09 19:03:13    186s] z: 3, totalTracks: 1
[03/09 19:03:13    186s] z: 5, totalTracks: 1
[03/09 19:03:13    186s] z: 7, totalTracks: 1
[03/09 19:03:13    186s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:13    186s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:13    186s] OPERPROF:   Starting CceInit at level 2, MEM:2477.6M, EPOCH TIME: 1741518193.564784
[03/09 19:03:13    186s] Initializing Route Infrastructure for color support ...
[03/09 19:03:13    186s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2477.6M, EPOCH TIME: 1741518193.564833
[03/09 19:03:13    186s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2477.6M, EPOCH TIME: 1741518193.565627
[03/09 19:03:13    186s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:13    186s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2477.6M, EPOCH TIME: 1741518193.565673
[03/09 19:03:13    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.6M, EPOCH TIME: 1741518193.573148
[03/09 19:03:13    186s] z: 1, totalTracks: 0
[03/09 19:03:13    186s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:13    186s] z: 3, totalTracks: 1
[03/09 19:03:13    186s] z: 5, totalTracks: 1
[03/09 19:03:13    186s] z: 7, totalTracks: 1
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:13    186s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:13    186s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:13    186s] z: 9, totalTracks: 1
[03/09 19:03:13    186s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:13    186s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:13    186s] OPERPROF:     Starting CMU at level 3, MEM:2573.6M, EPOCH TIME: 1741518193.596828
[03/09 19:03:13    186s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2605.6M, EPOCH TIME: 1741518193.598400
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:13    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2477.6M, EPOCH TIME: 1741518193.599984
[03/09 19:03:13    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.6M, EPOCH TIME: 1741518193.600035
[03/09 19:03:13    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2477.6M, EPOCH TIME: 1741518193.601657
[03/09 19:03:13    186s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2477.6MB).
[03/09 19:03:13    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2477.6M, EPOCH TIME: 1741518193.603044
[03/09 19:03:13    186s] TotalInstCnt at PhyDesignMc Initialization: 9,004
[03/09 19:03:13    186s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:07 mem=2477.6M
[03/09 19:03:13    186s] ### Creating RouteCongInterface, started
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] Creating Lib Analyzer ...
[03/09 19:03:13    186s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:13    186s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:13    186s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:13    186s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:13    186s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:13    186s] 
[03/09 19:03:13    186s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:14    187s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:07 mem=2477.6M
[03/09 19:03:14    187s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:07 mem=2477.6M
[03/09 19:03:14    187s] Creating Lib Analyzer, finished. 
[03/09 19:03:14    187s] 
[03/09 19:03:14    187s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 19:03:14    187s] 
[03/09 19:03:14    187s] #optDebug: {0, 1.000}
[03/09 19:03:14    187s] ### Creating RouteCongInterface, finished
[03/09 19:03:14    187s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:14    188s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:14    188s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:14    188s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/09 19:03:14    188s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:14    188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:14    188s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:14    188s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/09 19:03:14    188s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:14    188s] |   79.69%|        -|  -2.188|-1573.716|   0:00:00.0| 2857.3M|
[03/09 19:03:14    188s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:14    188s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:14    188s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/09 19:03:15    190s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:15    190s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:15    190s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:15    190s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:15    190s] |   80.17%|       70|  -2.196|-1364.089|   0:00:01.0| 3106.1M|
[03/09 19:03:15    190s] +---------+---------+--------+---------+------------+--------+
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3106.1M) ***
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] ###############################################################################
[03/09 19:03:15    190s] #
[03/09 19:03:15    190s] #  Large fanout net report:  
[03/09 19:03:15    190s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[03/09 19:03:15    190s] #     - current density: 80.17
[03/09 19:03:15    190s] #
[03/09 19:03:15    190s] #  List of high fanout nets:
[03/09 19:03:15    190s] #        Net(1):  core_n_62183: (fanouts = 126)
[03/09 19:03:15    190s] #
[03/09 19:03:15    190s] ###############################################################################
[03/09 19:03:15    190s] Bottom Preferred Layer:
[03/09 19:03:15    190s]     None
[03/09 19:03:15    190s] Via Pillar Rule:
[03/09 19:03:15    190s]     None
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] =======================================================================
[03/09 19:03:15    190s]                 Reasons for remaining drv violations
[03/09 19:03:15    190s] =======================================================================
[03/09 19:03:15    190s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] Total-nets :: 9121, Stn-nets :: 108, ratio :: 1.18408 %, Total-len 161341, Stn-len 12080.3
[03/09 19:03:15    190s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2896.7M, EPOCH TIME: 1741518195.475222
[03/09 19:03:15    190s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.037, MEM:2503.4M, EPOCH TIME: 1741518195.512706
[03/09 19:03:15    190s] TotalInstCnt at PhyDesignMc Destruction: 9,074
[03/09 19:03:15    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.4
[03/09 19:03:15    190s] *** DrvOpt #1 [finish] : cpu/real = 0:00:03.9/0:00:02.0 (2.0), totSession cpu/real = 0:03:10.2/0:01:10.3 (2.7), mem = 2503.4M
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] =============================================================================================
[03/09 19:03:15    190s]  Step TAT Report for DrvOpt #1                                                  21.13-s100_1
[03/09 19:03:15    190s] =============================================================================================
[03/09 19:03:15    190s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:15    190s] ---------------------------------------------------------------------------------------------
[03/09 19:03:15    190s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/09 19:03:15    190s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  28.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/09 19:03:15    190s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:15    190s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.2    1.7
[03/09 19:03:15    190s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/09 19:03:15    190s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:15    190s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:02.0    3.2
[03/09 19:03:15    190s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:15    190s] [ OptEval                ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.2    2.0
[03/09 19:03:15    190s] [ OptCommit              ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/09 19:03:15    190s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   4.1 % )     0:00:00.3 /  0:00:01.3    4.2
[03/09 19:03:15    190s] [ IncrDelayCalc          ]      7   0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:01.2    5.4
[03/09 19:03:15    190s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[03/09 19:03:15    190s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.4    3.3
[03/09 19:03:15    190s] [ MISC                   ]          0:00:00.6  (  29.3 % )     0:00:00.6 /  0:00:01.0    1.8
[03/09 19:03:15    190s] ---------------------------------------------------------------------------------------------
[03/09 19:03:15    190s]  DrvOpt #1 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:03.9    2.0
[03/09 19:03:15    190s] ---------------------------------------------------------------------------------------------
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] GigaOpt HFN: restore maxLocalDensity to 0.92
[03/09 19:03:15    190s] End: GigaOpt high fanout net optimization
[03/09 19:03:15    190s] Begin: GigaOpt DRV Optimization
[03/09 19:03:15    190s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/09 19:03:15    190s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:03:10.3/0:01:10.3 (2.7), mem = 2503.4M
[03/09 19:03:15    190s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:15    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.5
[03/09 19:03:15    190s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:15    190s] ### Creating PhyDesignMc. totSessionCpu=0:03:10 mem=2503.4M
[03/09 19:03:15    190s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 19:03:15    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2503.4M, EPOCH TIME: 1741518195.543105
[03/09 19:03:15    190s] z: 1, totalTracks: 0
[03/09 19:03:15    190s] z: 3, totalTracks: 1
[03/09 19:03:15    190s] z: 5, totalTracks: 1
[03/09 19:03:15    190s] z: 7, totalTracks: 1
[03/09 19:03:15    190s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:15    190s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:15    190s] OPERPROF:   Starting CceInit at level 2, MEM:2503.4M, EPOCH TIME: 1741518195.544174
[03/09 19:03:15    190s] Initializing Route Infrastructure for color support ...
[03/09 19:03:15    190s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2503.4M, EPOCH TIME: 1741518195.544225
[03/09 19:03:15    190s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2503.4M, EPOCH TIME: 1741518195.544801
[03/09 19:03:15    190s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:15    190s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2503.4M, EPOCH TIME: 1741518195.544847
[03/09 19:03:15    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2503.4M, EPOCH TIME: 1741518195.552056
[03/09 19:03:15    190s] z: 1, totalTracks: 0
[03/09 19:03:15    190s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:15    190s] z: 3, totalTracks: 1
[03/09 19:03:15    190s] z: 5, totalTracks: 1
[03/09 19:03:15    190s] z: 7, totalTracks: 1
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 32.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 320.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:15    190s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:15    190s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:15    190s] z: 9, totalTracks: 1
[03/09 19:03:15    190s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:15    190s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:15    190s] OPERPROF:     Starting CMU at level 3, MEM:2592.2M, EPOCH TIME: 1741518195.579952
[03/09 19:03:15    190s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2592.2M, EPOCH TIME: 1741518195.581014
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:15    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2496.1M, EPOCH TIME: 1741518195.582553
[03/09 19:03:15    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2496.1M, EPOCH TIME: 1741518195.582624
[03/09 19:03:15    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2496.1M, EPOCH TIME: 1741518195.584316
[03/09 19:03:15    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2496.1MB).
[03/09 19:03:15    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.043, MEM:2496.1M, EPOCH TIME: 1741518195.585695
[03/09 19:03:15    190s] TotalInstCnt at PhyDesignMc Initialization: 9,074
[03/09 19:03:15    190s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:10 mem=2496.1M
[03/09 19:03:15    190s] ### Creating RouteCongInterface, started
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 19:03:15    190s] 
[03/09 19:03:15    190s] #optDebug: {0, 1.000}
[03/09 19:03:15    190s] ### Creating RouteCongInterface, finished
[03/09 19:03:15    190s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:16    191s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:16    191s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:16    191s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:16    191s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 19:03:16    191s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:16    191s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 19:03:16    191s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:16    191s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:16    191s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:16    191s] Info: violation cost 18014.246094 (cap = 24.990816, tran = 17979.255859, len = 0.000000, fanout load = 0.000000, fanout count = 10.000000, glitch 0.000000)
[03/09 19:03:16    191s] |   646|  3389|    -3.53|     6|     6|    -0.18|     0|     0|     0|     0|    -2.20| -1364.09|       0|       0|       0| 80.17%|          |         |
[03/09 19:03:16    193s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:17    194s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:17    194s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:17    194s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:17    194s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.15|     0.00|      30|       0|      13| 80.27%| 0:00:01.0|  3242.4M|
[03/09 19:03:17    194s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:17    194s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:17    194s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:17    194s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.15|     0.00|       0|       0|       0| 80.27%| 0:00:00.0|  3242.4M|
[03/09 19:03:17    194s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:17    194s] Bottom Preferred Layer:
[03/09 19:03:17    194s]     None
[03/09 19:03:17    194s] Via Pillar Rule:
[03/09 19:03:17    194s]     None
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:01.0 mem=3242.4M) ***
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] Total-nets :: 9151, Stn-nets :: 110, ratio :: 1.20205 %, Total-len 161345, Stn-len 12081.6
[03/09 19:03:17    194s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3033.0M, EPOCH TIME: 1741518197.275559
[03/09 19:03:17    194s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.043, MEM:2539.7M, EPOCH TIME: 1741518197.318722
[03/09 19:03:17    194s] TotalInstCnt at PhyDesignMc Destruction: 9,104
[03/09 19:03:17    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.5
[03/09 19:03:17    194s] *** DrvOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:01.8 (2.4), totSession cpu/real = 0:03:14.6/0:01:12.1 (2.7), mem = 2539.7M
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] =============================================================================================
[03/09 19:03:17    194s]  Step TAT Report for DrvOpt #2                                                  21.13-s100_1
[03/09 19:03:17    194s] =============================================================================================
[03/09 19:03:17    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:17    194s] ---------------------------------------------------------------------------------------------
[03/09 19:03:17    194s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:17    194s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:17    194s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.6
[03/09 19:03:17    194s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/09 19:03:17    194s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:17    194s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:02.7    3.3
[03/09 19:03:17    194s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:17    194s] [ OptEval                ]      4   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.5    3.8
[03/09 19:03:17    194s] [ OptCommit              ]      4   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.1
[03/09 19:03:17    194s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   4.7 % )     0:00:00.5 /  0:00:01.5    3.1
[03/09 19:03:17    194s] [ IncrDelayCalc          ]     24   0:00:00.4  (  22.7 % )     0:00:00.4 /  0:00:01.4    3.5
[03/09 19:03:17    194s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.2    6.3
[03/09 19:03:17    194s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    3.3
[03/09 19:03:17    194s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.7    3.9
[03/09 19:03:17    194s] [ MISC                   ]          0:00:00.7  (  39.2 % )     0:00:00.7 /  0:00:01.1    1.6
[03/09 19:03:17    194s] ---------------------------------------------------------------------------------------------
[03/09 19:03:17    194s]  DrvOpt #2 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:04.3    2.4
[03/09 19:03:17    194s] ---------------------------------------------------------------------------------------------
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] End: GigaOpt DRV Optimization
[03/09 19:03:17    194s] **optDesign ... cpu = 0:00:30, real = 0:00:16, mem = 1741.9M, totSessionCpu=0:03:15 **
[03/09 19:03:17    194s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:17    194s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] Active setup views:
[03/09 19:03:17    194s]  view_tc
[03/09 19:03:17    194s]   Dominating endpoints: 0
[03/09 19:03:17    194s]   Dominating TNS: -0.000
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] Deleting Lib Analyzer.
[03/09 19:03:17    194s] Begin: GigaOpt Global Optimization
[03/09 19:03:17    194s] *info: use new DP (enabled)
[03/09 19:03:17    194s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[03/09 19:03:17    194s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/09 19:03:17    194s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:17    194s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:14.8/0:01:12.3 (2.7), mem = 2702.7M
[03/09 19:03:17    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.6
[03/09 19:03:17    194s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:17    194s] ### Creating PhyDesignMc. totSessionCpu=0:03:15 mem=2702.7M
[03/09 19:03:17    194s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 19:03:17    194s] OPERPROF: Starting DPlace-Init at level 1, MEM:2702.7M, EPOCH TIME: 1741518197.487861
[03/09 19:03:17    194s] z: 1, totalTracks: 0
[03/09 19:03:17    194s] z: 3, totalTracks: 1
[03/09 19:03:17    194s] z: 5, totalTracks: 1
[03/09 19:03:17    194s] z: 7, totalTracks: 1
[03/09 19:03:17    194s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:17    194s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:17    194s] OPERPROF:   Starting CceInit at level 2, MEM:2702.7M, EPOCH TIME: 1741518197.488984
[03/09 19:03:17    194s] Initializing Route Infrastructure for color support ...
[03/09 19:03:17    194s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2702.7M, EPOCH TIME: 1741518197.489033
[03/09 19:03:17    194s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2702.7M, EPOCH TIME: 1741518197.489817
[03/09 19:03:17    194s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:17    194s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2702.7M, EPOCH TIME: 1741518197.489863
[03/09 19:03:17    194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2702.7M, EPOCH TIME: 1741518197.496874
[03/09 19:03:17    194s] z: 1, totalTracks: 0
[03/09 19:03:17    194s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:17    194s] z: 3, totalTracks: 1
[03/09 19:03:17    194s] z: 5, totalTracks: 1
[03/09 19:03:17    194s] z: 7, totalTracks: 1
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:17    194s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:17    194s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:17    194s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:17    194s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:17    194s] z: 9, totalTracks: 1
[03/09 19:03:17    194s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:17    194s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:17    194s] OPERPROF:     Starting CMU at level 3, MEM:2800.2M, EPOCH TIME: 1741518197.521056
[03/09 19:03:17    194s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2832.2M, EPOCH TIME: 1741518197.522591
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:17    194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2704.1M, EPOCH TIME: 1741518197.524165
[03/09 19:03:17    194s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2704.1M, EPOCH TIME: 1741518197.524216
[03/09 19:03:17    194s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2704.1M, EPOCH TIME: 1741518197.525758
[03/09 19:03:17    194s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2704.1MB).
[03/09 19:03:17    194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.039, MEM:2704.1M, EPOCH TIME: 1741518197.527145
[03/09 19:03:17    194s] TotalInstCnt at PhyDesignMc Initialization: 9,104
[03/09 19:03:17    194s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:15 mem=2704.2M
[03/09 19:03:17    194s] ### Creating RouteCongInterface, started
[03/09 19:03:17    194s] 
[03/09 19:03:17    194s] Creating Lib Analyzer ...
[03/09 19:03:17    194s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:17    195s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:17    195s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:17    195s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:17    195s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:17    195s] 
[03/09 19:03:17    195s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:18    195s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:15 mem=2704.2M
[03/09 19:03:18    195s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:16 mem=2704.2M
[03/09 19:03:18    195s] Creating Lib Analyzer, finished. 
[03/09 19:03:18    195s] 
[03/09 19:03:18    195s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:18    195s] 
[03/09 19:03:18    195s] #optDebug: {0, 1.000}
[03/09 19:03:18    195s] ### Creating RouteCongInterface, finished
[03/09 19:03:18    195s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:18    196s] *info: 1 clock net excluded
[03/09 19:03:18    196s] *info: 37 no-driver nets excluded.
[03/09 19:03:19    196s] Info: Begin MT loop @oiCellDelayCachingJob with 8 threads.
[03/09 19:03:19    197s] Info: End MT loop @oiCellDelayCachingJob.
[03/09 19:03:19    197s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:19    197s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:19    197s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/09 19:03:19    197s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 19:03:19    197s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point                |
[03/09 19:03:19    197s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 19:03:19    197s] |   0.000|   0.000|   80.27%|   0:00:00.0| 2950.3M|   view_tc|       NA| NA                                     |
[03/09 19:03:19    197s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------+
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2950.3M) ***
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2950.3M) ***
[03/09 19:03:19    197s] Bottom Preferred Layer:
[03/09 19:03:19    197s]     None
[03/09 19:03:19    197s] Via Pillar Rule:
[03/09 19:03:19    197s]     None
[03/09 19:03:19    197s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/09 19:03:19    197s] Total-nets :: 9151, Stn-nets :: 110, ratio :: 1.20205 %, Total-len 161345, Stn-len 12081.6
[03/09 19:03:19    197s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2740.8M, EPOCH TIME: 1741518199.312028
[03/09 19:03:19    197s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.017, MEM:2561.6M, EPOCH TIME: 1741518199.328552
[03/09 19:03:19    197s] TotalInstCnt at PhyDesignMc Destruction: 9,104
[03/09 19:03:19    197s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.6
[03/09 19:03:19    197s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:02.5/0:00:01.8 (1.3), totSession cpu/real = 0:03:17.2/0:01:14.2 (2.7), mem = 2561.6M
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] =============================================================================================
[03/09 19:03:19    197s]  Step TAT Report for GlobalOpt #1                                               21.13-s100_1
[03/09 19:03:19    197s] =============================================================================================
[03/09 19:03:19    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:19    197s] ---------------------------------------------------------------------------------------------
[03/09 19:03:19    197s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 19:03:19    197s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  29.9 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:19    197s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:19    197s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.6
[03/09 19:03:19    197s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:19    197s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:19    197s] [ TransformInit          ]      1   0:00:00.8  (  44.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/09 19:03:19    197s] [ MISC                   ]          0:00:00.3  (  14.1 % )     0:00:00.3 /  0:00:00.8    3.1
[03/09 19:03:19    197s] ---------------------------------------------------------------------------------------------
[03/09 19:03:19    197s]  GlobalOpt #1 TOTAL                 0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.5    1.3
[03/09 19:03:19    197s] ---------------------------------------------------------------------------------------------
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] Global Opt: restore maxLocalDensity to 0.92
[03/09 19:03:19    197s] End: GigaOpt Global Optimization
[03/09 19:03:19    197s] *** Timing Is met
[03/09 19:03:19    197s] *** Check timing (0:00:00.0)
[03/09 19:03:19    197s] Deleting Lib Analyzer.
[03/09 19:03:19    197s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/09 19:03:19    197s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:19    197s] ### Creating LA Mngr. totSessionCpu=0:03:17 mem=2561.6M
[03/09 19:03:19    197s] ### Creating LA Mngr, finished. totSessionCpu=0:03:17 mem=2561.6M
[03/09 19:03:19    197s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/09 19:03:19    197s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:19    197s] ### Creating PhyDesignMc. totSessionCpu=0:03:17 mem=2926.0M
[03/09 19:03:19    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:2926.0M, EPOCH TIME: 1741518199.378587
[03/09 19:03:19    197s] z: 1, totalTracks: 0
[03/09 19:03:19    197s] z: 3, totalTracks: 1
[03/09 19:03:19    197s] z: 5, totalTracks: 1
[03/09 19:03:19    197s] z: 7, totalTracks: 1
[03/09 19:03:19    197s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:19    197s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:19    197s] OPERPROF:   Starting CceInit at level 2, MEM:2926.0M, EPOCH TIME: 1741518199.379667
[03/09 19:03:19    197s] Initializing Route Infrastructure for color support ...
[03/09 19:03:19    197s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2926.0M, EPOCH TIME: 1741518199.379724
[03/09 19:03:19    197s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2926.0M, EPOCH TIME: 1741518199.380439
[03/09 19:03:19    197s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:19    197s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2926.0M, EPOCH TIME: 1741518199.380486
[03/09 19:03:19    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2926.0M, EPOCH TIME: 1741518199.388535
[03/09 19:03:19    197s] z: 1, totalTracks: 0
[03/09 19:03:19    197s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:19    197s] z: 3, totalTracks: 1
[03/09 19:03:19    197s] z: 5, totalTracks: 1
[03/09 19:03:19    197s] z: 7, totalTracks: 1
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NAND2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell INVx6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell INVx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell BUFx4f_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell BUFx4f_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 312.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x6_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x6_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:19    197s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:19    197s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:19    197s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:19    197s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:19    197s] z: 9, totalTracks: 1
[03/09 19:03:19    197s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:19    197s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:19    197s] OPERPROF:     Starting CMU at level 3, MEM:3030.0M, EPOCH TIME: 1741518199.412290
[03/09 19:03:19    197s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3030.0M, EPOCH TIME: 1741518199.413189
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:19    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2934.0M, EPOCH TIME: 1741518199.414543
[03/09 19:03:19    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2934.0M, EPOCH TIME: 1741518199.414594
[03/09 19:03:19    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2934.0M, EPOCH TIME: 1741518199.416014
[03/09 19:03:19    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2934.0MB).
[03/09 19:03:19    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.039, MEM:2934.0M, EPOCH TIME: 1741518199.417393
[03/09 19:03:19    197s] TotalInstCnt at PhyDesignMc Initialization: 9,104
[03/09 19:03:19    197s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:17 mem=2934.0M
[03/09 19:03:19    197s] Begin: Area Reclaim Optimization
[03/09 19:03:19    197s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:03:17.4/0:01:14.3 (2.7), mem = 2934.0M
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] Creating Lib Analyzer ...
[03/09 19:03:19    197s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:19    197s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:19    197s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:19    197s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:19    197s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:19    197s] 
[03/09 19:03:19    197s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:19    197s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:18 mem=2936.0M
[03/09 19:03:20    198s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:18 mem=2936.0M
[03/09 19:03:20    198s] Creating Lib Analyzer, finished. 
[03/09 19:03:20    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.7
[03/09 19:03:20    198s] ### Creating RouteCongInterface, started
[03/09 19:03:20    198s] 
[03/09 19:03:20    198s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:20    198s] 
[03/09 19:03:20    198s] #optDebug: {0, 1.000}
[03/09 19:03:20    198s] ### Creating RouteCongInterface, finished
[03/09 19:03:20    198s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:20    198s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:20    198s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:20    198s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.27
[03/09 19:03:20    198s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:20    198s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 19:03:20    198s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:20    198s] |   80.27%|        -|   0.000|   0.000|   0:00:00.0| 2936.0M|
[03/09 19:03:20    199s] |   80.27%|        0|   0.000|   0.000|   0:00:00.0| 2939.5M|
[03/09 19:03:20    199s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:20    199s] |   80.27%|        0|   0.000|   0.000|   0:00:00.0| 2939.5M|
[03/09 19:03:20    199s] |   80.27%|        0|   0.000|   0.000|   0:00:00.0| 2939.5M|
[03/09 19:03:21    200s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:21    203s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:22    203s] |   80.03%|       99|   0.000|   0.000|   0:00:02.0| 3136.3M|
[03/09 19:03:22    204s] |   80.03%|        9|   0.000|   0.000|   0:00:00.0| 3136.3M|
[03/09 19:03:22    204s] |   80.03%|        0|   0.000|   0.000|   0:00:00.0| 3136.3M|
[03/09 19:03:22    204s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:22    204s] |   80.03%|        0|   0.000|   0.000|   0:00:00.0| 3136.3M|
[03/09 19:03:22    204s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:22    204s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.03
[03/09 19:03:22    204s] 
[03/09 19:03:22    204s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 108 **
[03/09 19:03:22    204s] --------------------------------------------------------------
[03/09 19:03:22    204s] |                                   | Total     | Sequential |
[03/09 19:03:22    204s] --------------------------------------------------------------
[03/09 19:03:22    204s] | Num insts resized                 |      99  |       0    |
[03/09 19:03:22    204s] | Num insts undone                  |       0  |       0    |
[03/09 19:03:22    204s] | Num insts Downsized               |      99  |       0    |
[03/09 19:03:22    204s] | Num insts Samesized               |       0  |       0    |
[03/09 19:03:22    204s] | Num insts Upsized                 |       0  |       0    |
[03/09 19:03:22    204s] | Num multiple commits+uncommits    |       9  |       -    |
[03/09 19:03:22    204s] --------------------------------------------------------------
[03/09 19:03:22    204s] Bottom Preferred Layer:
[03/09 19:03:22    204s]     None
[03/09 19:03:22    204s] Via Pillar Rule:
[03/09 19:03:22    204s]     None
[03/09 19:03:22    204s] 
[03/09 19:03:22    204s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/09 19:03:22    204s] End: Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:03.0) **
[03/09 19:03:22    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.7
[03/09 19:03:22    204s] *** AreaOpt #2 [finish] : cpu/real = 0:00:07.4/0:00:03.0 (2.5), totSession cpu/real = 0:03:24.8/0:01:17.3 (2.7), mem = 3136.3M
[03/09 19:03:22    204s] 
[03/09 19:03:22    204s] =============================================================================================
[03/09 19:03:22    204s]  Step TAT Report for AreaOpt #2                                                 21.13-s100_1
[03/09 19:03:22    204s] =============================================================================================
[03/09 19:03:22    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:22    204s] ---------------------------------------------------------------------------------------------
[03/09 19:03:22    204s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:22    204s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  18.2 % )     0:00:00.5 /  0:00:00.6    1.0
[03/09 19:03:22    204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:22    204s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/09 19:03:22    204s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:22    204s] [ OptSingleIteration     ]      7   0:00:00.1  (   2.7 % )     0:00:01.6 /  0:00:05.9    3.7
[03/09 19:03:22    204s] [ OptGetWeight           ]    235   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:22    204s] [ OptEval                ]    235   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:01.2    6.7
[03/09 19:03:22    204s] [ OptCommit              ]    235   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:22    204s] [ PostCommitDelayUpdate  ]    235   0:00:00.2  (   6.2 % )     0:00:00.8 /  0:00:02.9    3.5
[03/09 19:03:22    204s] [ IncrDelayCalc          ]     68   0:00:00.7  (  22.0 % )     0:00:00.7 /  0:00:02.7    4.2
[03/09 19:03:22    204s] [ IncrTimingUpdate       ]     15   0:00:00.5  (  15.8 % )     0:00:00.5 /  0:00:01.8    3.8
[03/09 19:03:22    204s] [ MISC                   ]          0:00:00.7  (  25.0 % )     0:00:00.7 /  0:00:00.8    1.0
[03/09 19:03:22    204s] ---------------------------------------------------------------------------------------------
[03/09 19:03:22    204s]  AreaOpt #2 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:07.4    2.5
[03/09 19:03:22    204s] ---------------------------------------------------------------------------------------------
[03/09 19:03:22    204s] 
[03/09 19:03:22    204s] Executing incremental physical updates
[03/09 19:03:22    204s] Executing incremental physical updates
[03/09 19:03:22    204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2926.8M, EPOCH TIME: 1741518202.457767
[03/09 19:03:22    204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.024, MEM:2574.6M, EPOCH TIME: 1741518202.482208
[03/09 19:03:22    204s] TotalInstCnt at PhyDesignMc Destruction: 9,104
[03/09 19:03:22    204s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:03, mem=2574.57M, totSessionCpu=0:03:25).
[03/09 19:03:22    205s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2574.6M, EPOCH TIME: 1741518202.631947
[03/09 19:03:22    205s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:22    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:2567.3M, EPOCH TIME: 1741518202.660397
[03/09 19:03:22    205s] **INFO: Flow update: Design is easy to close.
[03/09 19:03:22    205s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:03:25.1/0:01:17.5 (2.6), mem = 2567.3M
[03/09 19:03:22    205s] 
[03/09 19:03:22    205s] *** Start incrementalPlace ***
[03/09 19:03:22    205s] User Input Parameters:
[03/09 19:03:22    205s] - Congestion Driven    : On
[03/09 19:03:22    205s] - Timing Driven        : On
[03/09 19:03:22    205s] - Area-Violation Based : On
[03/09 19:03:22    205s] - Start Rollback Level : -5
[03/09 19:03:22    205s] - Legalized            : On
[03/09 19:03:22    205s] - Window Based         : Off
[03/09 19:03:22    205s] - eDen incr mode       : Off
[03/09 19:03:22    205s] - Small incr mode      : Off
[03/09 19:03:22    205s] 
[03/09 19:03:22    205s] no activity file in design. spp won't run.
[03/09 19:03:22    205s] Effort level <high> specified for reg2reg path_group
[03/09 19:03:22    205s] No Views given, use default active views for adaptive view pruning
[03/09 19:03:22    205s] SKP will enable view:
[03/09 19:03:22    205s]   view_tc
[03/09 19:03:22    205s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2567.3M, EPOCH TIME: 1741518202.921782
[03/09 19:03:22    205s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:03:22    205s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:2567.3M, EPOCH TIME: 1741518202.928215
[03/09 19:03:22    205s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2567.3M, EPOCH TIME: 1741518202.928282
[03/09 19:03:22    205s] Starting Early Global Route congestion estimation: mem = 2567.3M
[03/09 19:03:22    205s] (I)      ==================== Layers =====================
[03/09 19:03:22    205s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:22    205s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:22    205s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:22    205s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:22    205s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:22    205s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:22    205s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:22    205s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:22    205s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:22    205s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:22    205s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:22    205s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:22    205s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:22    205s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:22    205s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:22    205s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:22    205s] (I)      Started Import and model ( Curr Mem: 2567.30 MB )
[03/09 19:03:22    205s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:22    205s] (I)      == Non-default Options ==
[03/09 19:03:22    205s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:22    205s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:22    205s] (I)      Better NDR handling                                : true
[03/09 19:03:22    205s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:22    205s] (I)      Handle via spacing rule                            : true
[03/09 19:03:22    205s] (I)      Local connection modeling                          : true
[03/09 19:03:22    205s] (I)      Local connection modeling                          : true
[03/09 19:03:22    205s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:22    205s] (I)      Maximum routing layer                              : 7
[03/09 19:03:22    205s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:22    205s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:22    205s] (I)      Move term to middle                                : true
[03/09 19:03:22    205s] (I)      Consider pin shapes                                : true
[03/09 19:03:22    205s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:22    205s] (I)      Fix pin connection bug                             : true
[03/09 19:03:22    205s] (I)      Improved local wiring                              : true
[03/09 19:03:22    205s] (I)      Model MAR                                          : true
[03/09 19:03:22    205s] (I)      Number of threads                                  : 8
[03/09 19:03:22    205s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:22    205s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:22    205s] (I)      Routing effort level                               : 500
[03/09 19:03:22    205s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:22    205s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:22    205s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:03:22    205s] (I)      Method to set GCell size                           : row
[03/09 19:03:22    205s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:22    205s] (I)      Use row-based GCell size
[03/09 19:03:22    205s] (I)      Use row-based GCell align
[03/09 19:03:22    205s] (I)      layer 0 area = 170496
[03/09 19:03:22    205s] (I)      layer 1 area = 170496
[03/09 19:03:22    205s] (I)      layer 2 area = 170496
[03/09 19:03:22    205s] (I)      layer 3 area = 512000
[03/09 19:03:22    205s] (I)      layer 4 area = 512000
[03/09 19:03:22    205s] (I)      layer 5 area = 560000
[03/09 19:03:22    205s] (I)      layer 6 area = 560000
[03/09 19:03:22    205s] (I)      GCell unit size   : 4320
[03/09 19:03:22    205s] (I)      GCell multiplier  : 2
[03/09 19:03:22    205s] (I)      GCell row height  : 4320
[03/09 19:03:22    205s] (I)      Actual row height : 4320
[03/09 19:03:22    205s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:22    205s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:22    205s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:22    205s] [NR-eGR] M1 has no routable track
[03/09 19:03:22    205s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:22    205s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:22    205s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:22    205s] (I)      ============== Default via ===============
[03/09 19:03:22    205s] (I)      +---+------------------+-----------------+
[03/09 19:03:22    205s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:22    205s] (I)      +---+------------------+-----------------+
[03/09 19:03:22    205s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:22    205s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:22    205s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:22    205s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:22    205s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:22    205s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:22    205s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:22    205s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:22    205s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:22    205s] (I)      +---+------------------+-----------------+
[03/09 19:03:22    205s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:22    205s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:22    205s] [NR-eGR] Read 0 other shapes
[03/09 19:03:22    205s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:22    205s] [NR-eGR] #Instance Blockages : 14636
[03/09 19:03:22    205s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:22    205s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:22    205s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:22    205s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:22    205s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:22    205s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:22    205s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:22    205s] [NR-eGR] Read 9151 nets ( ignored 0 )
[03/09 19:03:22    205s] [NR-eGR] #standard cell terms   : 36824
[03/09 19:03:22    205s] [NR-eGR] #moved terms           : 19832
[03/09 19:03:22    205s] [NR-eGR] #off-track terms       : 10263
[03/09 19:03:22    205s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:22    205s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:22    205s] (I)      minStepLength[0]=240
[03/09 19:03:22    205s] (I)      minStepLength[1]=144
[03/09 19:03:22    205s] (I)      minStepLength[2]=48
[03/09 19:03:22    205s] (I)      minStepLength[3]=597
[03/09 19:03:22    205s] (I)      minStepLength[4]=469
[03/09 19:03:22    205s] (I)      minStepLength[5]=229
[03/09 19:03:22    205s] (I)      minStepLength[6]=581
[03/09 19:03:22    205s] (I)      minStepLength2[2]=496
[03/09 19:03:22    205s] (I)      minStepLength2[3]=688
[03/09 19:03:22    205s] (I)      minStepLength2[4]=800
[03/09 19:03:22    205s] (I)      minStepLength2[5]=800
[03/09 19:03:22    205s] (I)      Read Num Blocks=20020  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:22    205s] (I)      Layer 1 (H) : #blockages 16976 : #preroutes 0
[03/09 19:03:22    205s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:22    205s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:22    205s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:22    205s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:22    205s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:22    205s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:22    205s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:22    205s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:22    205s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:23    205s] (I)      Moved 0 terms for better access 
[03/09 19:03:23    205s] (I)      Number of ignored nets                =      0
[03/09 19:03:23    205s] (I)      Number of connected nets              =      0
[03/09 19:03:23    205s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:23    205s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:23    205s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:23    205s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:23    205s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:23    205s] (I)      Ndr track 0 does not exist
[03/09 19:03:23    205s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:23    205s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:23    205s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:23    205s] (I)      Site width          :   864  (dbu)
[03/09 19:03:23    205s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:23    205s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:23    205s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:23    205s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:23    205s] (I)      Grid                :    84    83     7
[03/09 19:03:23    205s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:23    205s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:23    205s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:23    205s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:23    205s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:23    205s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:23    205s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:23    205s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:23    205s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:23    205s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:23    205s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:23    205s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:23    205s] (I)      --------------------------------------------------------
[03/09 19:03:23    205s] 
[03/09 19:03:23    205s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:23    205s] [NR-eGR] Rule id: 0  Nets: 9151
[03/09 19:03:23    205s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:23    205s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:23    205s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:23    205s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:23    205s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:23    205s] [NR-eGR] ========================================
[03/09 19:03:23    205s] [NR-eGR] 
[03/09 19:03:23    205s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:23    205s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:23    205s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:23    205s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:23    205s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:23    205s] (I)      |     2 |   98112 |    41955 |        42.76% |
[03/09 19:03:23    205s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:23    205s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:23    205s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:23    205s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:23    205s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:23    205s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:23    205s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.08 sec, Curr Mem: 2572.85 MB )
[03/09 19:03:23    205s] (I)      Reset routing kernel
[03/09 19:03:23    205s] (I)      Started Global Routing ( Curr Mem: 2572.85 MB )
[03/09 19:03:23    205s] (I)      numLocalWires=0  numGlobalNetBranches=2722  numLocalNetBranches=0
[03/09 19:03:23    205s] (I)      totalPins=36900  totalGlobalPin=32448 (87.93%)
[03/09 19:03:23    205s] (I)      total 2D Cap : 360574 = (169554 H, 191020 V)
[03/09 19:03:23    205s] [NR-eGR] Layer group 1: route 9151 net(s) in layer range [2, 7]
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1a Route ============
[03/09 19:03:23    205s] (I)      Usage: 69400 = (36014 H, 33386 V) = (21.24% H, 17.48% V) = (7.779e+04um H, 7.211e+04um V)
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1b Route ============
[03/09 19:03:23    205s] (I)      Usage: 69400 = (36014 H, 33386 V) = (21.24% H, 17.48% V) = (7.779e+04um H, 7.211e+04um V)
[03/09 19:03:23    205s] (I)      Overflow of layer group 1: 0.69% H + 0.00% V. EstWL: 1.499040e+05um
[03/09 19:03:23    205s] (I)      Congestion metric : 0.69%H 0.00%V, 0.69%HV
[03/09 19:03:23    205s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1c Route ============
[03/09 19:03:23    205s] (I)      Usage: 69400 = (36014 H, 33386 V) = (21.24% H, 17.48% V) = (7.779e+04um H, 7.211e+04um V)
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1d Route ============
[03/09 19:03:23    205s] (I)      Usage: 69400 = (36014 H, 33386 V) = (21.24% H, 17.48% V) = (7.779e+04um H, 7.211e+04um V)
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1e Route ============
[03/09 19:03:23    205s] (I)      Usage: 69400 = (36014 H, 33386 V) = (21.24% H, 17.48% V) = (7.779e+04um H, 7.211e+04um V)
[03/09 19:03:23    205s] [NR-eGR] Early Global Route overflow of layer group 1: 0.69% H + 0.00% V. EstWL: 1.499040e+05um
[03/09 19:03:23    205s] (I)      
[03/09 19:03:23    205s] (I)      ============  Phase 1l Route ============
[03/09 19:03:23    206s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:23    206s] (I)      Layer  2:      64670     37083      1771           0      103335    ( 0.00%) 
[03/09 19:03:23    206s] (I)      Layer  3:      84561     31893      1037           0      103320    ( 0.00%) 
[03/09 19:03:23    206s] (I)      Layer  4:      58766     21455        69           0       77501    ( 0.00%) 
[03/09 19:03:23    206s] (I)      Layer  5:      57781     11452         2          80       68800    ( 0.12%) 
[03/09 19:03:23    206s] (I)      Layer  6:      46087      7907        11        2717       55409    ( 4.67%) 
[03/09 19:03:23    206s] (I)      Layer  7:      46770      1671         0        2742       55375    ( 4.72%) 
[03/09 19:03:23    206s] (I)      Total:        358635    111461      2890        5538      463740    ( 1.18%) 
[03/09 19:03:23    206s] (I)      
[03/09 19:03:23    206s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:23    206s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/09 19:03:23    206s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:23    206s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-11)    OverCon
[03/09 19:03:23    206s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:23    206s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:23    206s] [NR-eGR]      M2 ( 2)       809(11.74%)        57( 0.83%)         1( 0.01%)   (12.58%) 
[03/09 19:03:23    206s] [NR-eGR]      M3 ( 3)       496( 7.20%)        16( 0.23%)         0( 0.00%)   ( 7.43%) 
[03/09 19:03:23    206s] [NR-eGR]      M4 ( 4)        54( 0.78%)         0( 0.00%)         0( 0.00%)   ( 0.78%) 
[03/09 19:03:23    206s] [NR-eGR]      M5 ( 5)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:03:23    206s] [NR-eGR]      M6 ( 6)         7( 0.11%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/09 19:03:23    206s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:23    206s] [NR-eGR] --------------------------------------------------------------------------------
[03/09 19:03:23    206s] [NR-eGR]        Total      1368( 3.36%)        73( 0.18%)         1( 0.00%)   ( 3.55%) 
[03/09 19:03:23    206s] [NR-eGR] 
[03/09 19:03:23    206s] (I)      Finished Global Routing ( CPU: 0.45 sec, Real: 0.12 sec, Curr Mem: 2572.85 MB )
[03/09 19:03:23    206s] (I)      total 2D Cap : 336545 = (163878 H, 172667 V)
[03/09 19:03:23    206s] [NR-eGR] Overflow after Early Global Route 0.29% H + 0.01% V
[03/09 19:03:23    206s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 2572.9M
[03/09 19:03:23    206s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.202, MEM:2572.9M, EPOCH TIME: 1741518203.130545
[03/09 19:03:23    206s] OPERPROF: Starting HotSpotCal at level 1, MEM:2572.9M, EPOCH TIME: 1741518203.130592
[03/09 19:03:23    206s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:23    206s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:23    206s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:23    206s] [hotspot] | normalized |        184.56 |        517.78 |
[03/09 19:03:23    206s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:23    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 184.56, normalized total congestion hotspot area = 517.78 (area is in unit of 4 std-cell row bins)
[03/09 19:03:23    206s] [hotspot] max/total 184.56/517.78, big hotspot (>10) total 392.89
[03/09 19:03:23    206s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] |  1  |    18.22    22.54   156.46    57.10 |      151.56   |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] |  2  |     9.58    65.74   134.86    87.34 |       90.22   |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] |  3  |   100.30     5.26   134.86    35.50 |       33.22   |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] |  4  |   130.54    87.34   156.46   121.90 |       24.44   |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] [hotspot] |  5  |    13.90    22.54    52.78    35.50 |       19.78   |
[03/09 19:03:23    206s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:23    206s] Top 5 hotspots total area: 319.22
[03/09 19:03:23    206s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2572.8M, EPOCH TIME: 1741518203.137255
[03/09 19:03:23    206s] 
[03/09 19:03:23    206s] === incrementalPlace Internal Loop 1 ===
[03/09 19:03:23    206s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 19:03:23    206s] OPERPROF: Starting IPInitSPData at level 1, MEM:2572.8M, EPOCH TIME: 1741518203.138246
[03/09 19:03:23    206s] z: 1, totalTracks: 0
[03/09 19:03:23    206s] z: 3, totalTracks: 1
[03/09 19:03:23    206s] z: 5, totalTracks: 1
[03/09 19:03:23    206s] z: 7, totalTracks: 1
[03/09 19:03:23    206s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:23    206s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:23    206s] OPERPROF:   Starting CceInit at level 2, MEM:2572.8M, EPOCH TIME: 1741518203.139256
[03/09 19:03:23    206s] Initializing Route Infrastructure for color support ...
[03/09 19:03:23    206s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2572.8M, EPOCH TIME: 1741518203.139305
[03/09 19:03:23    206s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2572.8M, EPOCH TIME: 1741518203.140048
[03/09 19:03:23    206s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:23    206s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2572.8M, EPOCH TIME: 1741518203.140093
[03/09 19:03:23    206s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.8M, EPOCH TIME: 1741518203.148359
[03/09 19:03:23    206s] z: 1, totalTracks: 0
[03/09 19:03:23    206s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:23    206s] z: 3, totalTracks: 1
[03/09 19:03:23    206s] z: 5, totalTracks: 1
[03/09 19:03:23    206s] z: 7, totalTracks: 1
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:23    206s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:23    206s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:23    206s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:23    206s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:23    206s] z: 9, totalTracks: 1
[03/09 19:03:23    206s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:23    206s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:23    206s] 
[03/09 19:03:23    206s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:23    206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2572.8M, EPOCH TIME: 1741518203.172291
[03/09 19:03:23    206s] OPERPROF:   Starting post-place ADS at level 2, MEM:2572.8M, EPOCH TIME: 1741518203.172411
[03/09 19:03:23    206s] ADSU 0.800 -> 0.800. site 117180.000 -> 117180.000. GS 8.640
[03/09 19:03:23    206s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.020, MEM:2572.8M, EPOCH TIME: 1741518203.192354
[03/09 19:03:23    206s] OPERPROF:   Starting spMPad at level 2, MEM:2570.8M, EPOCH TIME: 1741518203.194751
[03/09 19:03:23    206s] OPERPROF:     Starting spContextMPad at level 3, MEM:2570.8M, EPOCH TIME: 1741518203.195196
[03/09 19:03:23    206s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2570.8M, EPOCH TIME: 1741518203.195236
[03/09 19:03:23    206s] MP Top (9104): mp=1.091. U=0.800.
[03/09 19:03:23    206s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2570.8M, EPOCH TIME: 1741518203.196690
[03/09 19:03:23    206s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2570.8M, EPOCH TIME: 1741518203.198996
[03/09 19:03:23    206s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2570.8M, EPOCH TIME: 1741518203.199930
[03/09 19:03:23    206s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2570.8M, EPOCH TIME: 1741518203.200586
[03/09 19:03:23    206s] no activity file in design. spp won't run.
[03/09 19:03:23    206s] [spp] 0
[03/09 19:03:23    206s] [adp] 0:1:1:3
[03/09 19:03:23    206s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.002, MEM:2570.8M, EPOCH TIME: 1741518203.202316
[03/09 19:03:23    206s] SP #FI/SF FL/PI 0/0 9104/0
[03/09 19:03:23    206s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.060, REAL:0.065, MEM:2570.8M, EPOCH TIME: 1741518203.203671
[03/09 19:03:23    206s] PP off. flexM 0
[03/09 19:03:23    206s] OPERPROF: Starting CDPad at level 1, MEM:2570.8M, EPOCH TIME: 1741518203.211724
[03/09 19:03:23    206s] 3DP is on.
[03/09 19:03:23    206s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 19:03:23    206s] CDPadU 1.016 -> 0.934. R=0.800, N=9104, GS=2.160
[03/09 19:03:23    206s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.041, MEM:2571.8M, EPOCH TIME: 1741518203.252235
[03/09 19:03:23    206s] OPERPROF: Starting InitSKP at level 1, MEM:2571.8M, EPOCH TIME: 1741518203.252343
[03/09 19:03:23    206s] no activity file in design. spp won't run.
[03/09 19:03:23    207s] no activity file in design. spp won't run.
[03/09 19:03:24    208s] *** Finished SKP initialization (cpu=0:00:02.4, real=0:00:01.0)***
[03/09 19:03:24    208s] OPERPROF: Finished InitSKP at level 1, CPU:2.390, REAL:0.805, MEM:2883.4M, EPOCH TIME: 1741518204.057055
[03/09 19:03:24    208s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:24    208s] no activity file in design. spp won't run.
[03/09 19:03:24    208s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:24    208s] 
[03/09 19:03:24    208s] AB Est...
[03/09 19:03:24    208s] OPERPROF: Starting npPlace at level 1, MEM:2916.9M, EPOCH TIME: 1741518204.079439
[03/09 19:03:24    208s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.022, MEM:2908.7M, EPOCH TIME: 1741518204.101716
[03/09 19:03:24    208s] Iteration  4: Skipped, with CDP Off
[03/09 19:03:24    208s] 
[03/09 19:03:24    208s] AB Est...
[03/09 19:03:24    208s] no activity file in design. spp won't run.
[03/09 19:03:24    208s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:24    209s] no activity file in design. spp won't run.
[03/09 19:03:24    209s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:24    209s] OPERPROF: Starting npPlace at level 1, MEM:2940.7M, EPOCH TIME: 1741518204.143290
[03/09 19:03:24    209s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.019, MEM:2922.0M, EPOCH TIME: 1741518204.162646
[03/09 19:03:24    209s] Iteration  5: Skipped, with CDP Off
[03/09 19:03:24    209s] 
[03/09 19:03:24    209s] AB Est...
[03/09 19:03:24    209s] no activity file in design. spp won't run.
[03/09 19:03:24    209s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:24    209s] no activity file in design. spp won't run.
[03/09 19:03:24    209s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:24    209s] OPERPROF: Starting npPlace at level 1, MEM:2954.0M, EPOCH TIME: 1741518204.205660
[03/09 19:03:24    209s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.019, MEM:2922.0M, EPOCH TIME: 1741518204.224964
[03/09 19:03:24    209s] Iteration  6: Skipped, with CDP Off
[03/09 19:03:24    209s] no activity file in design. spp won't run.
[03/09 19:03:24    209s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:24    209s] no activity file in design. spp won't run.
[03/09 19:03:24    209s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:24    209s] OPERPROF: Starting npPlace at level 1, MEM:3050.1M, EPOCH TIME: 1741518204.296413
[03/09 19:03:25    212s] Iteration  7: Total net bbox = 1.082e+05 (5.71e+04 5.11e+04)
[03/09 19:03:25    212s]               Est.  stn bbox = 1.470e+05 (8.15e+04 6.55e+04)
[03/09 19:03:25    212s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 3233.9M
[03/09 19:03:25    212s] OPERPROF: Finished npPlace at level 1, CPU:3.370, REAL:0.819, MEM:3137.9M, EPOCH TIME: 1741518205.115210
[03/09 19:03:25    212s] no activity file in design. spp won't run.
[03/09 19:03:25    212s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:25    212s] no activity file in design. spp won't run.
[03/09 19:03:25    212s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:25    212s] OPERPROF: Starting npPlace at level 1, MEM:3105.9M, EPOCH TIME: 1741518205.195998
[03/09 19:03:26    217s] Iteration  8: Total net bbox = 1.095e+05 (5.79e+04 5.16e+04)
[03/09 19:03:26    217s]               Est.  stn bbox = 1.485e+05 (8.24e+04 6.60e+04)
[03/09 19:03:26    217s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 3226.9M
[03/09 19:03:26    217s] OPERPROF: Finished npPlace at level 1, CPU:4.340, REAL:0.811, MEM:3130.9M, EPOCH TIME: 1741518206.007299
[03/09 19:03:26    217s] Legalizing MH Cells... 0 / 0 (level 6)
[03/09 19:03:26    217s] No instances found in the vector
[03/09 19:03:26    217s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3002.9M, DRC: 0)
[03/09 19:03:26    217s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:26    217s] no activity file in design. spp won't run.
[03/09 19:03:26    217s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:26    217s] no activity file in design. spp won't run.
[03/09 19:03:26    217s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:26    217s] OPERPROF: Starting npPlace at level 1, MEM:3098.9M, EPOCH TIME: 1741518206.085251
[03/09 19:03:28    230s] Iteration  9: Total net bbox = 1.113e+05 (5.86e+04 5.26e+04)
[03/09 19:03:28    230s]               Est.  stn bbox = 1.501e+05 (8.31e+04 6.71e+04)
[03/09 19:03:28    230s]               cpu = 0:00:13.1 real = 0:00:02.0 mem = 3226.9M
[03/09 19:03:28    230s] OPERPROF: Finished npPlace at level 1, CPU:13.110, REAL:2.073, MEM:3130.9M, EPOCH TIME: 1741518208.158580
[03/09 19:03:28    230s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:03:28    230s] No instances found in the vector
[03/09 19:03:28    230s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3002.9M, DRC: 0)
[03/09 19:03:28    230s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:28    230s] no activity file in design. spp won't run.
[03/09 19:03:28    230s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:28    230s] no activity file in design. spp won't run.
[03/09 19:03:28    230s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:28    230s] OPERPROF: Starting npPlace at level 1, MEM:3098.9M, EPOCH TIME: 1741518208.241260
[03/09 19:03:28    230s] Starting Early Global Route supply map. mem = 3098.9M
[03/09 19:03:28    230s] [NR-eGR] Running Early Global Route on this N7 design with N7 settings
[03/09 19:03:28    230s] (I)      ==================== Layers =====================
[03/09 19:03:28    230s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:28    230s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:28    230s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:28    230s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:28    230s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:28    230s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:28    230s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:28    230s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:28    230s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:28    230s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:28    230s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:28    230s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:28    230s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:28    230s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:28    230s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:28    230s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:28    230s] Finished Early Global Route supply map. mem = 3103.0M
[03/09 19:03:31    252s] Iteration 10: Total net bbox = 1.146e+05 (6.00e+04 5.46e+04)
[03/09 19:03:31    252s]               Est.  stn bbox = 1.534e+05 (8.44e+04 6.90e+04)
[03/09 19:03:31    252s]               cpu = 0:00:21.7 real = 0:00:03.0 mem = 3233.1M
[03/09 19:03:31    252s] OPERPROF: Finished npPlace at level 1, CPU:21.740, REAL:3.584, MEM:3137.1M, EPOCH TIME: 1741518211.825243
[03/09 19:03:31    252s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 19:03:31    252s] No instances found in the vector
[03/09 19:03:31    252s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3009.1M, DRC: 0)
[03/09 19:03:31    252s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:31    252s] no activity file in design. spp won't run.
[03/09 19:03:31    252s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:31    252s] no activity file in design. spp won't run.
[03/09 19:03:31    252s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:31    252s] OPERPROF: Starting npPlace at level 1, MEM:3105.1M, EPOCH TIME: 1741518211.905845
[03/09 19:03:31    252s] GP RA stats: MHOnly 0 nrInst 9104 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 19:03:32    258s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3355.1M, EPOCH TIME: 1741518212.847591
[03/09 19:03:32    258s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.002, MEM:3355.1M, EPOCH TIME: 1741518212.849381
[03/09 19:03:32    258s] Iteration 11: Total net bbox = 1.135e+05 (5.93e+04 5.43e+04)
[03/09 19:03:32    258s]               Est.  stn bbox = 1.521e+05 (8.34e+04 6.87e+04)
[03/09 19:03:32    258s]               cpu = 0:00:05.7 real = 0:00:01.0 mem = 3259.1M
[03/09 19:03:32    258s] OPERPROF: Finished npPlace at level 1, CPU:5.750, REAL:0.947, MEM:3131.1M, EPOCH TIME: 1741518212.853180
[03/09 19:03:32    258s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 19:03:32    258s] No instances found in the vector
[03/09 19:03:32    258s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3003.1M, DRC: 0)
[03/09 19:03:32    258s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:32    258s] Move report: Timing Driven Placement moves 9104 insts, mean move: 2.47 um, max move: 31.21 um 
[03/09 19:03:32    258s] 	Max move on inst (FE_OFC5_reset_n): (62.50, 44.14) --> (93.70, 44.14)
[03/09 19:03:32    258s] no activity file in design. spp won't run.
[03/09 19:03:32    258s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3003.1M, EPOCH TIME: 1741518212.873058
[03/09 19:03:32    258s] Saved padding area to DB
[03/09 19:03:32    258s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3003.1M, EPOCH TIME: 1741518212.873788
[03/09 19:03:32    258s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.001, MEM:3003.1M, EPOCH TIME: 1741518212.874987
[03/09 19:03:32    258s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3003.1M, EPOCH TIME: 1741518212.877429
[03/09 19:03:32    258s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:03:32    258s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.008, MEM:3003.1M, EPOCH TIME: 1741518212.884969
[03/09 19:03:32    258s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3003.1M, EPOCH TIME: 1741518212.886315
[03/09 19:03:32    258s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3003.1M, EPOCH TIME: 1741518212.887347
[03/09 19:03:32    258s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.015, MEM:3003.1M, EPOCH TIME: 1741518212.888401
[03/09 19:03:32    258s] 
[03/09 19:03:32    258s] Finished Incremental Placement (cpu=0:00:52.3, real=0:00:09.0, mem=3003.1M)
[03/09 19:03:32    258s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/09 19:03:32    258s] Type 'man IMPSP-9025' for more detail.
[03/09 19:03:32    258s] CongRepair sets shifter mode to gplace
[03/09 19:03:32    258s] TDRefine: refinePlace mode is spiral
[03/09 19:03:32    258s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3003.1M, EPOCH TIME: 1741518212.891147
[03/09 19:03:32    258s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3003.1M, EPOCH TIME: 1741518212.891210
[03/09 19:03:32    258s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3003.1M, EPOCH TIME: 1741518212.891281
[03/09 19:03:32    258s] z: 1, totalTracks: 0
[03/09 19:03:32    258s] z: 3, totalTracks: 1
[03/09 19:03:32    258s] z: 5, totalTracks: 1
[03/09 19:03:32    258s] z: 7, totalTracks: 1
[03/09 19:03:32    258s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:32    258s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:32    258s] OPERPROF:       Starting CceInit at level 4, MEM:3003.1M, EPOCH TIME: 1741518212.892631
[03/09 19:03:32    258s] Initializing Route Infrastructure for color support ...
[03/09 19:03:32    258s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:3003.1M, EPOCH TIME: 1741518212.892682
[03/09 19:03:32    258s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:3003.1M, EPOCH TIME: 1741518212.893301
[03/09 19:03:32    258s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:32    258s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:3003.1M, EPOCH TIME: 1741518212.893348
[03/09 19:03:32    258s] All LLGs are deleted
[03/09 19:03:32    258s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3003.1M, EPOCH TIME: 1741518212.898627
[03/09 19:03:32    258s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3003.1M, EPOCH TIME: 1741518212.898788
[03/09 19:03:32    258s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3003.1M, EPOCH TIME: 1741518212.900875
[03/09 19:03:32    258s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3115.1M, EPOCH TIME: 1741518212.903010
[03/09 19:03:32    258s] Core basic site is asap7sc7p5t
[03/09 19:03:32    258s] z: 1, totalTracks: 0
[03/09 19:03:32    258s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:32    258s] z: 3, totalTracks: 1
[03/09 19:03:32    258s] z: 5, totalTracks: 1
[03/09 19:03:32    258s] z: 7, totalTracks: 1
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:32    258s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:32    258s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:32    258s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:32    258s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:32    258s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3115.1M, EPOCH TIME: 1741518212.911259
[03/09 19:03:32    258s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.004, MEM:3131.1M, EPOCH TIME: 1741518212.915328
[03/09 19:03:32    258s] Fast DP-INIT is on for default
[03/09 19:03:32    258s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:03:32    258s] z: 9, totalTracks: 1
[03/09 19:03:32    258s] z: 1, totalTracks: 0
[03/09 19:03:32    258s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.017, MEM:3131.1M, EPOCH TIME: 1741518212.920241
[03/09 19:03:32    258s] 
[03/09 19:03:32    258s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:32    258s] OPERPROF:         Starting CMU at level 5, MEM:3131.1M, EPOCH TIME: 1741518212.924341
[03/09 19:03:32    258s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:3131.1M, EPOCH TIME: 1741518212.926225
[03/09 19:03:32    258s] 
[03/09 19:03:32    258s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:32    258s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.027, MEM:3003.1M, EPOCH TIME: 1741518212.927882
[03/09 19:03:32    258s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3003.1M, EPOCH TIME: 1741518212.927935
[03/09 19:03:32    258s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:3003.1M, EPOCH TIME: 1741518212.929901
[03/09 19:03:32    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3003.1MB).
[03/09 19:03:32    258s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.040, MEM:3003.1M, EPOCH TIME: 1741518212.931278
[03/09 19:03:32    258s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.040, MEM:3003.1M, EPOCH TIME: 1741518212.931318
[03/09 19:03:32    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.4
[03/09 19:03:32    258s] OPERPROF:   Starting RefinePlace at level 2, MEM:3003.1M, EPOCH TIME: 1741518212.931375
[03/09 19:03:32    258s] *** Starting refinePlace (0:04:19 mem=3003.1M) ***
[03/09 19:03:32    258s] Total net bbox length = 1.185e+05 (6.374e+04 5.479e+04) (ext = 7.239e+03)
[03/09 19:03:32    258s] 
[03/09 19:03:32    258s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:32    258s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:3003.1M, EPOCH TIME: 1741518212.937012
[03/09 19:03:32    258s] # Found 0 legal fixed insts to color.
[03/09 19:03:32    258s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.000, MEM:3003.1M, EPOCH TIME: 1741518212.937481
[03/09 19:03:32    258s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:32    258s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:32    258s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:32    258s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:32    258s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:32    258s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3003.1M, EPOCH TIME: 1741518212.951543
[03/09 19:03:32    258s] Starting refinePlace ...
[03/09 19:03:32    258s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:32    258s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:32    258s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 19:03:32    258s] ** Cut row section cpu time 0:00:00.0.
[03/09 19:03:32    258s]    Spread Effort: high, pre-route mode, useDDP on.
[03/09 19:03:33    258s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=3003.1MB) @(0:04:19 - 0:04:19).
[03/09 19:03:33    258s] Move report: preRPlace moves 9104 insts, mean move: 0.47 um, max move: 5.86 um 
[03/09 19:03:33    258s] 	Max move on inst (core_g64628): (153.62, 97.06) --> (158.40, 95.98)
[03/09 19:03:33    258s] 	Length: 10 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI222xp33_ASAP7_75t_SL
[03/09 19:03:33    258s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:03:33    258s] tweakage running in 8 threads.
[03/09 19:03:33    258s] Placement tweakage begins.
[03/09 19:03:33    258s] wire length = 1.597e+05
[03/09 19:03:33    259s] wire length = 1.552e+05
[03/09 19:03:33    259s] Placement tweakage ends.
[03/09 19:03:33    259s] Move report: tweak moves 1098 insts, mean move: 1.73 um, max move: 6.91 um 
[03/09 19:03:33    259s] 	Max move on inst (FE_OFC3_reset_n): (15.19, 46.30) --> (8.28, 46.30)
[03/09 19:03:33    259s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=3003.1MB) @(0:04:19 - 0:04:19).
[03/09 19:03:33    259s] 
[03/09 19:03:33    259s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:33    259s] Move report: legalization moves 7 insts, mean move: 2.65 um, max move: 6.05 um spiral
[03/09 19:03:33    259s] 	Max move on inst (g16): (143.93, 57.10) --> (145.66, 52.78)
[03/09 19:03:33    259s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 19:03:33    259s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:33    259s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3012.2MB) @(0:04:19 - 0:04:20).
[03/09 19:03:33    259s] Move report: Detail placement moves 9104 insts, mean move: 0.63 um, max move: 8.10 um 
[03/09 19:03:33    259s] 	Max move on inst (FE_OFC3_reset_n): (16.37, 46.30) --> (8.28, 46.30)
[03/09 19:03:33    259s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3012.2MB
[03/09 19:03:33    259s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:33    259s]   maximum (X+Y) =         8.10 um
[03/09 19:03:33    259s]   inst (FE_OFC3_reset_n) with max move: (16.3717, 46.3002) -> (8.28, 46.296)
[03/09 19:03:33    259s]   mean    (X+Y) =         0.63 um
[03/09 19:03:33    259s] Summary Report:
[03/09 19:03:33    259s] Instances move: 9104 (out of 9104 movable)
[03/09 19:03:33    259s] Instances flipped: 0
[03/09 19:03:33    259s] Mean displacement: 0.63 um
[03/09 19:03:33    259s] Max displacement: 8.10 um (Instance: FE_OFC3_reset_n) (16.3717, 46.3002) -> (8.28, 46.296)
[03/09 19:03:33    259s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[03/09 19:03:33    259s] Total instances moved : 9104
[03/09 19:03:33    259s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.080, REAL:0.585, MEM:3012.2M, EPOCH TIME: 1741518213.536645
[03/09 19:03:33    259s] Total net bbox length = 1.157e+05 (6.032e+04 5.540e+04) (ext = 7.207e+03)
[03/09 19:03:33    259s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3012.2MB
[03/09 19:03:33    259s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3012.2MB) @(0:04:19 - 0:04:20).
[03/09 19:03:33    259s] *** Finished refinePlace (0:04:20 mem=3012.2M) ***
[03/09 19:03:33    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.4
[03/09 19:03:33    259s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.100, REAL:0.608, MEM:3012.2M, EPOCH TIME: 1741518213.539859
[03/09 19:03:33    259s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3012.2M, EPOCH TIME: 1741518213.539905
[03/09 19:03:33    259s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.018, MEM:2989.2M, EPOCH TIME: 1741518213.557865
[03/09 19:03:33    259s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.190, REAL:0.667, MEM:2989.2M, EPOCH TIME: 1741518213.558017
[03/09 19:03:33    259s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2989.2M, EPOCH TIME: 1741518213.558669
[03/09 19:03:33    259s] Starting Early Global Route congestion estimation: mem = 2989.2M
[03/09 19:03:33    259s] (I)      ==================== Layers =====================
[03/09 19:03:33    259s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:33    259s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:33    259s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:33    259s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:33    259s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:33    259s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:33    259s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:33    259s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:33    259s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:33    259s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:33    259s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:33    259s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:33    259s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:33    259s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:33    259s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:33    259s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:33    259s] (I)      Started Import and model ( Curr Mem: 2989.22 MB )
[03/09 19:03:33    259s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:33    259s] (I)      == Non-default Options ==
[03/09 19:03:33    259s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:33    259s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:33    259s] (I)      Better NDR handling                                : true
[03/09 19:03:33    259s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:33    259s] (I)      Handle via spacing rule                            : true
[03/09 19:03:33    259s] (I)      Local connection modeling                          : true
[03/09 19:03:33    259s] (I)      Local connection modeling                          : true
[03/09 19:03:33    259s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:33    259s] (I)      Maximum routing layer                              : 7
[03/09 19:03:33    259s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:33    259s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:33    259s] (I)      Move term to middle                                : true
[03/09 19:03:33    259s] (I)      Consider pin shapes                                : true
[03/09 19:03:33    259s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:33    259s] (I)      Fix pin connection bug                             : true
[03/09 19:03:33    259s] (I)      Improved local wiring                              : true
[03/09 19:03:33    259s] (I)      Model MAR                                          : true
[03/09 19:03:33    259s] (I)      Number of threads                                  : 8
[03/09 19:03:33    259s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:33    259s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:33    259s] (I)      Routing effort level                               : 500
[03/09 19:03:33    259s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:33    259s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:33    259s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:03:33    259s] (I)      Method to set GCell size                           : row
[03/09 19:03:33    259s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:33    259s] (I)      Use row-based GCell size
[03/09 19:03:33    259s] (I)      Use row-based GCell align
[03/09 19:03:33    259s] (I)      layer 0 area = 170496
[03/09 19:03:33    259s] (I)      layer 1 area = 170496
[03/09 19:03:33    259s] (I)      layer 2 area = 170496
[03/09 19:03:33    259s] (I)      layer 3 area = 512000
[03/09 19:03:33    259s] (I)      layer 4 area = 512000
[03/09 19:03:33    259s] (I)      layer 5 area = 560000
[03/09 19:03:33    259s] (I)      layer 6 area = 560000
[03/09 19:03:33    259s] (I)      GCell unit size   : 4320
[03/09 19:03:33    259s] (I)      GCell multiplier  : 2
[03/09 19:03:33    259s] (I)      GCell row height  : 4320
[03/09 19:03:33    259s] (I)      Actual row height : 4320
[03/09 19:03:33    259s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:33    259s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:33    259s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:33    259s] [NR-eGR] M1 has no routable track
[03/09 19:03:33    259s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:33    259s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:33    259s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:33    259s] (I)      ============== Default via ===============
[03/09 19:03:33    259s] (I)      +---+------------------+-----------------+
[03/09 19:03:33    259s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:33    259s] (I)      +---+------------------+-----------------+
[03/09 19:03:33    259s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:33    259s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:33    259s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:33    259s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:33    259s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:33    259s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:33    259s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:33    259s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:33    259s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:33    259s] (I)      +---+------------------+-----------------+
[03/09 19:03:33    259s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:33    259s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:33    259s] [NR-eGR] Read 0 other shapes
[03/09 19:03:33    259s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:33    259s] [NR-eGR] #Instance Blockages : 14636
[03/09 19:03:33    259s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:33    259s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:33    259s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:33    259s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:33    259s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:33    259s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:33    259s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:33    259s] [NR-eGR] Read 9151 nets ( ignored 0 )
[03/09 19:03:33    259s] [NR-eGR] #standard cell terms   : 36824
[03/09 19:03:33    259s] [NR-eGR] #moved terms           : 19832
[03/09 19:03:33    259s] [NR-eGR] #off-track terms       : 10263
[03/09 19:03:33    259s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:33    259s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:33    259s] (I)      minStepLength[0]=240
[03/09 19:03:33    259s] (I)      minStepLength[1]=144
[03/09 19:03:33    259s] (I)      minStepLength[2]=48
[03/09 19:03:33    259s] (I)      minStepLength[3]=597
[03/09 19:03:33    259s] (I)      minStepLength[4]=469
[03/09 19:03:33    259s] (I)      minStepLength[5]=229
[03/09 19:03:33    259s] (I)      minStepLength[6]=581
[03/09 19:03:33    259s] (I)      minStepLength2[2]=496
[03/09 19:03:33    259s] (I)      minStepLength2[3]=688
[03/09 19:03:33    259s] (I)      minStepLength2[4]=800
[03/09 19:03:33    259s] (I)      minStepLength2[5]=800
[03/09 19:03:33    259s] (I)      Read Num Blocks=20020  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:33    259s] (I)      Layer 1 (H) : #blockages 16976 : #preroutes 0
[03/09 19:03:33    259s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:33    259s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:33    259s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:33    259s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:33    259s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:33    259s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:33    259s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:33    259s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:33    259s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:33    259s] (I)      Moved 0 terms for better access 
[03/09 19:03:33    259s] (I)      Number of ignored nets                =      0
[03/09 19:03:33    259s] (I)      Number of connected nets              =      0
[03/09 19:03:33    259s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:33    259s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:33    259s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:33    259s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:33    259s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:33    259s] (I)      Ndr track 0 does not exist
[03/09 19:03:33    259s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:33    259s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:33    259s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:33    259s] (I)      Site width          :   864  (dbu)
[03/09 19:03:33    259s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:33    259s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:33    259s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:33    259s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:33    259s] (I)      Grid                :    84    83     7
[03/09 19:03:33    259s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:33    259s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:33    259s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:33    259s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:33    259s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:33    259s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:33    259s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:33    259s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:33    259s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:33    259s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:33    259s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:33    259s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:33    259s] (I)      --------------------------------------------------------
[03/09 19:03:33    259s] 
[03/09 19:03:33    259s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:33    259s] [NR-eGR] Rule id: 0  Nets: 9151
[03/09 19:03:33    259s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:33    259s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:33    259s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:33    259s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:33    259s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:33    259s] [NR-eGR] ========================================
[03/09 19:03:33    259s] [NR-eGR] 
[03/09 19:03:33    259s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:33    259s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:33    259s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:33    259s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:33    259s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:33    259s] (I)      |     2 |   98112 |    42019 |        42.83% |
[03/09 19:03:33    259s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:33    259s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:33    259s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:33    259s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:33    259s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:33    259s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:33    259s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.08 sec, Curr Mem: 2993.35 MB )
[03/09 19:03:33    259s] (I)      Reset routing kernel
[03/09 19:03:33    259s] (I)      Started Global Routing ( Curr Mem: 2993.35 MB )
[03/09 19:03:33    259s] (I)      numLocalWires=0  numGlobalNetBranches=2868  numLocalNetBranches=0
[03/09 19:03:33    259s] (I)      totalPins=36900  totalGlobalPin=32186 (87.22%)
[03/09 19:03:33    259s] (I)      total 2D Cap : 360559 = (169539 H, 191020 V)
[03/09 19:03:33    259s] [NR-eGR] Layer group 1: route 9151 net(s) in layer range [2, 7]
[03/09 19:03:33    259s] (I)      
[03/09 19:03:33    259s] (I)      ============  Phase 1a Route ============
[03/09 19:03:33    260s] (I)      Usage: 69464 = (36155 H, 33309 V) = (21.33% H, 17.44% V) = (7.809e+04um H, 7.195e+04um V)
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] (I)      ============  Phase 1b Route ============
[03/09 19:03:33    260s] (I)      Usage: 69464 = (36155 H, 33309 V) = (21.33% H, 17.44% V) = (7.809e+04um H, 7.195e+04um V)
[03/09 19:03:33    260s] (I)      Overflow of layer group 1: 0.46% H + 0.00% V. EstWL: 1.500422e+05um
[03/09 19:03:33    260s] (I)      Congestion metric : 0.46%H 0.00%V, 0.46%HV
[03/09 19:03:33    260s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] (I)      ============  Phase 1c Route ============
[03/09 19:03:33    260s] (I)      Usage: 69464 = (36155 H, 33309 V) = (21.33% H, 17.44% V) = (7.809e+04um H, 7.195e+04um V)
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] (I)      ============  Phase 1d Route ============
[03/09 19:03:33    260s] (I)      Usage: 69464 = (36155 H, 33309 V) = (21.33% H, 17.44% V) = (7.809e+04um H, 7.195e+04um V)
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] (I)      ============  Phase 1e Route ============
[03/09 19:03:33    260s] (I)      Usage: 69464 = (36155 H, 33309 V) = (21.33% H, 17.44% V) = (7.809e+04um H, 7.195e+04um V)
[03/09 19:03:33    260s] [NR-eGR] Early Global Route overflow of layer group 1: 0.46% H + 0.00% V. EstWL: 1.500422e+05um
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] (I)      ============  Phase 1l Route ============
[03/09 19:03:33    260s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:33    260s] (I)      Layer  2:      64658     37318      1618           0      103335    ( 0.00%) 
[03/09 19:03:33    260s] (I)      Layer  3:      84561     31896       871           0      103320    ( 0.00%) 
[03/09 19:03:33    260s] (I)      Layer  4:      58766     21470        87           0       77501    ( 0.00%) 
[03/09 19:03:33    260s] (I)      Layer  5:      57781     11113         3          80       68800    ( 0.12%) 
[03/09 19:03:33    260s] (I)      Layer  6:      46087      7709         1        2717       55409    ( 4.67%) 
[03/09 19:03:33    260s] (I)      Layer  7:      46770      1769         0        2742       55375    ( 4.72%) 
[03/09 19:03:33    260s] (I)      Total:        358623    111275      2580        5538      463740    ( 1.18%) 
[03/09 19:03:33    260s] (I)      
[03/09 19:03:33    260s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:33    260s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 19:03:33    260s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:33    260s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[03/09 19:03:33    260s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:33    260s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:33    260s] [NR-eGR]      M2 ( 2)       566( 8.21%)       165( 2.39%)        51( 0.74%)         9( 0.13%)   (11.48%) 
[03/09 19:03:33    260s] [NR-eGR]      M3 ( 3)       328( 4.76%)        89( 1.29%)        21( 0.30%)         1( 0.01%)   ( 6.37%) 
[03/09 19:03:33    260s] [NR-eGR]      M4 ( 4)        64( 0.93%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.97%) 
[03/09 19:03:33    260s] [NR-eGR]      M5 ( 5)         3( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[03/09 19:03:33    260s] [NR-eGR]      M6 ( 6)         1( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[03/09 19:03:33    260s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:33    260s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:33    260s] [NR-eGR]        Total       962( 2.36%)       257( 0.63%)        72( 0.18%)        10( 0.02%)   ( 3.20%) 
[03/09 19:03:33    260s] [NR-eGR] 
[03/09 19:03:33    260s] (I)      Finished Global Routing ( CPU: 0.44 sec, Real: 0.12 sec, Curr Mem: 2993.35 MB )
[03/09 19:03:33    260s] (I)      total 2D Cap : 336565 = (163898 H, 172667 V)
[03/09 19:03:33    260s] [NR-eGR] Overflow after Early Global Route 0.42% H + 0.13% V
[03/09 19:03:33    260s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2993.4M
[03/09 19:03:33    260s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.207, MEM:2993.4M, EPOCH TIME: 1741518213.765953
[03/09 19:03:33    260s] OPERPROF: Starting HotSpotCal at level 1, MEM:2993.4M, EPOCH TIME: 1741518213.766001
[03/09 19:03:33    260s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:33    260s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:33    260s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:33    260s] [hotspot] | normalized |        171.00 |        473.22 |
[03/09 19:03:33    260s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:33    260s] Local HotSpot Analysis: normalized max congestion hotspot area = 171.00, normalized total congestion hotspot area = 473.22 (area is in unit of 4 std-cell row bins)
[03/09 19:03:33    260s] [hotspot] max/total 171.00/473.22, big hotspot (>10) total 326.67
[03/09 19:03:33    260s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] |  1  |    13.90    22.54   169.42    83.02 |      266.33   |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] |  2  |     9.58    61.42   130.54    83.02 |       80.33   |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] |  3  |   143.50   100.30   160.78   121.90 |       13.56   |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] |  4  |    18.22    83.02    39.82   100.30 |       11.33   |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] [hotspot] |  5  |   143.50   130.54   169.42   143.50 |       10.89   |
[03/09 19:03:33    260s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:33    260s] Top 5 hotspots total area: 382.44
[03/09 19:03:33    260s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2993.3M, EPOCH TIME: 1741518213.772917
[03/09 19:03:33    260s] 
[03/09 19:03:33    260s] === incrementalPlace Internal Loop 2 ===
[03/09 19:03:33    260s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[03/09 19:03:33    260s] OPERPROF: Starting IPInitSPData at level 1, MEM:2993.3M, EPOCH TIME: 1741518213.774337
[03/09 19:03:33    260s] z: 1, totalTracks: 0
[03/09 19:03:33    260s] z: 3, totalTracks: 1
[03/09 19:03:33    260s] z: 5, totalTracks: 1
[03/09 19:03:33    260s] z: 7, totalTracks: 1
[03/09 19:03:33    260s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:33    260s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:33    260s] OPERPROF:   Starting CceInit at level 2, MEM:2993.3M, EPOCH TIME: 1741518213.775216
[03/09 19:03:33    260s] Initializing Route Infrastructure for color support ...
[03/09 19:03:33    260s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2993.3M, EPOCH TIME: 1741518213.775268
[03/09 19:03:33    260s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2993.3M, EPOCH TIME: 1741518213.775850
[03/09 19:03:33    260s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:33    260s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2993.3M, EPOCH TIME: 1741518213.775897
[03/09 19:03:33    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2993.3M, EPOCH TIME: 1741518213.783674
[03/09 19:03:33    260s] z: 1, totalTracks: 0
[03/09 19:03:33    260s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:33    260s] z: 3, totalTracks: 1
[03/09 19:03:33    260s] z: 5, totalTracks: 1
[03/09 19:03:33    260s] z: 7, totalTracks: 1
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:33    260s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:33    260s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:33    260s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:33    260s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:33    260s] z: 9, totalTracks: 1
[03/09 19:03:33    260s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:33    260s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:33    260s] 
[03/09 19:03:33    260s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:33    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2993.3M, EPOCH TIME: 1741518213.810475
[03/09 19:03:33    260s] OPERPROF:   Starting post-place ADS at level 2, MEM:2993.3M, EPOCH TIME: 1741518213.810605
[03/09 19:03:33    260s] ADSU 0.800 -> 0.800. site 117180.000 -> 117149.600. GS 8.640
[03/09 19:03:33    260s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.020, REAL:0.019, MEM:2993.3M, EPOCH TIME: 1741518213.829669
[03/09 19:03:33    260s] OPERPROF:   Starting spMPad at level 2, MEM:2989.3M, EPOCH TIME: 1741518213.831674
[03/09 19:03:33    260s] OPERPROF:     Starting spContextMPad at level 3, MEM:2989.3M, EPOCH TIME: 1741518213.832118
[03/09 19:03:33    260s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2989.3M, EPOCH TIME: 1741518213.832163
[03/09 19:03:33    260s] MP Top (9104): mp=1.091. U=0.800.
[03/09 19:03:33    260s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.002, MEM:2989.3M, EPOCH TIME: 1741518213.833647
[03/09 19:03:33    260s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2989.3M, EPOCH TIME: 1741518213.835915
[03/09 19:03:33    260s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2989.3M, EPOCH TIME: 1741518213.836615
[03/09 19:03:33    260s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2989.3M, EPOCH TIME: 1741518213.837273
[03/09 19:03:33    260s] no activity file in design. spp won't run.
[03/09 19:03:33    260s] [spp] 0
[03/09 19:03:33    260s] [adp] 0:1:1:3
[03/09 19:03:33    260s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.002, MEM:2989.3M, EPOCH TIME: 1741518213.838870
[03/09 19:03:33    260s] SP #FI/SF FL/PI 0/0 9104/0
[03/09 19:03:33    260s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.070, REAL:0.066, MEM:2989.3M, EPOCH TIME: 1741518213.840225
[03/09 19:03:33    260s] OPERPROF: Starting CDPad at level 1, MEM:2989.3M, EPOCH TIME: 1741518213.846640
[03/09 19:03:33    260s] 3DP is on.
[03/09 19:03:33    260s] 3DP (1, 6) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/09 19:03:33    260s] CDPadU 0.978 -> 0.946. R=0.800, N=9104, GS=2.160
[03/09 19:03:33    260s] OPERPROF: Finished CDPad at level 1, CPU:0.160, REAL:0.043, MEM:2989.3M, EPOCH TIME: 1741518213.889402
[03/09 19:03:33    260s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:33    260s] no activity file in design. spp won't run.
[03/09 19:03:33    260s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:33    260s] 
[03/09 19:03:33    260s] AB Est...
[03/09 19:03:33    260s] OPERPROF: Starting npPlace at level 1, MEM:2989.3M, EPOCH TIME: 1741518213.933080
[03/09 19:03:33    260s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.021, MEM:2976.7M, EPOCH TIME: 1741518213.953910
[03/09 19:03:33    260s] Iteration  4: Skipped, with CDP Off
[03/09 19:03:33    260s] 
[03/09 19:03:33    260s] AB Est...
[03/09 19:03:33    260s] no activity file in design. spp won't run.
[03/09 19:03:33    260s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:33    260s] no activity file in design. spp won't run.
[03/09 19:03:33    260s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:33    260s] OPERPROF: Starting npPlace at level 1, MEM:3008.7M, EPOCH TIME: 1741518213.998121
[03/09 19:03:34    260s] OPERPROF: Finished npPlace at level 1, CPU:0.040, REAL:0.017, MEM:2976.7M, EPOCH TIME: 1741518214.014999
[03/09 19:03:34    260s] Iteration  5: Skipped, with CDP Off
[03/09 19:03:34    260s] 
[03/09 19:03:34    260s] AB Est...
[03/09 19:03:34    260s] no activity file in design. spp won't run.
[03/09 19:03:34    260s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:34    260s] no activity file in design. spp won't run.
[03/09 19:03:34    260s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:34    260s] OPERPROF: Starting npPlace at level 1, MEM:3008.7M, EPOCH TIME: 1741518214.057578
[03/09 19:03:34    260s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.020, MEM:2976.7M, EPOCH TIME: 1741518214.078013
[03/09 19:03:34    261s] Iteration  6: Skipped, with CDP Off
[03/09 19:03:34    261s] 
[03/09 19:03:34    261s] AB Est...
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:34    261s] OPERPROF: Starting npPlace at level 1, MEM:3008.7M, EPOCH TIME: 1741518214.120508
[03/09 19:03:34    261s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.022, MEM:2976.7M, EPOCH TIME: 1741518214.142670
[03/09 19:03:34    261s] Iteration  7: Skipped, with CDP Off
[03/09 19:03:34    261s] 
[03/09 19:03:34    261s] AB Est...
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:34    261s] OPERPROF: Starting npPlace at level 1, MEM:3008.7M, EPOCH TIME: 1741518214.184590
[03/09 19:03:34    261s] AB param 100.0% (9104/9104).
[03/09 19:03:34    261s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.029, MEM:2976.7M, EPOCH TIME: 1741518214.213517
[03/09 19:03:34    261s] AB WA 1.00. HSB #SP 0
[03/09 19:03:34    261s] AB Full.
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:34    261s] no activity file in design. spp won't run.
[03/09 19:03:34    261s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:34    261s] OPERPROF: Starting npPlace at level 1, MEM:3104.7M, EPOCH TIME: 1741518214.291337
[03/09 19:03:35    265s] Iteration  8: Total net bbox = 1.101e+05 (5.82e+04 5.19e+04)
[03/09 19:03:35    265s]               Est.  stn bbox = 1.492e+05 (8.28e+04 6.64e+04)
[03/09 19:03:35    265s]               cpu = 0:00:03.7 real = 0:00:01.0 mem = 3227.7M
[03/09 19:03:35    265s] OPERPROF: Finished npPlace at level 1, CPU:3.720, REAL:0.731, MEM:3131.7M, EPOCH TIME: 1741518215.022395
[03/09 19:03:35    265s] Legalizing MH Cells... 0 / 0 (level 6)
[03/09 19:03:35    265s] No instances found in the vector
[03/09 19:03:35    265s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3003.7M, DRC: 0)
[03/09 19:03:35    265s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:35    265s] no activity file in design. spp won't run.
[03/09 19:03:35    265s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:35    265s] no activity file in design. spp won't run.
[03/09 19:03:35    265s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:35    265s] OPERPROF: Starting npPlace at level 1, MEM:3099.7M, EPOCH TIME: 1741518215.101730
[03/09 19:03:36    276s] Iteration  9: Total net bbox = 1.116e+05 (5.87e+04 5.29e+04)
[03/09 19:03:36    276s]               Est.  stn bbox = 1.506e+05 (8.33e+04 6.74e+04)
[03/09 19:03:36    276s]               cpu = 0:00:10.9 real = 0:00:01.0 mem = 3227.7M
[03/09 19:03:36    276s] OPERPROF: Finished npPlace at level 1, CPU:10.890, REAL:1.741, MEM:3131.7M, EPOCH TIME: 1741518216.842999
[03/09 19:03:36    276s] Legalizing MH Cells... 0 / 0 (level 7)
[03/09 19:03:36    276s] No instances found in the vector
[03/09 19:03:36    276s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3003.7M, DRC: 0)
[03/09 19:03:36    276s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:36    276s] no activity file in design. spp won't run.
[03/09 19:03:36    276s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:36    276s] no activity file in design. spp won't run.
[03/09 19:03:36    276s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:36    276s] OPERPROF: Starting npPlace at level 1, MEM:3099.7M, EPOCH TIME: 1741518216.924078
[03/09 19:03:40    296s] Iteration 10: Total net bbox = 1.149e+05 (6.01e+04 5.48e+04)
[03/09 19:03:40    296s]               Est.  stn bbox = 1.539e+05 (8.46e+04 6.93e+04)
[03/09 19:03:40    296s]               cpu = 0:00:19.8 real = 0:00:04.0 mem = 3239.8M
[03/09 19:03:40    296s] OPERPROF: Finished npPlace at level 1, CPU:19.790, REAL:3.278, MEM:3143.8M, EPOCH TIME: 1741518220.202265
[03/09 19:03:40    296s] Legalizing MH Cells... 0 / 0 (level 8)
[03/09 19:03:40    296s] No instances found in the vector
[03/09 19:03:40    296s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3015.8M, DRC: 0)
[03/09 19:03:40    296s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:40    296s] no activity file in design. spp won't run.
[03/09 19:03:40    296s] NP #FI/FS/SF FL/PI: 2170/0/0 9104/0
[03/09 19:03:40    296s] no activity file in design. spp won't run.
[03/09 19:03:40    296s] Found 0 new low porosity cells. Global density map size 0. NP density map 0
[03/09 19:03:40    296s] OPERPROF: Starting npPlace at level 1, MEM:3111.8M, EPOCH TIME: 1741518220.286760
[03/09 19:03:40    296s] GP RA stats: MHOnly 0 nrInst 9104 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/09 19:03:41    302s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3357.8M, EPOCH TIME: 1741518221.325694
[03/09 19:03:41    302s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.002, MEM:3357.8M, EPOCH TIME: 1741518221.327600
[03/09 19:03:41    302s] Iteration 11: Total net bbox = 1.138e+05 (5.93e+04 5.45e+04)
[03/09 19:03:41    302s]               Est.  stn bbox = 1.525e+05 (8.35e+04 6.90e+04)
[03/09 19:03:41    302s]               cpu = 0:00:06.3 real = 0:00:01.0 mem = 3261.8M
[03/09 19:03:41    302s] OPERPROF: Finished npPlace at level 1, CPU:6.370, REAL:1.045, MEM:3133.8M, EPOCH TIME: 1741518221.331299
[03/09 19:03:41    302s] Legalizing MH Cells... 0 / 0 (level 9)
[03/09 19:03:41    302s] No instances found in the vector
[03/09 19:03:41    302s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3005.8M, DRC: 0)
[03/09 19:03:41    302s] 0 (out of 0) MH cells were successfully legalized.
[03/09 19:03:41    302s] Move report: Timing Driven Placement moves 9104 insts, mean move: 1.76 um, max move: 12.05 um 
[03/09 19:03:41    302s] 	Max move on inst (FE_OFC3_reset_n): (8.28, 46.30) --> (19.24, 47.39)
[03/09 19:03:41    302s] no activity file in design. spp won't run.
[03/09 19:03:41    302s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3005.8M, EPOCH TIME: 1741518221.351565
[03/09 19:03:41    302s] Saved padding area to DB
[03/09 19:03:41    302s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3005.8M, EPOCH TIME: 1741518221.352287
[03/09 19:03:41    302s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1741518221.353502
[03/09 19:03:41    302s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3005.8M, EPOCH TIME: 1741518221.356082
[03/09 19:03:41    302s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/09 19:03:41    302s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.007, MEM:3005.8M, EPOCH TIME: 1741518221.363291
[03/09 19:03:41    302s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3005.8M, EPOCH TIME: 1741518221.364858
[03/09 19:03:41    302s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1741518221.365762
[03/09 19:03:41    302s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.017, MEM:3005.8M, EPOCH TIME: 1741518221.368086
[03/09 19:03:41    302s] 
[03/09 19:03:41    302s] Finished Incremental Placement (cpu=0:00:42.5, real=0:00:08.0, mem=3005.8M)
[03/09 19:03:41    302s] CongRepair sets shifter mode to gplace
[03/09 19:03:41    302s] TDRefine: refinePlace mode is spiral
[03/09 19:03:41    302s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3005.8M, EPOCH TIME: 1741518221.368323
[03/09 19:03:41    302s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3005.8M, EPOCH TIME: 1741518221.368370
[03/09 19:03:41    302s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3005.8M, EPOCH TIME: 1741518221.368440
[03/09 19:03:41    302s] z: 1, totalTracks: 0
[03/09 19:03:41    302s] z: 3, totalTracks: 1
[03/09 19:03:41    302s] z: 5, totalTracks: 1
[03/09 19:03:41    302s] z: 7, totalTracks: 1
[03/09 19:03:41    302s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:41    302s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:41    302s] OPERPROF:       Starting CceInit at level 4, MEM:3005.8M, EPOCH TIME: 1741518221.369968
[03/09 19:03:41    302s] Initializing Route Infrastructure for color support ...
[03/09 19:03:41    302s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:3005.8M, EPOCH TIME: 1741518221.370028
[03/09 19:03:41    302s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1741518221.371011
[03/09 19:03:41    302s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:41    302s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:3005.8M, EPOCH TIME: 1741518221.371062
[03/09 19:03:41    302s] All LLGs are deleted
[03/09 19:03:41    302s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3005.8M, EPOCH TIME: 1741518221.376376
[03/09 19:03:41    302s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3005.8M, EPOCH TIME: 1741518221.376526
[03/09 19:03:41    302s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3005.8M, EPOCH TIME: 1741518221.378596
[03/09 19:03:41    302s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3117.8M, EPOCH TIME: 1741518221.380718
[03/09 19:03:41    302s] Core basic site is asap7sc7p5t
[03/09 19:03:41    302s] z: 1, totalTracks: 0
[03/09 19:03:41    302s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:41    302s] z: 3, totalTracks: 1
[03/09 19:03:41    302s] z: 5, totalTracks: 1
[03/09 19:03:41    302s] z: 7, totalTracks: 1
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:41    302s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:41    302s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:41    302s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:41    302s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:41    302s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3117.8M, EPOCH TIME: 1741518221.390415
[03/09 19:03:41    302s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:3133.8M, EPOCH TIME: 1741518221.394005
[03/09 19:03:41    302s] Fast DP-INIT is on for default
[03/09 19:03:41    302s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:03:41    302s] z: 9, totalTracks: 1
[03/09 19:03:41    302s] z: 1, totalTracks: 0
[03/09 19:03:41    302s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.019, MEM:3133.8M, EPOCH TIME: 1741518221.399597
[03/09 19:03:41    302s] 
[03/09 19:03:41    302s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:41    302s] OPERPROF:         Starting CMU at level 5, MEM:3133.8M, EPOCH TIME: 1741518221.404103
[03/09 19:03:41    302s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3133.8M, EPOCH TIME: 1741518221.404909
[03/09 19:03:41    302s] 
[03/09 19:03:41    302s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:41    302s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.028, MEM:3005.8M, EPOCH TIME: 1741518221.406675
[03/09 19:03:41    302s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3005.8M, EPOCH TIME: 1741518221.406729
[03/09 19:03:41    302s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:3005.8M, EPOCH TIME: 1741518221.408729
[03/09 19:03:41    302s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3005.8MB).
[03/09 19:03:41    302s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.042, MEM:3005.8M, EPOCH TIME: 1741518221.410078
[03/09 19:03:41    302s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.042, MEM:3005.8M, EPOCH TIME: 1741518221.410118
[03/09 19:03:41    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.5
[03/09 19:03:41    302s] OPERPROF:   Starting RefinePlace at level 2, MEM:3005.8M, EPOCH TIME: 1741518221.410197
[03/09 19:03:41    302s] *** Starting refinePlace (0:05:03 mem=3005.8M) ***
[03/09 19:03:41    302s] Total net bbox length = 1.188e+05 (6.382e+04 5.501e+04) (ext = 7.220e+03)
[03/09 19:03:41    302s] 
[03/09 19:03:41    302s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:41    302s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:3005.8M, EPOCH TIME: 1741518221.416806
[03/09 19:03:41    302s] # Found 0 legal fixed insts to color.
[03/09 19:03:41    302s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.000, MEM:3005.8M, EPOCH TIME: 1741518221.417271
[03/09 19:03:41    302s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:41    302s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:41    302s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:41    302s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:41    302s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:41    302s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3005.8M, EPOCH TIME: 1741518221.431541
[03/09 19:03:41    302s] Starting refinePlace ...
[03/09 19:03:41    302s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:41    302s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:41    302s] DDP V2: orientation: 1, pin-track: 1, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[03/09 19:03:41    302s] ** Cut row section cpu time 0:00:00.0.
[03/09 19:03:41    302s]    Spread Effort: high, pre-route mode, useDDP on.
[03/09 19:03:41    303s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3005.8MB) @(0:05:03 - 0:05:03).
[03/09 19:03:41    303s] Move report: preRPlace moves 9104 insts, mean move: 0.48 um, max move: 6.03 um 
[03/09 19:03:41    303s] 	Max move on inst (g9238): (125.37, 17.14) --> (130.32, 18.22)
[03/09 19:03:41    303s] 	Length: 6 sites, height: 1 rows, site name: asap7sc7p5t, cell type: AOI22xp5_ASAP7_75t_SL
[03/09 19:03:41    303s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:03:41    303s] tweakage running in 8 threads.
[03/09 19:03:41    303s] Placement tweakage begins.
[03/09 19:03:41    303s] wire length = 1.602e+05
[03/09 19:03:41    303s] wire length = 1.558e+05
[03/09 19:03:41    303s] Placement tweakage ends.
[03/09 19:03:41    303s] Move report: tweak moves 1067 insts, mean move: 1.73 um, max move: 7.56 um 
[03/09 19:03:41    303s] 	Max move on inst (FE_OFC76_core_n_63491): (19.51, 46.30) --> (11.95, 46.30)
[03/09 19:03:41    303s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=3005.8MB) @(0:05:03 - 0:05:04).
[03/09 19:03:41    303s] 
[03/09 19:03:41    303s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:42    304s] Move report: legalization moves 5 insts, mean move: 1.21 um, max move: 2.16 um spiral
[03/09 19:03:42    304s] 	Max move on inst (core_w_mem_inst_csa_tree_add_205_29_groupi_g5791): (48.89, 128.38) --> (48.89, 126.22)
[03/09 19:03:42    304s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 19:03:42    304s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:42    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=3005.8MB) @(0:05:04 - 0:05:04).
[03/09 19:03:42    304s] Move report: Detail placement moves 9104 insts, mean move: 0.62 um, max move: 7.51 um 
[03/09 19:03:42    304s] 	Max move on inst (FE_OFC76_core_n_63491): (19.46, 46.29) --> (11.95, 46.30)
[03/09 19:03:42    304s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3005.8MB
[03/09 19:03:42    304s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:42    304s]   maximum (X+Y) =         7.51 um
[03/09 19:03:42    304s]   inst (FE_OFC76_core_n_63491) with max move: (19.457, 46.2933) -> (11.952, 46.296)
[03/09 19:03:42    304s]   mean    (X+Y) =         0.62 um
[03/09 19:03:42    304s] Summary Report:
[03/09 19:03:42    304s] Instances move: 9104 (out of 9104 movable)
[03/09 19:03:42    304s] Instances flipped: 0
[03/09 19:03:42    304s] Mean displacement: 0.62 um
[03/09 19:03:42    304s] Max displacement: 7.51 um (Instance: FE_OFC76_core_n_63491) (19.457, 46.2933) -> (11.952, 46.296)
[03/09 19:03:42    304s] 	Length: 5 sites, height: 1 rows, site name: asap7sc7p5t, cell type: BUFx2_ASAP7_75t_SL
[03/09 19:03:42    304s] Total instances moved : 9104
[03/09 19:03:42    304s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.120, REAL:0.606, MEM:3005.8M, EPOCH TIME: 1741518222.037259
[03/09 19:03:42    304s] Total net bbox length = 1.161e+05 (6.049e+04 5.562e+04) (ext = 7.194e+03)
[03/09 19:03:42    304s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3005.8MB
[03/09 19:03:42    304s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=3005.8MB) @(0:05:03 - 0:05:04).
[03/09 19:03:42    304s] *** Finished refinePlace (0:05:04 mem=3005.8M) ***
[03/09 19:03:42    304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.5
[03/09 19:03:42    304s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.140, REAL:0.630, MEM:3005.8M, EPOCH TIME: 1741518222.040474
[03/09 19:03:42    304s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3005.8M, EPOCH TIME: 1741518222.040526
[03/09 19:03:42    304s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.018, MEM:2992.8M, EPOCH TIME: 1741518222.058440
[03/09 19:03:42    304s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.220, REAL:0.690, MEM:2992.8M, EPOCH TIME: 1741518222.058585
[03/09 19:03:42    304s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2992.8M, EPOCH TIME: 1741518222.059242
[03/09 19:03:42    304s] Starting Early Global Route congestion estimation: mem = 2992.8M
[03/09 19:03:42    304s] (I)      ==================== Layers =====================
[03/09 19:03:42    304s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:42    304s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:42    304s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:42    304s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:42    304s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:42    304s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:42    304s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:42    304s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:42    304s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:42    304s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:42    304s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:42    304s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:42    304s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:42    304s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:42    304s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:42    304s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:42    304s] (I)      Started Import and model ( Curr Mem: 2992.76 MB )
[03/09 19:03:42    304s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:42    304s] (I)      == Non-default Options ==
[03/09 19:03:42    304s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:42    304s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:42    304s] (I)      Better NDR handling                                : true
[03/09 19:03:42    304s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:42    304s] (I)      Handle via spacing rule                            : true
[03/09 19:03:42    304s] (I)      Local connection modeling                          : true
[03/09 19:03:42    304s] (I)      Local connection modeling                          : true
[03/09 19:03:42    304s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:42    304s] (I)      Maximum routing layer                              : 7
[03/09 19:03:42    304s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:42    304s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:42    304s] (I)      Move term to middle                                : true
[03/09 19:03:42    304s] (I)      Consider pin shapes                                : true
[03/09 19:03:42    304s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:42    304s] (I)      Fix pin connection bug                             : true
[03/09 19:03:42    304s] (I)      Improved local wiring                              : true
[03/09 19:03:42    304s] (I)      Model MAR                                          : true
[03/09 19:03:42    304s] (I)      Number of threads                                  : 8
[03/09 19:03:42    304s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:42    304s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:42    304s] (I)      Routing effort level                               : 500
[03/09 19:03:42    304s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:42    304s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:42    304s] (I)      Use non-blocking free Dbs wires                    : false
[03/09 19:03:42    304s] (I)      Method to set GCell size                           : row
[03/09 19:03:42    304s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:42    304s] (I)      Use row-based GCell size
[03/09 19:03:42    304s] (I)      Use row-based GCell align
[03/09 19:03:42    304s] (I)      layer 0 area = 170496
[03/09 19:03:42    304s] (I)      layer 1 area = 170496
[03/09 19:03:42    304s] (I)      layer 2 area = 170496
[03/09 19:03:42    304s] (I)      layer 3 area = 512000
[03/09 19:03:42    304s] (I)      layer 4 area = 512000
[03/09 19:03:42    304s] (I)      layer 5 area = 560000
[03/09 19:03:42    304s] (I)      layer 6 area = 560000
[03/09 19:03:42    304s] (I)      GCell unit size   : 4320
[03/09 19:03:42    304s] (I)      GCell multiplier  : 2
[03/09 19:03:42    304s] (I)      GCell row height  : 4320
[03/09 19:03:42    304s] (I)      Actual row height : 4320
[03/09 19:03:42    304s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:42    304s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:42    304s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:42    304s] [NR-eGR] M1 has no routable track
[03/09 19:03:42    304s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:42    304s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:42    304s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:42    304s] (I)      ============== Default via ===============
[03/09 19:03:42    304s] (I)      +---+------------------+-----------------+
[03/09 19:03:42    304s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:42    304s] (I)      +---+------------------+-----------------+
[03/09 19:03:42    304s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:42    304s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:42    304s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:42    304s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:42    304s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:42    304s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:42    304s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:42    304s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:42    304s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:42    304s] (I)      +---+------------------+-----------------+
[03/09 19:03:42    304s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:42    304s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:42    304s] [NR-eGR] Read 0 other shapes
[03/09 19:03:42    304s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:42    304s] [NR-eGR] #Instance Blockages : 14636
[03/09 19:03:42    304s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:42    304s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:42    304s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:42    304s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:42    304s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:42    304s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:42    304s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:42    304s] [NR-eGR] Read 9151 nets ( ignored 0 )
[03/09 19:03:42    304s] [NR-eGR] #standard cell terms   : 36824
[03/09 19:03:42    304s] [NR-eGR] #moved terms           : 19832
[03/09 19:03:42    304s] [NR-eGR] #off-track terms       : 10263
[03/09 19:03:42    304s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:42    304s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:42    304s] (I)      minStepLength[0]=240
[03/09 19:03:42    304s] (I)      minStepLength[1]=144
[03/09 19:03:42    304s] (I)      minStepLength[2]=48
[03/09 19:03:42    304s] (I)      minStepLength[3]=597
[03/09 19:03:42    304s] (I)      minStepLength[4]=469
[03/09 19:03:42    304s] (I)      minStepLength[5]=229
[03/09 19:03:42    304s] (I)      minStepLength[6]=581
[03/09 19:03:42    304s] (I)      minStepLength2[2]=496
[03/09 19:03:42    304s] (I)      minStepLength2[3]=688
[03/09 19:03:42    304s] (I)      minStepLength2[4]=800
[03/09 19:03:42    304s] (I)      minStepLength2[5]=800
[03/09 19:03:42    304s] (I)      Read Num Blocks=20020  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:42    304s] (I)      Layer 1 (H) : #blockages 16976 : #preroutes 0
[03/09 19:03:42    304s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:42    304s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:42    304s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:42    304s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:42    304s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:42    304s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:42    304s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:42    304s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:42    304s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:42    304s] (I)      Moved 0 terms for better access 
[03/09 19:03:42    304s] (I)      Number of ignored nets                =      0
[03/09 19:03:42    304s] (I)      Number of connected nets              =      0
[03/09 19:03:42    304s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:42    304s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:42    304s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:42    304s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:42    304s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:42    304s] (I)      Ndr track 0 does not exist
[03/09 19:03:42    304s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:42    304s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:42    304s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:42    304s] (I)      Site width          :   864  (dbu)
[03/09 19:03:42    304s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:42    304s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:42    304s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:42    304s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:42    304s] (I)      Grid                :    84    83     7
[03/09 19:03:42    304s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:42    304s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:42    304s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:42    304s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:42    304s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:42    304s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:42    304s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:42    304s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:42    304s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:42    304s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:42    304s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:42    304s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:42    304s] (I)      --------------------------------------------------------
[03/09 19:03:42    304s] 
[03/09 19:03:42    304s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:42    304s] [NR-eGR] Rule id: 0  Nets: 9151
[03/09 19:03:42    304s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:42    304s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:42    304s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:42    304s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:42    304s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:42    304s] [NR-eGR] ========================================
[03/09 19:03:42    304s] [NR-eGR] 
[03/09 19:03:42    304s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:42    304s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:42    304s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:42    304s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:42    304s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:42    304s] (I)      |     2 |   98112 |    42010 |        42.82% |
[03/09 19:03:42    304s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:42    304s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:42    304s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:42    304s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:42    304s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:42    304s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:42    304s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.09 sec, Curr Mem: 2996.89 MB )
[03/09 19:03:42    304s] (I)      Reset routing kernel
[03/09 19:03:42    304s] (I)      Started Global Routing ( Curr Mem: 2996.89 MB )
[03/09 19:03:42    304s] (I)      numLocalWires=0  numGlobalNetBranches=2739  numLocalNetBranches=0
[03/09 19:03:42    304s] (I)      totalPins=36900  totalGlobalPin=32384 (87.76%)
[03/09 19:03:42    304s] (I)      total 2D Cap : 360535 = (169515 H, 191020 V)
[03/09 19:03:42    304s] [NR-eGR] Layer group 1: route 9151 net(s) in layer range [2, 7]
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1a Route ============
[03/09 19:03:42    304s] (I)      Usage: 69833 = (36292 H, 33541 V) = (21.41% H, 17.56% V) = (7.839e+04um H, 7.245e+04um V)
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1b Route ============
[03/09 19:03:42    304s] (I)      Usage: 69833 = (36292 H, 33541 V) = (21.41% H, 17.56% V) = (7.839e+04um H, 7.245e+04um V)
[03/09 19:03:42    304s] (I)      Overflow of layer group 1: 0.40% H + 0.00% V. EstWL: 1.508393e+05um
[03/09 19:03:42    304s] (I)      Congestion metric : 0.40%H 0.00%V, 0.40%HV
[03/09 19:03:42    304s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1c Route ============
[03/09 19:03:42    304s] (I)      Usage: 69833 = (36292 H, 33541 V) = (21.41% H, 17.56% V) = (7.839e+04um H, 7.245e+04um V)
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1d Route ============
[03/09 19:03:42    304s] (I)      Usage: 69833 = (36292 H, 33541 V) = (21.41% H, 17.56% V) = (7.839e+04um H, 7.245e+04um V)
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1e Route ============
[03/09 19:03:42    304s] (I)      Usage: 69833 = (36292 H, 33541 V) = (21.41% H, 17.56% V) = (7.839e+04um H, 7.245e+04um V)
[03/09 19:03:42    304s] [NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.00% V. EstWL: 1.508393e+05um
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] (I)      ============  Phase 1l Route ============
[03/09 19:03:42    304s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:42    304s] (I)      Layer  2:      64659     37147      1470           0      103335    ( 0.00%) 
[03/09 19:03:42    304s] (I)      Layer  3:      84561     31829       938           0      103320    ( 0.00%) 
[03/09 19:03:42    304s] (I)      Layer  4:      58766     21484        68           0       77501    ( 0.00%) 
[03/09 19:03:42    304s] (I)      Layer  5:      57781     11369         2          80       68800    ( 0.12%) 
[03/09 19:03:42    304s] (I)      Layer  6:      46087      7812         2        2717       55409    ( 4.67%) 
[03/09 19:03:42    304s] (I)      Layer  7:      46770      1806         0        2742       55375    ( 4.72%) 
[03/09 19:03:42    304s] (I)      Total:        358624    111447      2480        5538      463740    ( 1.18%) 
[03/09 19:03:42    304s] (I)      
[03/09 19:03:42    304s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:42    304s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 19:03:42    304s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:42    304s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[03/09 19:03:42    304s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:42    304s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:42    304s] [NR-eGR]      M2 ( 2)       559( 8.11%)       146( 2.12%)        40( 0.58%)         7( 0.10%)   (10.91%) 
[03/09 19:03:42    304s] [NR-eGR]      M3 ( 3)       332( 4.82%)       104( 1.51%)        21( 0.30%)         2( 0.03%)   ( 6.66%) 
[03/09 19:03:42    304s] [NR-eGR]      M4 ( 4)        52( 0.75%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.80%) 
[03/09 19:03:42    304s] [NR-eGR]      M5 ( 5)         2( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:03:42    304s] [NR-eGR]      M6 ( 6)         2( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[03/09 19:03:42    304s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:42    304s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:42    304s] [NR-eGR]        Total       947( 2.33%)       253( 0.62%)        61( 0.15%)         9( 0.02%)   ( 3.12%) 
[03/09 19:03:42    304s] [NR-eGR] 
[03/09 19:03:42    304s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.12 sec, Curr Mem: 2996.89 MB )
[03/09 19:03:42    304s] (I)      total 2D Cap : 336559 = (163892 H, 172667 V)
[03/09 19:03:42    304s] [NR-eGR] Overflow after Early Global Route 0.29% H + 0.10% V
[03/09 19:03:42    304s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2996.9M
[03/09 19:03:42    304s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.620, REAL:0.216, MEM:2996.9M, EPOCH TIME: 1741518222.275287
[03/09 19:03:42    304s] OPERPROF: Starting HotSpotCal at level 1, MEM:2996.9M, EPOCH TIME: 1741518222.275335
[03/09 19:03:42    304s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:42    304s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:42    304s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:42    304s] [hotspot] | normalized |        151.22 |        481.89 |
[03/09 19:03:42    304s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:42    304s] Local HotSpot Analysis: normalized max congestion hotspot area = 151.22, normalized total congestion hotspot area = 481.89 (area is in unit of 4 std-cell row bins)
[03/09 19:03:42    304s] [hotspot] max/total 151.22/481.89, big hotspot (>10) total 351.00
[03/09 19:03:42    304s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] |  1  |     5.26    35.50   169.42    61.42 |      105.00   |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] |  2  |     9.58    65.74   130.54    87.34 |       81.11   |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] |  3  |   139.18    65.74   173.74    83.02 |       18.33   |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] |  4  |   121.90   108.94   134.86   139.18 |       13.33   |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] [hotspot] |  5  |    57.10    22.54    78.70    35.50 |       13.22   |
[03/09 19:03:42    304s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:42    304s] Top 5 hotspots total area: 231.00
[03/09 19:03:42    304s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.007, MEM:2996.9M, EPOCH TIME: 1741518222.282246
[03/09 19:03:42    304s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2996.9M, EPOCH TIME: 1741518222.282328
[03/09 19:03:42    304s] Starting Early Global Route wiring: mem = 2996.9M
[03/09 19:03:42    304s] (I)      ============= Track Assignment ============
[03/09 19:03:42    304s] (I)      Started Track Assignment (8T) ( Curr Mem: 2996.88 MB )
[03/09 19:03:42    304s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[03/09 19:03:42    304s] (I)      Run Multi-thread track assignment
[03/09 19:03:42    305s] (I)      Finished Track Assignment (8T) ( CPU: 0.34 sec, Real: 0.05 sec, Curr Mem: 2996.89 MB )
[03/09 19:03:42    305s] (I)      Started Export ( Curr Mem: 2996.89 MB )
[03/09 19:03:42    305s] [NR-eGR]              Length (um)    Vias 
[03/09 19:03:42    305s] [NR-eGR] ---------------------------------
[03/09 19:03:42    305s] [NR-eGR]  M1   (1V)             0   34874 
[03/09 19:03:42    305s] [NR-eGR]  M2   (2H)         30293   47008 
[03/09 19:03:42    305s] [NR-eGR]  M3   (3V)         51308   15189 
[03/09 19:03:42    305s] [NR-eGR]  M4   (4H)         38163    5490 
[03/09 19:03:42    305s] [NR-eGR]  M5   (5V)         21352    1899 
[03/09 19:03:42    305s] [NR-eGR]  M6   (6H)         16093     365 
[03/09 19:03:42    305s] [NR-eGR]  M7   (7V)          3915       0 
[03/09 19:03:42    305s] [NR-eGR]  M8   (8H)             0       0 
[03/09 19:03:42    305s] [NR-eGR]  M9   (9V)             0       0 
[03/09 19:03:42    305s] [NR-eGR]  Pad  (10H)            0       0 
[03/09 19:03:42    305s] [NR-eGR] ---------------------------------
[03/09 19:03:42    305s] [NR-eGR]       Total       161125  104825 
[03/09 19:03:42    305s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:42    305s] [NR-eGR] Total half perimeter of net bounding box: 116111um
[03/09 19:03:42    305s] [NR-eGR] Total length: 161125um, number of vias: 104825
[03/09 19:03:42    305s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:42    305s] [NR-eGR] Total eGR-routed clock nets wire length: 5936um, number of vias: 5392
[03/09 19:03:42    305s] [NR-eGR] --------------------------------------------------------------------------
[03/09 19:03:42    305s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.08 sec, Curr Mem: 2996.89 MB )
[03/09 19:03:42    305s] Early Global Route wiring runtime: 0.18 seconds, mem = 2992.9M
[03/09 19:03:42    305s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.560, REAL:0.178, MEM:2992.9M, EPOCH TIME: 1741518222.460173
[03/09 19:03:42    305s] 0 delay mode for cte disabled.
[03/09 19:03:42    305s] SKP cleared!
[03/09 19:03:42    305s] 
[03/09 19:03:42    305s] *** Finished incrementalPlace (cpu=0:01:40, real=0:00:20.0)***
[03/09 19:03:42    305s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2656.8M, EPOCH TIME: 1741518222.489143
[03/09 19:03:42    305s] All LLGs are deleted
[03/09 19:03:42    305s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2656.8M, EPOCH TIME: 1741518222.489267
[03/09 19:03:42    305s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:2656.8M, EPOCH TIME: 1741518222.494469
[03/09 19:03:42    305s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2630.8M, EPOCH TIME: 1741518222.499075
[03/09 19:03:42    305s] Start to check current routing status for nets...
[03/09 19:03:42    305s] All nets are already routed correctly.
[03/09 19:03:42    305s] End to check current routing status for nets (mem=2630.8M)
[03/09 19:03:42    305s] Extraction called for design 'sha256' of instances=11274 and nets=9235 using extraction engine 'preRoute' .
[03/09 19:03:42    305s] PreRoute RC Extraction called for design sha256.
[03/09 19:03:42    305s] RC Extraction called in multi-corner(1) mode.
[03/09 19:03:42    305s] RCMode: PreRoute
[03/09 19:03:42    305s]       RC Corner Indexes            0   
[03/09 19:03:42    305s] Capacitance Scaling Factor   : 1.00000 
[03/09 19:03:42    305s] Resistance Scaling Factor    : 1.00000 
[03/09 19:03:42    305s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 19:03:42    305s] Clock Res. Scaling Factor    : 1.00000 
[03/09 19:03:42    305s] Shrink Factor                : 1.00000
[03/09 19:03:42    305s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 19:03:42    305s] Using Quantus QRC technology file ...
[03/09 19:03:42    305s] 
[03/09 19:03:42    305s] Trim Metal Layers:
[03/09 19:03:42    305s] LayerId::1 widthSet size::1
[03/09 19:03:42    305s] LayerId::2 widthSet size::1
[03/09 19:03:42    305s] LayerId::3 widthSet size::1
[03/09 19:03:42    305s] LayerId::4 widthSet size::1
[03/09 19:03:42    305s] LayerId::5 widthSet size::1
[03/09 19:03:42    305s] LayerId::6 widthSet size::1
[03/09 19:03:42    305s] LayerId::7 widthSet size::1
[03/09 19:03:42    305s] LayerId::8 widthSet size::1
[03/09 19:03:42    305s] LayerId::9 widthSet size::1
[03/09 19:03:42    305s] LayerId::10 widthSet size::1
[03/09 19:03:42    305s] Updating RC grid for preRoute extraction ...
[03/09 19:03:42    305s] eee: pegSigSF::1.070000
[03/09 19:03:42    305s] Initializing multi-corner resistance tables ...
[03/09 19:03:42    305s] eee: l::1 avDens::0.000826 usedTrk::17.899445 availTrk::21675.000000 sigTrk::17.899445
[03/09 19:03:42    305s] eee: l::2 avDens::0.243185 usedTrk::5271.028476 availTrk::21675.000000 sigTrk::5271.028476
[03/09 19:03:42    305s] eee: l::3 avDens::0.242699 usedTrk::5242.304363 availTrk::21600.000000 sigTrk::5242.304363
[03/09 19:03:42    305s] eee: l::4 avDens::0.242382 usedTrk::3803.876159 availTrk::15693.750000 sigTrk::3803.876159
[03/09 19:03:42    305s] eee: l::5 avDens::0.146274 usedTrk::1982.016244 availTrk::13550.000000 sigTrk::1982.016244
[03/09 19:03:42    305s] eee: l::6 avDens::0.135124 usedTrk::1504.948330 availTrk::11137.500000 sigTrk::1504.948330
[03/09 19:03:42    305s] eee: l::7 avDens::0.046314 usedTrk::379.047407 availTrk::8184.375000 sigTrk::379.047407
[03/09 19:03:42    305s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:42    305s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:42    305s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:42    305s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:42    305s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300997 ; uaWl: 1.000000 ; uaWlH: 0.493555 ; aWlH: 0.000000 ; Pmax: 0.889300 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.582750 ;
[03/09 19:03:42    305s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2630.789M)
[03/09 19:03:43    305s] Compute RC Scale Done ...
[03/09 19:03:43    305s] **optDesign ... cpu = 0:02:21, real = 0:00:42, mem = 1671.0M, totSessionCpu=0:05:06 **
[03/09 19:03:43    305s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 19:03:43    305s] #################################################################################
[03/09 19:03:43    305s] # Design Stage: PreRoute
[03/09 19:03:43    305s] # Design Name: sha256
[03/09 19:03:43    305s] # Design Mode: 7nm
[03/09 19:03:43    305s] # Analysis Mode: MMMC Non-OCV 
[03/09 19:03:43    305s] # Parasitics Mode: No SPEF/RCDB 
[03/09 19:03:43    305s] # Signoff Settings: SI Off 
[03/09 19:03:43    305s] #################################################################################
[03/09 19:03:43    306s] Topological Sorting (REAL = 0:00:00.0, MEM = 2631.3M, InitMEM = 2631.3M)
[03/09 19:03:43    306s] Calculate delays in Single mode...
[03/09 19:03:43    306s] Start delay calculation (fullDC) (8 T). (MEM=2631.27)
[03/09 19:03:43    307s] End AAE Lib Interpolated Model. (MEM=2642.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 19:03:43    309s] Total number of fetched objects 9195
[03/09 19:03:43    309s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 19:03:43    309s] End delay calculation. (MEM=2935.1 CPU=0:00:02.1 REAL=0:00:00.0)
[03/09 19:03:43    309s] End delay calculation (fullDC). (MEM=2935.1 CPU=0:00:02.7 REAL=0:00:00.0)
[03/09 19:03:43    309s] *** CDM Built up (cpu=0:00:03.7  real=0:00:00.0  mem= 2935.1M) ***
[03/09 19:03:44    310s] *** IncrReplace #1 [finish] : cpu/real = 0:01:45.1/0:00:21.4 (4.9), totSession cpu/real = 0:05:10.2/0:01:38.9 (3.1), mem = 2935.1M
[03/09 19:03:44    310s] 
[03/09 19:03:44    310s] =============================================================================================
[03/09 19:03:44    310s]  Step TAT Report for IncrReplace #1                                             21.13-s100_1
[03/09 19:03:44    310s] =============================================================================================
[03/09 19:03:44    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:44    310s] ---------------------------------------------------------------------------------------------
[03/09 19:03:44    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:44    310s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 19:03:44    310s] [ FullDelayCalc          ]      1   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:02.7    5.2
[03/09 19:03:44    310s] [ MISC                   ]          0:00:20.8  (  97.0 % )     0:00:20.8 /  0:01:42.3    4.9
[03/09 19:03:44    310s] ---------------------------------------------------------------------------------------------
[03/09 19:03:44    310s]  IncrReplace #1 TOTAL               0:00:21.4  ( 100.0 % )     0:00:21.4 /  0:01:45.1    4.9
[03/09 19:03:44    310s] ---------------------------------------------------------------------------------------------
[03/09 19:03:44    310s] 
[03/09 19:03:44    310s] Deleting Lib Analyzer.
[03/09 19:03:44    310s] Begin: GigaOpt DRV Optimization
[03/09 19:03:44    310s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[03/09 19:03:44    310s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:05:10.8/0:01:39.2 (3.1), mem = 2967.1M
[03/09 19:03:44    310s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:44    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.8
[03/09 19:03:44    310s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:44    310s] ### Creating PhyDesignMc. totSessionCpu=0:05:11 mem=2967.1M
[03/09 19:03:44    310s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/09 19:03:44    310s] OPERPROF: Starting DPlace-Init at level 1, MEM:2967.1M, EPOCH TIME: 1741518224.426942
[03/09 19:03:44    310s] z: 1, totalTracks: 0
[03/09 19:03:44    310s] z: 3, totalTracks: 1
[03/09 19:03:44    310s] z: 5, totalTracks: 1
[03/09 19:03:44    310s] z: 7, totalTracks: 1
[03/09 19:03:44    310s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:44    310s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:44    310s] OPERPROF:   Starting CceInit at level 2, MEM:2967.1M, EPOCH TIME: 1741518224.428160
[03/09 19:03:44    310s] Initializing Route Infrastructure for color support ...
[03/09 19:03:44    310s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2967.1M, EPOCH TIME: 1741518224.428211
[03/09 19:03:44    310s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2967.1M, EPOCH TIME: 1741518224.428810
[03/09 19:03:44    310s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:44    310s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2967.1M, EPOCH TIME: 1741518224.428857
[03/09 19:03:44    310s] All LLGs are deleted
[03/09 19:03:44    310s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2967.1M, EPOCH TIME: 1741518224.434918
[03/09 19:03:44    310s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2967.1M, EPOCH TIME: 1741518224.435066
[03/09 19:03:44    310s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2967.1M, EPOCH TIME: 1741518224.437253
[03/09 19:03:44    310s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3063.1M, EPOCH TIME: 1741518224.439047
[03/09 19:03:44    310s] Core basic site is asap7sc7p5t
[03/09 19:03:44    310s] z: 1, totalTracks: 0
[03/09 19:03:44    310s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:44    310s] z: 3, totalTracks: 1
[03/09 19:03:44    310s] z: 5, totalTracks: 1
[03/09 19:03:44    310s] z: 7, totalTracks: 1
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:44    310s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:44    310s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:44    310s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:44    310s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:44    310s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3063.1M, EPOCH TIME: 1741518224.447677
[03/09 19:03:44    310s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:3095.1M, EPOCH TIME: 1741518224.451818
[03/09 19:03:44    310s] Fast DP-INIT is on for default
[03/09 19:03:44    310s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[03/09 19:03:44    310s] z: 9, totalTracks: 1
[03/09 19:03:44    310s] z: 1, totalTracks: 0
[03/09 19:03:44    310s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.019, MEM:3095.1M, EPOCH TIME: 1741518224.457674
[03/09 19:03:44    310s] 
[03/09 19:03:44    310s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:44    310s] OPERPROF:     Starting CMU at level 3, MEM:3095.1M, EPOCH TIME: 1741518224.461789
[03/09 19:03:44    310s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3095.1M, EPOCH TIME: 1741518224.462597
[03/09 19:03:44    310s] 
[03/09 19:03:44    310s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:44    310s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:2967.1M, EPOCH TIME: 1741518224.464160
[03/09 19:03:44    310s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2967.1M, EPOCH TIME: 1741518224.464224
[03/09 19:03:44    310s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2967.1M, EPOCH TIME: 1741518224.465856
[03/09 19:03:44    310s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2967.1MB).
[03/09 19:03:44    310s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:2967.1M, EPOCH TIME: 1741518224.467180
[03/09 19:03:44    310s] TotalInstCnt at PhyDesignMc Initialization: 9,104
[03/09 19:03:44    310s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:11 mem=2967.1M
[03/09 19:03:44    310s] ### Creating RouteCongInterface, started
[03/09 19:03:44    310s] 
[03/09 19:03:44    310s] Creating Lib Analyzer ...
[03/09 19:03:44    311s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[03/09 19:03:44    311s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/09 19:03:44    311s] Total number of usable buffers from Lib Analyzer: 17 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[03/09 19:03:44    311s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[03/09 19:03:44    311s] Total number of usable delay cells from Lib Analyzer: 5 ( HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L)
[03/09 19:03:44    311s] 
[03/09 19:03:44    311s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:45    311s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:11 mem=2967.1M
[03/09 19:03:45    311s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:12 mem=2967.1M
[03/09 19:03:45    311s] Creating Lib Analyzer, finished. 
[03/09 19:03:45    311s] 
[03/09 19:03:45    311s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 19:03:45    311s] 
[03/09 19:03:45    311s] #optDebug: {0, 1.000}
[03/09 19:03:45    311s] ### Creating RouteCongInterface, finished
[03/09 19:03:45    311s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:45    311s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=2967.1M
[03/09 19:03:45    311s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=2967.1M
[03/09 19:03:45    312s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:45    312s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:45    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:45    312s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 19:03:45    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:45    312s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 19:03:45    312s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:45    312s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:45    312s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:45    312s] Info: violation cost 84.872650 (cap = 0.000000, tran = 84.872650, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:45    312s] |    16|   485|    -0.18|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0| 80.03%|          |         |
[03/09 19:03:46    314s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:46    314s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:46    314s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:46    314s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       6|       0|      12| 80.05%| 0:00:01.0|  3303.1M|
[03/09 19:03:46    314s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:46    314s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:46    314s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:46    314s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 80.05%| 0:00:00.0|  3303.1M|
[03/09 19:03:46    314s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:46    314s] Bottom Preferred Layer:
[03/09 19:03:46    314s] +-----------+------------+----------+
[03/09 19:03:46    314s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 19:03:46    314s] +-----------+------------+----------+
[03/09 19:03:46    314s] | M4 (z=4)  |          3 | default  |
[03/09 19:03:46    314s] +-----------+------------+----------+
[03/09 19:03:46    314s] Via Pillar Rule:
[03/09 19:03:46    314s]     None
[03/09 19:03:46    314s] 
[03/09 19:03:46    314s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=3303.1M) ***
[03/09 19:03:46    314s] 
[03/09 19:03:46    314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3303.1M, EPOCH TIME: 1741518226.143239
[03/09 19:03:46    314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.013, MEM:3301.1M, EPOCH TIME: 1741518226.156640
[03/09 19:03:46    314s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3301.1M, EPOCH TIME: 1741518226.162855
[03/09 19:03:46    314s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3301.1M, EPOCH TIME: 1741518226.162935
[03/09 19:03:46    314s] OPERPROF:     Starting CceInit at level 3, MEM:3301.1M, EPOCH TIME: 1741518226.164063
[03/09 19:03:46    314s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:3301.1M, EPOCH TIME: 1741518226.164109
[03/09 19:03:46    314s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:3301.1M, EPOCH TIME: 1741518226.164750
[03/09 19:03:46    314s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:3301.1M, EPOCH TIME: 1741518226.164792
[03/09 19:03:46    314s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3301.1M, EPOCH TIME: 1741518226.171880
[03/09 19:03:46    314s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:46    314s] OPERPROF:       Starting CMU at level 4, MEM:3397.1M, EPOCH TIME: 1741518226.193934
[03/09 19:03:46    314s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:3397.1M, EPOCH TIME: 1741518226.194852
[03/09 19:03:46    314s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:3301.1M, EPOCH TIME: 1741518226.196225
[03/09 19:03:46    314s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3301.1M, EPOCH TIME: 1741518226.196277
[03/09 19:03:46    314s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3301.1M, EPOCH TIME: 1741518226.197707
[03/09 19:03:46    314s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.036, MEM:3301.1M, EPOCH TIME: 1741518226.199081
[03/09 19:03:46    314s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.036, MEM:3301.1M, EPOCH TIME: 1741518226.199121
[03/09 19:03:46    314s] TDRefine: refinePlace mode is spiral
[03/09 19:03:46    314s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.6
[03/09 19:03:46    314s] OPERPROF: Starting RefinePlace at level 1, MEM:3301.1M, EPOCH TIME: 1741518226.199193
[03/09 19:03:46    314s] *** Starting refinePlace (0:05:14 mem=3301.1M) ***
[03/09 19:03:46    314s] Total net bbox length = 1.168e+05 (6.083e+04 5.595e+04) (ext = 7.194e+03)
[03/09 19:03:46    314s] 
[03/09 19:03:46    314s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:46    314s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:3301.1M, EPOCH TIME: 1741518226.203912
[03/09 19:03:46    314s] # Found 0 legal fixed insts to color.
[03/09 19:03:46    314s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.000, MEM:3301.1M, EPOCH TIME: 1741518226.204375
[03/09 19:03:46    314s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:46    314s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:46    314s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:46    314s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:46    314s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:46    314s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3301.1M, EPOCH TIME: 1741518226.213400
[03/09 19:03:46    314s] Starting refinePlace ...
[03/09 19:03:46    314s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:46    314s] One DDP V2 for no tweak run.
[03/09 19:03:46    314s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:46    314s]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 19:03:46    314s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3302.3MB) @(0:05:14 - 0:05:14).
[03/09 19:03:46    314s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:46    314s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:03:46    314s] 
[03/09 19:03:46    314s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:46    314s] Move report: legalization moves 13 insts, mean move: 1.13 um, max move: 2.81 um spiral
[03/09 19:03:46    314s] 	Max move on inst (FE_OFC101_n_295): (107.42, 161.86) --> (105.70, 162.94)
[03/09 19:03:46    314s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[03/09 19:03:46    314s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:46    314s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3325.6MB) @(0:05:14 - 0:05:15).
[03/09 19:03:46    314s] Move report: Detail placement moves 13 insts, mean move: 1.13 um, max move: 2.81 um 
[03/09 19:03:46    314s] 	Max move on inst (FE_OFC101_n_295): (107.42, 161.86) --> (105.70, 162.94)
[03/09 19:03:46    314s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3325.6MB
[03/09 19:03:46    314s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:46    314s]   maximum (X+Y) =         2.81 um
[03/09 19:03:46    314s]   inst (FE_OFC101_n_295) with max move: (107.424, 161.856) -> (105.696, 162.936)
[03/09 19:03:46    314s]   mean    (X+Y) =         1.13 um
[03/09 19:03:46    314s] Summary Report:
[03/09 19:03:46    314s] Instances move: 13 (out of 9110 movable)
[03/09 19:03:46    314s] Instances flipped: 0
[03/09 19:03:46    314s] Mean displacement: 1.13 um
[03/09 19:03:46    314s] Max displacement: 2.81 um (Instance: FE_OFC101_n_295) (107.424, 161.856) -> (105.696, 162.936)
[03/09 19:03:46    314s] 	Length: 4 sites, height: 1 rows, site name: asap7sc7p5t, cell type: HB1xp67_ASAP7_75t_L
[03/09 19:03:46    314s] Total instances moved : 13
[03/09 19:03:46    314s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.380, REAL:0.206, MEM:3325.6M, EPOCH TIME: 1741518226.418960
[03/09 19:03:46    314s] Total net bbox length = 1.168e+05 (6.084e+04 5.596e+04) (ext = 7.194e+03)
[03/09 19:03:46    314s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3325.6MB
[03/09 19:03:46    314s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3325.6MB) @(0:05:14 - 0:05:15).
[03/09 19:03:46    314s] *** Finished refinePlace (0:05:15 mem=3325.6M) ***
[03/09 19:03:46    314s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.6
[03/09 19:03:46    314s] OPERPROF: Finished RefinePlace at level 1, CPU:0.400, REAL:0.223, MEM:3325.6M, EPOCH TIME: 1741518226.422157
[03/09 19:03:46    314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3325.6M, EPOCH TIME: 1741518226.467914
[03/09 19:03:46    314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.020, MEM:3303.6M, EPOCH TIME: 1741518226.487817
[03/09 19:03:46    314s] *** maximum move = 2.81 um ***
[03/09 19:03:46    314s] *** Finished re-routing un-routed nets (3303.6M) ***
[03/09 19:03:46    314s] OPERPROF: Starting DPlace-Init at level 1, MEM:3303.6M, EPOCH TIME: 1741518226.507980
[03/09 19:03:46    314s] OPERPROF:   Starting CceInit at level 2, MEM:3303.6M, EPOCH TIME: 1741518226.509183
[03/09 19:03:46    314s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3303.6M, EPOCH TIME: 1741518226.509231
[03/09 19:03:46    314s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3303.6M, EPOCH TIME: 1741518226.509854
[03/09 19:03:46    314s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3303.6M, EPOCH TIME: 1741518226.509896
[03/09 19:03:46    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3303.6M, EPOCH TIME: 1741518226.516738
[03/09 19:03:46    314s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:46    314s] OPERPROF:     Starting CMU at level 3, MEM:3399.6M, EPOCH TIME: 1741518226.542710
[03/09 19:03:46    314s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3399.6M, EPOCH TIME: 1741518226.543618
[03/09 19:03:46    314s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:3303.6M, EPOCH TIME: 1741518226.545007
[03/09 19:03:46    314s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3303.6M, EPOCH TIME: 1741518226.545062
[03/09 19:03:46    314s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3303.6M, EPOCH TIME: 1741518226.546502
[03/09 19:03:46    314s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.040, MEM:3303.6M, EPOCH TIME: 1741518226.547901
[03/09 19:03:46    314s] 
[03/09 19:03:46    314s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=3303.6M) ***
[03/09 19:03:46    315s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:46    315s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:46    315s] Total-nets :: 9157, Stn-nets :: 0, ratio :: 0 %, Total-len 161125, Stn-len 0
[03/09 19:03:46    315s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3094.1M, EPOCH TIME: 1741518226.699921
[03/09 19:03:46    315s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.028, MEM:2737.9M, EPOCH TIME: 1741518226.728384
[03/09 19:03:46    315s] TotalInstCnt at PhyDesignMc Destruction: 9,110
[03/09 19:03:46    315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.8
[03/09 19:03:46    315s] *** DrvOpt #3 [finish] : cpu/real = 0:00:04.4/0:00:02.3 (1.9), totSession cpu/real = 0:05:15.1/0:01:41.6 (3.1), mem = 2737.9M
[03/09 19:03:46    315s] 
[03/09 19:03:46    315s] =============================================================================================
[03/09 19:03:46    315s]  Step TAT Report for DrvOpt #3                                                  21.13-s100_1
[03/09 19:03:46    315s] =============================================================================================
[03/09 19:03:46    315s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:46    315s] ---------------------------------------------------------------------------------------------
[03/09 19:03:46    315s] [ SlackTraversorInit     ]      2   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/09 19:03:46    315s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  24.5 % )     0:00:00.6 /  0:00:00.6    1.1
[03/09 19:03:46    315s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:46    315s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.6
[03/09 19:03:46    315s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/09 19:03:46    315s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:46    315s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:01.5    4.1
[03/09 19:03:46    315s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:46    315s] [ OptEval                ]      2   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.7    4.4
[03/09 19:03:46    315s] [ OptCommit              ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/09 19:03:46    315s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.4    4.2
[03/09 19:03:46    315s] [ IncrDelayCalc          ]     10   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.4    5.5
[03/09 19:03:46    315s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    6.6
[03/09 19:03:46    315s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.1    2.7
[03/09 19:03:46    315s] [ RefinePlace            ]      1   0:00:00.5  (  19.9 % )     0:00:00.5 /  0:00:00.8    1.6
[03/09 19:03:46    315s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.3    4.3
[03/09 19:03:46    315s] [ MISC                   ]          0:00:00.6  (  25.7 % )     0:00:00.6 /  0:00:01.0    1.7
[03/09 19:03:46    315s] ---------------------------------------------------------------------------------------------
[03/09 19:03:46    315s]  DrvOpt #3 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:04.4    1.9
[03/09 19:03:46    315s] ---------------------------------------------------------------------------------------------
[03/09 19:03:46    315s] 
[03/09 19:03:46    315s] End: GigaOpt DRV Optimization
[03/09 19:03:46    315s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2737.9M, EPOCH TIME: 1741518226.739080
[03/09 19:03:46    315s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:46    315s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:2730.6M, EPOCH TIME: 1741518226.763385
[03/09 19:03:46    315s] 
------------------------------------------------------------------
     Summary (cpu=0.07min real=0.03min mem=2737.9M)
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.051%
Routing Overflow: 0.29% H and 0.10% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:31, real = 0:00:45, mem = 1819.8M, totSessionCpu=0:05:16 **
[03/09 19:03:46    315s] *** Timing Is met
[03/09 19:03:46    315s] *** Check timing (0:00:00.0)
[03/09 19:03:46    315s] *** Timing Is met
[03/09 19:03:46    315s] *** Check timing (0:00:00.0)
[03/09 19:03:47    315s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/09 19:03:47    315s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:47    315s] ### Creating LA Mngr. totSessionCpu=0:05:16 mem=2730.2M
[03/09 19:03:47    315s] ### Creating LA Mngr, finished. totSessionCpu=0:05:16 mem=2730.2M
[03/09 19:03:47    315s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:47    315s] ### Creating PhyDesignMc. totSessionCpu=0:05:16 mem=3079.3M
[03/09 19:03:47    315s] OPERPROF: Starting DPlace-Init at level 1, MEM:3079.3M, EPOCH TIME: 1741518227.058837
[03/09 19:03:47    315s] z: 1, totalTracks: 0
[03/09 19:03:47    315s] z: 3, totalTracks: 1
[03/09 19:03:47    315s] z: 5, totalTracks: 1
[03/09 19:03:47    315s] z: 7, totalTracks: 1
[03/09 19:03:47    315s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:47    315s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:47    315s] OPERPROF:   Starting CceInit at level 2, MEM:3079.3M, EPOCH TIME: 1741518227.060027
[03/09 19:03:47    315s] Initializing Route Infrastructure for color support ...
[03/09 19:03:47    315s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3079.3M, EPOCH TIME: 1741518227.060077
[03/09 19:03:47    315s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3079.3M, EPOCH TIME: 1741518227.060679
[03/09 19:03:47    315s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:47    315s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3079.3M, EPOCH TIME: 1741518227.060725
[03/09 19:03:47    315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3079.3M, EPOCH TIME: 1741518227.067650
[03/09 19:03:47    315s] z: 1, totalTracks: 0
[03/09 19:03:47    315s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:47    315s] z: 3, totalTracks: 1
[03/09 19:03:47    315s] z: 5, totalTracks: 1
[03/09 19:03:47    315s] z: 7, totalTracks: 1
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:47    315s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:47    315s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:47    315s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:47    315s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:47    315s] z: 9, totalTracks: 1
[03/09 19:03:47    315s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:47    315s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:47    315s] 
[03/09 19:03:47    315s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:47    315s] OPERPROF:     Starting CMU at level 3, MEM:3207.4M, EPOCH TIME: 1741518227.088865
[03/09 19:03:47    315s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:3207.4M, EPOCH TIME: 1741518227.089791
[03/09 19:03:47    315s] 
[03/09 19:03:47    315s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:47    315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:3111.3M, EPOCH TIME: 1741518227.091180
[03/09 19:03:47    315s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3111.3M, EPOCH TIME: 1741518227.091233
[03/09 19:03:47    315s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3111.3M, EPOCH TIME: 1741518227.092714
[03/09 19:03:47    315s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3111.3MB).
[03/09 19:03:47    315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.035, MEM:3111.3M, EPOCH TIME: 1741518227.094089
[03/09 19:03:47    315s] TotalInstCnt at PhyDesignMc Initialization: 9,110
[03/09 19:03:47    315s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:16 mem=3111.4M
[03/09 19:03:47    315s] Begin: Area Reclaim Optimization
[03/09 19:03:47    315s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:05:15.9/0:01:42.0 (3.1), mem = 3111.4M
[03/09 19:03:47    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.9
[03/09 19:03:47    315s] ### Creating RouteCongInterface, started
[03/09 19:03:47    315s] 
[03/09 19:03:47    315s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[03/09 19:03:47    315s] 
[03/09 19:03:47    315s] #optDebug: {0, 1.000}
[03/09 19:03:47    315s] ### Creating RouteCongInterface, finished
[03/09 19:03:47    315s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:47    315s] ### Creating LA Mngr. totSessionCpu=0:05:16 mem=3111.4M
[03/09 19:03:47    315s] ### Creating LA Mngr, finished. totSessionCpu=0:05:16 mem=3111.4M
[03/09 19:03:47    316s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:47    316s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:47    316s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 80.05
[03/09 19:03:47    316s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:47    316s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/09 19:03:47    316s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:47    316s] |   80.05%|        -|   0.000|   0.000|   0:00:00.0| 3111.3M|
[03/09 19:03:47    316s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:47    316s] |   80.05%|        2|   0.000|   0.000|   0:00:00.0| 3273.0M|
[03/09 19:03:48    317s] |   80.05%|        0|   0.000|   0.000|   0:00:01.0| 3273.0M|
[03/09 19:03:48    317s] |   80.05%|        2|   0.000|   0.000|   0:00:00.0| 3273.0M|
[03/09 19:03:48    317s] |   80.05%|        0|   0.000|   0.000|   0:00:00.0| 3273.0M|
[03/09 19:03:48    317s] #optDebug: <stH: 1.0800 MiSeL: 28.5985>
[03/09 19:03:48    317s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[03/09 19:03:48    317s] |   80.05%|        0|   0.000|   0.000|   0:00:00.0| 3273.0M|
[03/09 19:03:48    317s] +---------+---------+--------+--------+------------+--------+
[03/09 19:03:48    317s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 80.05
[03/09 19:03:48    317s] 
[03/09 19:03:48    317s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[03/09 19:03:48    317s] --------------------------------------------------------------
[03/09 19:03:48    317s] |                                   | Total     | Sequential |
[03/09 19:03:48    317s] --------------------------------------------------------------
[03/09 19:03:48    317s] | Num insts resized                 |       2  |       0    |
[03/09 19:03:48    317s] | Num insts undone                  |       0  |       0    |
[03/09 19:03:48    317s] | Num insts Downsized               |       2  |       0    |
[03/09 19:03:48    317s] | Num insts Samesized               |       0  |       0    |
[03/09 19:03:48    317s] | Num insts Upsized                 |       0  |       0    |
[03/09 19:03:48    317s] | Num multiple commits+uncommits    |       0  |       -    |
[03/09 19:03:48    317s] --------------------------------------------------------------
[03/09 19:03:48    317s] Bottom Preferred Layer:
[03/09 19:03:48    317s] +-----------+------------+----------+
[03/09 19:03:48    317s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 19:03:48    317s] +-----------+------------+----------+
[03/09 19:03:48    317s] | M4 (z=4)  |          1 | default  |
[03/09 19:03:48    317s] +-----------+------------+----------+
[03/09 19:03:48    317s] Via Pillar Rule:
[03/09 19:03:48    317s]     None
[03/09 19:03:48    317s] 
[03/09 19:03:48    317s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[03/09 19:03:48    317s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
[03/09 19:03:48    317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3273.0M, EPOCH TIME: 1741518228.270047
[03/09 19:03:48    317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.014, MEM:3273.0M, EPOCH TIME: 1741518228.284050
[03/09 19:03:48    317s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3273.0M, EPOCH TIME: 1741518228.289816
[03/09 19:03:48    317s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.289908
[03/09 19:03:48    317s] OPERPROF:     Starting CceInit at level 3, MEM:3273.0M, EPOCH TIME: 1741518228.290600
[03/09 19:03:48    317s] OPERPROF:       Starting RouteInfrastructureColorSupport at level 4, MEM:3273.0M, EPOCH TIME: 1741518228.290646
[03/09 19:03:48    317s] OPERPROF:       Finished RouteInfrastructureColorSupport at level 4, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.291240
[03/09 19:03:48    317s] OPERPROF:     Finished CceInit at level 3, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.291282
[03/09 19:03:48    317s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3273.0M, EPOCH TIME: 1741518228.298877
[03/09 19:03:48    317s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:48    317s] OPERPROF:       Starting CMU at level 4, MEM:3369.0M, EPOCH TIME: 1741518228.322959
[03/09 19:03:48    317s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3369.0M, EPOCH TIME: 1741518228.323907
[03/09 19:03:48    317s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.026, MEM:3273.0M, EPOCH TIME: 1741518228.325292
[03/09 19:03:48    317s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3273.0M, EPOCH TIME: 1741518228.325346
[03/09 19:03:48    317s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.326786
[03/09 19:03:48    317s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.038, MEM:3273.0M, EPOCH TIME: 1741518228.328136
[03/09 19:03:48    317s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.038, MEM:3273.0M, EPOCH TIME: 1741518228.328177
[03/09 19:03:48    317s] TDRefine: refinePlace mode is spiral
[03/09 19:03:48    317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.7
[03/09 19:03:48    317s] OPERPROF: Starting RefinePlace at level 1, MEM:3273.0M, EPOCH TIME: 1741518228.328246
[03/09 19:03:48    317s] *** Starting refinePlace (0:05:18 mem=3273.0M) ***
[03/09 19:03:48    317s] Total net bbox length = 1.168e+05 (6.084e+04 5.596e+04) (ext = 7.194e+03)
[03/09 19:03:48    317s] 
[03/09 19:03:48    317s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:48    317s] OPERPROF:   Starting RPlaceColorFixedInsts at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.334052
[03/09 19:03:48    317s] # Found 0 legal fixed insts to color.
[03/09 19:03:48    317s] OPERPROF:   Finished RPlaceColorFixedInsts at level 2, CPU:0.000, REAL:0.000, MEM:3273.0M, EPOCH TIME: 1741518228.334523
[03/09 19:03:48    317s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:48    317s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:48    317s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:48    317s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:48    317s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:48    317s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.343710
[03/09 19:03:48    317s] Starting refinePlace ...
[03/09 19:03:48    317s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:48    317s] One DDP V2 for no tweak run.
[03/09 19:03:48    317s] 
[03/09 19:03:48    317s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:48    317s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 19:03:48    317s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[03/09 19:03:48    317s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:48    317s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3273.0MB) @(0:05:18 - 0:05:18).
[03/09 19:03:48    317s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:48    317s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3273.0MB
[03/09 19:03:48    317s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:48    317s]   maximum (X+Y) =         0.00 um
[03/09 19:03:48    317s]   mean    (X+Y) =         0.00 um
[03/09 19:03:48    317s] Summary Report:
[03/09 19:03:48    317s] Instances move: 0 (out of 9110 movable)
[03/09 19:03:48    317s] Instances flipped: 0
[03/09 19:03:48    317s] Mean displacement: 0.00 um
[03/09 19:03:48    317s] Max displacement: 0.00 um 
[03/09 19:03:48    317s] Total instances moved : 0
[03/09 19:03:48    317s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.169, MEM:3273.0M, EPOCH TIME: 1741518228.512785
[03/09 19:03:48    317s] Total net bbox length = 1.168e+05 (6.084e+04 5.596e+04) (ext = 7.194e+03)
[03/09 19:03:48    317s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3273.0MB
[03/09 19:03:48    317s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3273.0MB) @(0:05:18 - 0:05:18).
[03/09 19:03:48    317s] *** Finished refinePlace (0:05:18 mem=3273.0M) ***
[03/09 19:03:48    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.7
[03/09 19:03:48    317s] OPERPROF: Finished RefinePlace at level 1, CPU:0.360, REAL:0.188, MEM:3273.0M, EPOCH TIME: 1741518228.516082
[03/09 19:03:48    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3273.0M, EPOCH TIME: 1741518228.563210
[03/09 19:03:48    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.016, MEM:3273.0M, EPOCH TIME: 1741518228.578867
[03/09 19:03:48    318s] *** maximum move = 0.00 um ***
[03/09 19:03:48    318s] *** Finished re-routing un-routed nets (3273.0M) ***
[03/09 19:03:48    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:3273.0M, EPOCH TIME: 1741518228.599310
[03/09 19:03:48    318s] OPERPROF:   Starting CceInit at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.600159
[03/09 19:03:48    318s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:3273.0M, EPOCH TIME: 1741518228.600207
[03/09 19:03:48    318s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.600822
[03/09 19:03:48    318s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.600865
[03/09 19:03:48    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.608065
[03/09 19:03:48    318s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:48    318s] OPERPROF:     Starting CMU at level 3, MEM:3369.0M, EPOCH TIME: 1741518228.636276
[03/09 19:03:48    318s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3369.0M, EPOCH TIME: 1741518228.637206
[03/09 19:03:48    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:3273.0M, EPOCH TIME: 1741518228.638573
[03/09 19:03:48    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3273.0M, EPOCH TIME: 1741518228.638624
[03/09 19:03:48    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:3273.0M, EPOCH TIME: 1741518228.640078
[03/09 19:03:48    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.042, MEM:3273.0M, EPOCH TIME: 1741518228.641448
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=3273.0M) ***
[03/09 19:03:48    318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.9
[03/09 19:03:48    318s] *** AreaOpt #3 [finish] : cpu/real = 0:00:02.4/0:00:01.6 (1.5), totSession cpu/real = 0:05:18.2/0:01:43.5 (3.1), mem = 3273.0M
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] =============================================================================================
[03/09 19:03:48    318s]  Step TAT Report for AreaOpt #3                                                 21.13-s100_1
[03/09 19:03:48    318s] =============================================================================================
[03/09 19:03:48    318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:48    318s] ---------------------------------------------------------------------------------------------
[03/09 19:03:48    318s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/09 19:03:48    318s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:48    318s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/09 19:03:48    318s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:48    318s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.0 % )     0:00:00.3 /  0:00:00.8    2.9
[03/09 19:03:48    318s] [ OptGetWeight           ]    145   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:48    318s] [ OptEval                ]    145   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.5    4.3
[03/09 19:03:48    318s] [ OptCommit              ]    145   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:48    318s] [ PostCommitDelayUpdate  ]    145   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.4
[03/09 19:03:48    318s] [ IncrDelayCalc          ]     12   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.2    2.7
[03/09 19:03:48    318s] [ RefinePlace            ]      1   0:00:00.4  (  27.6 % )     0:00:00.4 /  0:00:00.7    1.6
[03/09 19:03:48    318s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    3.0
[03/09 19:03:48    318s] [ MISC                   ]          0:00:00.7  (  46.3 % )     0:00:00.7 /  0:00:00.8    1.0
[03/09 19:03:48    318s] ---------------------------------------------------------------------------------------------
[03/09 19:03:48    318s]  AreaOpt #3 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.4    1.5
[03/09 19:03:48    318s] ---------------------------------------------------------------------------------------------
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3063.5M, EPOCH TIME: 1741518228.700730
[03/09 19:03:48    318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:2749.3M, EPOCH TIME: 1741518228.717008
[03/09 19:03:48    318s] TotalInstCnt at PhyDesignMc Destruction: 9,110
[03/09 19:03:48    318s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2749.26M, totSessionCpu=0:05:18).
[03/09 19:03:48    318s] **INFO: Flow update: Design timing is met.
[03/09 19:03:48    318s] Begin: GigaOpt postEco DRV Optimization
[03/09 19:03:48    318s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.92 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[03/09 19:03:48    318s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:05:18.4/0:01:43.6 (3.1), mem = 2749.3M
[03/09 19:03:48    318s] Info: 1 clock net  excluded from IPO operation.
[03/09 19:03:48    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4295.10
[03/09 19:03:48    318s] PhyDesignGrid: maxLocalDensity 0.92, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/09 19:03:48    318s] ### Creating PhyDesignMc. totSessionCpu=0:05:18 mem=2749.3M
[03/09 19:03:48    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2749.3M, EPOCH TIME: 1741518228.850962
[03/09 19:03:48    318s] z: 1, totalTracks: 0
[03/09 19:03:48    318s] z: 3, totalTracks: 1
[03/09 19:03:48    318s] z: 5, totalTracks: 1
[03/09 19:03:48    318s] z: 7, totalTracks: 1
[03/09 19:03:48    318s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok minPadR=1.125 mergeVia=T 
[03/09 19:03:48    318s] #spOpts: sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:48    318s] OPERPROF:   Starting CceInit at level 2, MEM:2749.3M, EPOCH TIME: 1741518228.852036
[03/09 19:03:48    318s] Initializing Route Infrastructure for color support ...
[03/09 19:03:48    318s] OPERPROF:     Starting RouteInfrastructureColorSupport at level 3, MEM:2749.3M, EPOCH TIME: 1741518228.852086
[03/09 19:03:48    318s] OPERPROF:     Finished RouteInfrastructureColorSupport at level 3, CPU:0.000, REAL:0.001, MEM:2749.3M, EPOCH TIME: 1741518228.852670
[03/09 19:03:48    318s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:48    318s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.001, MEM:2749.3M, EPOCH TIME: 1741518228.852716
[03/09 19:03:48    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2749.3M, EPOCH TIME: 1741518228.860172
[03/09 19:03:48    318s] z: 1, totalTracks: 0
[03/09 19:03:48    318s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:48    318s] z: 3, totalTracks: 1
[03/09 19:03:48    318s] z: 5, totalTracks: 1
[03/09 19:03:48    318s] z: 7, totalTracks: 1
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:48    318s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:48    318s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:48    318s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:48    318s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:48    318s] z: 9, totalTracks: 1
[03/09 19:03:48    318s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:48    318s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:48    318s] OPERPROF:     Starting CMU at level 3, MEM:2838.0M, EPOCH TIME: 1741518228.884098
[03/09 19:03:48    318s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2838.0M, EPOCH TIME: 1741518228.885031
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:48    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2742.0M, EPOCH TIME: 1741518228.886489
[03/09 19:03:48    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2742.0M, EPOCH TIME: 1741518228.886540
[03/09 19:03:48    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:2742.0M, EPOCH TIME: 1741518228.888055
[03/09 19:03:48    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2742.0MB).
[03/09 19:03:48    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:2742.0M, EPOCH TIME: 1741518228.889468
[03/09 19:03:48    318s] TotalInstCnt at PhyDesignMc Initialization: 9,110
[03/09 19:03:48    318s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:19 mem=2742.0M
[03/09 19:03:48    318s] ### Creating RouteCongInterface, started
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] #optDebug:  {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[03/09 19:03:48    318s] 
[03/09 19:03:48    318s] #optDebug: {0, 1.000}
[03/09 19:03:48    318s] ### Creating RouteCongInterface, finished
[03/09 19:03:48    318s] {MG  {4 0 1 0.151463}  {6 0 1.6 0.305525} }
[03/09 19:03:48    318s] ### Creating LA Mngr. totSessionCpu=0:05:19 mem=2742.0M
[03/09 19:03:48    318s] ### Creating LA Mngr, finished. totSessionCpu=0:05:19 mem=2742.0M
[03/09 19:03:49    319s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:49    319s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:49    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:49    319s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/09 19:03:49    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:49    319s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/09 19:03:49    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:49    319s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:49    319s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:49    319s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:49    319s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 80.05%|          |         |
[03/09 19:03:49    319s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[03/09 19:03:49    319s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/09 19:03:49    319s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/09 19:03:49    319s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 80.05%| 0:00:00.0|  3121.7M|
[03/09 19:03:49    319s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/09 19:03:49    319s] Bottom Preferred Layer:
[03/09 19:03:49    319s] +-----------+------------+----------+
[03/09 19:03:49    319s] |   Layer   |   OPT_LA   |   Rule   |
[03/09 19:03:49    319s] +-----------+------------+----------+
[03/09 19:03:49    319s] | M4 (z=4)  |          1 | default  |
[03/09 19:03:49    319s] +-----------+------------+----------+
[03/09 19:03:49    319s] Via Pillar Rule:
[03/09 19:03:49    319s]     None
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3121.7M) ***
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] Total-nets :: 9157, Stn-nets :: 2, ratio :: 0.0218412 %, Total-len 161047, Stn-len 660.384
[03/09 19:03:49    319s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2912.2M, EPOCH TIME: 1741518229.620286
[03/09 19:03:49    319s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.011, MEM:2750.0M, EPOCH TIME: 1741518229.630826
[03/09 19:03:49    319s] TotalInstCnt at PhyDesignMc Destruction: 9,110
[03/09 19:03:49    319s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4295.10
[03/09 19:03:49    319s] *** DrvOpt #4 [finish] : cpu/real = 0:00:01.4/0:00:00.8 (1.7), totSession cpu/real = 0:05:19.8/0:01:44.5 (3.1), mem = 2750.0M
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] =============================================================================================
[03/09 19:03:49    319s]  Step TAT Report for DrvOpt #4                                                  21.13-s100_1
[03/09 19:03:49    319s] =============================================================================================
[03/09 19:03:49    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:49    319s] ---------------------------------------------------------------------------------------------
[03/09 19:03:49    319s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:49    319s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:49    319s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.7
[03/09 19:03:49    319s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.8
[03/09 19:03:49    319s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:49    319s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    6.4
[03/09 19:03:49    319s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    2.8
[03/09 19:03:49    319s] [ MISC                   ]          0:00:00.6  (  70.1 % )     0:00:00.6 /  0:00:01.0    1.7
[03/09 19:03:49    319s] ---------------------------------------------------------------------------------------------
[03/09 19:03:49    319s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.4    1.7
[03/09 19:03:49    319s] ---------------------------------------------------------------------------------------------
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] End: GigaOpt postEco DRV Optimization
[03/09 19:03:49    319s] **INFO: Flow update: Design timing is met.
[03/09 19:03:49    319s] Running refinePlace -preserveRouting true -hardFence false
[03/09 19:03:49    319s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2750.0M, EPOCH TIME: 1741518229.639930
[03/09 19:03:49    319s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2750.0M, EPOCH TIME: 1741518229.639992
[03/09 19:03:49    319s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2750.0M, EPOCH TIME: 1741518229.640061
[03/09 19:03:49    319s] z: 1, totalTracks: 0
[03/09 19:03:49    319s] z: 3, totalTracks: 1
[03/09 19:03:49    319s] z: 5, totalTracks: 1
[03/09 19:03:49    319s] z: 7, totalTracks: 1
[03/09 19:03:49    319s] #spOpts: N=7 dpt alignH mxdDpt=1 pa7n fill1_ok local_util minPadR=1.125 
[03/09 19:03:49    319s] #spOpts: mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:49    319s] OPERPROF:       Starting CceInit at level 4, MEM:2750.0M, EPOCH TIME: 1741518229.640766
[03/09 19:03:49    319s] Initializing Route Infrastructure for color support ...
[03/09 19:03:49    319s] OPERPROF:         Starting RouteInfrastructureColorSupport at level 5, MEM:2750.0M, EPOCH TIME: 1741518229.640815
[03/09 19:03:49    319s] OPERPROF:         Finished RouteInfrastructureColorSupport at level 5, CPU:0.000, REAL:0.001, MEM:2750.0M, EPOCH TIME: 1741518229.641463
[03/09 19:03:49    319s] Route Infrastructure Initialized for color support successfully.
[03/09 19:03:49    319s] OPERPROF:       Finished CceInit at level 4, CPU:0.000, REAL:0.001, MEM:2750.0M, EPOCH TIME: 1741518229.641509
[03/09 19:03:49    319s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2750.0M, EPOCH TIME: 1741518229.649406
[03/09 19:03:49    319s] z: 1, totalTracks: 0
[03/09 19:03:49    319s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:49    319s] z: 3, totalTracks: 1
[03/09 19:03:49    319s] z: 5, totalTracks: 1
[03/09 19:03:49    319s] z: 7, totalTracks: 1
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:49    319s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:49    319s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:49    319s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:49    319s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:49    319s] z: 9, totalTracks: 1
[03/09 19:03:49    319s] Tracks in Core grid either do not have color, or M3 track offset does not match some cell pin-offset on that layer.
[03/09 19:03:49    319s] **WARN: (IMPSP-376):	Library has same-mask rule, but tracks have not been colored. Tracks either get mask assigned during place_opt_design, or are read in during design_import. Depending on your flow, check and redo the relevant step.
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:49    319s] OPERPROF:         Starting CMU at level 5, MEM:2838.7M, EPOCH TIME: 1741518229.675356
[03/09 19:03:49    319s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2838.7M, EPOCH TIME: 1741518229.676282
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] Bad Lib Cell Checking (CMU) is done! (0)
[03/09 19:03:49    319s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.028, MEM:2742.7M, EPOCH TIME: 1741518229.677738
[03/09 19:03:49    319s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2742.7M, EPOCH TIME: 1741518229.677791
[03/09 19:03:49    319s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:2742.7M, EPOCH TIME: 1741518229.679376
[03/09 19:03:49    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2742.7MB).
[03/09 19:03:49    319s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.041, MEM:2742.7M, EPOCH TIME: 1741518229.680758
[03/09 19:03:49    319s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.041, MEM:2742.7M, EPOCH TIME: 1741518229.680797
[03/09 19:03:49    319s] TDRefine: refinePlace mode is spiral
[03/09 19:03:49    319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4295.8
[03/09 19:03:49    319s] OPERPROF:   Starting RefinePlace at level 2, MEM:2742.7M, EPOCH TIME: 1741518229.680856
[03/09 19:03:49    319s] *** Starting refinePlace (0:05:20 mem=2742.7M) ***
[03/09 19:03:49    319s] Total net bbox length = 1.168e+05 (6.084e+04 5.596e+04) (ext = 7.194e+03)
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:49    319s] OPERPROF:     Starting RPlaceColorFixedInsts at level 3, MEM:2742.7M, EPOCH TIME: 1741518229.687243
[03/09 19:03:49    319s] # Found 0 legal fixed insts to color.
[03/09 19:03:49    319s] OPERPROF:     Finished RPlaceColorFixedInsts at level 3, CPU:0.000, REAL:0.000, MEM:2742.7M, EPOCH TIME: 1741518229.687697
[03/09 19:03:49    319s] **WARN: (IMPSP-2041):	Found 4340 fixed insts that could not be colored.
[03/09 19:03:49    319s] Type 'man IMPSP-2041' for more detail.
[03/09 19:03:49    319s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:49    319s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] Starting Small incrNP...
[03/09 19:03:49    319s] User Input Parameters:
[03/09 19:03:49    319s] - Congestion Driven    : Off
[03/09 19:03:49    319s] - Timing Driven        : Off
[03/09 19:03:49    319s] - Area-Violation Based : Off
[03/09 19:03:49    319s] - Start Rollback Level : -5
[03/09 19:03:49    319s] - Legalized            : On
[03/09 19:03:49    319s] - Window Based         : Off
[03/09 19:03:49    319s] - eDen incr mode       : Off
[03/09 19:03:49    319s] - Small incr mode      : On
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2742.7M, EPOCH TIME: 1741518229.702651
[03/09 19:03:49    319s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2742.7M, EPOCH TIME: 1741518229.703992
[03/09 19:03:49    319s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.004, MEM:2742.7M, EPOCH TIME: 1741518229.707811
[03/09 19:03:49    319s] default core: bins with density > 0.750 = 76.56 % ( 196 / 256 )
[03/09 19:03:49    319s] Density distribution unevenness ratio = 2.823%
[03/09 19:03:49    319s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.005, MEM:2742.7M, EPOCH TIME: 1741518229.707902
[03/09 19:03:49    319s] cost 0.940000, thresh 1.000000
[03/09 19:03:49    319s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2742.7M)
[03/09 19:03:49    319s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:49    319s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2742.7M, EPOCH TIME: 1741518229.708311
[03/09 19:03:49    319s] Starting refinePlace ...
[03/09 19:03:49    319s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:49    319s] One DDP V2 for no tweak run.
[03/09 19:03:49    319s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:49    319s]   Spread Effort: high, pre-route mode, useDDP on.
[03/09 19:03:49    319s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2742.7MB) @(0:05:20 - 0:05:20).
[03/09 19:03:49    319s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:49    319s] wireLenOptFixPriorityInst 0 inst fixed
[03/09 19:03:49    319s] 
[03/09 19:03:49    319s] Running Spiral MT with 8 threads  fetchWidth=49 
[03/09 19:03:49    320s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/09 19:03:49    320s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/09 19:03:49    320s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/09 19:03:49    320s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2742.7MB) @(0:05:20 - 0:05:20).
[03/09 19:03:49    320s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/09 19:03:49    320s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2742.7MB
[03/09 19:03:49    320s] Statistics of distance of Instance movement in refine placement:
[03/09 19:03:49    320s]   maximum (X+Y) =         0.00 um
[03/09 19:03:49    320s]   mean    (X+Y) =         0.00 um
[03/09 19:03:49    320s] Summary Report:
[03/09 19:03:49    320s] Instances move: 0 (out of 9110 movable)
[03/09 19:03:49    320s] Instances flipped: 0
[03/09 19:03:49    320s] Mean displacement: 0.00 um
[03/09 19:03:49    320s] Max displacement: 0.00 um 
[03/09 19:03:49    320s] Total instances moved : 0
[03/09 19:03:49    320s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.370, REAL:0.197, MEM:2742.7M, EPOCH TIME: 1741518229.905382
[03/09 19:03:49    320s] Total net bbox length = 1.168e+05 (6.084e+04 5.596e+04) (ext = 7.194e+03)
[03/09 19:03:49    320s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2742.7MB
[03/09 19:03:49    320s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2742.7MB) @(0:05:20 - 0:05:20).
[03/09 19:03:49    320s] *** Finished refinePlace (0:05:20 mem=2742.7M) ***
[03/09 19:03:49    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4295.8
[03/09 19:03:49    320s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.400, REAL:0.228, MEM:2742.7M, EPOCH TIME: 1741518229.908561
[03/09 19:03:49    320s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2742.7M, EPOCH TIME: 1741518229.908610
[03/09 19:03:49    320s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.050, REAL:0.016, MEM:2742.7M, EPOCH TIME: 1741518229.924563
[03/09 19:03:49    320s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.490, REAL:0.285, MEM:2742.7M, EPOCH TIME: 1741518229.924680
[03/09 19:03:49    320s] **INFO: Flow update: Design timing is met.
[03/09 19:03:49    320s] **INFO: Flow update: Design timing is met.
[03/09 19:03:49    320s] **INFO: Flow update: Design timing is met.
[03/09 19:03:49    320s] Register exp ratio and priority group on 1 nets on 9201 nets : 
[03/09 19:03:49    320s] z=4 : 1 nets
[03/09 19:03:50    320s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 8 threads.
[03/09 19:03:50    320s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/09 19:03:50    320s] 
[03/09 19:03:50    320s] Active setup views:
[03/09 19:03:50    320s]  view_tc
[03/09 19:03:50    320s]   Dominating endpoints: 0
[03/09 19:03:50    320s]   Dominating TNS: -0.000
[03/09 19:03:50    320s] 
[03/09 19:03:50    320s] Extraction called for design 'sha256' of instances=11280 and nets=9241 using extraction engine 'preRoute' .
[03/09 19:03:50    320s] PreRoute RC Extraction called for design sha256.
[03/09 19:03:50    320s] RC Extraction called in multi-corner(1) mode.
[03/09 19:03:50    320s] RCMode: PreRoute
[03/09 19:03:50    320s]       RC Corner Indexes            0   
[03/09 19:03:50    320s] Capacitance Scaling Factor   : 1.00000 
[03/09 19:03:50    320s] Resistance Scaling Factor    : 1.00000 
[03/09 19:03:50    320s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 19:03:50    320s] Clock Res. Scaling Factor    : 1.00000 
[03/09 19:03:50    320s] Shrink Factor                : 1.00000
[03/09 19:03:50    320s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 19:03:50    320s] Using Quantus QRC technology file ...
[03/09 19:03:50    320s] RC Grid backup saved.
[03/09 19:03:50    320s] 
[03/09 19:03:50    320s] Trim Metal Layers:
[03/09 19:03:50    320s] LayerId::1 widthSet size::1
[03/09 19:03:50    320s] LayerId::2 widthSet size::1
[03/09 19:03:50    320s] LayerId::3 widthSet size::1
[03/09 19:03:50    320s] LayerId::4 widthSet size::1
[03/09 19:03:50    320s] LayerId::5 widthSet size::1
[03/09 19:03:50    320s] LayerId::6 widthSet size::1
[03/09 19:03:50    320s] LayerId::7 widthSet size::1
[03/09 19:03:50    320s] LayerId::8 widthSet size::1
[03/09 19:03:50    320s] LayerId::9 widthSet size::1
[03/09 19:03:50    320s] LayerId::10 widthSet size::1
[03/09 19:03:50    320s] Skipped RC grid update for preRoute extraction.
[03/09 19:03:50    320s] eee: pegSigSF::1.070000
[03/09 19:03:50    320s] Initializing multi-corner resistance tables ...
[03/09 19:03:50    320s] eee: l::1 avDens::0.000826 usedTrk::17.899445 availTrk::21675.000000 sigTrk::17.899445
[03/09 19:03:50    320s] eee: l::2 avDens::0.243185 usedTrk::5271.028476 availTrk::21675.000000 sigTrk::5271.028476
[03/09 19:03:50    320s] eee: l::3 avDens::0.242699 usedTrk::5242.304363 availTrk::21600.000000 sigTrk::5242.304363
[03/09 19:03:50    320s] eee: l::4 avDens::0.242382 usedTrk::3803.876159 availTrk::15693.750000 sigTrk::3803.876159
[03/09 19:03:50    320s] eee: l::5 avDens::0.146274 usedTrk::1982.016244 availTrk::13550.000000 sigTrk::1982.016244
[03/09 19:03:50    320s] eee: l::6 avDens::0.135124 usedTrk::1504.948330 availTrk::11137.500000 sigTrk::1504.948330
[03/09 19:03:50    320s] eee: l::7 avDens::0.046314 usedTrk::379.047407 availTrk::8184.375000 sigTrk::379.047407
[03/09 19:03:50    320s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:50    320s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:50    320s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:03:50    320s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:50    320s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.300997 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.889300 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 79 ; wHLS: 1.582750 ;
[03/09 19:03:50    320s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2667.891M)
[03/09 19:03:50    320s] Skewing Data Summary (End_of_FINAL)
[03/09 19:03:50    321s] --------------------------------------------------
[03/09 19:03:50    321s]  Total skewed count:0
[03/09 19:03:50    321s] --------------------------------------------------
[03/09 19:03:50    321s] Starting delay calculation for Setup views
[03/09 19:03:50    321s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/09 19:03:50    321s] #################################################################################
[03/09 19:03:50    321s] # Design Stage: PreRoute
[03/09 19:03:50    321s] # Design Name: sha256
[03/09 19:03:50    321s] # Design Mode: 7nm
[03/09 19:03:50    321s] # Analysis Mode: MMMC Non-OCV 
[03/09 19:03:50    321s] # Parasitics Mode: No SPEF/RCDB 
[03/09 19:03:50    321s] # Signoff Settings: SI Off 
[03/09 19:03:50    321s] #################################################################################
[03/09 19:03:50    321s] Topological Sorting (REAL = 0:00:00.0, MEM = 2728.4M, InitMEM = 2728.4M)
[03/09 19:03:50    322s] Calculate delays in Single mode...
[03/09 19:03:50    322s] Start delay calculation (fullDC) (8 T). (MEM=2728.41)
[03/09 19:03:51    322s] End AAE Lib Interpolated Model. (MEM=2739.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 19:03:51    324s] Total number of fetched objects 9201
[03/09 19:03:51    324s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 19:03:51    324s] End delay calculation. (MEM=3046.32 CPU=0:00:02.3 REAL=0:00:00.0)
[03/09 19:03:51    324s] End delay calculation (fullDC). (MEM=3046.32 CPU=0:00:02.8 REAL=0:00:01.0)
[03/09 19:03:51    324s] *** CDM Built up (cpu=0:00:03.4  real=0:00:01.0  mem= 3046.3M) ***
[03/09 19:03:51    325s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:01.0 totSessionCpu=0:05:25 mem=3046.3M)
[03/09 19:03:51    325s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3046.32 MB )
[03/09 19:03:51    325s] [PSP]    Running Early Global Route on this N7 design with N7 settings
[03/09 19:03:51    325s] (I)      ==================== Layers =====================
[03/09 19:03:51    325s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:51    325s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/09 19:03:51    325s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:51    325s] (I)      |  33 |  0 |      V0 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      |  34 |  1 |      V1 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      |  35 |  2 |      V2 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      |  36 |  3 |      V3 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   4 |  4 |      M4 |    wire |      2 |       |
[03/09 19:03:51    325s] (I)      |  37 |  4 |      V4 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   5 |  5 |      M5 |    wire |      2 |       |
[03/09 19:03:51    325s] (I)      |  38 |  5 |      V5 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   6 |  6 |      M6 |    wire |      2 |       |
[03/09 19:03:51    325s] (I)      |  39 |  6 |      V6 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   7 |  7 |      M7 |    wire |      2 |       |
[03/09 19:03:51    325s] (I)      |  40 |  7 |      V7 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      |  41 |  8 |      V8 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      |  42 |  9 |      V9 |     cut |      1 |       |
[03/09 19:03:51    325s] (I)      |  10 | 10 |     Pad |    wire |      1 |       |
[03/09 19:03:51    325s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:51    325s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[03/09 19:03:51    325s] (I)      |  65 | 65 |   nwell |   other |        |    MS |
[03/09 19:03:51    325s] (I)      |  66 | 66 |   pwell |   other |        |    MS |
[03/09 19:03:51    325s] (I)      |  67 | 67 |    Gate |   other |        |    MS |
[03/09 19:03:51    325s] (I)      |   0 |  0 |  Active |   other |        |    MS |
[03/09 19:03:51    325s] (I)      +-----+----+---------+---------+--------+-------+
[03/09 19:03:51    325s] (I)      Started Import and model ( Curr Mem: 3046.32 MB )
[03/09 19:03:51    325s] (I)      Default pattern map key = sha256_default.
[03/09 19:03:51    325s] (I)      == Non-default Options ==
[03/09 19:03:51    325s] (I)      Estimate vias on DPT layer                         : true
[03/09 19:03:51    325s] (I)      Rerouting rounds                                   : 1
[03/09 19:03:51    325s] (I)      Better NDR handling                                : true
[03/09 19:03:51    325s] (I)      Handle via spacing rule fix                        : true
[03/09 19:03:51    325s] (I)      Handle via spacing rule                            : true
[03/09 19:03:51    325s] (I)      Local connection modeling                          : true
[03/09 19:03:51    325s] (I)      Local connection modeling                          : true
[03/09 19:03:51    325s] (I)      Extra demand for transition vias                   : false
[03/09 19:03:51    325s] (I)      Build term to term wires                           : false
[03/09 19:03:51    325s] (I)      Maximum routing layer                              : 7
[03/09 19:03:51    325s] (I)      Supply scale factor H                              : 0.950000
[03/09 19:03:51    325s] (I)      Supply scale factor V                              : 0.900000
[03/09 19:03:51    325s] (I)      Move term to middle                                : true
[03/09 19:03:51    325s] (I)      Consider pin shapes                                : true
[03/09 19:03:51    325s] (I)      Consider horizontal pin shapes                     : true
[03/09 19:03:51    325s] (I)      Fix pin connection bug                             : true
[03/09 19:03:51    325s] (I)      Improved local wiring                              : true
[03/09 19:03:51    325s] (I)      Model MAR                                          : true
[03/09 19:03:51    325s] (I)      Number of threads                                  : 8
[03/09 19:03:51    325s] (I)      Number of rows per GCell                           : 2
[03/09 19:03:51    325s] (I)      Max num rows per GCell                             : 2
[03/09 19:03:51    325s] (I)      Routing effort level                               : 500
[03/09 19:03:51    325s] (I)      Second and third layers congestion ratio           : 0.600000
[03/09 19:03:51    325s] (I)      Local wiring density threshold                     : 0.600000
[03/09 19:03:51    325s] (I)      Method to set GCell size                           : row
[03/09 19:03:51    325s] (I)      Counted 3034 PG shapes. We will not process PG shapes layer by layer.
[03/09 19:03:51    325s] (I)      Use row-based GCell size
[03/09 19:03:51    325s] (I)      Use row-based GCell align
[03/09 19:03:51    325s] (I)      layer 0 area = 170496
[03/09 19:03:51    325s] (I)      layer 1 area = 170496
[03/09 19:03:51    325s] (I)      layer 2 area = 170496
[03/09 19:03:51    325s] (I)      layer 3 area = 512000
[03/09 19:03:51    325s] (I)      layer 4 area = 512000
[03/09 19:03:51    325s] (I)      layer 5 area = 560000
[03/09 19:03:51    325s] (I)      layer 6 area = 560000
[03/09 19:03:51    325s] (I)      GCell unit size   : 4320
[03/09 19:03:51    325s] (I)      GCell multiplier  : 2
[03/09 19:03:51    325s] (I)      GCell row height  : 4320
[03/09 19:03:51    325s] (I)      Actual row height : 4320
[03/09 19:03:51    325s] (I)      GCell align ref   : 25344 25344
[03/09 19:03:51    325s] (I)      WARNING : missing default track structure on layer 1
[03/09 19:03:51    325s] [NR-eGR] Track table information for default rule: 
[03/09 19:03:51    325s] [NR-eGR] M1 has no routable track
[03/09 19:03:51    325s] [NR-eGR] M2 has non-uniform track structures
[03/09 19:03:51    325s] [NR-eGR] M3 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M4 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M5 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M6 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M7 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M8 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] M9 has single uniform track structure
[03/09 19:03:51    325s] [NR-eGR] Pad has single uniform track structure
[03/09 19:03:51    325s] (I)      ============== Default via ===============
[03/09 19:03:51    325s] (I)      +---+------------------+-----------------+
[03/09 19:03:51    325s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/09 19:03:51    325s] (I)      +---+------------------+-----------------+
[03/09 19:03:51    325s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[03/09 19:03:51    325s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[03/09 19:03:51    325s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[03/09 19:03:51    325s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[03/09 19:03:51    325s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[03/09 19:03:51    325s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[03/09 19:03:51    325s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[03/09 19:03:51    325s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[03/09 19:03:51    325s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[03/09 19:03:51    325s] (I)      +---+------------------+-----------------+
[03/09 19:03:51    325s] [NR-eGR] Read 4906 PG shapes
[03/09 19:03:51    325s] [NR-eGR] Read 0 clock shapes
[03/09 19:03:51    325s] [NR-eGR] Read 0 other shapes
[03/09 19:03:51    325s] [NR-eGR] #Routing Blockages  : 0
[03/09 19:03:51    325s] [NR-eGR] #Instance Blockages : 14636
[03/09 19:03:51    325s] [NR-eGR] #PG Blockages       : 4906
[03/09 19:03:51    325s] [NR-eGR] #Halo Blockages     : 0
[03/09 19:03:51    325s] [NR-eGR] #Boundary Blockages : 0
[03/09 19:03:51    325s] [NR-eGR] #Clock Blockages    : 0
[03/09 19:03:51    325s] [NR-eGR] #Other Blockages    : 0
[03/09 19:03:51    325s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/09 19:03:51    325s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/09 19:03:51    325s] [NR-eGR] Read 9157 nets ( ignored 0 )
[03/09 19:03:51    325s] [NR-eGR] #standard cell terms   : 36836
[03/09 19:03:51    325s] [NR-eGR] #moved terms           : 19844
[03/09 19:03:51    325s] [NR-eGR] #off-track terms       : 10268
[03/09 19:03:51    325s] [NR-eGR] #off-cross-track terms : 0
[03/09 19:03:51    325s] (I)      early_global_route_priority property id does not exist.
[03/09 19:03:51    325s] (I)      minStepLength[0]=240
[03/09 19:03:51    325s] (I)      minStepLength[1]=144
[03/09 19:03:51    325s] (I)      minStepLength[2]=48
[03/09 19:03:51    325s] (I)      minStepLength[3]=597
[03/09 19:03:51    325s] (I)      minStepLength[4]=469
[03/09 19:03:51    325s] (I)      minStepLength[5]=229
[03/09 19:03:51    325s] (I)      minStepLength[6]=581
[03/09 19:03:51    325s] (I)      minStepLength2[2]=496
[03/09 19:03:51    325s] (I)      minStepLength2[3]=688
[03/09 19:03:51    325s] (I)      minStepLength2[4]=800
[03/09 19:03:51    325s] (I)      minStepLength2[5]=800
[03/09 19:03:51    325s] (I)      Read Num Blocks=20020  Num Prerouted Wires=0  Num CS=0
[03/09 19:03:51    325s] (I)      Layer 1 (H) : #blockages 16976 : #preroutes 0
[03/09 19:03:51    325s] (I)      Layer 2 (V) : #blockages 2314 : #preroutes 0
[03/09 19:03:51    325s] (I)      Layer 3 (H) : #blockages 352 : #preroutes 0
[03/09 19:03:51    325s] (I)      Layer 4 (V) : #blockages 168 : #preroutes 0
[03/09 19:03:51    325s] (I)      Layer 5 (H) : #blockages 146 : #preroutes 0
[03/09 19:03:51    325s] (I)      Layer 6 (V) : #blockages 64 : #preroutes 0
[03/09 19:03:51    325s] (I)      Track adjustment: Reducing 11818 tracks (15.00%) for Layer4
[03/09 19:03:51    325s] (I)      Track adjustment: Reducing 10419 tracks (15.00%) for Layer5
[03/09 19:03:51    325s] (I)      Track adjustment: Reducing 8455 tracks (15.00%) for Layer6
[03/09 19:03:51    325s] (I)      Track adjustment: Reducing 8442 tracks (15.00%) for Layer7
[03/09 19:03:51    325s] (I)      Moved 0 terms for better access 
[03/09 19:03:51    325s] (I)      Number of ignored nets                =      0
[03/09 19:03:51    325s] (I)      Number of connected nets              =      0
[03/09 19:03:51    325s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/09 19:03:51    325s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/09 19:03:51    325s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/09 19:03:51    325s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/09 19:03:51    325s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/09 19:03:51    325s] (I)      Ndr track 0 does not exist
[03/09 19:03:51    325s] (I)      ---------------------Grid Graph Info--------------------
[03/09 19:03:51    325s] (I)      Routing area        : (0, 0) - (728064, 720576)
[03/09 19:03:51    325s] (I)      Core area           : (25344, 25344) - (702720, 694944)
[03/09 19:03:51    325s] (I)      Site width          :   864  (dbu)
[03/09 19:03:51    325s] (I)      Row height          :  4320  (dbu)
[03/09 19:03:51    325s] (I)      GCell row height    :  4320  (dbu)
[03/09 19:03:51    325s] (I)      GCell width         :  8640  (dbu)
[03/09 19:03:51    325s] (I)      GCell height        :  8640  (dbu)
[03/09 19:03:51    325s] (I)      Grid                :    84    83     7
[03/09 19:03:51    325s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[03/09 19:03:51    325s] (I)      Vertical capacity   :     0     0  8640     0  8640     0  8640
[03/09 19:03:51    325s] (I)      Horizontal capacity :     0  8640     0  8640     0  8640     0
[03/09 19:03:51    325s] (I)      Default wire width  :   288   288   288   384   384   512   512
[03/09 19:03:51    325s] (I)      Default wire space  :   288   288   288   384   384   512   512
[03/09 19:03:51    325s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024
[03/09 19:03:51    325s] (I)      Default pitch size  :   576   576   576   768   864  1024  1024
[03/09 19:03:51    325s] (I)      First track coord   : -2147483648   144   576   816  1152   576   576
[03/09 19:03:51    325s] (I)      Num tracks per GCell: 15.00 15.00 15.00 11.25 10.00  8.44  8.44
[03/09 19:03:51    325s] (I)      Total num of tracks :     0  1168  1263   937   842   703   711
[03/09 19:03:51    325s] (I)      Num of masks        :     1     1     1     2     2     2     2
[03/09 19:03:51    325s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[03/09 19:03:51    325s] (I)      --------------------------------------------------------
[03/09 19:03:51    325s] 
[03/09 19:03:51    325s] [NR-eGR] ============ Routing rule table ============
[03/09 19:03:51    325s] [NR-eGR] Rule id: 0  Nets: 9157
[03/09 19:03:51    325s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/09 19:03:51    325s] (I)                    Layer    2    3    4    5     6     7 
[03/09 19:03:51    325s] (I)                    Pitch  576  576  768  864  1024  1024 
[03/09 19:03:51    325s] (I)             #Used tracks    1    1    1    1     1     1 
[03/09 19:03:51    325s] (I)       #Fully used tracks    1    1    1    1     1     1 
[03/09 19:03:51    325s] [NR-eGR] ========================================
[03/09 19:03:51    325s] [NR-eGR] 
[03/09 19:03:51    325s] (I)      =============== Blocked Tracks ===============
[03/09 19:03:51    325s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:51    325s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/09 19:03:51    325s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:51    325s] (I)      |     1 |       0 |        0 |         0.00% |
[03/09 19:03:51    325s] (I)      |     2 |   98112 |    42010 |        42.82% |
[03/09 19:03:51    325s] (I)      |     3 |  104829 |    19188 |        18.30% |
[03/09 19:03:51    325s] (I)      |     4 |   78708 |     7628 |         9.69% |
[03/09 19:03:51    325s] (I)      |     5 |   69886 |     1310 |         1.87% |
[03/09 19:03:51    325s] (I)      |     6 |   59052 |     5654 |         9.57% |
[03/09 19:03:51    325s] (I)      |     7 |   59013 |     4190 |         7.10% |
[03/09 19:03:51    325s] (I)      +-------+---------+----------+---------------+
[03/09 19:03:51    325s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.09 sec, Curr Mem: 3078.34 MB )
[03/09 19:03:51    325s] (I)      Reset routing kernel
[03/09 19:03:51    325s] (I)      Started Global Routing ( Curr Mem: 3078.34 MB )
[03/09 19:03:51    325s] (I)      numLocalWires=0  numGlobalNetBranches=2741  numLocalNetBranches=0
[03/09 19:03:51    325s] (I)      totalPins=36912  totalGlobalPin=32394 (87.76%)
[03/09 19:03:51    325s] (I)      total 2D Cap : 360535 = (169515 H, 191020 V)
[03/09 19:03:51    325s] [NR-eGR] Layer group 1: route 9157 net(s) in layer range [2, 7]
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1a Route ============
[03/09 19:03:51    325s] (I)      Usage: 69838 = (36299 H, 33539 V) = (21.41% H, 17.56% V) = (7.841e+04um H, 7.244e+04um V)
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1b Route ============
[03/09 19:03:51    325s] (I)      Usage: 69838 = (36299 H, 33539 V) = (21.41% H, 17.56% V) = (7.841e+04um H, 7.244e+04um V)
[03/09 19:03:51    325s] (I)      Overflow of layer group 1: 0.34% H + 0.00% V. EstWL: 1.508501e+05um
[03/09 19:03:51    325s] (I)      Congestion metric : 0.34%H 0.00%V, 0.34%HV
[03/09 19:03:51    325s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1c Route ============
[03/09 19:03:51    325s] (I)      Usage: 69838 = (36299 H, 33539 V) = (21.41% H, 17.56% V) = (7.841e+04um H, 7.244e+04um V)
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1d Route ============
[03/09 19:03:51    325s] (I)      Usage: 69838 = (36299 H, 33539 V) = (21.41% H, 17.56% V) = (7.841e+04um H, 7.244e+04um V)
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1e Route ============
[03/09 19:03:51    325s] (I)      Usage: 69838 = (36299 H, 33539 V) = (21.41% H, 17.56% V) = (7.841e+04um H, 7.244e+04um V)
[03/09 19:03:51    325s] [NR-eGR] Early Global Route overflow of layer group 1: 0.34% H + 0.00% V. EstWL: 1.508501e+05um
[03/09 19:03:51    325s] (I)      
[03/09 19:03:51    325s] (I)      ============  Phase 1l Route ============
[03/09 19:03:51    326s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/09 19:03:51    326s] (I)      Layer  2:      64659     37154      1476           0      103335    ( 0.00%) 
[03/09 19:03:51    326s] (I)      Layer  3:      84561     31854       949           0      103320    ( 0.00%) 
[03/09 19:03:51    326s] (I)      Layer  4:      58766     21600        77           0       77501    ( 0.00%) 
[03/09 19:03:51    326s] (I)      Layer  5:      57781     11397         1          80       68800    ( 0.12%) 
[03/09 19:03:51    326s] (I)      Layer  6:      46087      7793         0        2717       55409    ( 4.67%) 
[03/09 19:03:51    326s] (I)      Layer  7:      46770      1805         0        2742       55375    ( 4.72%) 
[03/09 19:03:51    326s] (I)      Total:        358624    111603      2503        5538      463740    ( 1.18%) 
[03/09 19:03:51    326s] (I)      
[03/09 19:03:51    326s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/09 19:03:51    326s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/09 19:03:51    326s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/09 19:03:51    326s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[03/09 19:03:51    326s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:51    326s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:51    326s] [NR-eGR]      M2 ( 2)       568( 8.24%)       143( 2.08%)        43( 0.62%)         6( 0.09%)   (11.03%) 
[03/09 19:03:51    326s] [NR-eGR]      M3 ( 3)       336( 4.88%)       104( 1.51%)        20( 0.29%)         3( 0.04%)   ( 6.72%) 
[03/09 19:03:51    326s] [NR-eGR]      M4 ( 4)        59( 0.86%)         3( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.90%) 
[03/09 19:03:51    326s] [NR-eGR]      M5 ( 5)         1( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/09 19:03:51    326s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:51    326s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/09 19:03:51    326s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/09 19:03:51    326s] [NR-eGR]        Total       964( 2.37%)       250( 0.61%)        63( 0.15%)         9( 0.02%)   ( 3.16%) 
[03/09 19:03:51    326s] [NR-eGR] 
[03/09 19:03:51    326s] (I)      Finished Global Routing ( CPU: 0.45 sec, Real: 0.12 sec, Curr Mem: 3078.34 MB )
[03/09 19:03:51    326s] (I)      total 2D Cap : 336559 = (163892 H, 172667 V)
[03/09 19:03:51    326s] [NR-eGR] Overflow after Early Global Route 0.27% H + 0.07% V
[03/09 19:03:51    326s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.22 sec, Curr Mem: 3078.34 MB )
[03/09 19:03:51    326s] (I)      ==================================== Runtime Summary =====================================
[03/09 19:03:51    326s] (I)       Step                                         %      Start     Finish      Real       CPU 
[03/09 19:03:51    326s] (I)      ------------------------------------------------------------------------------------------
[03/09 19:03:51    326s] (I)       Early Global Route kernel              100.00%  72.66 sec  72.88 sec  0.22 sec  0.60 sec 
[03/09 19:03:51    326s] (I)       +-Import and model                      40.97%  72.67 sec  72.75 sec  0.09 sec  0.14 sec 
[03/09 19:03:51    326s] (I)       | +-Create place DB                     13.68%  72.67 sec  72.70 sec  0.03 sec  0.02 sec 
[03/09 19:03:51    326s] (I)       | | +-Import place data                 13.62%  72.67 sec  72.70 sec  0.03 sec  0.02 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read instances and placement     4.16%  72.67 sec  72.68 sec  0.01 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read nets                        9.34%  72.68 sec  72.70 sec  0.02 sec  0.02 sec 
[03/09 19:03:51    326s] (I)       | +-Create route DB                     25.29%  72.70 sec  72.75 sec  0.05 sec  0.12 sec 
[03/09 19:03:51    326s] (I)       | | +-Import route data (8T)            25.07%  72.70 sec  72.75 sec  0.05 sec  0.12 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read blockages ( Layer 2-7 )     1.82%  72.70 sec  72.70 sec  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read routing blockages         0.00%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read instance blockages        1.17%  72.70 sec  72.70 sec  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read PG blockages              0.29%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read clock blockages           0.01%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read other blockages           0.01%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read halo blockages            0.02%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Read boundary cut boxes        0.00%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read blackboxes                  0.01%  72.70 sec  72.70 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read prerouted                   5.76%  72.70 sec  72.72 sec  0.01 sec  0.02 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read unlegalized nets            1.55%  72.72 sec  72.72 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Read nets                        1.68%  72.72 sec  72.72 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Move terms to pin center (8T)    5.30%  72.72 sec  72.73 sec  0.01 sec  0.06 sec 
[03/09 19:03:51    326s] (I)       | | | +-Set up via pillars               0.04%  72.74 sec  72.74 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Initialize 3D grid graph         0.05%  72.74 sec  72.74 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Model blockage capacity          3.46%  72.74 sec  72.74 sec  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | | | | +-Initialize 3D capacity         3.27%  72.74 sec  72.74 sec  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | | | +-Move terms for access (8T)       1.71%  72.74 sec  72.75 sec  0.00 sec  0.02 sec 
[03/09 19:03:51    326s] (I)       | +-Read aux data                        0.00%  72.75 sec  72.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | +-Others data preparation              0.29%  72.75 sec  72.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | +-Create route kernel                  0.81%  72.75 sec  72.75 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       +-Global Routing                        55.26%  72.75 sec  72.87 sec  0.12 sec  0.45 sec 
[03/09 19:03:51    326s] (I)       | +-Initialization                       3.78%  72.75 sec  72.76 sec  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | +-Net group 1                         50.48%  72.76 sec  72.87 sec  0.11 sec  0.44 sec 
[03/09 19:03:51    326s] (I)       | | +-Generate topology (8T)             3.97%  72.76 sec  72.77 sec  0.01 sec  0.03 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1a                          18.44%  72.77 sec  72.81 sec  0.04 sec  0.15 sec 
[03/09 19:03:51    326s] (I)       | | | +-Pattern routing (8T)            16.77%  72.77 sec  72.81 sec  0.04 sec  0.14 sec 
[03/09 19:03:51    326s] (I)       | | | +-Add via demand to 2D             1.37%  72.81 sec  72.81 sec  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1b                           0.04%  72.81 sec  72.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1c                           0.01%  72.81 sec  72.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1d                           0.01%  72.81 sec  72.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1e                           0.10%  72.81 sec  72.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | | +-Route legalization               0.00%  72.81 sec  72.81 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | | +-Phase 1l                          26.79%  72.81 sec  72.87 sec  0.06 sec  0.26 sec 
[03/09 19:03:51    326s] (I)       | | | +-Layer assignment (8T)           26.50%  72.81 sec  72.87 sec  0.06 sec  0.26 sec 
[03/09 19:03:51    326s] (I)       | +-Clean cong LA                        0.00%  72.87 sec  72.87 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       +-Export 3D cong map                     1.39%  72.87 sec  72.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)       | +-Export 2D cong map                   0.86%  72.87 sec  72.88 sec  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)      ===================== Summary by functions =====================
[03/09 19:03:51    326s] (I)       Lv  Step                                 %      Real       CPU 
[03/09 19:03:51    326s] (I)      ----------------------------------------------------------------
[03/09 19:03:51    326s] (I)        0  Early Global Route kernel      100.00%  0.22 sec  0.60 sec 
[03/09 19:03:51    326s] (I)        1  Global Routing                  55.26%  0.12 sec  0.45 sec 
[03/09 19:03:51    326s] (I)        1  Import and model                40.97%  0.09 sec  0.14 sec 
[03/09 19:03:51    326s] (I)        1  Export 3D cong map               1.39%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        2  Net group 1                     50.48%  0.11 sec  0.44 sec 
[03/09 19:03:51    326s] (I)        2  Create route DB                 25.29%  0.05 sec  0.12 sec 
[03/09 19:03:51    326s] (I)        2  Create place DB                 13.68%  0.03 sec  0.02 sec 
[03/09 19:03:51    326s] (I)        2  Initialization                   3.78%  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        2  Export 2D cong map               0.86%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        2  Create route kernel              0.81%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1l                        26.79%  0.06 sec  0.26 sec 
[03/09 19:03:51    326s] (I)        3  Import route data (8T)          25.07%  0.05 sec  0.12 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1a                        18.44%  0.04 sec  0.15 sec 
[03/09 19:03:51    326s] (I)        3  Import place data               13.62%  0.03 sec  0.02 sec 
[03/09 19:03:51    326s] (I)        3  Generate topology (8T)           3.97%  0.01 sec  0.03 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1e                         0.10%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1b                         0.04%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Layer assignment (8T)           26.50%  0.06 sec  0.26 sec 
[03/09 19:03:51    326s] (I)        4  Pattern routing (8T)            16.77%  0.04 sec  0.14 sec 
[03/09 19:03:51    326s] (I)        4  Read nets                       11.01%  0.02 sec  0.02 sec 
[03/09 19:03:51    326s] (I)        4  Read prerouted                   5.76%  0.01 sec  0.02 sec 
[03/09 19:03:51    326s] (I)        4  Move terms to pin center (8T)    5.30%  0.01 sec  0.06 sec 
[03/09 19:03:51    326s] (I)        4  Read instances and placement     4.16%  0.01 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Model blockage capacity          3.46%  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        4  Read blockages ( Layer 2-7 )     1.82%  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        4  Move terms for access (8T)       1.71%  0.00 sec  0.02 sec 
[03/09 19:03:51    326s] (I)        4  Read unlegalized nets            1.55%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Add via demand to 2D             1.37%  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        4  Initialize 3D grid graph         0.05%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Initialize 3D capacity           3.27%  0.01 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        5  Read instance blockages          1.17%  0.00 sec  0.01 sec 
[03/09 19:03:51    326s] (I)        5  Read PG blockages                0.29%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Read clock blockages             0.01%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[03/09 19:03:51    326s] OPERPROF: Starting HotSpotCal at level 1, MEM:3078.3M, EPOCH TIME: 1741518231.869180
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] [hotspot] | normalized |        151.22 |        482.89 |
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] Local HotSpot Analysis: normalized max congestion hotspot area = 151.22, normalized total congestion hotspot area = 482.89 (area is in unit of 4 std-cell row bins)
[03/09 19:03:51    326s] [hotspot] max/total 151.22/482.89, big hotspot (>10) total 351.00
[03/09 19:03:51    326s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  1  |     5.26    35.50   169.42    61.42 |      105.00   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  2  |     9.58    65.74   130.54    87.34 |       81.11   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  3  |   139.18    65.74   173.74    83.02 |       18.33   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  4  |   121.90   108.94   134.86   139.18 |       13.33   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  5  |    57.10    22.54    78.70    35.50 |       13.22   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] Top 5 hotspots total area: 231.00
[03/09 19:03:51    326s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.007, MEM:3078.3M, EPOCH TIME: 1741518231.876097
[03/09 19:03:51    326s] [hotspot] Hotspot report including placement blocked areas
[03/09 19:03:51    326s] OPERPROF: Starting HotSpotCal at level 1, MEM:3078.3M, EPOCH TIME: 1741518231.876274
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] [hotspot] |            |   max hotspot | total hotspot |
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] [hotspot] | normalized |        154.33 |        506.89 |
[03/09 19:03:51    326s] [hotspot] +------------+---------------+---------------+
[03/09 19:03:51    326s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 154.33, normalized total congestion hotspot area = 506.89 (area is in unit of 4 std-cell row bins)
[03/09 19:03:51    326s] [hotspot] max/total 154.33/506.89, big hotspot (>10) total 358.33
[03/09 19:03:51    326s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] | top |            hotspot bbox             | hotspot score |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  1  |     5.26    35.50   169.42    61.42 |      105.89   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  2  |     5.26    65.74   130.54    87.34 |       83.11   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  3  |   139.18    65.74   173.74    83.02 |       18.33   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  4  |   121.90   108.94   134.86   139.18 |       13.33   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] [hotspot] |  5  |     5.26    22.54    26.86    35.50 |       11.89   |
[03/09 19:03:51    326s] [hotspot] +-----+-------------------------------------+---------------+
[03/09 19:03:51    326s] Top 5 hotspots total area: 232.56
[03/09 19:03:51    326s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.006, MEM:3078.3M, EPOCH TIME: 1741518231.882184
[03/09 19:03:51    326s] Reported timing to dir ./timingReports
[03/09 19:03:51    326s] **optDesign ... cpu = 0:02:42, real = 0:00:50, mem = 1827.2M, totSessionCpu=0:05:26 **
[03/09 19:03:51    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2736.3M, EPOCH TIME: 1741518231.898548
[03/09 19:03:51    326s] **WARN: (EMS-27):	Message (IMPSP-376) has exceeded the current message display limit of 20.
[03/09 19:03:51    326s] To increase the message display limit, refer to the product command reference manual.
[03/09 19:03:51    326s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:2736.3M, EPOCH TIME: 1741518231.925915
[03/09 19:03:53    326s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_tc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3644   |  1804   |  2353   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.049%
Routing Overflow: 0.27% H and 0.07% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:43, real = 0:00:52, mem = 1829.7M, totSessionCpu=0:05:27 **
[03/09 19:03:53    326s] 
[03/09 19:03:53    326s] TimeStamp Deleting Cell Server Begin ...
[03/09 19:03:53    326s] Deleting Lib Analyzer.
[03/09 19:03:53    326s] 
[03/09 19:03:53    326s] TimeStamp Deleting Cell Server End ...
[03/09 19:03:53    326s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/09 19:03:53    326s] Type 'man IMPOPT-3195' for more detail.
[03/09 19:03:53    326s] *** Finished optDesign ***
[03/09 19:03:53    327s] 
[03/09 19:03:53    327s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:51 real=0:00:56.4)
[03/09 19:03:53    327s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.9 real=0:00:01.8)
[03/09 19:03:53    327s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:20.3 real=0:00:09.2)
[03/09 19:03:53    327s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:01.9)
[03/09 19:03:53    327s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:41 real=0:00:20.3)
[03/09 19:03:53    327s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:01.1)
[03/09 19:03:53    327s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/09 19:03:53    327s] clean pInstBBox. size 0
[03/09 19:03:53    327s] All LLGs are deleted
[03/09 19:03:53    327s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2736.0M, EPOCH TIME: 1741518233.671535
[03/09 19:03:53    327s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2736.0M, EPOCH TIME: 1741518233.672365
[03/09 19:03:53    327s] Disable CTE adjustment.
[03/09 19:03:53    327s] Info: pop threads available for lower-level modules during optimization.
[03/09 19:03:53    327s] #optDebug: fT-D <X 1 0 0 0>
[03/09 19:03:53    327s] VSMManager cleared!
[03/09 19:03:53    327s] **place_opt_design ... cpu = 0:04:56, real = 0:01:23, mem = 2672.0M **
[03/09 19:03:53    327s] *** Finished GigaPlace ***
[03/09 19:03:53    327s] 
[03/09 19:03:53    327s] *** Summary of all messages that are not suppressed in this session:
[03/09 19:03:53    327s] Severity  ID               Count  Summary                                  
[03/09 19:03:53    327s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/09 19:03:53    327s] WARNING   IMPSP-376           21  Library has same-mask rule, but tracks h...
[03/09 19:03:53    327s] WARNING   IMPSP-2041           8  Found %d fixed insts that could not be c...
[03/09 19:03:53    327s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 19:03:53    327s] *** Message Summary: 33 warning(s), 0 error(s)
[03/09 19:03:53    327s] 
[03/09 19:03:53    327s] *** place_opt_design #1 [finish] : cpu/real = 0:04:56.0/0:01:23.0 (3.6), totSession cpu/real = 0:05:27.1/0:01:48.5 (3.0), mem = 2672.0M
[03/09 19:03:53    327s] 
[03/09 19:03:53    327s] =============================================================================================
[03/09 19:03:53    327s]  Final TAT Report for place_opt_design #1                                       21.13-s100_1
[03/09 19:03:53    327s] =============================================================================================
[03/09 19:03:53    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/09 19:03:53    327s] ---------------------------------------------------------------------------------------------
[03/09 19:03:53    327s] [ InitOpt                ]      1   0:00:01.9  (   2.3 % )     0:00:04.9 /  0:00:08.8    1.8
[03/09 19:03:53    327s] [ GlobalOpt              ]      1   0:00:01.8  (   2.2 % )     0:00:01.8 /  0:00:02.5    1.3
[03/09 19:03:53    327s] [ DrvOpt                 ]      4   0:00:06.5  (   7.8 % )     0:00:06.9 /  0:00:14.0    2.0
[03/09 19:03:53    327s] [ SimplifyNetlist        ]      1   0:00:01.8  (   2.2 % )     0:00:01.8 /  0:00:01.9    1.1
[03/09 19:03:53    327s] [ SkewPreCTSReport       ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.8    2.5
[03/09 19:03:53    327s] [ AreaOpt                ]      3   0:00:08.3  (  10.0 % )     0:00:08.7 /  0:00:19.6    2.2
[03/09 19:03:53    327s] [ ViewPruning            ]      8   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.1
[03/09 19:03:53    327s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.2 % )     0:00:04.5 /  0:00:07.0    1.6
[03/09 19:03:53    327s] [ DrvReport              ]      3   0:00:01.6  (   1.9 % )     0:00:01.6 /  0:00:00.9    0.6
[03/09 19:03:53    327s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.3
[03/09 19:03:53    327s] [ SlackTraversorInit     ]      5   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.7    1.5
[03/09 19:03:53    327s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/09 19:03:53    327s] [ PlacerInterfaceInit    ]      3   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.6
[03/09 19:03:53    327s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/09 19:03:53    327s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[03/09 19:03:53    327s] [ GlobalPlace            ]      1   0:00:30.9  (  37.3 % )     0:00:30.9 /  0:02:13.3    4.3
[03/09 19:03:53    327s] [ IncrReplace            ]      1   0:00:20.8  (  25.1 % )     0:00:21.4 /  0:01:45.1    4.9
[03/09 19:03:53    327s] [ RefinePlace            ]      3   0:00:01.2  (   1.4 % )     0:00:01.2 /  0:00:01.9    1.6
[03/09 19:03:53    327s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:01.7    3.1
[03/09 19:03:53    327s] [ ExtractRC              ]      3   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.1
[03/09 19:03:53    327s] [ TimingUpdate           ]      5   0:00:00.2  (   0.2 % )     0:00:03.4 /  0:00:09.3    2.7
[03/09 19:03:53    327s] [ FullDelayCalc          ]      3   0:00:03.7  (   4.5 % )     0:00:03.7 /  0:00:11.1    3.0
[03/09 19:03:53    327s] [ TimingReport           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.5    3.0
[03/09 19:03:53    327s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/09 19:03:53    327s] [ MISC                   ]          0:00:01.3  (   1.6 % )     0:00:01.3 /  0:00:01.7    1.3
[03/09 19:03:53    327s] ---------------------------------------------------------------------------------------------
[03/09 19:03:53    327s]  place_opt_design #1 TOTAL          0:01:23.0  ( 100.0 % )     0:01:23.0 /  0:04:56.0    3.6
[03/09 19:03:53    327s] ---------------------------------------------------------------------------------------------
[03/09 19:03:53    327s] 
[03/09 19:03:53    327s] <CMD> setLayerPreference node_net -isVisible 0
[03/09 19:03:53    327s] <CMD> setLayerPreference clock -isVisible 1
[03/09 19:03:53    327s] <CMD> saveDesign placement
[03/09 19:03:53    327s] #% Begin save design ... (date=03/09 19:03:53, mem=1755.5M)
[03/09 19:03:53    327s] % Begin Save ccopt configuration ... (date=03/09 19:03:53, mem=1755.5M)
[03/09 19:03:53    327s] % End Save ccopt configuration ... (date=03/09 19:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1755.6M, current mem=1755.6M)
[03/09 19:03:53    327s] % Begin Save netlist data ... (date=03/09 19:03:53, mem=1755.6M)
[03/09 19:03:53    327s] Writing Binary DB to placement.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 19:03:53    327s] % End Save netlist data ... (date=03/09 19:03:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1756.8M, current mem=1756.8M)
[03/09 19:03:53    327s] Saving symbol-table file in separate thread ...
[03/09 19:03:53    327s] Saving congestion map file in separate thread ...
[03/09 19:03:53    327s] Saving congestion map file placement.dat.tmp/sha256.route.congmap.gz ...
[03/09 19:03:53    327s] % Begin Save AAE data ... (date=03/09 19:03:53, mem=1757.2M)
[03/09 19:03:53    327s] Saving AAE Data ...
[03/09 19:03:53    327s] % End Save AAE data ... (date=03/09 19:03:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1757.2M, current mem=1757.2M)
[03/09 19:03:53    327s] Saving preference file placement.dat.tmp/gui.pref.tcl ...
[03/09 19:03:54    327s] Saving mode setting ...
[03/09 19:03:54    327s] Saving global file ...
[03/09 19:03:54    327s] Saving Drc markers ...
[03/09 19:03:54    327s] ... 312 markers are saved ...
[03/09 19:03:54    327s] ... 0 geometry drc markers are saved ...
[03/09 19:03:54    327s] ... 0 antenna drc markers are saved ...
[03/09 19:03:54    327s] Saving special route data file in separate thread ...
[03/09 19:03:54    327s] Saving PG file in separate thread ...
[03/09 19:03:54    327s] Saving placement file in separate thread ...
[03/09 19:03:54    327s] Saving route file in separate thread ...
[03/09 19:03:54    327s] Saving property file in separate thread ...
[03/09 19:03:54    327s] Saving PG file placement.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 19:03:54 2025)
[03/09 19:03:54    327s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 19:03:54    327s] Saving property file placement.dat.tmp/sha256.prop
[03/09 19:03:54    327s] Save Adaptive View Pruning View Names to Binary file
[03/09 19:03:54    327s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2744.0M) ***
[03/09 19:03:54    327s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2744.0M) ***
[03/09 19:03:54    327s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:03:54    327s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2744.0M) ***
[03/09 19:03:54    327s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:03:54    327s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:03:54    327s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2736.0M) ***
[03/09 19:03:54    327s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:03:54    327s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:03:54    327s] Saving rc congestion map placement.dat.tmp/sha256.congmap.gz ...
[03/09 19:03:55    327s] Saving preRoute extracted patterns in file 'placement.dat.tmp/sha256.techData.gz' ...
[03/09 19:03:55    327s] Saving preRoute extraction data in directory 'placement.dat.tmp/extraction/' ...
[03/09 19:03:55    327s] Checksum of RCGrid density data::120
[03/09 19:03:55    327s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/09 19:03:55    327s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/09 19:03:55    327s] % Begin Save power constraints data ... (date=03/09 19:03:55, mem=1757.6M)
[03/09 19:03:55    327s] % End Save power constraints data ... (date=03/09 19:03:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1757.6M, current mem=1757.6M)
[03/09 19:03:55    327s] Generated self-contained design placement.dat.tmp
[03/09 19:03:55    327s] #% End save design ... (date=03/09 19:03:55, total cpu=0:00:00.7, real=0:00:02.0, peak res=1758.0M, current mem=1758.0M)
[03/09 19:03:55    327s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 19:03:55    327s] 
[03/09 19:03:55    327s] <CMD> routeDesign
[03/09 19:03:55    327s] #% Begin routeDesign (date=03/09 19:03:55, mem=1758.0M)
[03/09 19:03:55    327s] ### Time Record (routeDesign) is installed.
[03/09 19:03:55    327s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1758.04 (MB), peak = 1999.37 (MB)
[03/09 19:03:55    327s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/09 19:03:55    327s] #**INFO: setDesignMode -flowEffort standard
[03/09 19:03:55    327s] #**INFO: setDesignMode -powerEffort none
[03/09 19:03:55    327s] **INFO: User settings:
[03/09 19:03:55    327s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/09 19:03:55    327s] setNanoRouteMode -grouteExpTdStdDelay          5.5
[03/09 19:03:55    327s] setDesignMode -bottomRoutingLayer              2
[03/09 19:03:55    327s] setDesignMode -node                            N7
[03/09 19:03:55    327s] setDesignMode -process                         7
[03/09 19:03:55    327s] setDesignMode -topRoutingLayer                 7
[03/09 19:03:55    327s] setExtractRCMode -coupling_c_th                3
[03/09 19:03:55    327s] setExtractRCMode -engine                       preRoute
[03/09 19:03:55    327s] setExtractRCMode -relative_c_th                0.03
[03/09 19:03:55    327s] setExtractRCMode -total_c_th                   5
[03/09 19:03:55    327s] setDelayCalMode -enable_high_fanout            true
[03/09 19:03:55    327s] setDelayCalMode -engine                        aae
[03/09 19:03:55    327s] setDelayCalMode -ignoreNetLoad                 false
[03/09 19:03:55    327s] setDelayCalMode -socv_accuracy_mode            low
[03/09 19:03:55    327s] setSIMode -separate_delta_delay_on_data        true
[03/09 19:03:55    327s] 
[03/09 19:03:55    327s] #**INFO: multi-cut via swapping will be performed after routing.
[03/09 19:03:55    327s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/09 19:03:55    327s] OPERPROF: Starting checkPlace at level 1, MEM:2697.2M, EPOCH TIME: 1741518235.893595
[03/09 19:03:55    327s] z: 1, totalTracks: 0
[03/09 19:03:55    327s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:55    327s] z: 3, totalTracks: 1
[03/09 19:03:55    327s] z: 5, totalTracks: 1
[03/09 19:03:55    327s] z: 7, totalTracks: 1
[03/09 19:03:55    327s] #spOpts: N=7 dpt autoPA fgc alignH mxdDpt=1 pa7n fill1_ok mergeVia=T cut2cut 
[03/09 19:03:55    327s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/09 19:03:55    327s] OPERPROF:   Starting CceInit at level 2, MEM:2697.2M, EPOCH TIME: 1741518235.895376
[03/09 19:03:55    327s] OPERPROF:   Finished CceInit at level 2, CPU:0.000, REAL:0.000, MEM:2697.2M, EPOCH TIME: 1741518235.895427
[03/09 19:03:55    327s] OPERPROF:   Starting FgcInit at level 2, MEM:2697.2M, EPOCH TIME: 1741518235.895467
[03/09 19:03:55    327s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.001, MEM:2697.2M, EPOCH TIME: 1741518235.896918
[03/09 19:03:55    327s] All LLGs are deleted
[03/09 19:03:55    327s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2697.2M, EPOCH TIME: 1741518235.903316
[03/09 19:03:55    327s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2697.2M, EPOCH TIME: 1741518235.903486
[03/09 19:03:55    327s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2697.2M, EPOCH TIME: 1741518235.903768
[03/09 19:03:55    327s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2825.2M, EPOCH TIME: 1741518235.906096
[03/09 19:03:55    327s] Core basic site is asap7sc7p5t
[03/09 19:03:55    327s] z: 1, totalTracks: 0
[03/09 19:03:55    327s]   #Tracks: H2 Mask 0 Offset -1 Pattern Pitch 4320 gcf 0 Avg.Pitch 617, first -576
[03/09 19:03:55    327s] z: 3, totalTracks: 1
[03/09 19:03:55    327s] z: 5, totalTracks: 1
[03/09 19:03:55    327s] z: 7, totalTracks: 1
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI322xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI311xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OAI222xp33_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA22x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA221x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA221x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA21x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA21x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OA211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OA211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell O2A1O1Ixp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell O2A1O1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2x1p5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND5xp2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin E have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND4xp25_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND3xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND2xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NAND2xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJx2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell MAJx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 88.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CON have relative offset to track pitch of 80.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 32.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin SN have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin A have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin B have relative offset to track pitch of 176.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell FAx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin CON and pin CI have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin CLK have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin D have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell DFFASRHQNx1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin QN and pin SETN have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell DFFASRHQNx1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell BUFx4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 48.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell BUFx4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell BUFx3_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell BUFx3_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell BUFx2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI32xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI322xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI321xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI31xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI222xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI21xp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI211xp5_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A3 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO31x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO31x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO22x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO222x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO222x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO211x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO211x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND5x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin D have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND5x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND4x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND4x1_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND2x4_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND2x4_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND2x2_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AND2x2_ASAP7_75t_SL has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell A2O1A1Ixp33_ASAP7_75t_SL's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell XOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 432.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell XNOR2xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell XNOR2xp5_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR4x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR4x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OR2x2_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell OR2x2_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell OAI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell NOR2xp33_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 304.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 304.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 16.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell MAJIxp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 16.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell HB1xp67_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell HB1xp67_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI22xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI221xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin C have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AOI21xp5_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO221x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B2 have relative offset to track pitch of 288.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO221x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A1 have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin A2 have relative offset to track pitch of 112.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AO21x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 400.
[03/09 19:03:55    327s] WARNING (IMPSP-328): Cell AO21x1_ASAP7_75t_L has vertical OBS shapes which do not all fall on track pitch for that layer.  This may result in more tracks blocked for routing.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin Y have relative offset to track pitch of 144.
[03/09 19:03:55    327s] WARNING (IMPSP-327): Cell AND3x1_ASAP7_75t_L's vertical pins do not uniformly align to tracks.  For example, pin Y and pin B have relative offset to track pitch of 288.
[03/09 19:03:55    327s] Cell count that need to snap due to track-pitch vs. row-site-pitch mismatch: 416
[03/09 19:03:55    327s] # vZ1 hZ0 dpt-0x0/0x78 top-1/2
[03/09 19:03:55    327s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2825.2M, EPOCH TIME: 1741518235.909458
[03/09 19:03:55    327s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:2833.2M, EPOCH TIME: 1741518235.913917
[03/09 19:03:55    327s] SiteArray: non-trimmed site array dimensions = 155 x 784
[03/09 19:03:55    327s] SiteArray: use 634,880 bytes
[03/09 19:03:55    327s] SiteArray: current memory after site array memory allocation 2833.2M
[03/09 19:03:55    327s] SiteArray: FP blocked sites are writable
[03/09 19:03:55    327s] z: 9, totalTracks: 1
[03/09 19:03:55    327s] z: 1, totalTracks: 0
[03/09 19:03:55    327s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:2801.2M, EPOCH TIME: 1741518235.922177
[03/09 19:03:55    327s] 
[03/09 19:03:55    327s]  Skipping Pre_CCE_Colorizing (168+256)!
[03/09 19:03:55    327s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:2705.2M, EPOCH TIME: 1741518235.929224
[03/09 19:03:55    327s] Begin checking placement ... (start mem=2697.2M, init mem=2705.2M)
[03/09 19:03:55    327s] Begin checking exclusive groups violation ...
[03/09 19:03:55    327s] There are 0 groups to check, max #box is 0, total #box is 0
[03/09 19:03:55    327s] Finished checking exclusive groups violations. Found 0 Vio.
[03/09 19:03:55    327s] 
[03/09 19:03:55    327s] Running CheckPlace using 8 threads!...
[03/09 19:03:55    328s] 
[03/09 19:03:55    328s] ...checkPlace MT is done!
[03/09 19:03:55    328s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2705.2M, EPOCH TIME: 1741518235.979109
[03/09 19:03:55    328s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:2705.2M, EPOCH TIME: 1741518235.983762
[03/09 19:03:55    328s] *info: Placed = 11280          (Fixed = 2170)
[03/09 19:03:55    328s] *info: Unplaced = 0           
[03/09 19:03:55    328s] Placement Density:80.05%(21882/27336)
[03/09 19:03:55    328s] Placement Density (including fixed std cells):80.76%(22895/28348)
[03/09 19:03:55    328s] All LLGs are deleted
[03/09 19:03:55    328s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2705.2M, EPOCH TIME: 1741518235.987123
[03/09 19:03:55    328s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:2705.2M, EPOCH TIME: 1741518235.992096
[03/09 19:03:55    328s] OPERPROF:   Starting FgcCleanup at level 2, MEM:2689.2M, EPOCH TIME: 1741518235.993144
[03/09 19:03:55    328s] OPERPROF:   Finished FgcCleanup at level 2, CPU:0.000, REAL:0.000, MEM:2689.2M, EPOCH TIME: 1741518235.993197
[03/09 19:03:55    328s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2689.2M)
[03/09 19:03:55    328s] OPERPROF: Finished checkPlace at level 1, CPU:0.220, REAL:0.100, MEM:2689.2M, EPOCH TIME: 1741518235.993334
[03/09 19:03:55    328s] Turning off fast DC mode.
[03/09 19:03:56    328s] 
[03/09 19:03:56    328s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/09 19:03:56    328s] *** Changed status on (0) nets in Clock.
[03/09 19:03:56    328s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2679.7M) ***
[03/09 19:03:56    328s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/09 19:03:56    328s] % Begin globalDetailRoute (date=03/09 19:03:56, mem=1649.8M)
[03/09 19:03:56    328s] 
[03/09 19:03:56    328s] globalDetailRoute
[03/09 19:03:56    328s] 
[03/09 19:03:56    328s] #Start globalDetailRoute on Sun Mar  9 19:03:56 2025
[03/09 19:03:56    328s] #
[03/09 19:03:56    328s] ### Time Record (globalDetailRoute) is installed.
[03/09 19:03:56    328s] ### Time Record (Pre Callback) is installed.
[03/09 19:03:56    328s] ### Time Record (Pre Callback) is uninstalled.
[03/09 19:03:56    328s] ### Time Record (DB Import) is installed.
[03/09 19:03:56    328s] ### Time Record (Timing Data Generation) is installed.
[03/09 19:03:56    328s] #Generating timing data, please wait...
[03/09 19:03:56    328s] #9201 total nets, 9157 already routed, 9157 will ignore in trialRoute
[03/09 19:03:56    328s] ### run_trial_route starts on Sun Mar  9 19:03:56 2025 with memory = 1649.95 (MB), peak = 1999.37 (MB)
[03/09 19:03:56    328s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/09 19:03:56    328s] ### dump_timing_file starts on Sun Mar  9 19:03:56 2025 with memory = 1652.38 (MB), peak = 1999.37 (MB)
[03/09 19:03:56    328s] ### extractRC starts on Sun Mar  9 19:03:56 2025 with memory = 1645.25 (MB), peak = 1999.37 (MB)
[03/09 19:03:56    328s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:03:56    328s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[03/09 19:03:56    328s] ### view view_tc is active and enabled.
[03/09 19:03:56    328s] 0 out of 1 active views are pruned
[03/09 19:03:56    328s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1642.42 (MB), peak = 1999.37 (MB)
[03/09 19:03:56    328s] ### generate_timing_data starts on Sun Mar  9 19:03:56 2025 with memory = 1642.42 (MB), peak = 1999.37 (MB)
[03/09 19:03:56    328s] #Reporting timing...
[03/09 19:03:56    328s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/09 19:03:56    329s] ### report_timing starts on Sun Mar  9 19:03:56 2025 with memory = 1793.61 (MB), peak = 1999.37 (MB)
[03/09 19:03:59    333s] ### report_timing cpu:00:00:04, real:00:00:03, mem:1.8 GB, peak:2.0 GB --1.51 [8]--
[03/09 19:03:59    333s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 0.900 (ns)
[03/09 19:03:59    333s] #Stage 1: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 1803.85 (MB), peak = 1999.37 (MB)
[03/09 19:03:59    333s] #Library Standard Delay: 5.50ps
[03/09 19:03:59    333s] #Slack threshold: 11.00ps
[03/09 19:03:59    333s] ### generate_net_cdm_timing starts on Sun Mar  9 19:03:59 2025 with memory = 1803.85 (MB), peak = 1999.37 (MB)
[03/09 19:03:59    334s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB --2.17 [8]--
[03/09 19:03:59    334s] #*** Analyzed 0 timing critical paths, and collected 0.
[03/09 19:03:59    334s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.69 (MB), peak = 1999.37 (MB)
[03/09 19:03:59    334s] ### Use bna from skp: 0
[03/09 19:03:59    334s] 
[03/09 19:03:59    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/09 19:04:00    334s] TLC MultiMap info (StdDelay):
[03/09 19:04:00    334s]   : delay_tc + tc + 1 + no RcCorner := 3.9ps
[03/09 19:04:00    334s]   : delay_tc + tc + 1 + rc_typ_25 := 5.5ps
[03/09 19:04:00    334s]  Setting StdDelay to: 5.5ps
[03/09 19:04:00    334s] 
[03/09 19:04:00    334s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/09 19:04:00    334s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:04:00    335s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1828.40 (MB), peak = 1999.37 (MB)
[03/09 19:04:00    335s] #Default setup view is reset to view_tc.
[03/09 19:04:00    335s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1828.41 (MB), peak = 1999.37 (MB)
[03/09 19:04:00    335s] ### generate_timing_data cpu:00:00:07, real:00:00:04, mem:1.8 GB, peak:2.0 GB --1.53 [8]--
[03/09 19:04:00    335s] #Current view: view_tc 
[03/09 19:04:00    335s] #Current enabled view: view_tc 
[03/09 19:04:01    336s] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1826.06 (MB), peak = 1999.37 (MB)
[03/09 19:04:01    336s] ### dump_timing_file cpu:00:00:08, real:00:00:05, mem:1.8 GB, peak:2.0 GB --1.58 [8]--
[03/09 19:04:01    336s] #Done generating timing data.
[03/09 19:04:01    336s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 19:04:01    336s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/09 19:04:01    336s] ### Net info: total nets: 9241
[03/09 19:04:01    336s] ### Net info: dirty nets: 2
[03/09 19:04:01    336s] ### Net info: marked as disconnected nets: 0
[03/09 19:04:01    336s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/09 19:04:01    336s] #num needed restored net=0
[03/09 19:04:01    336s] #need_extraction net=0 (total=9241)
[03/09 19:04:01    336s] ### Net info: fully routed nets: 0
[03/09 19:04:01    336s] ### Net info: trivial (< 2 pins) nets: 84
[03/09 19:04:01    336s] ### Net info: unrouted nets: 9157
[03/09 19:04:01    336s] ### Net info: re-extraction nets: 0
[03/09 19:04:01    336s] ### Net info: ignored nets: 0
[03/09 19:04:01    336s] ### Net info: skip routing nets: 0
[03/09 19:04:01    336s] ### import design signature (8): route=974093015 fixed_route=974093015 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1841702857 dirty_area=0 del_dirty_area=0 cell=302275096 placement=2120834528 pin_access=1 inst_pattern=1
[03/09 19:04:01    336s] ### Time Record (DB Import) is uninstalled.
[03/09 19:04:01    336s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[03/09 19:04:01    336s] #RTESIG:78da95974d8fd330108639f32b2cef1e8ad416cf78fc912b88230b5ab15cab40dc6e4493
[03/09 19:04:01    336s] #       a27c20edbf670ad26aa942ed89724a9ebc7e3d19cfd837b75f3fdc2b8db005bb19c1981d
[03/09 19:04:01    336s] #       a8bb7b44c3f7c60099b7083b7ef5f04ebfbeb9fdf4f98b756a1ae6a456df4ea7e35a354f
[03/09 19:04:01    336s] #       7dddb5df5593f6f57c9cd498a6a9ed0f6ffec22e0ae058297d17b45a8dd3c04fd76a1ed3
[03/09 19:04:01    336s] #       70c180330245a420a15d5046adda7e4a873464696f94aee7e9c486533f7779de297d36f3
[03/09 19:04:01    336s] #       6282992f2a54fbfa3816dab786647814fab104a2011c08826f1d49ed04492ad8e8a5fa51
[03/09 19:04:01    336s] #       923c64ac24384412f3e441444b434951a41f3973c61fedcf1d8b77bbd41cca47726084de
[03/09 19:04:01    336s] #       1c486a88f395543f90443ff02afe0802f520f5234a3beff1b90a4d69e8ebe169fd3f9485
[03/09 19:04:01    336s] #       75c7cfdbf7f374bdca06a8041e2a12d1f1a24c2d8c5f45c93f07235a4c60c2bf7e97da0c
[03/09 19:04:01    336s] #       5f12494092e195082799192e8cb1b88f318e127544afccd638c3975aed8fa77a5a0e2172
[03/09 19:04:01    336s] #       abd68fede131d3d1d1950a469bcd1cb08492c95bd6c4729cb87c652d101a452f349719ab
[03/09 19:04:01    336s] #       366878de263b6fe2f5e58a40eeb8b07505a08f0a8b142f1ac32253610143058ccb32ce52
[03/09 19:04:01    336s] #       01e3f30c47ca9544caf990170b319f148ecb9eee52d3ce5d6e875b102b6f45f526049064
[03/09 19:04:01    336s] #       7908be68e54610b988bc2e3416374288e77dcc38d57d530fcdf32e7bd1c8796fdd9ffa74
[03/09 19:04:01    336s] #       9daaacd2bfca7b37542869437c64b2223c66f31de17cc8b8fe179881021d2a60787ff027
[03/09 19:04:01    336s] #       8fcb4f28e75653fecdabdfa4d594ac
[03/09 19:04:01    336s] #
[03/09 19:04:01    336s] ### Time Record (Data Preparation) is installed.
[03/09 19:04:01    336s] #RTESIG:78da95974d8fd330108639f32b2cef1e8ad4168f3dfeba8238b2a015cbb50ac4ed463429
[03/09 19:04:01    336s] #       4a1ca4fdf74c415a2d55a83d514fe993d7af27f3e1dcdc7efd702fa4862d98cd044aed40
[03/09 19:04:01    336s] #       dcdd6bade8b75180eaad861dfdf5f04ebebeb9fdf4f98bb1228f7312ab6fa7d3712ddaa7
[03/09 19:04:01    336s] #       a1e9bbefa24dfb663e6631a59cbbe1f0e62f6c03030e51c83b2fc56aca23dd5d8b794ae3
[03/09 19:04:01    336s] #       0503563114357a0e6dbd5062d50d391dd258a49d12b299f3890ca761eecbbc15f26ce6c5
[03/09 19:04:01    336s] #       060b4f442df6cd71aab46f14f2f0c0f46310580b586004df58e4daf19c5430c171f50327
[03/09 19:04:01    336s] #       7950194e701039e6d1018be68612034b3f50e64c3fba9f3b12ef77a93dd4af644131bd59
[03/09 19:04:01    336s] #       e0f410eb2257df2347df53157f0486bae7fa61a59d73fab90be5340ecdf8b4fe1f4ac2b2
[03/09 19:04:01    336s] #       a7fbddfb395fefb21e22c34344161d2edad4c2fa3170de3928563181f2fffa5d1a337471
[03/09 19:04:01    336s] #       2441230f8f2c1c7966a83186ea3946b8e6a86bed84da2aabe812abfdf1d4e4e5106a1ad5
[03/09 19:04:01    336s] #       f2b13b3c1626bab6b582c11433070c6acee60d69ea7a1ca97d152da056025f682e33466c
[03/09 19:04:01    336s] #       b4a27dabe2be91eacb56813471616b2b401784ae52bc180c8b4cd4150c5630b6c8588315
[03/09 19:04:01    336s] #       8c2b3314295b1329eb7c59cc877252586a7bb24f6d37f7a5136e45ac9c61f51bef8193e5
[03/09 19:04:01    336s] #       debbaaca0dc07211a82ea4ae1e8410cee798293743db8cedf3297bd1c8f96c3d9c86749d
[03/09 19:04:01    336s] #       8a46c85ff5b31ba2a289f9e7cd16021135675ed1b79561e1a158181ace5f23d75d120315
[03/09 19:04:01    336s] #       3a58c12c84a5b087f34caa7fe6d56f0892a161
[03/09 19:04:01    336s] #
[03/09 19:04:01    336s] ### Time Record (Data Preparation) is uninstalled.
[03/09 19:04:01    336s] ### Time Record (Global Routing) is installed.
[03/09 19:04:01    336s] ### Time Record (Global Routing) is uninstalled.
[03/09 19:04:01    336s] ### Time Record (Data Preparation) is installed.
[03/09 19:04:01    336s] #Start routing data preparation on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    336s] #
[03/09 19:04:01    336s] #Minimum voltage of a net in the design = 0.000.
[03/09 19:04:01    336s] #Maximum voltage of a net in the design = 0.700.
[03/09 19:04:01    336s] #Voltage range [0.000 - 0.700] has 9238 nets.
[03/09 19:04:01    336s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/09 19:04:01    336s] #Voltage range [0.700 - 0.700] has 1 net.
[03/09 19:04:01    336s] #Build and mark too close pins for the same net.
[03/09 19:04:01    336s] ### Time Record (Cell Pin Access) is installed.
[03/09 19:04:01    336s] #Rebuild pin access data for design.
[03/09 19:04:01    336s] #Initial pin access analysis.
[03/09 19:04:01    336s] #Detail pin access analysis.
[03/09 19:04:01    336s] ### Time Record (Cell Pin Access) is uninstalled.
[03/09 19:04:01    336s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[03/09 19:04:01    336s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:04:01    336s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:04:01    336s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:04:01    336s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[03/09 19:04:01    336s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[03/09 19:04:01    336s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 19:04:01    336s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 19:04:01    336s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 19:04:01    336s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 19:04:01    336s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 19:04:01    336s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 19:04:01    336s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[03/09 19:04:01    336s] #WARNING (NRDB-2322) There are no valid layer for shielding.
[03/09 19:04:01    336s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1841.79 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    336s] #Regenerating Ggrids automatically.
[03/09 19:04:01    336s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[03/09 19:04:01    336s] #Using automatically generated G-grids.
[03/09 19:04:01    336s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/09 19:04:01    337s] #Done routing data preparation.
[03/09 19:04:01    337s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1845.46 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### Time Record (Data Preparation) is uninstalled.
[03/09 19:04:01    337s] #Start instance access analysis using 8 threads...
[03/09 19:04:01    337s] #Set layer M2 to be advanced pin access layer.
[03/09 19:04:01    337s] ### Time Record (Instance Pin Access) is installed.
[03/09 19:04:01    337s] #0 instance pins are hard to access
[03/09 19:04:01    337s] #Instance access analysis statistics:
[03/09 19:04:01    337s] #Cpu time = 00:00:00
[03/09 19:04:01    337s] #Elapsed time = 00:00:00
[03/09 19:04:01    337s] #Increased memory = 0.12 (MB)
[03/09 19:04:01    337s] #Total memory = 1845.57 (MB)
[03/09 19:04:01    337s] #Peak memory = 2110.83 (MB)
[03/09 19:04:01    337s] ### Time Record (Instance Pin Access) is uninstalled.
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Summary of active signal nets routing constraints set by OPT:
[03/09 19:04:01    337s] #	preferred routing layers      : 1
[03/09 19:04:01    337s] #	(M4)1 
[03/09 19:04:01    337s] #	preferred routing layer effort: 0
[03/09 19:04:01    337s] #	preferred extra space         : 0
[03/09 19:04:01    337s] #	preferred multi-cut via       : 0
[03/09 19:04:01    337s] #	avoid detour                  : 0
[03/09 19:04:01    337s] #	expansion ratio               : 1
[03/09 19:04:01    337s] #	net priority                  : 1
[03/09 19:04:01    337s] #	s2s control                   : 0
[03/09 19:04:01    337s] #	avoid chaining                : 0
[03/09 19:04:01    337s] #	inst-based stacking via       : 0
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Summary of active signal nets routing constraints set by USER:
[03/09 19:04:01    337s] #	preferred routing layers      : 0
[03/09 19:04:01    337s] #	preferred routing layer effort     : 0
[03/09 19:04:01    337s] #	preferred extra space              : 0
[03/09 19:04:01    337s] #	preferred multi-cut via            : 0
[03/09 19:04:01    337s] #	avoid detour                       : 0
[03/09 19:04:01    337s] #	net weight                         : 0
[03/09 19:04:01    337s] #	avoid chaining                     : 0
[03/09 19:04:01    337s] #	cell-based stacking via (required) : 0
[03/09 19:04:01    337s] #	cell-based stacking via (optional) : 0
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Start timing driven prevention iteration...
[03/09 19:04:01    337s] ### td_prevention_read_timing_data starts on Sun Mar  9 19:04:01 2025 with memory = 1845.59 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #----------------------------------------------------
[03/09 19:04:01    337s] # Summary of active signal nets routing constraints
[03/09 19:04:01    337s] #+--------------------------+-----------+
[03/09 19:04:01    337s] #| Max Expansion Ratio      |         1 |
[03/09 19:04:01    337s] #| Preferred Layer Effort   |         1 |
[03/09 19:04:01    337s] #+--------------------------+-----------+
[03/09 19:04:01    337s] #  Bottom Preferred Layer
[03/09 19:04:01    337s] #+----------------+----------+
[03/09 19:04:01    337s] #|      Layer     | OPT_LA   |
[03/09 19:04:01    337s] #+----------------+----------+
[03/09 19:04:01    337s] #| M4 (4)         |        1 |
[03/09 19:04:01    337s] #+----------------+----------+
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #----------------------------------------------------
[03/09 19:04:01    337s] #Done timing-driven prevention
[03/09 19:04:01    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.16 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] #Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
[03/09 19:04:01    337s] #Total number of routable nets = 9157.
[03/09 19:04:01    337s] #Total number of nets in the design = 9241.
[03/09 19:04:01    337s] #9157 routable nets do not have any wires.
[03/09 19:04:01    337s] #9157 nets will be global routed.
[03/09 19:04:01    337s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 19:04:01    337s] #Using multithreading with 8 threads.
[03/09 19:04:01    337s] ### Time Record (Data Preparation) is installed.
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Finished routing data preparation on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Cpu time = 00:00:00
[03/09 19:04:01    337s] #Elapsed time = 00:00:00
[03/09 19:04:01    337s] #Increased memory = 0.19 (MB)
[03/09 19:04:01    337s] #Total memory = 1846.43 (MB)
[03/09 19:04:01    337s] #Peak memory = 2110.83 (MB)
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### Time Record (Data Preparation) is uninstalled.
[03/09 19:04:01    337s] ### Time Record (Global Routing) is installed.
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Start global routing on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Start global routing initialization on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Number of eco nets is 0
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Start global routing data preparation on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### build_merged_routing_blockage_rect_list starts on Sun Mar  9 19:04:01 2025 with memory = 1846.49 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] #Start routing resource analysis on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### init_is_bin_blocked starts on Sun Mar  9 19:04:01 2025 with memory = 1846.51 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.99 [8]--
[03/09 19:04:01    337s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Mar  9 19:04:01 2025 with memory = 1847.66 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --5.60 [8]--
[03/09 19:04:01    337s] ### adjust_flow_cap starts on Sun Mar  9 19:04:01 2025 with memory = 1849.68 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.46 [8]--
[03/09 19:04:01    337s] ### adjust_flow_per_partial_route_obs starts on Sun Mar  9 19:04:01 2025 with memory = 1851.39 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] ### set_via_blocked starts on Sun Mar  9 19:04:01 2025 with memory = 1851.39 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.50 [8]--
[03/09 19:04:01    337s] ### copy_flow starts on Sun Mar  9 19:04:01 2025 with memory = 1851.42 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.63 [8]--
[03/09 19:04:01    337s] #Routing resource analysis is done on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### report_flow_cap starts on Sun Mar  9 19:04:01 2025 with memory = 1850.96 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] #  Resource Analysis:
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/09 19:04:01    337s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/09 19:04:01    337s] #  --------------------------------------------------------------
[03/09 19:04:01    337s] #  M2             H         742         426        6972     1.85%
[03/09 19:04:01    337s] #  M3             V        1031         232        6972    15.10%
[03/09 19:04:01    337s] #  M4             H         826          92        6972     0.00%
[03/09 19:04:01    337s] #  M5             V         824          18        6972     0.00%
[03/09 19:04:01    337s] #  M6             H         381          36        6972     7.10%
[03/09 19:04:01    337s] #  M7             V         391          30        6972     7.00%
[03/09 19:04:01    337s] #  --------------------------------------------------------------
[03/09 19:04:01    337s] #  Total                   4196      13.76%       41832     5.18%
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.09 [8]--
[03/09 19:04:01    337s] ### analyze_m2_tracks starts on Sun Mar  9 19:04:01 2025 with memory = 1850.97 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] ### report_initial_resource starts on Sun Mar  9 19:04:01 2025 with memory = 1850.98 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] ### mark_pg_pins_accessibility starts on Sun Mar  9 19:04:01 2025 with memory = 1850.98 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] ### set_net_region starts on Sun Mar  9 19:04:01 2025 with memory = 1850.98 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Global routing data preparation is done on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1850.99 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### prepare_level starts on Sun Mar  9 19:04:01 2025 with memory = 1851.01 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init level 1 starts on Sun Mar  9 19:04:01 2025 with memory = 1851.03 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:01    337s] ### Level 1 hgrid = 84 X 83
[03/09 19:04:01    337s] ### init level 2 starts on Sun Mar  9 19:04:01 2025 with memory = 1851.07 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.52 [8]--
[03/09 19:04:01    337s] ### Level 2 hgrid = 21 X 21  (large_net only)
[03/09 19:04:01    337s] ### prepare_level_flow starts on Sun Mar  9 19:04:01 2025 with memory = 1851.15 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init_flow_edge starts on Sun Mar  9 19:04:01 2025 with memory = 1851.15 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.75 [8]--
[03/09 19:04:01    337s] ### init_flow_edge starts on Sun Mar  9 19:04:01 2025 with memory = 1851.15 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.53 [8]--
[03/09 19:04:01    337s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.57 [8]--
[03/09 19:04:01    337s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.49 [8]--
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #Global routing initialization is done on Sun Mar  9 19:04:01 2025
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1851.16 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] #
[03/09 19:04:01    337s] ### routing large nets 
[03/09 19:04:01    337s] #start global routing iteration 1...
[03/09 19:04:01    337s] ### init_flow_edge starts on Sun Mar  9 19:04:01 2025 with memory = 1851.19 (MB), peak = 2110.83 (MB)
[03/09 19:04:01    337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.48 [8]--
[03/09 19:04:01    337s] ### routing at level 2 (topmost level) iter 0
[03/09 19:04:02    337s] ### Uniform Hboxes (5x5)
[03/09 19:04:02    337s] ### routing at level 1 iter 0 for 0 hboxes
[03/09 19:04:02    338s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1856.23 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] #
[03/09 19:04:02    338s] #Route nets in 1/2 round...
[03/09 19:04:02    338s] #start global routing iteration 2...
[03/09 19:04:02    338s] ### init_flow_edge starts on Sun Mar  9 19:04:02 2025 with memory = 1856.26 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.33 [8]--
[03/09 19:04:02    338s] ### cal_flow starts on Sun Mar  9 19:04:02 2025 with memory = 1856.31 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:02    338s] ### routing at level 1 (topmost level) iter 0
[03/09 19:04:02    338s] ### measure_qor starts on Sun Mar  9 19:04:02 2025 with memory = 1857.80 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### measure_congestion starts on Sun Mar  9 19:04:02 2025 with memory = 1857.80 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:02    338s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.34 [8]--
[03/09 19:04:02    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.53 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] #
[03/09 19:04:02    338s] #start global routing iteration 3...
[03/09 19:04:02    338s] ### routing at level 1 (topmost level) iter 1
[03/09 19:04:02    338s] ### measure_qor starts on Sun Mar  9 19:04:02 2025 with memory = 1853.04 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### measure_congestion starts on Sun Mar  9 19:04:02 2025 with memory = 1853.04 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:02    338s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.22 [8]--
[03/09 19:04:02    338s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1852.53 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] #
[03/09 19:04:02    338s] #Route nets in 2/2 round...
[03/09 19:04:02    338s] #start global routing iteration 4...
[03/09 19:04:02    338s] ### init_flow_edge starts on Sun Mar  9 19:04:02 2025 with memory = 1852.53 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.37 [8]--
[03/09 19:04:02    338s] ### cal_flow starts on Sun Mar  9 19:04:02 2025 with memory = 1852.53 (MB), peak = 2110.83 (MB)
[03/09 19:04:02    338s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:02    338s] ### routing at level 1 (topmost level) iter 0
[03/09 19:04:15    351s] ### measure_qor starts on Sun Mar  9 19:04:15 2025 with memory = 1883.43 (MB), peak = 2110.83 (MB)
[03/09 19:04:15    351s] ### measure_congestion starts on Sun Mar  9 19:04:15 2025 with memory = 1883.43 (MB), peak = 2110.83 (MB)
[03/09 19:04:15    351s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:15    351s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --4.46 [8]--
[03/09 19:04:15    351s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1874.29 (MB), peak = 2110.83 (MB)
[03/09 19:04:15    351s] #
[03/09 19:04:15    351s] #start global routing iteration 5...
[03/09 19:04:15    351s] ### routing at level 1 (topmost level) iter 1
[03/09 19:04:18    354s] ### measure_qor starts on Sun Mar  9 19:04:18 2025 with memory = 1876.58 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### measure_congestion starts on Sun Mar  9 19:04:18 2025 with memory = 1876.58 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:18    354s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --4.95 [8]--
[03/09 19:04:18    354s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1874.86 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] ### route_end starts on Sun Mar  9 19:04:18 2025 with memory = 1874.86 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Total number of trivial nets (e.g. < 2 pins) = 84 (skipped).
[03/09 19:04:18    354s] #Total number of routable nets = 9157.
[03/09 19:04:18    354s] #Total number of nets in the design = 9241.
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #9157 routable nets have routed wires.
[03/09 19:04:18    354s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Routed nets constraints summary:
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #      Default            1                 1            9156  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #        Total            1                 1            9156  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Routing constraints summary of the whole design:
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #      Default            1                 1            9156  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #        Total            1                 1            9156  
[03/09 19:04:18    354s] #------------------------------------------------------------
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] ### adjust_flow_per_partial_route_obs starts on Sun Mar  9 19:04:18 2025 with memory = 1874.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.02 [8]--
[03/09 19:04:18    354s] ### cal_base_flow starts on Sun Mar  9 19:04:18 2025 with memory = 1874.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### init_flow_edge starts on Sun Mar  9 19:04:18 2025 with memory = 1874.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.44 [8]--
[03/09 19:04:18    354s] ### cal_flow starts on Sun Mar  9 19:04:18 2025 with memory = 1874.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:18    354s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.02 [8]--
[03/09 19:04:18    354s] ### report_overcon starts on Sun Mar  9 19:04:18 2025 with memory = 1874.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #                 OverCon       OverCon       OverCon          
[03/09 19:04:18    354s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/09 19:04:18    354s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[03/09 19:04:18    354s] #  --------------------------------------------------------------------------
[03/09 19:04:18    354s] #  M2          335(4.80%)     31(0.44%)      2(0.03%)   (5.28%)     0.68  
[03/09 19:04:18    354s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.38  
[03/09 19:04:18    354s] #  M4            2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.46  
[03/09 19:04:18    354s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.34  
[03/09 19:04:18    354s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.30  
[03/09 19:04:18    354s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[03/09 19:04:18    354s] #  --------------------------------------------------------------------------
[03/09 19:04:18    354s] #     Total    337(0.83%)     31(0.08%)      2(0.00%)   (0.92%)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/09 19:04:18    354s] #  Overflow after GR: 0.92% H + 0.00% V
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.87 [8]--
[03/09 19:04:18    354s] ### cal_base_flow starts on Sun Mar  9 19:04:18 2025 with memory = 1874.88 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### init_flow_edge starts on Sun Mar  9 19:04:18 2025 with memory = 1874.88 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.44 [8]--
[03/09 19:04:18    354s] ### cal_flow starts on Sun Mar  9 19:04:18 2025 with memory = 1874.88 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:18    354s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.02 [8]--
[03/09 19:04:18    354s] ### generate_cong_map_content starts on Sun Mar  9 19:04:18 2025 with memory = 1874.88 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### Sync with Inovus CongMap starts on Sun Mar  9 19:04:18 2025 with memory = 1874.89 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #Hotspot report including placement blocked areas
[03/09 19:04:18    354s] OPERPROF: Starting HotSpotCal at level 1, MEM:2886.4M, EPOCH TIME: 1741518258.204181
[03/09 19:04:18    354s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 19:04:18    354s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/09 19:04:18    354s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 19:04:18    354s] [hotspot] |   M1(V)    |         42.00 |        414.00 |    51.84    12.96    90.72    64.80 |
[03/09 19:04:18    354s] [hotspot] |   M2(H)    |          2.00 |         25.00 |    56.16    12.96    64.80    17.28 |
[03/09 19:04:18    354s] [hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 19:04:18    354s] [hotspot] |   M4(H)    |          0.00 |          0.00 |   (none)                            |
[03/09 19:04:18    354s] [hotspot] |   M5(V)    |          0.00 |          0.00 |   (none)                            |
[03/09 19:04:18    354s] [hotspot] |   M6(H)    |         40.00 |         40.00 |   181.44     4.32   182.02   177.12 |
[03/09 19:04:18    354s] [hotspot] |   M7(V)    |         40.00 |         40.00 |     4.32   177.12   177.12   180.15 |
[03/09 19:04:18    354s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 19:04:18    354s] [hotspot] |   worst    | (M1)    42.00 | (M1)   414.00 |                                     |
[03/09 19:04:18    354s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 19:04:18    354s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/09 19:04:18    354s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/09 19:04:18    354s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/09 19:04:18    354s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/09 19:04:18    354s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/09 19:04:18    354s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.026, MEM:2886.4M, EPOCH TIME: 1741518258.229816
[03/09 19:04:18    354s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.37 [8]--
[03/09 19:04:18    354s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.37 [8]--
[03/09 19:04:18    354s] ### update starts on Sun Mar  9 19:04:18 2025 with memory = 1873.62 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #Complete Global Routing.
[03/09 19:04:18    354s] #Total wire length = 161787 um.
[03/09 19:04:18    354s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M2 = 22404 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M3 = 33201 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M4 = 47041 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M5 = 38947 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M6 = 15971 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M7 = 4223 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:04:18    354s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:04:18    354s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:04:18    354s] #Total number of vias = 80845
[03/09 19:04:18    354s] #Up-Via Summary (total 80845):
[03/09 19:04:18    354s] #           
[03/09 19:04:18    354s] #-----------------------
[03/09 19:04:18    354s] # M1              33777
[03/09 19:04:18    354s] # M2              26427
[03/09 19:04:18    354s] # M3              12435
[03/09 19:04:18    354s] # M4               6557
[03/09 19:04:18    354s] # M5               1368
[03/09 19:04:18    354s] # M6                281
[03/09 19:04:18    354s] #-----------------------
[03/09 19:04:18    354s] #                 80845 
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Total number of involved regular nets 2412
[03/09 19:04:18    354s] #Maximum src to sink distance  414.6
[03/09 19:04:18    354s] #Average of max src_to_sink distance  34.2
[03/09 19:04:18    354s] #Average of ave src_to_sink distance  22.4
[03/09 19:04:18    354s] #Total number of involved priority nets 1
[03/09 19:04:18    354s] #Maximum src to sink distance for priority net 247.7
[03/09 19:04:18    354s] #Average of max src_to_sink distance for priority net 247.7
[03/09 19:04:18    354s] #Average of ave src_to_sink distance for priority net 122.1
[03/09 19:04:18    354s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --2.74 [8]--
[03/09 19:04:18    354s] ### report_overcon starts on Sun Mar  9 19:04:18 2025 with memory = 1877.44 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:18    354s] ### report_overcon starts on Sun Mar  9 19:04:18 2025 with memory = 1877.44 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #Max overcon = 5 tracks.
[03/09 19:04:18    354s] #Total overcon = 0.92%.
[03/09 19:04:18    354s] #Worst layer Gcell overcon rate = 0.03%.
[03/09 19:04:18    354s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --0.99 [8]--
[03/09 19:04:18    354s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.27 [8]--
[03/09 19:04:18    354s] ### global_route design signature (11): route=1590877059 net_attr=625128981
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Global routing statistics:
[03/09 19:04:18    354s] #Cpu time = 00:00:17
[03/09 19:04:18    354s] #Elapsed time = 00:00:17
[03/09 19:04:18    354s] #Increased memory = 25.50 (MB)
[03/09 19:04:18    354s] #Total memory = 1871.93 (MB)
[03/09 19:04:18    354s] #Peak memory = 2110.83 (MB)
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #Finished global routing on Sun Mar  9 19:04:18 2025
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] #
[03/09 19:04:18    354s] ### Time Record (Global Routing) is uninstalled.
[03/09 19:04:18    354s] ### Time Record (Data Preparation) is installed.
[03/09 19:04:18    354s] ### Time Record (Data Preparation) is uninstalled.
[03/09 19:04:18    354s] ### track-assign external-init starts on Sun Mar  9 19:04:18 2025 with memory = 1871.07 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:18    354s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:18    354s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.76 [8]--
[03/09 19:04:18    354s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1871.07 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### track-assign engine-init starts on Sun Mar  9 19:04:18 2025 with memory = 1871.09 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:18    354s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.84 [8]--
[03/09 19:04:18    354s] ### track-assign core-engine starts on Sun Mar  9 19:04:18 2025 with memory = 1871.14 (MB), peak = 2110.83 (MB)
[03/09 19:04:18    354s] #Start Track Assignment.
[03/09 19:04:19    355s] #Done with 19799 horizontal wires in 3 hboxes and 18740 vertical wires in 3 hboxes.
[03/09 19:04:20    357s] #Done with 4315 horizontal wires in 3 hboxes and 2943 vertical wires in 3 hboxes.
[03/09 19:04:20    357s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] #Track assignment summary:
[03/09 19:04:20    357s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/09 19:04:20    357s] #------------------------------------------------------------------------
[03/09 19:04:20    357s] # M2         21941.65 	  0.49%  	  0.00% 	  0.37%
[03/09 19:04:20    357s] # M3         32487.57 	  0.08%  	  0.00% 	  0.00%
[03/09 19:04:20    357s] # M4         47043.68 	  0.03%  	  0.00% 	  0.00%
[03/09 19:04:20    357s] # M5         38724.34 	  0.02%  	  0.00% 	  0.00%
[03/09 19:04:20    357s] # M6         16070.81 	  0.11%  	  0.00% 	  0.00%
[03/09 19:04:20    357s] # M7          4226.19 	  0.00%  	  0.00% 	  0.00%
[03/09 19:04:20    357s] #------------------------------------------------------------------------
[03/09 19:04:20    357s] # All      160494.24  	  0.11% 	  0.00% 	  0.00%
[03/09 19:04:20    357s] #Complete Track Assignment.
[03/09 19:04:20    357s] #Total wire length = 158975 um.
[03/09 19:04:20    357s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M2 = 21527 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M3 = 32023 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M4 = 46720 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M5 = 38500 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M6 = 15996 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M7 = 4208 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:04:20    357s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:04:20    357s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:04:20    357s] #Total number of vias = 80845
[03/09 19:04:20    357s] #Up-Via Summary (total 80845):
[03/09 19:04:20    357s] #           
[03/09 19:04:20    357s] #-----------------------
[03/09 19:04:20    357s] # M1              33777
[03/09 19:04:20    357s] # M2              26427
[03/09 19:04:20    357s] # M3              12435
[03/09 19:04:20    357s] # M4               6557
[03/09 19:04:20    357s] # M5               1368
[03/09 19:04:20    357s] # M6                281
[03/09 19:04:20    357s] #-----------------------
[03/09 19:04:20    357s] #                 80845 
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] ### track_assign design signature (14): route=1152333412
[03/09 19:04:20    357s] ### track-assign core-engine cpu:00:00:03, real:00:00:02, mem:1.8 GB, peak:2.1 GB --1.28 [8]--
[03/09 19:04:20    357s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:20    357s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1869.56 (MB), peak = 2110.83 (MB)
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] #number of short segments in preferred routing layers
[03/09 19:04:20    357s] #	M4        M5        Total 
[03/09 19:04:20    357s] #	10        11        21        
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] #Start post global route fixing for timing critical nets ...
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] ### update_timing_after_routing starts on Sun Mar  9 19:04:20 2025 with memory = 1869.57 (MB), peak = 2110.83 (MB)
[03/09 19:04:20    357s] ### Time Record (Timing Data Generation) is installed.
[03/09 19:04:20    357s] #* Updating design timing data...
[03/09 19:04:20    357s] #Extracting RC...
[03/09 19:04:20    357s] Un-suppress "**WARN ..." messages.
[03/09 19:04:20    357s] #
[03/09 19:04:20    357s] #Start tQuantus RC extraction...
[03/09 19:04:20    357s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/09 19:04:20    357s] #Extract in track assign mode
[03/09 19:04:20    357s] #Start building rc corner(s)...
[03/09 19:04:20    357s] #Number of RC Corner = 1
[03/09 19:04:20    357s] #Corner rc_typ_25 /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
[03/09 19:04:20    357s] #LISD -> M1 (1)
[03/09 19:04:20    357s] #M1 -> M2 (2)
[03/09 19:04:20    357s] #M2 -> M3 (3)
[03/09 19:04:20    357s] #M3 -> M4 (4)
[03/09 19:04:20    357s] #M4 -> M5 (5)
[03/09 19:04:20    357s] #M5 -> M6 (6)
[03/09 19:04:20    357s] #M6 -> M7 (7)
[03/09 19:04:20    357s] #M7 -> M8 (8)
[03/09 19:04:20    357s] #M8 -> M9 (9)
[03/09 19:04:20    357s] #M9 -> Pad (10)
[03/09 19:04:20    357s] #SADV_On
[03/09 19:04:20    357s] # Corner(s) : 
[03/09 19:04:20    357s] #rc_typ_25 [25.00]
[03/09 19:04:21    358s] # Corner id: 0
[03/09 19:04:21    358s] # Layout Scale: 1.000000
[03/09 19:04:21    358s] # Has Metal Fill model: yes
[03/09 19:04:21    358s] # Temperature was set
[03/09 19:04:21    358s] # Temperature : 25.000000
[03/09 19:04:21    358s] # Ref. Temp   : 25.000000
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[1] tech width 288 != ict width 400.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[1] tech spc 288 != ict spc 464.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[4] tech width 384 != ict width 288.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[4] tech spc 384 != ict spc 288.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[6] tech width 512 != ict width 384.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[7] tech spc 384 != ict spc 512.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[8] tech width 640 != ict width 512.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[8] tech spc 640 != ict spc 512.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[10] tech width 32000 != ict width 640.0
[03/09 19:04:21    358s] #
[03/09 19:04:21    358s] #layer[10] tech spc 32000 != ict spc 640.0
[03/09 19:04:21    358s] #total pattern=220 [10, 605]
[03/09 19:04:21    358s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/09 19:04:21    358s] #found CAPMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06
[03/09 19:04:21    358s] #found RESMODEL /users/course/2025S/VLSIPDA202501/g113062640/HW1/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
[03/09 19:04:21    358s] #number model r/c [1,1] [10,605] read
[03/09 19:04:22    358s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1871.40 (MB), peak = 2110.83 (MB)
[03/09 19:04:22    359s] #Finish check_net_pin_list step Enter extract
[03/09 19:04:22    359s] #Start init net ripin tree building
[03/09 19:04:22    359s] #Finish init net ripin tree building
[03/09 19:04:22    359s] #Cpu time = 00:00:00
[03/09 19:04:22    359s] #Elapsed time = 00:00:00
[03/09 19:04:22    359s] #Increased memory = 0.13 (MB)
[03/09 19:04:22    359s] #Total memory = 1875.70 (MB)
[03/09 19:04:22    359s] #Peak memory = 2110.83 (MB)
[03/09 19:04:22    359s] #Using multithreading with 8 threads.
[03/09 19:04:22    359s] #begin processing metal fill model file
[03/09 19:04:22    359s] #end processing metal fill model file
[03/09 19:04:22    359s] ### track-assign external-init starts on Sun Mar  9 19:04:22 2025 with memory = 1875.71 (MB), peak = 2110.83 (MB)
[03/09 19:04:22    359s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:22    359s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:22    359s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.60 [8]--
[03/09 19:04:22    359s] ### track-assign engine-init starts on Sun Mar  9 19:04:22 2025 with memory = 1875.71 (MB), peak = 2110.83 (MB)
[03/09 19:04:22    359s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:22    359s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB --1.86 [8]--
[03/09 19:04:22    359s] #
[03/09 19:04:22    359s] #Start Post Track Assignment Wire Spread.
[03/09 19:04:23    359s] #Done with 2751 horizontal wires in 3 hboxes and 3417 vertical wires in 3 hboxes.
[03/09 19:04:23    359s] #Complete Post Track Assignment Wire Spread.
[03/09 19:04:23    359s] #
[03/09 19:04:23    359s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:23    359s] #Length limit = 200 pitches
[03/09 19:04:23    359s] #opt mode = 2
[03/09 19:04:23    360s] #Finish check_net_pin_list step Fix net pin list
[03/09 19:04:23    360s] #Start generate extraction boxes.
[03/09 19:04:23    360s] #
[03/09 19:04:23    360s] #Extract using 30 x 30 Hboxes
[03/09 19:04:23    360s] #4x4 initial hboxes
[03/09 19:04:23    360s] #Use area based hbox pruning.
[03/09 19:04:23    360s] #0/0 hboxes pruned.
[03/09 19:04:23    360s] #Complete generating extraction boxes.
[03/09 19:04:23    360s] #Extract 9 hboxes with 8 threads on machine with  2.79GHz 512KB Cache 64CPU...
[03/09 19:04:23    360s] #Process 0 special clock nets for rc extraction
[03/09 19:04:23    360s] #Total 9157 nets were built. 268 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/09 19:04:24    363s] #Run Statistics for Extraction:
[03/09 19:04:24    363s] #   Cpu time = 00:00:03, elapsed time = 00:00:01 .
[03/09 19:04:24    363s] #   Increased memory =   149.88 (MB), total memory =  2026.48 (MB), peak memory =  2110.83 (MB)
[03/09 19:04:24    363s] #
[03/09 19:04:24    363s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/09 19:04:25    364s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1912.46 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    364s] #RC Statistics: 47890 Res, 31832 Ground Cap, 1028 XCap (Edge to Edge)
[03/09 19:04:25    364s] #RC V/H edge ratio: 0.42, Avg V/H Edge Length: 5866.72 (31347), Avg L-Edge Length: 21503.61 (11632)
[03/09 19:04:25    364s] #Register nets and terms for rcdb /tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d
[03/09 19:04:25    364s] #Finish registering nets and terms for rcdb.
[03/09 19:04:25    364s] #Start writing RC data.
[03/09 19:04:25    364s] #Finish writing RC data
[03/09 19:04:25    364s] #Finish writing rcdb with 68744 nodes, 59587 edges, and 2302 xcaps
[03/09 19:04:25    364s] #268 inserted nodes are removed
[03/09 19:04:25    364s] ### track-assign external-init starts on Sun Mar  9 19:04:25 2025 with memory = 1916.22 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    364s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:25    364s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:25    364s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.48 [8]--
[03/09 19:04:25    364s] ### track-assign engine-init starts on Sun Mar  9 19:04:25 2025 with memory = 1916.22 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    364s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:25    364s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.77 [8]--
[03/09 19:04:25    364s] #Remove Post Track Assignment Wire Spread
[03/09 19:04:25    364s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:25    364s] Restoring parasitic data from file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d' ...
[03/09 19:04:25    364s] Opening parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d' for reading (mem: 2975.945M)
[03/09 19:04:25    364s] Reading RCDB with compressed RC data.
[03/09 19:04:25    364s] Opening parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d' for content verification (mem: 2975.945M)
[03/09 19:04:25    364s] Reading RCDB with compressed RC data.
[03/09 19:04:25    364s] Closing parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d': 0 access done (mem: 2975.945M)
[03/09 19:04:25    364s] Closing parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d': 0 access done (mem: 2975.945M)
[03/09 19:04:25    364s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2975.945M)
[03/09 19:04:25    364s] Following multi-corner parasitics specified:
[03/09 19:04:25    364s] 	/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d (rcdb)
[03/09 19:04:25    364s] Opening parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d' for reading (mem: 2975.945M)
[03/09 19:04:25    364s] Reading RCDB with compressed RC data.
[03/09 19:04:25    364s] 		Cell sha256 has rcdb /tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d specified
[03/09 19:04:25    364s] Cell sha256, hinst 
[03/09 19:04:25    364s] processing rcdb (/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d) for hinst (top) of cell (sha256);
[03/09 19:04:25    364s] Closing parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/nr4295_L0wtic.rcdb.d': 0 access done (mem: 3007.961M)
[03/09 19:04:25    364s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2943.945M)
[03/09 19:04:25    364s] Opening parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/sha256_4295_KgZC6H.rcdb.d/sha256.rcdb.d' for reading (mem: 2943.945M)
[03/09 19:04:25    364s] Reading RCDB with compressed RC data.
[03/09 19:04:25    365s] Closing parasitic data file '/tmp/innovus_temp_4295_ic21_g113062640_PhHJ8S/sha256_4295_KgZC6H.rcdb.d/sha256.rcdb.d': 0 access done (mem: 2943.945M)
[03/09 19:04:25    365s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2943.945M)
[03/09 19:04:25    365s] Done read_parasitics... (cpu: 0:00:00.4 real: 0:00:00.0 mem: 2943.945M)
[03/09 19:04:25    365s] #
[03/09 19:04:25    365s] #Restore RCDB.
[03/09 19:04:25    365s] ### track-assign external-init starts on Sun Mar  9 19:04:25 2025 with memory = 1913.98 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    365s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:25    365s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:25    365s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.66 [8]--
[03/09 19:04:25    365s] ### track-assign engine-init starts on Sun Mar  9 19:04:25 2025 with memory = 1913.98 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    365s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:25    365s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --1.85 [8]--
[03/09 19:04:25    365s] #Remove Post Track Assignment Wire Spread
[03/09 19:04:25    365s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:25    365s] #
[03/09 19:04:25    365s] #Complete tQuantus RC extraction.
[03/09 19:04:25    365s] #Cpu time = 00:00:08
[03/09 19:04:25    365s] #Elapsed time = 00:00:05
[03/09 19:04:25    365s] #Increased memory = 37.83 (MB)
[03/09 19:04:25    365s] #Total memory = 1907.41 (MB)
[03/09 19:04:25    365s] #Peak memory = 2110.83 (MB)
[03/09 19:04:25    365s] #
[03/09 19:04:25    365s] Un-suppress "**WARN ..." messages.
[03/09 19:04:25    365s] #RC Extraction Completed...
[03/09 19:04:25    365s] ### update_timing starts on Sun Mar  9 19:04:25 2025 with memory = 1907.41 (MB), peak = 2110.83 (MB)
[03/09 19:04:25    365s] AAE_INFO: switching -siAware from false to true ...
[03/09 19:04:26    365s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/09 19:04:26    365s] ### generate_timing_data starts on Sun Mar  9 19:04:26 2025 with memory = 1887.92 (MB), peak = 2110.83 (MB)
[03/09 19:04:26    365s] #Reporting timing...
[03/09 19:04:26    365s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/09 19:04:26    366s] ### report_timing starts on Sun Mar  9 19:04:26 2025 with memory = 1901.99 (MB), peak = 2110.83 (MB)
[03/09 19:04:28    372s] ### report_timing cpu:00:00:07, real:00:00:02, mem:1.9 GB, peak:2.1 GB --3.80 [8]--
[03/09 19:04:28    372s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 0.900 (ns)
[03/09 19:04:28    372s] #Stage 1: cpu time = 00:00:08, elapsed time = 00:00:02, memory = 1918.95 (MB), peak = 2110.83 (MB)
[03/09 19:04:28    372s] #Library Standard Delay: 5.50ps
[03/09 19:04:28    372s] #Slack threshold: 0.00ps
[03/09 19:04:28    372s] ### generate_net_cdm_timing starts on Sun Mar  9 19:04:28 2025 with memory = 1918.95 (MB), peak = 2110.83 (MB)
[03/09 19:04:28    373s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --2.13 [8]--
[03/09 19:04:28    373s] #*** Analyzed 0 timing critical paths, and collected 0.
[03/09 19:04:28    373s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1919.87 (MB), peak = 2110.83 (MB)
[03/09 19:04:28    373s] ### Use bna from skp: 0
[03/09 19:04:28    373s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1920.50 (MB), peak = 2110.83 (MB)
[03/09 19:04:28    373s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/09 19:04:29    374s] Worst slack reported in the design = 164.052887 (late)
[03/09 19:04:29    374s] *** writeDesignTiming (0:00:00.7) ***
[03/09 19:04:29    374s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1920.80 (MB), peak = 2110.83 (MB)
[03/09 19:04:29    374s] Un-suppress "**WARN ..." messages.
[03/09 19:04:29    374s] ### generate_timing_data cpu:00:00:09, real:00:00:03, mem:1.9 GB, peak:2.1 GB --2.82 [8]--
[03/09 19:04:29    375s] #Number of victim nets: 0
[03/09 19:04:29    375s] #Number of aggressor nets: 0
[03/09 19:04:29    375s] #Number of weak nets: 0
[03/09 19:04:29    375s] #Number of critical nets: 0
[03/09 19:04:29    375s] #	level 1 [   0.0, -1000.0]: 0 nets
[03/09 19:04:29    375s] #	level 2 [   0.0, -1000.0]: 0 nets
[03/09 19:04:29    375s] #	level 3 [   0.0, -1000.0]: 0 nets
[03/09 19:04:29    375s] #Total number of nets: 9157
[03/09 19:04:29    375s] ### update_timing cpu:00:00:10, real:00:00:04, mem:1.9 GB, peak:2.1 GB --2.77 [8]--
[03/09 19:04:29    375s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 19:04:29    375s] ### update_timing_after_routing cpu:00:00:18, real:00:00:09, mem:1.9 GB, peak:2.1 GB --2.00 [8]--
[03/09 19:04:29    375s] #Total number of significant detoured timing critical nets is 0
[03/09 19:04:29    375s] #Total number of selected detoured timing critical nets is 0
[03/09 19:04:29    375s] #
[03/09 19:04:29    375s] #----------------------------------------------------
[03/09 19:04:29    375s] # Summary of active signal nets routing constraints
[03/09 19:04:29    375s] #+--------------------------+-----------+
[03/09 19:04:29    375s] #| Max Expansion Ratio      |         1 |
[03/09 19:04:29    375s] #| Preferred Layer Effort   |         1 |
[03/09 19:04:29    375s] #+--------------------------+-----------+
[03/09 19:04:29    375s] #  Bottom Preferred Layer
[03/09 19:04:29    375s] #+----------------+----------+
[03/09 19:04:29    375s] #|      Layer     | OPT_LA   |
[03/09 19:04:29    375s] #+----------------+----------+
[03/09 19:04:29    375s] #| M4 (4)         |        1 |
[03/09 19:04:29    375s] #+----------------+----------+
[03/09 19:04:29    375s] #
[03/09 19:04:29    375s] #----------------------------------------------------
[03/09 19:04:29    375s] ### run_free_timing_graph starts on Sun Mar  9 19:04:29 2025 with memory = 1930.50 (MB), peak = 2110.83 (MB)
[03/09 19:04:29    375s] ### Time Record (Timing Data Generation) is installed.
[03/09 19:04:29    375s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 19:04:29    375s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB --0.89 [8]--
[03/09 19:04:29    375s] ### run_build_timing_graph starts on Sun Mar  9 19:04:29 2025 with memory = 1933.56 (MB), peak = 2110.83 (MB)
[03/09 19:04:29    375s] ### Time Record (Timing Data Generation) is installed.
[03/09 19:04:30    375s] Current (total cpu=0:06:16, real=0:02:26, peak res=2110.8M, current mem=1666.3M)
[03/09 19:04:30    375s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1677.0M, current mem=1677.0M)
[03/09 19:04:30    375s] Current (total cpu=0:06:16, real=0:02:26, peak res=2110.8M, current mem=1677.0M)
[03/09 19:04:30    375s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 19:04:30    375s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.1 GB --1.00 [8]--
[03/09 19:04:30    375s] ### track-assign external-init starts on Sun Mar  9 19:04:30 2025 with memory = 1677.02 (MB), peak = 2110.83 (MB)
[03/09 19:04:30    375s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:30    375s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:30    375s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.1 GB --2.02 [8]--
[03/09 19:04:30    375s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1677.02 (MB), peak = 2110.83 (MB)
[03/09 19:04:30    375s] #* Importing design timing data...
[03/09 19:04:30    375s] #Number of victim nets: 0
[03/09 19:04:30    375s] #Number of aggressor nets: 0
[03/09 19:04:30    375s] #Number of weak nets: 0
[03/09 19:04:30    375s] #Number of critical nets: 0
[03/09 19:04:30    375s] #	level 1 [   0.0, -1000.0]: 0 nets
[03/09 19:04:30    375s] #	level 2 [   0.0, -1000.0]: 0 nets
[03/09 19:04:30    375s] #	level 3 [   0.0, -1000.0]: 0 nets
[03/09 19:04:30    375s] #Total number of nets: 9157
[03/09 19:04:30    375s] ### track-assign engine-init starts on Sun Mar  9 19:04:30 2025 with memory = 1677.02 (MB), peak = 2110.83 (MB)
[03/09 19:04:30    375s] ### Time Record (Track Assignment) is installed.
[03/09 19:04:30    376s] #
[03/09 19:04:30    376s] #timing driven effort level: 3
[03/09 19:04:30    376s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.1 GB --2.50 [8]--
[03/09 19:04:30    376s] ### track-assign core-engine starts on Sun Mar  9 19:04:30 2025 with memory = 1677.02 (MB), peak = 2110.83 (MB)
[03/09 19:04:30    376s] #Start Track Assignment With Timing Driven.
[03/09 19:04:30    376s] #Done with 358 horizontal wires in 3 hboxes and 382 vertical wires in 3 hboxes.
[03/09 19:04:31    377s] #Done with 56 horizontal wires in 3 hboxes and 74 vertical wires in 3 hboxes.
[03/09 19:04:31    377s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[03/09 19:04:31    377s] #
[03/09 19:04:31    377s] #Track assignment summary:
[03/09 19:04:31    377s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/09 19:04:31    377s] #------------------------------------------------------------------------
[03/09 19:04:31    377s] # M2         21917.85 	  0.47%  	  0.00% 	  0.37%
[03/09 19:04:31    377s] # M3         32443.49 	  0.04%  	  0.00% 	  0.00%
[03/09 19:04:31    377s] # M4         47030.98 	  0.02%  	  0.00% 	  0.00%
[03/09 19:04:31    377s] # M5         38715.66 	  0.01%  	  0.00% 	  0.00%
[03/09 19:04:31    377s] # M6         16068.74 	  0.11%  	  0.00% 	  0.00%
[03/09 19:04:31    377s] # M7          4226.38 	  0.00%  	  0.00% 	  0.00%
[03/09 19:04:31    377s] #------------------------------------------------------------------------
[03/09 19:04:31    377s] # All      160403.10  	  0.09% 	  0.00% 	  0.00%
[03/09 19:04:31    377s] #Complete Track Assignment With Timing Driven.
[03/09 19:04:31    377s] #Total wire length = 158904 um.
[03/09 19:04:31    377s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M2 = 21497 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M3 = 31990 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M4 = 46719 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M5 = 38495 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M6 = 15996 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M7 = 4208 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:04:31    377s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:04:31    377s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:04:31    377s] #Total number of vias = 80845
[03/09 19:04:31    377s] #Up-Via Summary (total 80845):
[03/09 19:04:31    377s] #           
[03/09 19:04:31    377s] #-----------------------
[03/09 19:04:31    377s] # M1              33777
[03/09 19:04:31    377s] # M2              26427
[03/09 19:04:31    377s] # M3              12435
[03/09 19:04:31    377s] # M4               6557
[03/09 19:04:31    377s] # M5               1368
[03/09 19:04:31    377s] # M6                281
[03/09 19:04:31    377s] #-----------------------
[03/09 19:04:31    377s] #                 80845 
[03/09 19:04:31    377s] #
[03/09 19:04:31    377s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:1.7 GB, peak:2.1 GB --1.25 [8]--
[03/09 19:04:31    377s] ### Time Record (Track Assignment) is uninstalled.
[03/09 19:04:31    377s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1678.39 (MB), peak = 2110.83 (MB)
[03/09 19:04:31    377s] #
[03/09 19:04:31    377s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/09 19:04:31    377s] #Cpu time = 00:00:41
[03/09 19:04:31    377s] #Elapsed time = 00:00:30
[03/09 19:04:31    377s] #Increased memory = -156.48 (MB)
[03/09 19:04:31    377s] #Total memory = 1678.46 (MB)
[03/09 19:04:31    377s] #Peak memory = 2110.83 (MB)
[03/09 19:04:31    377s] #Using multithreading with 8 threads.
[03/09 19:04:31    377s] ### Time Record (Detail Routing) is installed.
[03/09 19:04:31    377s] #Start reading timing information from file .timing_file_4295.tif.gz ...
[03/09 19:04:31    377s] #Read in timing information for 77 ports, 9110 instances from timing file .timing_file_4295.tif.gz.
[03/09 19:04:31    378s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 19:04:31    378s] #
[03/09 19:04:31    378s] #Start Detail Routing...
[03/09 19:04:31    378s] #start initial detail routing ...
[03/09 19:04:32    378s] ### Design has 0 dirty nets
[03/09 19:04:42    461s] ### Routing stats: routing = 100.00%
[03/09 19:04:42    461s] #   number of violations = 3702
[03/09 19:04:42    461s] #
[03/09 19:04:42    461s] #    By Layer and Type :
[03/09 19:04:42    461s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
[03/09 19:04:42    461s] #	M1           11        0        0        0       34     1553        0     1598
[03/09 19:04:42    461s] #	M2          252      283      502        0       83        0       87     1207
[03/09 19:04:42    461s] #	M3           87       57       48      100       52        0        0      344
[03/09 19:04:42    461s] #	M4            0        4        5       98      366        0       10      483
[03/09 19:04:42    461s] #	M5            0        0        1       20        0        0        1       22
[03/09 19:04:42    461s] #	M6           31        0        0        1       13        0        2       47
[03/09 19:04:42    461s] #	M7            1        0        0        0        0        0        0        1
[03/09 19:04:42    461s] #	Totals      382      344      556      219      548     1553      100     3702
[03/09 19:04:42    461s] #cpu time = 00:01:24, elapsed time = 00:00:11, memory = 1780.86 (MB), peak = 2343.20 (MB)
[03/09 19:04:42    461s] #start 1st optimization iteration ...
[03/09 19:04:49    517s] ### Routing stats: routing = 100.00%
[03/09 19:04:49    517s] #   number of violations = 971
[03/09 19:04:49    517s] #
[03/09 19:04:49    517s] #    By Layer and Type :
[03/09 19:04:49    517s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO   NUTWre   Others   Totals
[03/09 19:04:49    517s] #	M1            0        0        0        0        2      374        0      376
[03/09 19:04:49    517s] #	M2           72      138       76        0       46        0        3      335
[03/09 19:04:49    517s] #	M3           30       26        5        5       10        0        0       76
[03/09 19:04:49    517s] #	M4            0        4        0       10      146        0        8      168
[03/09 19:04:49    517s] #	M5            0        0        0        4        0        0        0        4
[03/09 19:04:49    517s] #	M6            8        0        0        1        2        0        0       11
[03/09 19:04:49    517s] #	M7            1        0        0        0        0        0        0        1
[03/09 19:04:49    517s] #	Totals      111      168       81       20      206      374       11      971
[03/09 19:04:49    517s] #cpu time = 00:00:56, elapsed time = 00:00:07, memory = 1780.29 (MB), peak = 2369.73 (MB)
[03/09 19:04:49    517s] #start 2nd optimization iteration ...
[03/09 19:04:53    550s] ### Routing stats: routing = 100.00%
[03/09 19:04:53    550s] #   number of violations = 218
[03/09 19:04:53    550s] #
[03/09 19:04:53    550s] #    By Layer and Type :
[03/09 19:04:53    550s] #	         MetSpc   EOLSpc    Short    Color    EolKO   CorSpc   NUTWre   Totals
[03/09 19:04:53    550s] #	M1            0        0        0        0        0        0       55       55
[03/09 19:04:53    550s] #	M2           19       32       29        0       24        1        0      105
[03/09 19:04:53    550s] #	M3            3        2        0        0        3        0        0        8
[03/09 19:04:53    550s] #	M4            0        0        0        1       49        0        0       50
[03/09 19:04:53    550s] #	Totals       22       34       29        1       76        1       55      218
[03/09 19:04:53    550s] #cpu time = 00:00:33, elapsed time = 00:00:04, memory = 1772.88 (MB), peak = 2369.73 (MB)
[03/09 19:04:53    550s] #start 3rd optimization iteration ...
[03/09 19:04:54    556s] ### Routing stats: routing = 100.00%
[03/09 19:04:54    556s] #   number of violations = 146
[03/09 19:04:54    556s] #
[03/09 19:04:54    556s] #    By Layer and Type :
[03/09 19:04:54    556s] #	         MetSpc   EOLSpc    Short   CutSpc    EolKO      Mar   NUTWre   Totals
[03/09 19:04:54    556s] #	M1            1        0        0        0        1        0       39       41
[03/09 19:04:54    556s] #	M2           22       27       16        0       12        2        0       79
[03/09 19:04:54    556s] #	M3            3        1        0        1        4        0        0        9
[03/09 19:04:54    556s] #	M4            0        0        1        0       15        1        0       17
[03/09 19:04:54    556s] #	Totals       26       28       17        1       32        3       39      146
[03/09 19:04:54    556s] #cpu time = 00:00:06, elapsed time = 00:00:01, memory = 1770.54 (MB), peak = 2369.73 (MB)
[03/09 19:04:54    556s] #start 4th optimization iteration ...
[03/09 19:04:55    561s] ### Routing stats: routing = 100.00%
[03/09 19:04:55    561s] #   number of violations = 76
[03/09 19:04:55    561s] #
[03/09 19:04:55    561s] #    By Layer and Type :
[03/09 19:04:55    561s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
[03/09 19:04:55    561s] #	M1            0        0        0        0        0       16       16
[03/09 19:04:55    561s] #	M2           10       14       15        5        1        0       45
[03/09 19:04:55    561s] #	M3            2        1        1        2        1        0        7
[03/09 19:04:55    561s] #	M4            0        0        0        8        0        0        8
[03/09 19:04:55    561s] #	Totals       12       15       16       15        2       16       76
[03/09 19:04:55    561s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1770.84 (MB), peak = 2369.73 (MB)
[03/09 19:04:55    561s] #start 5th optimization iteration ...
[03/09 19:04:56    564s] ### Routing stats: routing = 100.00%
[03/09 19:04:56    564s] #   number of violations = 53
[03/09 19:04:56    564s] #
[03/09 19:04:56    564s] #    By Layer and Type :
[03/09 19:04:56    564s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
[03/09 19:04:56    564s] #	M1            0        0        0        0        0       11       11
[03/09 19:04:56    564s] #	M2            6        6       17        3        1        0       33
[03/09 19:04:56    564s] #	M3            4        1        0        3        0        0        8
[03/09 19:04:56    564s] #	M4            0        0        0        1        0        0        1
[03/09 19:04:56    564s] #	Totals       10        7       17        7        1       11       53
[03/09 19:04:56    564s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1770.97 (MB), peak = 2369.73 (MB)
[03/09 19:04:56    564s] #start 6th optimization iteration ...
[03/09 19:04:56    568s] ### Routing stats: routing = 100.00%
[03/09 19:04:56    568s] #   number of violations = 33
[03/09 19:04:56    568s] #
[03/09 19:04:56    568s] #    By Layer and Type :
[03/09 19:04:56    568s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
[03/09 19:04:56    568s] #	M1            0        0        0        0        0        7        7
[03/09 19:04:56    568s] #	M2            4        3       13        2        2        0       24
[03/09 19:04:56    568s] #	M3            0        0        0        0        0        0        0
[03/09 19:04:56    568s] #	M4            0        0        0        2        0        0        2
[03/09 19:04:56    568s] #	Totals        4        3       13        4        2        7       33
[03/09 19:04:56    568s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1770.41 (MB), peak = 2369.73 (MB)
[03/09 19:04:56    568s] #start 7th optimization iteration ...
[03/09 19:04:57    570s] ### Routing stats: routing = 100.00%
[03/09 19:04:57    570s] #   number of violations = 27
[03/09 19:04:57    570s] #
[03/09 19:04:57    570s] #    By Layer and Type :
[03/09 19:04:57    570s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:04:57    570s] #	M1            0        0        0        0        3        3
[03/09 19:04:57    570s] #	M2            2        3       10        1        0       16
[03/09 19:04:57    570s] #	M3            2        2        0        0        0        4
[03/09 19:04:57    570s] #	M4            0        0        0        4        0        4
[03/09 19:04:57    570s] #	Totals        4        5       10        5        3       27
[03/09 19:04:57    570s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 1770.54 (MB), peak = 2369.73 (MB)
[03/09 19:04:57    570s] #start 8th optimization iteration ...
[03/09 19:04:57    573s] ### Routing stats: routing = 100.00%
[03/09 19:04:57    573s] #   number of violations = 15
[03/09 19:04:57    573s] #
[03/09 19:04:57    573s] #    By Layer and Type :
[03/09 19:04:57    573s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:04:57    573s] #	M1            0        0        0        0        2        2
[03/09 19:04:57    573s] #	M2            2        2        7        0        0       11
[03/09 19:04:57    573s] #	M3            0        0        0        0        0        0
[03/09 19:04:57    573s] #	M4            0        0        0        2        0        2
[03/09 19:04:57    573s] #	Totals        2        2        7        2        2       15
[03/09 19:04:57    573s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1770.86 (MB), peak = 2369.73 (MB)
[03/09 19:04:57    573s] #start 9th optimization iteration ...
[03/09 19:04:57    574s] ### Routing stats: routing = 100.00%
[03/09 19:04:57    574s] #   number of violations = 15
[03/09 19:04:57    574s] #
[03/09 19:04:57    574s] #    By Layer and Type :
[03/09 19:04:57    574s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:04:57    574s] #	M1            0        0        0        0        1        1
[03/09 19:04:57    574s] #	M2            3        3        5        1        0       12
[03/09 19:04:57    574s] #	M3            0        0        0        0        0        0
[03/09 19:04:57    574s] #	M4            0        0        0        2        0        2
[03/09 19:04:57    574s] #	Totals        3        3        5        3        1       15
[03/09 19:04:57    574s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1770.01 (MB), peak = 2369.73 (MB)
[03/09 19:04:57    574s] #start 10th optimization iteration ...
[03/09 19:04:58    575s] ### Routing stats: routing = 100.00%
[03/09 19:04:58    575s] #   number of violations = 17
[03/09 19:04:58    575s] #
[03/09 19:04:58    575s] #    By Layer and Type :
[03/09 19:04:58    575s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:04:58    575s] #	M1            0        0        0        0        1        1
[03/09 19:04:58    575s] #	M2            3        3        6        0        0       12
[03/09 19:04:58    575s] #	M3            1        0        0        1        0        2
[03/09 19:04:58    575s] #	M4            0        0        0        2        0        2
[03/09 19:04:58    575s] #	Totals        4        3        6        3        1       17
[03/09 19:04:58    575s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1770.43 (MB), peak = 2369.73 (MB)
[03/09 19:04:58    575s] #start 11th optimization iteration ...
[03/09 19:04:58    575s] ### Routing stats: routing = 100.00%
[03/09 19:04:58    575s] #   number of violations = 12
[03/09 19:04:58    575s] #
[03/09 19:04:58    575s] #    By Layer and Type :
[03/09 19:04:58    575s] #	         MetSpc   EOLSpc    Short   Totals
[03/09 19:04:58    575s] #	M1            0        0        0        0
[03/09 19:04:58    575s] #	M2            2        3        7       12
[03/09 19:04:58    575s] #	Totals        2        3        7       12
[03/09 19:04:58    576s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1770.21 (MB), peak = 2369.73 (MB)
[03/09 19:04:58    576s] #start 12th optimization iteration ...
[03/09 19:04:58    576s] ### Routing stats: routing = 100.00%
[03/09 19:04:58    576s] #   number of violations = 12
[03/09 19:04:58    576s] #
[03/09 19:04:58    576s] #    By Layer and Type :
[03/09 19:04:58    576s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
[03/09 19:04:58    576s] #	M1            0        0        0        0        0        0
[03/09 19:04:58    576s] #	M2            1        3        6        0        1       11
[03/09 19:04:58    576s] #	M3            0        0        0        0        0        0
[03/09 19:04:58    576s] #	M4            0        0        0        1        0        1
[03/09 19:04:58    576s] #	Totals        1        3        6        1        1       12
[03/09 19:04:58    576s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1769.56 (MB), peak = 2369.73 (MB)
[03/09 19:04:58    576s] #start 13th optimization iteration ...
[03/09 19:04:59    577s] ### Routing stats: routing = 100.00%
[03/09 19:04:59    577s] #   number of violations = 19
[03/09 19:04:59    577s] #
[03/09 19:04:59    577s] #    By Layer and Type :
[03/09 19:04:59    577s] #	         MetSpc   EOLSpc    Short    EolKO   OffGrd   NUTWre   Others   Totals
[03/09 19:04:59    577s] #	M1            0        0        0        0        0        2        0        2
[03/09 19:04:59    577s] #	M2            2        2        5        1        4        0        2       16
[03/09 19:04:59    577s] #	M3            0        0        0        0        0        0        0        0
[03/09 19:04:59    577s] #	M4            0        0        0        1        0        0        0        1
[03/09 19:04:59    577s] #	Totals        2        2        5        2        4        2        2       19
[03/09 19:04:59    578s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1769.73 (MB), peak = 2369.73 (MB)
[03/09 19:04:59    578s] #start 14th optimization iteration ...
[03/09 19:04:59    579s] ### Routing stats: routing = 100.00%
[03/09 19:04:59    579s] #   number of violations = 9
[03/09 19:04:59    579s] #
[03/09 19:04:59    579s] #    By Layer and Type :
[03/09 19:04:59    579s] #	         MetSpc    Short    EolKO   Totals
[03/09 19:04:59    579s] #	M1            0        0        0        0
[03/09 19:04:59    579s] #	M2            0        7        0        7
[03/09 19:04:59    579s] #	M3            1        0        1        2
[03/09 19:04:59    579s] #	Totals        1        7        1        9
[03/09 19:04:59    579s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1769.82 (MB), peak = 2369.73 (MB)
[03/09 19:04:59    579s] #start 15th optimization iteration ...
[03/09 19:04:59    579s] ### Routing stats: routing = 100.00%
[03/09 19:04:59    579s] #   number of violations = 13
[03/09 19:04:59    579s] #
[03/09 19:04:59    579s] #    By Layer and Type :
[03/09 19:04:59    579s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:04:59    579s] #	M1            0        0        0        0        1        1
[03/09 19:04:59    579s] #	M2            2        2        5        1        0       10
[03/09 19:04:59    579s] #	M3            1        0        0        1        0        2
[03/09 19:04:59    579s] #	Totals        3        2        5        2        1       13
[03/09 19:04:59    579s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1769.71 (MB), peak = 2369.73 (MB)
[03/09 19:04:59    579s] #start 16th optimization iteration ...
[03/09 19:04:59    580s] ### Routing stats: routing = 100.00%
[03/09 19:04:59    580s] #   number of violations = 20
[03/09 19:04:59    580s] #
[03/09 19:04:59    580s] #    By Layer and Type :
[03/09 19:04:59    580s] #	         MetSpc   EOLSpc    Short    EolKO      Mar   OffGrd   Totals
[03/09 19:04:59    580s] #	M1            0        0        0        0        0        0        0
[03/09 19:04:59    580s] #	M2            5        3        5        0        2        2       17
[03/09 19:04:59    580s] #	M3            1        0        0        1        0        0        2
[03/09 19:04:59    580s] #	M4            0        0        1        0        0        0        1
[03/09 19:04:59    580s] #	Totals        6        3        6        1        2        2       20
[03/09 19:04:59    580s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1769.36 (MB), peak = 2369.73 (MB)
[03/09 19:04:59    580s] #start 17th optimization iteration ...
[03/09 19:04:59    580s] ### Routing stats: routing = 100.00%
[03/09 19:04:59    580s] #   number of violations = 9
[03/09 19:04:59    580s] #
[03/09 19:04:59    580s] #    By Layer and Type :
[03/09 19:04:59    580s] #	          Short    EolKO   CorSpc   Totals
[03/09 19:04:59    580s] #	M1            0        0        0        0
[03/09 19:04:59    580s] #	M2            7        0        1        8
[03/09 19:04:59    580s] #	M3            0        0        0        0
[03/09 19:04:59    580s] #	M4            0        1        0        1
[03/09 19:04:59    580s] #	Totals        7        1        1        9
[03/09 19:04:59    580s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.56 (MB), peak = 2369.73 (MB)
[03/09 19:04:59    580s] #start 18th optimization iteration ...
[03/09 19:05:00    581s] ### Routing stats: routing = 100.00%
[03/09 19:05:00    581s] #   number of violations = 15
[03/09 19:05:00    581s] #
[03/09 19:05:00    581s] #    By Layer and Type :
[03/09 19:05:00    581s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:00    581s] #	M1            0        0        0        0        0
[03/09 19:05:00    581s] #	M2            0        0        7        0        7
[03/09 19:05:00    581s] #	M3            2        1        0        1        4
[03/09 19:05:00    581s] #	M4            0        0        0        4        4
[03/09 19:05:00    581s] #	Totals        2        1        7        5       15
[03/09 19:05:00    581s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.55 (MB), peak = 2369.73 (MB)
[03/09 19:05:00    581s] #start 19th optimization iteration ...
[03/09 19:05:00    582s] ### Routing stats: routing = 100.00%
[03/09 19:05:00    582s] #   number of violations = 11
[03/09 19:05:00    582s] #
[03/09 19:05:00    582s] #    By Layer and Type :
[03/09 19:05:00    582s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:00    582s] #	M1            0        0        0        0        0
[03/09 19:05:00    582s] #	M2            1        1        6        0        8
[03/09 19:05:00    582s] #	M3            0        0        1        0        1
[03/09 19:05:00    582s] #	M4            0        0        1        1        2
[03/09 19:05:00    582s] #	Totals        1        1        8        1       11
[03/09 19:05:00    582s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.45 (MB), peak = 2369.73 (MB)
[03/09 19:05:00    582s] #start 20th optimization iteration ...
[03/09 19:05:00    583s] ### Routing stats: routing = 100.00%
[03/09 19:05:00    583s] #   number of violations = 15
[03/09 19:05:00    583s] #
[03/09 19:05:00    583s] #    By Layer and Type :
[03/09 19:05:00    583s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:05:00    583s] #	M1            0        0        0        0        1        1
[03/09 19:05:00    583s] #	M2            1        1        7        1        0       10
[03/09 19:05:00    583s] #	M3            0        0        1        0        0        1
[03/09 19:05:00    583s] #	M4            0        0        0        3        0        3
[03/09 19:05:00    583s] #	Totals        1        1        8        4        1       15
[03/09 19:05:00    583s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.09 (MB), peak = 2369.73 (MB)
[03/09 19:05:00    583s] #start 21th optimization iteration ...
[03/09 19:05:00    584s] ### Routing stats: routing = 100.00%
[03/09 19:05:00    584s] #   number of violations = 22
[03/09 19:05:00    584s] #
[03/09 19:05:00    584s] #    By Layer and Type :
[03/09 19:05:00    584s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   OffGrd   NUTWre   Totals
[03/09 19:05:00    584s] #	M1            0        0        0        0        0        0        1        1
[03/09 19:05:00    584s] #	M2            2        2        7        0        1        1        0       13
[03/09 19:05:00    584s] #	M3            2        1        0        1        0        0        0        4
[03/09 19:05:00    584s] #	M4            0        0        0        4        0        0        0        4
[03/09 19:05:00    584s] #	Totals        4        3        7        5        1        1        1       22
[03/09 19:05:01    584s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.09 (MB), peak = 2369.73 (MB)
[03/09 19:05:01    584s] #start 22th optimization iteration ...
[03/09 19:05:01    585s] ### Routing stats: routing = 100.00%
[03/09 19:05:01    585s] #   number of violations = 18
[03/09 19:05:01    585s] #
[03/09 19:05:01    585s] #    By Layer and Type :
[03/09 19:05:01    585s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
[03/09 19:05:01    585s] #	M1            0        0        0        0        0        0
[03/09 19:05:01    585s] #	M2            3        4        8        0        2       17
[03/09 19:05:01    585s] #	M3            0        0        0        0        0        0
[03/09 19:05:01    585s] #	M4            0        0        0        1        0        1
[03/09 19:05:01    585s] #	Totals        3        4        8        1        2       18
[03/09 19:05:01    585s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.41 (MB), peak = 2369.73 (MB)
[03/09 19:05:01    585s] #start 23th optimization iteration ...
[03/09 19:05:01    585s] ### Routing stats: routing = 100.00%
[03/09 19:05:01    585s] #   number of violations = 16
[03/09 19:05:01    585s] #
[03/09 19:05:01    585s] #    By Layer and Type :
[03/09 19:05:01    585s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:01    585s] #	M1            0        0        0        0        0
[03/09 19:05:01    585s] #	M2            4        5        3        0       12
[03/09 19:05:01    585s] #	M3            1        0        0        2        3
[03/09 19:05:01    585s] #	M4            0        0        0        1        1
[03/09 19:05:01    585s] #	Totals        5        5        3        3       16
[03/09 19:05:01    585s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.25 (MB), peak = 2369.73 (MB)
[03/09 19:05:01    585s] #start 24th optimization iteration ...
[03/09 19:05:01    586s] ### Routing stats: routing = 100.00%
[03/09 19:05:01    586s] #   number of violations = 12
[03/09 19:05:01    586s] #
[03/09 19:05:01    586s] #    By Layer and Type :
[03/09 19:05:01    586s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:01    586s] #	M1            0        0        0        0        0
[03/09 19:05:01    586s] #	M2            2        2        5        0        9
[03/09 19:05:01    586s] #	M3            1        0        0        2        3
[03/09 19:05:01    586s] #	Totals        3        2        5        2       12
[03/09 19:05:01    586s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.30 (MB), peak = 2369.73 (MB)
[03/09 19:05:01    586s] #start 25th optimization iteration ...
[03/09 19:05:02    587s] ### Routing stats: routing = 100.00%
[03/09 19:05:02    587s] #   number of violations = 9
[03/09 19:05:02    587s] #
[03/09 19:05:02    587s] #    By Layer and Type :
[03/09 19:05:02    587s] #	          Short    EolKO   Totals
[03/09 19:05:02    587s] #	M1            0        0        0
[03/09 19:05:02    587s] #	M2            7        0        7
[03/09 19:05:02    587s] #	M3            0        0        0
[03/09 19:05:02    587s] #	M4            0        2        2
[03/09 19:05:02    587s] #	Totals        7        2        9
[03/09 19:05:02    587s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.91 (MB), peak = 2369.73 (MB)
[03/09 19:05:02    587s] #start 26th optimization iteration ...
[03/09 19:05:02    588s] ### Routing stats: routing = 100.00%
[03/09 19:05:02    588s] #   number of violations = 13
[03/09 19:05:02    588s] #
[03/09 19:05:02    588s] #    By Layer and Type :
[03/09 19:05:02    588s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:02    588s] #	M1            0        0        0        0        0
[03/09 19:05:02    588s] #	M2            2        2        5        0        9
[03/09 19:05:02    588s] #	M3            0        0        0        0        0
[03/09 19:05:02    588s] #	M4            0        0        0        4        4
[03/09 19:05:02    588s] #	Totals        2        2        5        4       13
[03/09 19:05:02    588s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.90 (MB), peak = 2369.73 (MB)
[03/09 19:05:02    588s] #start 27th optimization iteration ...
[03/09 19:05:02    589s] ### Routing stats: routing = 100.00%
[03/09 19:05:02    589s] #   number of violations = 11
[03/09 19:05:02    589s] #
[03/09 19:05:02    589s] #    By Layer and Type :
[03/09 19:05:02    589s] #	         MetSpc   EOLSpc    Short   Totals
[03/09 19:05:02    589s] #	M1            0        0        0        0
[03/09 19:05:02    589s] #	M2            3        3        4       10
[03/09 19:05:02    589s] #	M3            0        0        0        0
[03/09 19:05:02    589s] #	M4            0        0        1        1
[03/09 19:05:02    589s] #	Totals        3        3        5       11
[03/09 19:05:02    589s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.29 (MB), peak = 2369.73 (MB)
[03/09 19:05:02    589s] #start 28th optimization iteration ...
[03/09 19:05:03    590s] ### Routing stats: routing = 100.00%
[03/09 19:05:03    590s] #   number of violations = 16
[03/09 19:05:03    590s] #
[03/09 19:05:03    590s] #    By Layer and Type :
[03/09 19:05:03    590s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:03    590s] #	M1            0        0        0        0        0
[03/09 19:05:03    590s] #	M2            2        3        5        0       10
[03/09 19:05:03    590s] #	M3            1        1        0        0        2
[03/09 19:05:03    590s] #	M4            0        0        0        4        4
[03/09 19:05:03    590s] #	Totals        3        4        5        4       16
[03/09 19:05:03    590s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.57 (MB), peak = 2369.73 (MB)
[03/09 19:05:03    590s] #start 29th optimization iteration ...
[03/09 19:05:03    592s] ### Routing stats: routing = 100.00%
[03/09 19:05:03    592s] #   number of violations = 13
[03/09 19:05:03    592s] #
[03/09 19:05:03    592s] #    By Layer and Type :
[03/09 19:05:03    592s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:03    592s] #	M1            0        0        0        0        0
[03/09 19:05:03    592s] #	M2            2        2        5        0        9
[03/09 19:05:03    592s] #	M3            1        0        0        1        2
[03/09 19:05:03    592s] #	M4            0        0        0        2        2
[03/09 19:05:03    592s] #	Totals        3        2        5        3       13
[03/09 19:05:03    592s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.40 (MB), peak = 2369.73 (MB)
[03/09 19:05:03    592s] #start 30th optimization iteration ...
[03/09 19:05:03    593s] ### Routing stats: routing = 100.00%
[03/09 19:05:03    593s] #   number of violations = 8
[03/09 19:05:03    593s] #
[03/09 19:05:03    593s] #    By Layer and Type :
[03/09 19:05:03    593s] #	         MetSpc   EOLSpc    Short   Totals
[03/09 19:05:03    593s] #	M1            0        0        0        0
[03/09 19:05:03    593s] #	M2            1        1        6        8
[03/09 19:05:03    593s] #	Totals        1        1        6        8
[03/09 19:05:03    593s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.44 (MB), peak = 2369.73 (MB)
[03/09 19:05:03    593s] #start 31th optimization iteration ...
[03/09 19:05:04    594s] ### Routing stats: routing = 100.00%
[03/09 19:05:04    594s] #   number of violations = 16
[03/09 19:05:04    594s] #
[03/09 19:05:04    594s] #    By Layer and Type :
[03/09 19:05:04    594s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:05:04    594s] #	M1            0        0        0        0        1        1
[03/09 19:05:04    594s] #	M2            2        2        5        0        0        9
[03/09 19:05:04    594s] #	M3            1        1        0        1        0        3
[03/09 19:05:04    594s] #	M4            0        0        0        3        0        3
[03/09 19:05:04    594s] #	Totals        3        3        5        4        1       16
[03/09 19:05:04    594s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.43 (MB), peak = 2369.73 (MB)
[03/09 19:05:04    594s] #start 32th optimization iteration ...
[03/09 19:05:04    596s] ### Routing stats: routing = 100.00%
[03/09 19:05:04    596s] #   number of violations = 16
[03/09 19:05:04    596s] #
[03/09 19:05:04    596s] #    By Layer and Type :
[03/09 19:05:04    596s] #	         MetSpc   EOLSpc    Short    EolKO   NUTWre   Totals
[03/09 19:05:04    596s] #	M1            0        0        0        0        1        1
[03/09 19:05:04    596s] #	M2            1        2        6        0        0        9
[03/09 19:05:04    596s] #	M3            1        0        0        1        0        2
[03/09 19:05:04    596s] #	M4            0        0        0        4        0        4
[03/09 19:05:04    596s] #	Totals        2        2        6        5        1       16
[03/09 19:05:04    596s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1768.54 (MB), peak = 2369.73 (MB)
[03/09 19:05:04    596s] #start 33th optimization iteration ...
[03/09 19:05:05    597s] ### Routing stats: routing = 100.00%
[03/09 19:05:05    597s] #   number of violations = 12
[03/09 19:05:05    597s] #
[03/09 19:05:05    597s] #    By Layer and Type :
[03/09 19:05:05    597s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   NUTWre   Totals
[03/09 19:05:05    597s] #	M1            0        0        0        0        0        1        1
[03/09 19:05:05    597s] #	M2            1        1        6        0        1        0        9
[03/09 19:05:05    597s] #	M3            0        0        0        0        0        0        0
[03/09 19:05:05    597s] #	M4            0        0        0        2        0        0        2
[03/09 19:05:05    597s] #	Totals        1        1        6        2        1        1       12
[03/09 19:05:05    597s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1768.75 (MB), peak = 2369.73 (MB)
[03/09 19:05:05    597s] #start 34th optimization iteration ...
[03/09 19:05:05    599s] ### Routing stats: routing = 100.00%
[03/09 19:05:05    599s] #   number of violations = 18
[03/09 19:05:05    599s] #
[03/09 19:05:05    599s] #    By Layer and Type :
[03/09 19:05:05    599s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
[03/09 19:05:05    599s] #	M1            0        0        0        0        0        0
[03/09 19:05:05    599s] #	M2            1        1        7        0        1       10
[03/09 19:05:05    599s] #	M3            1        0        0        1        0        2
[03/09 19:05:05    599s] #	M4            0        0        0        6        0        6
[03/09 19:05:05    599s] #	Totals        2        1        7        7        1       18
[03/09 19:05:05    599s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1768.67 (MB), peak = 2369.73 (MB)
[03/09 19:05:05    599s] #start 35th optimization iteration ...
[03/09 19:05:06    600s] ### Routing stats: routing = 100.00%
[03/09 19:05:06    600s] #   number of violations = 9
[03/09 19:05:06    600s] #
[03/09 19:05:06    600s] #    By Layer and Type :
[03/09 19:05:06    600s] #	          Short    EolKO   Totals
[03/09 19:05:06    600s] #	M1            0        0        0
[03/09 19:05:06    600s] #	M2            7        0        7
[03/09 19:05:06    600s] #	M3            0        0        0
[03/09 19:05:06    600s] #	M4            0        2        2
[03/09 19:05:06    600s] #	Totals        7        2        9
[03/09 19:05:06    601s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.92 (MB), peak = 2369.73 (MB)
[03/09 19:05:06    601s] #start 36th optimization iteration ...
[03/09 19:05:07    602s] ### Routing stats: routing = 100.00%
[03/09 19:05:07    602s] #   number of violations = 8
[03/09 19:05:07    602s] #
[03/09 19:05:07    602s] #    By Layer and Type :
[03/09 19:05:07    602s] #	          Short    EolKO   Totals
[03/09 19:05:07    602s] #	M1            0        0        0
[03/09 19:05:07    602s] #	M2            6        0        6
[03/09 19:05:07    602s] #	M3            0        0        0
[03/09 19:05:07    602s] #	M4            0        2        2
[03/09 19:05:07    602s] #	Totals        6        2        8
[03/09 19:05:07    602s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.75 (MB), peak = 2369.73 (MB)
[03/09 19:05:07    602s] #start 37th optimization iteration ...
[03/09 19:05:07    604s] ### Routing stats: routing = 100.00%
[03/09 19:05:07    604s] #   number of violations = 7
[03/09 19:05:07    604s] #
[03/09 19:05:07    604s] #    By Layer and Type :
[03/09 19:05:07    604s] #	          Short    EolKO   Totals
[03/09 19:05:07    604s] #	M1            0        0        0
[03/09 19:05:07    604s] #	M2            6        0        6
[03/09 19:05:07    604s] #	M3            0        0        0
[03/09 19:05:07    604s] #	M4            0        1        1
[03/09 19:05:07    604s] #	Totals        6        1        7
[03/09 19:05:07    604s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.79 (MB), peak = 2369.73 (MB)
[03/09 19:05:07    604s] #start 38th optimization iteration ...
[03/09 19:05:08    606s] ### Routing stats: routing = 100.00%
[03/09 19:05:08    606s] #   number of violations = 11
[03/09 19:05:08    606s] #
[03/09 19:05:08    606s] #    By Layer and Type :
[03/09 19:05:08    606s] #	         MetSpc   EOLSpc    Short    EolKO   CorSpc   Totals
[03/09 19:05:08    606s] #	M1            0        0        0        0        0        0
[03/09 19:05:08    606s] #	M2            1        1        5        0        1        8
[03/09 19:05:08    606s] #	M3            0        0        0        1        0        1
[03/09 19:05:08    606s] #	M4            0        0        0        2        0        2
[03/09 19:05:08    606s] #	Totals        1        1        5        3        1       11
[03/09 19:05:08    606s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.80 (MB), peak = 2369.73 (MB)
[03/09 19:05:08    606s] #start 39th optimization iteration ...
[03/09 19:05:09    608s] ### Routing stats: routing = 100.00%
[03/09 19:05:09    608s] #   number of violations = 12
[03/09 19:05:09    608s] #
[03/09 19:05:09    608s] #    By Layer and Type :
[03/09 19:05:09    608s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:09    608s] #	M1            0        0        0        0        0
[03/09 19:05:09    608s] #	M2            1        1        5        0        7
[03/09 19:05:09    608s] #	M3            1        1        0        0        2
[03/09 19:05:09    608s] #	M4            0        0        0        3        3
[03/09 19:05:09    608s] #	Totals        2        2        5        3       12
[03/09 19:05:09    608s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.89 (MB), peak = 2369.73 (MB)
[03/09 19:05:09    608s] #start 40th optimization iteration ...
[03/09 19:05:09    609s] ### Routing stats: routing = 100.00%
[03/09 19:05:09    609s] #   number of violations = 10
[03/09 19:05:09    609s] #
[03/09 19:05:09    609s] #    By Layer and Type :
[03/09 19:05:09    609s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:09    609s] #	M1            0        0        0        0        0
[03/09 19:05:09    609s] #	M2            2        3        4        0        9
[03/09 19:05:09    609s] #	M3            0        0        0        1        1
[03/09 19:05:09    609s] #	Totals        2        3        4        1       10
[03/09 19:05:09    610s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1767.62 (MB), peak = 2369.73 (MB)
[03/09 19:05:09    610s] #start 41th optimization iteration ...
[03/09 19:05:10    611s] ### Routing stats: routing = 100.00%
[03/09 19:05:10    611s] #   number of violations = 10
[03/09 19:05:10    611s] #
[03/09 19:05:10    611s] #    By Layer and Type :
[03/09 19:05:10    611s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:10    611s] #	M1            0        0        0        0        0
[03/09 19:05:10    611s] #	M2            1        1        5        0        7
[03/09 19:05:10    611s] #	M3            0        0        0        1        1
[03/09 19:05:10    611s] #	M4            0        0        0        2        2
[03/09 19:05:10    611s] #	Totals        1        1        5        3       10
[03/09 19:05:10    611s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.73 (MB), peak = 2369.73 (MB)
[03/09 19:05:10    611s] #start 42th optimization iteration ...
[03/09 19:05:10    612s] ### Routing stats: routing = 100.00%
[03/09 19:05:10    612s] #   number of violations = 9
[03/09 19:05:10    612s] #
[03/09 19:05:10    612s] #    By Layer and Type :
[03/09 19:05:10    612s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:10    612s] #	M1            0        0        0        0        0
[03/09 19:05:10    612s] #	M2            1        1        5        0        7
[03/09 19:05:10    612s] #	M3            0        0        0        1        1
[03/09 19:05:10    612s] #	M4            0        0        0        1        1
[03/09 19:05:10    612s] #	Totals        1        1        5        2        9
[03/09 19:05:10    612s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.32 (MB), peak = 2369.73 (MB)
[03/09 19:05:10    612s] #start 43th optimization iteration ...
[03/09 19:05:11    613s] ### Routing stats: routing = 100.00%
[03/09 19:05:11    613s] #   number of violations = 9
[03/09 19:05:11    613s] #
[03/09 19:05:11    613s] #    By Layer and Type :
[03/09 19:05:11    613s] #	         MetSpc    Short    EolKO   Totals
[03/09 19:05:11    613s] #	M1            0        0        0        0
[03/09 19:05:11    613s] #	M2            0        6        0        6
[03/09 19:05:11    613s] #	M3            1        0        2        3
[03/09 19:05:11    613s] #	Totals        1        6        2        9
[03/09 19:05:11    613s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1766.95 (MB), peak = 2369.73 (MB)
[03/09 19:05:11    613s] #start 44th optimization iteration ...
[03/09 19:05:11    614s] ### Routing stats: routing = 100.00%
[03/09 19:05:11    614s] #   number of violations = 9
[03/09 19:05:11    614s] #
[03/09 19:05:11    614s] #    By Layer and Type :
[03/09 19:05:11    614s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:11    614s] #	M1            0        0        0        0        0
[03/09 19:05:11    614s] #	M2            1        1        5        0        7
[03/09 19:05:11    614s] #	M3            0        0        0        1        1
[03/09 19:05:11    614s] #	M4            0        0        0        1        1
[03/09 19:05:11    614s] #	Totals        1        1        5        2        9
[03/09 19:05:11    614s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.05 (MB), peak = 2369.73 (MB)
[03/09 19:05:11    614s] #start 45th optimization iteration ...
[03/09 19:05:12    615s] ### Routing stats: routing = 100.00%
[03/09 19:05:12    615s] #   number of violations = 7
[03/09 19:05:12    615s] #
[03/09 19:05:12    615s] #    By Layer and Type :
[03/09 19:05:12    615s] #	          Short    EolKO   Totals
[03/09 19:05:12    615s] #	M1            0        0        0
[03/09 19:05:12    615s] #	M2            6        0        6
[03/09 19:05:12    615s] #	M3            0        1        1
[03/09 19:05:12    615s] #	Totals        6        1        7
[03/09 19:05:12    615s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1766.74 (MB), peak = 2369.73 (MB)
[03/09 19:05:12    615s] #start 46th optimization iteration ...
[03/09 19:05:12    616s] ### Routing stats: routing = 100.00%
[03/09 19:05:12    616s] #   number of violations = 7
[03/09 19:05:12    616s] #
[03/09 19:05:12    616s] #    By Layer and Type :
[03/09 19:05:12    616s] #	          Short    EolKO   Totals
[03/09 19:05:12    616s] #	M1            0        0        0
[03/09 19:05:12    616s] #	M2            6        0        6
[03/09 19:05:12    616s] #	M3            0        1        1
[03/09 19:05:12    616s] #	Totals        6        1        7
[03/09 19:05:12    616s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.62 (MB), peak = 2369.73 (MB)
[03/09 19:05:12    616s] #start 47th optimization iteration ...
[03/09 19:05:12    617s] ### Routing stats: routing = 100.00%
[03/09 19:05:12    617s] #   number of violations = 7
[03/09 19:05:12    617s] #
[03/09 19:05:12    617s] #    By Layer and Type :
[03/09 19:05:12    617s] #	          Short    EolKO   Totals
[03/09 19:05:12    617s] #	M1            0        0        0
[03/09 19:05:12    617s] #	M2            6        0        6
[03/09 19:05:12    617s] #	M3            0        1        1
[03/09 19:05:12    617s] #	Totals        6        1        7
[03/09 19:05:12    617s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.69 (MB), peak = 2369.73 (MB)
[03/09 19:05:12    617s] #start 48th optimization iteration ...
[03/09 19:05:13    619s] ### Routing stats: routing = 100.00%
[03/09 19:05:13    619s] #   number of violations = 8
[03/09 19:05:13    619s] #
[03/09 19:05:13    619s] #    By Layer and Type :
[03/09 19:05:13    619s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:13    619s] #	M1            0        0        0        0        0
[03/09 19:05:13    619s] #	M2            1        1        5        0        7
[03/09 19:05:13    619s] #	M3            0        0        0        1        1
[03/09 19:05:13    619s] #	Totals        1        1        5        1        8
[03/09 19:05:13    619s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.66 (MB), peak = 2369.73 (MB)
[03/09 19:05:13    619s] #start 49th optimization iteration ...
[03/09 19:05:13    620s] ### Routing stats: routing = 100.00%
[03/09 19:05:13    620s] #   number of violations = 8
[03/09 19:05:13    620s] #
[03/09 19:05:13    620s] #    By Layer and Type :
[03/09 19:05:13    620s] #	          Short    EolKO   CorSpc   Totals
[03/09 19:05:13    620s] #	M1            0        0        0        0
[03/09 19:05:13    620s] #	M2            6        0        1        7
[03/09 19:05:13    620s] #	M3            0        1        0        1
[03/09 19:05:13    620s] #	Totals        6        1        1        8
[03/09 19:05:13    620s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.56 (MB), peak = 2369.73 (MB)
[03/09 19:05:13    620s] #start 50th optimization iteration ...
[03/09 19:05:14    621s] ### Routing stats: routing = 100.00%
[03/09 19:05:14    621s] #   number of violations = 8
[03/09 19:05:14    621s] #
[03/09 19:05:14    621s] #    By Layer and Type :
[03/09 19:05:14    621s] #	          Short    EolKO   Totals
[03/09 19:05:14    621s] #	M1            0        0        0
[03/09 19:05:14    621s] #	M2            6        0        6
[03/09 19:05:14    621s] #	M3            0        1        1
[03/09 19:05:14    621s] #	M4            0        1        1
[03/09 19:05:14    621s] #	Totals        6        2        8
[03/09 19:05:14    621s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.54 (MB), peak = 2369.73 (MB)
[03/09 19:05:14    621s] #start 51th optimization iteration ...
[03/09 19:05:14    622s] ### Routing stats: routing = 100.00%
[03/09 19:05:14    622s] #   number of violations = 8
[03/09 19:05:14    622s] #
[03/09 19:05:14    622s] #    By Layer and Type :
[03/09 19:05:14    622s] #	          Short    EolKO   Totals
[03/09 19:05:14    622s] #	M1            0        0        0
[03/09 19:05:14    622s] #	M2            6        0        6
[03/09 19:05:14    622s] #	M3            0        1        1
[03/09 19:05:14    622s] #	M4            0        1        1
[03/09 19:05:14    622s] #	Totals        6        2        8
[03/09 19:05:14    622s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.05 (MB), peak = 2369.73 (MB)
[03/09 19:05:14    622s] #start 52th optimization iteration ...
[03/09 19:05:15    623s] ### Routing stats: routing = 100.00%
[03/09 19:05:15    623s] #   number of violations = 8
[03/09 19:05:15    623s] #
[03/09 19:05:15    623s] #    By Layer and Type :
[03/09 19:05:15    623s] #	          Short    EolKO   Totals
[03/09 19:05:15    623s] #	M1            0        0        0
[03/09 19:05:15    623s] #	M2            6        0        6
[03/09 19:05:15    623s] #	M3            0        1        1
[03/09 19:05:15    623s] #	M4            0        1        1
[03/09 19:05:15    623s] #	Totals        6        2        8
[03/09 19:05:15    623s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1766.75 (MB), peak = 2369.73 (MB)
[03/09 19:05:15    623s] #start 53th optimization iteration ...
[03/09 19:05:15    624s] ### Routing stats: routing = 100.00%
[03/09 19:05:15    624s] #   number of violations = 10
[03/09 19:05:15    624s] #
[03/09 19:05:15    624s] #    By Layer and Type :
[03/09 19:05:15    624s] #	         MetSpc   EOLSpc    Short    EolKO   Totals
[03/09 19:05:15    624s] #	M1            0        0        0        0        0
[03/09 19:05:15    624s] #	M2            1        1        5        0        7
[03/09 19:05:15    624s] #	M3            0        0        0        1        1
[03/09 19:05:15    624s] #	M4            0        0        0        2        2
[03/09 19:05:15    624s] #	Totals        1        1        5        3       10
[03/09 19:05:15    624s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1766.99 (MB), peak = 2369.73 (MB)
[03/09 19:05:15    624s] #start 54th optimization iteration ...
[03/09 19:05:15    625s] ### Routing stats: routing = 100.00%
[03/09 19:05:15    625s] #   number of violations = 8
[03/09 19:05:15    625s] #
[03/09 19:05:15    625s] #    By Layer and Type :
[03/09 19:05:15    625s] #	          Short    EolKO   Totals
[03/09 19:05:15    625s] #	M1            0        0        0
[03/09 19:05:15    625s] #	M2            6        0        6
[03/09 19:05:15    625s] #	M3            0        1        1
[03/09 19:05:15    625s] #	M4            0        1        1
[03/09 19:05:15    625s] #	Totals        6        2        8
[03/09 19:05:15    625s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1767.05 (MB), peak = 2369.73 (MB)
[03/09 19:05:15    625s] #Complete Detail Routing.
[03/09 19:05:15    625s] #Total wire length = 164013 um.
[03/09 19:05:15    625s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M2 = 31870 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M3 = 39994 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M4 = 40028 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M5 = 32439 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M6 = 15560 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M7 = 4121 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:05:15    625s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:05:15    625s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:05:15    625s] #Total number of vias = 90705
[03/09 19:05:15    625s] #Up-Via Summary (total 90705):
[03/09 19:05:15    625s] #           
[03/09 19:05:15    625s] #-----------------------
[03/09 19:05:15    625s] # M1              35306
[03/09 19:05:15    625s] # M2              37297
[03/09 19:05:15    625s] # M3              11144
[03/09 19:05:15    625s] # M4               5218
[03/09 19:05:15    625s] # M5               1446
[03/09 19:05:15    625s] # M6                294
[03/09 19:05:15    625s] #-----------------------
[03/09 19:05:15    625s] #                 90705 
[03/09 19:05:15    625s] #
[03/09 19:05:15    625s] #Total number of DRC violations = 8
[03/09 19:05:15    625s] #Total number of violations on LAYER M1 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER M2 = 6
[03/09 19:05:15    625s] #Total number of violations on LAYER M3 = 1
[03/09 19:05:15    625s] #Total number of violations on LAYER M4 = 1
[03/09 19:05:15    625s] #Total number of violations on LAYER M5 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER M6 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER M7 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER M8 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER M9 = 0
[03/09 19:05:15    625s] #Total number of violations on LAYER Pad = 0
[03/09 19:05:15    625s] ### Time Record (Detail Routing) is uninstalled.
[03/09 19:05:15    625s] #Cpu time = 00:04:08
[03/09 19:05:15    625s] #Elapsed time = 00:00:44
[03/09 19:05:15    625s] #Increased memory = 87.96 (MB)
[03/09 19:05:15    625s] #Total memory = 1766.43 (MB)
[03/09 19:05:15    625s] #Peak memory = 2369.73 (MB)
[03/09 19:05:15    625s] ### Time Record (Fix Iteration) is installed.
[03/09 19:05:15    625s] #
[03/09 19:05:15    625s] #Start Fix Iteration ...
[03/09 19:05:15    626s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 19:05:16    628s] #
[03/09 19:05:16    628s] #   number of violations = 8
[03/09 19:05:16    628s] #
[03/09 19:05:16    628s] #    By Layer and Type :
[03/09 19:05:16    628s] #	          Short    EolKO   Totals
[03/09 19:05:16    628s] #	M1            0        0        0
[03/09 19:05:16    628s] #	M2            6        0        6
[03/09 19:05:16    628s] #	M3            0        1        1
[03/09 19:05:16    628s] #	M4            0        1        1
[03/09 19:05:16    628s] #	Totals        6        2        8
[03/09 19:05:16    628s] #Complete Detail Routing.
[03/09 19:05:16    628s] #Total wire length = 164013 um.
[03/09 19:05:16    628s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M2 = 31870 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M3 = 39994 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M4 = 40028 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M5 = 32439 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M6 = 15560 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M7 = 4121 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:05:16    628s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:05:16    628s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:05:16    628s] #Total number of vias = 90705
[03/09 19:05:16    628s] #Up-Via Summary (total 90705):
[03/09 19:05:16    628s] #           
[03/09 19:05:16    628s] #-----------------------
[03/09 19:05:16    628s] # M1              35306
[03/09 19:05:16    628s] # M2              37297
[03/09 19:05:16    628s] # M3              11144
[03/09 19:05:16    628s] # M4               5218
[03/09 19:05:16    628s] # M5               1446
[03/09 19:05:16    628s] # M6                294
[03/09 19:05:16    628s] #-----------------------
[03/09 19:05:16    628s] #                 90705 
[03/09 19:05:16    628s] #
[03/09 19:05:16    628s] #Total number of DRC violations = 8
[03/09 19:05:16    628s] #Total number of violations on LAYER M1 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER M2 = 6
[03/09 19:05:16    628s] #Total number of violations on LAYER M3 = 1
[03/09 19:05:16    628s] #Total number of violations on LAYER M4 = 1
[03/09 19:05:16    628s] #Total number of violations on LAYER M5 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER M6 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER M7 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER M8 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER M9 = 0
[03/09 19:05:16    628s] #Total number of violations on LAYER Pad = 0
[03/09 19:05:16    628s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 1766.41 (MB), peak = 2369.73 (MB)
[03/09 19:05:16    628s] ### Time Record (Fix Iteration) is uninstalled.
[03/09 19:05:16    628s] ### Time Record (Post Route Via Swapping) is installed.
[03/09 19:05:16    628s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 19:05:16    628s] #
[03/09 19:05:16    628s] #Start Post Route via swapping...
[03/09 19:05:16    628s] #99.99% of area are rerouted by ECO routing.
[03/09 19:05:17    632s] #   number of violations = 8
[03/09 19:05:17    632s] #
[03/09 19:05:17    632s] #    By Layer and Type :
[03/09 19:05:17    632s] #	          Short    EolKO   Totals
[03/09 19:05:17    632s] #	M1            0        0        0
[03/09 19:05:17    632s] #	M2            6        0        6
[03/09 19:05:17    632s] #	M3            0        1        1
[03/09 19:05:17    632s] #	M4            0        1        1
[03/09 19:05:17    632s] #	Totals        6        2        8
[03/09 19:05:17    632s] #cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1766.81 (MB), peak = 2369.73 (MB)
[03/09 19:05:17    632s] #CELL_VIEW sha256,init has 8 DRC violations
[03/09 19:05:17    632s] #Total number of DRC violations = 8
[03/09 19:05:17    632s] #Total number of violations on LAYER M1 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER M2 = 6
[03/09 19:05:17    632s] #Total number of violations on LAYER M3 = 1
[03/09 19:05:17    632s] #Total number of violations on LAYER M4 = 1
[03/09 19:05:17    632s] #Total number of violations on LAYER M5 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER M6 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER M7 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER M8 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER M9 = 0
[03/09 19:05:17    632s] #Total number of violations on LAYER Pad = 0
[03/09 19:05:17    632s] #No via is swapped.
[03/09 19:05:17    632s] #Post Route via swapping is done.
[03/09 19:05:17    632s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/09 19:05:17    632s] #Total wire length = 164013 um.
[03/09 19:05:17    632s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M2 = 31870 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M3 = 39994 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M4 = 40028 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M5 = 32439 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M6 = 15560 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M7 = 4121 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:05:17    632s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:05:17    632s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:05:17    632s] #Total number of vias = 90705
[03/09 19:05:17    632s] #Up-Via Summary (total 90705):
[03/09 19:05:17    632s] #           
[03/09 19:05:17    632s] #-----------------------
[03/09 19:05:17    632s] # M1              35306
[03/09 19:05:17    632s] # M2              37297
[03/09 19:05:17    632s] # M3              11144
[03/09 19:05:17    632s] # M4               5218
[03/09 19:05:17    632s] # M5               1446
[03/09 19:05:17    632s] # M6                294
[03/09 19:05:17    632s] #-----------------------
[03/09 19:05:17    632s] #                 90705 
[03/09 19:05:17    632s] #
[03/09 19:05:17    632s] #detailRoute Statistics:
[03/09 19:05:17    632s] #Cpu time = 00:04:15
[03/09 19:05:17    632s] #Elapsed time = 00:00:45
[03/09 19:05:17    632s] #Increased memory = 88.38 (MB)
[03/09 19:05:17    632s] #Total memory = 1766.84 (MB)
[03/09 19:05:17    632s] #Peak memory = 2369.73 (MB)
[03/09 19:05:17    632s] ### global_detail_route design signature (147): route=1770952534 flt_obj=0 vio=198325124 shield_wire=1
[03/09 19:05:17    632s] ### Time Record (DB Export) is installed.
[03/09 19:05:17    632s] ### export design design signature (148): route=1770952534 fixed_route=974093015 flt_obj=0 vio=198325124 swire=282492057 shield_wire=1 net_attr=877399199 dirty_area=0 del_dirty_area=0 cell=302275096 placement=2120834528 pin_access=1732223610 inst_pattern=1323087525
[03/09 19:05:17    633s] #	no debugging net set
[03/09 19:05:17    633s] ### Time Record (DB Export) is uninstalled.
[03/09 19:05:17    633s] ### Time Record (Post Callback) is installed.
[03/09 19:05:17    633s] ### Time Record (Post Callback) is uninstalled.
[03/09 19:05:17    633s] #
[03/09 19:05:17    633s] #globalDetailRoute statistics:
[03/09 19:05:17    633s] #Cpu time = 00:05:05
[03/09 19:05:17    633s] #Elapsed time = 00:01:21
[03/09 19:05:17    633s] #Increased memory = 102.70 (MB)
[03/09 19:05:17    633s] #Total memory = 1752.62 (MB)
[03/09 19:05:17    633s] #Peak memory = 2369.73 (MB)
[03/09 19:05:17    633s] #Number of warnings = 6
[03/09 19:05:17    633s] #Total number of warnings = 28
[03/09 19:05:17    633s] #Number of fails = 0
[03/09 19:05:17    633s] #Total number of fails = 0
[03/09 19:05:17    633s] #Complete globalDetailRoute on Sun Mar  9 19:05:17 2025
[03/09 19:05:17    633s] #
[03/09 19:05:17    633s] ### import design signature (149): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1732223610 inst_pattern=1
[03/09 19:05:17    633s] ### Time Record (globalDetailRoute) is uninstalled.
[03/09 19:05:17    633s] % End globalDetailRoute (date=03/09 19:05:17, total cpu=0:05:05, real=0:01:21, peak res=2369.7M, current mem=1741.4M)
[03/09 19:05:17    633s] #Default setup view is reset to view_tc.
[03/09 19:05:17    633s] #Default setup view is reset to view_tc.
[03/09 19:05:17    633s] AAE_INFO: Post Route call back at the end of routeDesign
[03/09 19:05:17    633s] #routeDesign: cpu time = 00:05:06, elapsed time = 00:01:22, memory = 1728.62 (MB), peak = 2369.73 (MB)
[03/09 19:05:17    633s] 
[03/09 19:05:17    633s] *** Summary of all messages that are not suppressed in this session:
[03/09 19:05:17    633s] Severity  ID               Count  Summary                                  
[03/09 19:05:17    633s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/09 19:05:17    633s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/09 19:05:17    633s] *** Message Summary: 3 warning(s), 0 error(s)
[03/09 19:05:17    633s] 
[03/09 19:05:17    633s] ### Time Record (routeDesign) is uninstalled.
[03/09 19:05:17    633s] ### 
[03/09 19:05:17    633s] ###   Scalability Statistics
[03/09 19:05:17    633s] ### 
[03/09 19:05:17    633s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:17    633s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/09 19:05:17    633s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:17    633s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Timing Data Generation        |        00:00:25|        00:00:14|             1.8|
[03/09 19:05:17    633s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Global Routing                |        00:00:17|        00:00:17|             1.0|
[03/09 19:05:17    633s] ###   Track Assignment              |        00:00:06|        00:00:04|             1.3|
[03/09 19:05:17    633s] ###   Detail Routing                |        00:04:08|        00:00:44|             5.6|
[03/09 19:05:17    633s] ###   Post Route Via Swapping       |        00:00:04|        00:00:01|             1.0|
[03/09 19:05:17    633s] ###   Fix Iteration                 |        00:00:03|        00:00:00|             1.0|
[03/09 19:05:17    633s] ###   Entire Command                |        00:05:06|        00:01:22|             3.7|
[03/09 19:05:17    633s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:17    633s] ### 
[03/09 19:05:17    633s] #% End routeDesign (date=03/09 19:05:17, total cpu=0:05:06, real=0:01:22, peak res=2369.7M, current mem=1728.6M)
[03/09 19:05:17    633s] <CMD> editPowerVia -delete_vias 1 -top_layer 7 -bottom_layer 6
[03/09 19:05:17    633s] #% Begin editPowerVia (date=03/09 19:05:17, mem=1728.6M)
[03/09 19:05:17    633s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:17    633s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:17    633s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:17    633s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:17    633s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:17    633s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:17    633s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:17    633s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:17    633s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:17    633s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:17    633s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:17    633s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:17    633s] 
[03/09 19:05:17    633s] The editPowerVia deleted 60 vias from the design.
[03/09 19:05:17    633s] ViaGen deleted 0 via.
[03/09 19:05:17    633s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:17    633s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:17    633s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:17    633s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:17    633s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:17    633s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:17    633s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:17    633s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:17    633s] #% End editPowerVia (date=03/09 19:05:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.2M, current mem=1731.2M)
[03/09 19:05:17    633s] <CMD> editPowerVia -delete_vias 1 -top_layer 6 -bottom_layer 5
[03/09 19:05:17    633s] #% Begin editPowerVia (date=03/09 19:05:17, mem=1731.2M)
[03/09 19:05:18    633s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    633s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] 
[03/09 19:05:18    633s] The editPowerVia deleted 84 vias from the design.
[03/09 19:05:18    633s] ViaGen deleted 0 via.
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    633s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1731.2M, current mem=1731.2M)
[03/09 19:05:18    633s] <CMD> editPowerVia -delete_vias 1 -top_layer 5 -bottom_layer 4
[03/09 19:05:18    633s] #% Begin editPowerVia (date=03/09 19:05:18, mem=1731.2M)
[03/09 19:05:18    633s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    633s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] 
[03/09 19:05:18    633s] The editPowerVia deleted 84 vias from the design.
[03/09 19:05:18    633s] ViaGen deleted 0 via.
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    633s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.2M, current mem=1731.2M)
[03/09 19:05:18    633s] <CMD> editPowerVia -delete_vias 1 -top_layer 4 -bottom_layer 3
[03/09 19:05:18    633s] #% Begin editPowerVia (date=03/09 19:05:18, mem=1731.2M)
[03/09 19:05:18    633s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    633s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] 
[03/09 19:05:18    633s] The editPowerVia deleted 260 vias from the design.
[03/09 19:05:18    633s] ViaGen deleted 0 via.
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    633s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.2M, current mem=1731.2M)
[03/09 19:05:18    633s] <CMD> editPowerVia -delete_vias 1 -top_layer 3 -bottom_layer 2
[03/09 19:05:18    633s] #% Begin editPowerVia (date=03/09 19:05:18, mem=1731.2M)
[03/09 19:05:18    633s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    633s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    633s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    633s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    633s] 
[03/09 19:05:18    633s] The editPowerVia deleted 2028 vias from the design.
[03/09 19:05:18    633s] ViaGen deleted 0 via.
[03/09 19:05:18    633s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    633s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    633s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    633s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    634s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.2M, current mem=1731.2M)
[03/09 19:05:18    634s] <CMD> editPowerVia -delete_vias 1 -top_layer 2 -bottom_layer 1
[03/09 19:05:18    634s] #% Begin editPowerVia (date=03/09 19:05:18, mem=1731.2M)
[03/09 19:05:18    634s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    634s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    634s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    634s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    634s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    634s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] 
[03/09 19:05:18    634s] The editPowerVia deleted 156 vias from the design.
[03/09 19:05:18    634s] ViaGen deleted 0 via.
[03/09 19:05:18    634s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    634s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    634s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    634s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    634s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1731.3M, current mem=1731.3M)
[03/09 19:05:18    634s] <CMD> editPowerVia -add_vias 1
[03/09 19:05:18    634s] #% Begin editPowerVia (date=03/09 19:05:18, mem=1731.3M)
[03/09 19:05:18    634s] setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_pthread true is set by default for this design under 12nm node. 
[03/09 19:05:18    634s] setAddStripeMode -use_exact_spacing true is set by default for this design under 20nm node. 
[03/09 19:05:18    634s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[03/09 19:05:18    634s] setViaGenMode -use_cce 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    634s] Setting -optimize_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[03/09 19:05:18    634s] setViaGenMode -optimize_cross_via true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] Setting -disable_via_merging to 1. ViaGen disables via merging with the via created earlier.
[03/09 19:05:18    634s] setViaGenMode -disable_via_merging true is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] Setting -keep_existing_via to 1. ViaGen will keep the existing vias.
[03/09 19:05:18    634s] setViaGenMode -keep_existing_via 1 is set by default for this design of 12nm node or under. 
[03/09 19:05:18    634s] ViaGen engine uses clone via flow to insert special vias. Open fgc and cce engine automatically.
[03/09 19:05:18    634s] setViaGenMode -use_clone_via 1 is set by default for this design under 12nm node. 
[03/09 19:05:18    634s] 
[03/09 19:05:18    634s] Multi-CPU acceleration using 8 CPU(s).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 28.98) (175.68, 29.05).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 50.58) (175.68, 50.65).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 158.58) (175.68, 158.65).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 115.38) (175.68, 115.45).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 93.78) (175.68, 93.85).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 72.18) (175.68, 72.25).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 136.98) (175.68, 137.05).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 6.30) (175.68, 6.37).
[03/09 19:05:18    634s] Clone Via Engine is enabled.
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 116.46) (175.68, 116.53).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 30.06) (175.68, 30.13).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 7.38) (175.68, 7.45).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 159.66) (175.68, 159.73).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 94.86) (175.68, 94.93).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 138.06) (175.68, 138.13).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 73.26) (175.68, 73.33).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 51.66) (175.68, 51.73).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 8.46) (175.68, 8.53).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 31.14) (175.68, 31.21).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 160.74) (175.68, 160.81).
[03/09 19:05:18    634s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M1 & M2 at (6.34, 117.54) (175.68, 117.61).
[03/09 19:05:18    634s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[03/09 19:05:18    634s] To increase the message display limit, refer to the product command reference manual.
[03/09 19:05:18    634s] ViaGen created 4544 vias, deleted 0 via to avoid violation.
[03/09 19:05:18    634s] +--------+----------------+----------------+
[03/09 19:05:18    634s] |  Layer |     Created    |     Deleted    |
[03/09 19:05:18    634s] +--------+----------------+----------------+
[03/09 19:05:18    634s] |   V1   |      2028      |        0       |
[03/09 19:05:18    634s] |   V2   |      2028      |        0       |
[03/09 19:05:18    634s] |   V3   |       260      |        0       |
[03/09 19:05:18    634s] |   V4   |       84       |        0       |
[03/09 19:05:18    634s] |   V5   |       84       |        0       |
[03/09 19:05:18    634s] |   V6   |       60       |        0       |
[03/09 19:05:18    634s] +--------+----------------+----------------+
[03/09 19:05:18    634s] -------CLONE VIA REPORT BEGIN------
[03/09 19:05:18    634s] Try encode positions: 2328, succeed: 2320, fail: 8
[03/09 19:05:18    634s] Try save via proto number: 2119, succeed: 7 (7 via protos, 1 via cells), fail: 2112
[03/09 19:05:18    634s] Try clone: 201 (201 vias)
[03/09 19:05:18    634s] |--Clone succeed: 201 (201 vias)
[03/09 19:05:18    634s] |  |_Try skip for Non-Stack FGC: 201, succeed: 201, fail: 0
[03/09 19:05:18    634s] |--Try check FGC background: 0, save template: 0, find template and drop: 0
[03/09 19:05:18    634s] |__Clone fail: 0 (0 vias)
[03/09 19:05:18    634s]    |-unknown error: 0, CCE can't fix: 0, FGC drc: 0, May lead minStep: 0
[03/09 19:05:18    634s]    |_Skip original flow num: 0
[03/09 19:05:18    634s] -------CLONE VIA REPORT END------
[03/09 19:05:18    634s] setViaGenMode -use_clone_via is reset to default value: false.
[03/09 19:05:18    634s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[03/09 19:05:18    634s] setAddStripeMode -use_fgc is reset to default value: false.
[03/09 19:05:18    634s] setAddStripeMode -use_pthread is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -disable_via_merging is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -keep_existing_via is reset to default value: 0.
[03/09 19:05:18    634s] setViaGenMode -optimize_cross_via is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -use_cce is reset to default value: false.
[03/09 19:05:18    634s] setViaGenMode -use_fgc is reset to default value: 0.
[03/09 19:05:18    634s] #% End editPowerVia (date=03/09 19:05:18, total cpu=0:00:00.9, real=0:00:00.0, peak res=1731.3M, current mem=1723.4M)
[03/09 19:05:18    634s] <CMD> setLayerPreference node_net -isVisible 1
[03/09 19:05:18    634s] <CMD> setLayerPreference node_net -isVisible 0
[03/09 19:05:18    634s] <CMD> setLayerPreference node_net -isVisible 1
[03/09 19:05:18    634s] <CMD_INTERNAL> selectWire 1.2160 29.7240 249.9200 30.5880 4 VSS
[03/09 19:05:18    634s] **WARN: (IMPSYC-534):	Cannot selectWire (1.2160 29.7240) (249.9200 30.5880) 4 VSS - could not find it.
[03/09 19:05:18    634s] <CMD> saveDesign route
[03/09 19:05:18    635s] #% Begin save design ... (date=03/09 19:05:18, mem=1723.5M)
[03/09 19:05:18    635s] % Begin Save ccopt configuration ... (date=03/09 19:05:18, mem=1723.5M)
[03/09 19:05:18    635s] % End Save ccopt configuration ... (date=03/09 19:05:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1723.7M, current mem=1723.7M)
[03/09 19:05:18    635s] % Begin Save netlist data ... (date=03/09 19:05:18, mem=1723.7M)
[03/09 19:05:18    635s] Writing Binary DB to route.dat.tmp/vbin/sha256.v.bin in multi-threaded mode...
[03/09 19:05:18    635s] % End Save netlist data ... (date=03/09 19:05:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1725.6M, current mem=1725.6M)
[03/09 19:05:18    635s] Saving symbol-table file in separate thread ...
[03/09 19:05:18    635s] Saving congestion map file in separate thread ...
[03/09 19:05:18    635s] Saving congestion map file route.dat.tmp/sha256.route.congmap.gz ...
[03/09 19:05:18    635s] % Begin Save AAE data ... (date=03/09 19:05:18, mem=1725.9M)
[03/09 19:05:18    635s] Saving AAE Data ...
[03/09 19:05:19    635s] AAE DB initialization (MEM=2891 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 19:05:19    635s] % End Save AAE data ... (date=03/09 19:05:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1726.9M, current mem=1726.9M)
[03/09 19:05:19    635s] Saving preference file route.dat.tmp/gui.pref.tcl ...
[03/09 19:05:19    635s] Saving mode setting ...
[03/09 19:05:19    635s] Saving global file ...
[03/09 19:05:19    635s] Saving Drc markers ...
[03/09 19:05:19    635s] ... 8 markers are saved ...
[03/09 19:05:19    635s] ... 8 geometry drc markers are saved ...
[03/09 19:05:19    635s] ... 0 antenna drc markers are saved ...
[03/09 19:05:19    635s] Saving special route data file in separate thread ...
[03/09 19:05:19    635s] Saving PG file in separate thread ...
[03/09 19:05:19    635s] Saving placement file in separate thread ...
[03/09 19:05:19    635s] Saving route file in separate thread ...
[03/09 19:05:19    635s] Saving property file in separate thread ...
[03/09 19:05:19    635s] Saving PG file route.dat.tmp/sha256.pg.gz, version#2, (Created by Innovus v21.13-s100_1 on Sun Mar  9 19:05:19 2025)
[03/09 19:05:19    635s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/09 19:05:19    635s] Saving property file route.dat.tmp/sha256.prop
[03/09 19:05:19    635s] Save Adaptive View Pruning View Names to Binary file
[03/09 19:05:19    635s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2948.6M) ***
[03/09 19:05:19    635s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2948.6M) ***
[03/09 19:05:19    635s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:05:19    635s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2948.6M) ***
[03/09 19:05:19    635s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:05:19    635s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:05:19    635s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2932.5M) ***
[03/09 19:05:19    635s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:05:19    635s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[03/09 19:05:20    635s] #Saving pin access data to file route.dat.tmp/sha256.apa ...
[03/09 19:05:20    635s] #
[03/09 19:05:20    635s] Saving preRoute extracted patterns in file 'route.dat.tmp/sha256.techData.gz' ...
[03/09 19:05:20    635s] Saving preRoute extraction data in directory 'route.dat.tmp/extraction/' ...
[03/09 19:05:20    635s] Checksum of RCGrid density data::120
[03/09 19:05:20    635s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/09 19:05:20    635s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/09 19:05:20    635s] % Begin Save power constraints data ... (date=03/09 19:05:20, mem=1729.7M)
[03/09 19:05:20    635s] % End Save power constraints data ... (date=03/09 19:05:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.7M, current mem=1729.7M)
[03/09 19:05:20    635s] Generated self-contained design route.dat.tmp
[03/09 19:05:20    635s] #% End save design ... (date=03/09 19:05:20, total cpu=0:00:00.9, real=0:00:02.0, peak res=1729.7M, current mem=1728.5M)
[03/09 19:05:20    635s] *** Message Summary: 0 warning(s), 0 error(s)
[03/09 19:05:20    635s] 
[03/09 19:05:20    635s] <CMD> deselectAll
[03/09 19:05:20    635s] <CMD> fit
[03/09 19:05:20    635s] <CMD> ecoRoute -fix_drc
[03/09 19:05:20    635s] ### Time Record (ecoRoute) is installed.
[03/09 19:05:20    635s] **INFO: User settings:
[03/09 19:05:20    635s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/09 19:05:20    635s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/09 19:05:20    635s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/09 19:05:20    635s] setNanoRouteMode -grouteExpTdStdDelay                           5.5
[03/09 19:05:20    635s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/09 19:05:20    635s] setNanoRouteMode -timingEngine                                  .timing_file_4295.tif.gz
[03/09 19:05:20    635s] setDesignMode -bottomRoutingLayer                               2
[03/09 19:05:20    635s] setDesignMode -node                                             N7
[03/09 19:05:20    635s] setDesignMode -process                                          7
[03/09 19:05:20    635s] setDesignMode -topRoutingLayer                                  7
[03/09 19:05:20    635s] 
[03/09 19:05:20    635s] #% Begin detailRoute (date=03/09 19:05:20, mem=1728.6M)
[03/09 19:05:20    635s] 
[03/09 19:05:20    635s] detailRoute -fix_drc
[03/09 19:05:20    635s] 
[03/09 19:05:20    635s] #Start detailRoute on Sun Mar  9 19:05:20 2025
[03/09 19:05:20    635s] #
[03/09 19:05:20    636s] ### Time Record (detailRoute) is installed.
[03/09 19:05:20    636s] ### Time Record (Pre Callback) is installed.
[03/09 19:05:20    636s] ### Time Record (Pre Callback) is uninstalled.
[03/09 19:05:20    636s] ### Time Record (DB Import) is installed.
[03/09 19:05:20    636s] ### Time Record (Timing Data Generation) is installed.
[03/09 19:05:20    636s] ### Time Record (Timing Data Generation) is uninstalled.
[03/09 19:05:20    636s] ### Net info: total nets: 9241
[03/09 19:05:20    636s] ### Net info: dirty nets: 0
[03/09 19:05:20    636s] ### Net info: marked as disconnected nets: 0
[03/09 19:05:20    636s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/09 19:05:21    636s] #num needed restored net=0
[03/09 19:05:21    636s] #need_extraction net=0 (total=9241)
[03/09 19:05:21    636s] ### Net info: fully routed nets: 9157
[03/09 19:05:21    636s] ### Net info: trivial (< 2 pins) nets: 84
[03/09 19:05:21    636s] ### Net info: unrouted nets: 0
[03/09 19:05:21    636s] ### Net info: re-extraction nets: 0
[03/09 19:05:21    636s] ### Net info: ignored nets: 0
[03/09 19:05:21    636s] ### Net info: skip routing nets: 0
[03/09 19:05:21    636s] ### import design signature (150): route=1128310468 fixed_route=974093015 flt_obj=0 vio=2008464994 swire=282492057 shield_wire=1 net_attr=1229726827 dirty_area=0 del_dirty_area=0 cell=302275096 placement=2120834528 pin_access=1732223610 inst_pattern=1
[03/09 19:05:21    636s] ### Time Record (DB Import) is uninstalled.
[03/09 19:05:21    636s] #NanoRoute Version 21.13-s100_1 NR220220-0140/21_13-UB
[03/09 19:05:21    636s] #RTESIG:78da95564d6f9c3014ec39bfc222396ca5cdd6cfdfbe56cab16915b5bd222f1882622002
[03/09 19:05:21    636s] #       5329fdf5356d15b5d1ee9a677182f1786cc6f3def5cdf7bb0752303800bf9d81d212c8fd
[03/09 19:05:21    636s] #       0363343db71404fdc0a04c9fbe7d2caeae6f3e7ff9ca2589d3e2c9ee388e614fea97c1f5
[03/09 19:05:21    636s] #       5d456adfb8254432fb18bba17dff17ac48e1963812f23cceb1ac5c0847573d156437c729
[03/09 19:05:21    636s] #       c1f66499fdf46692d4ffad700a61101aa4cdd1199a455852dcebcbb24152842a2634069d
[03/09 19:05:21    636s] #       ce84925d3744dffa298b56f4cfb127c17e58fa3c5e926215f3cf0633332c238d0bf3561b
[03/09 19:05:21    636s] #       5081831ba41e2e00b580048c89a5c0cad1182b70a3b0fc06631e4139e67084c088170a50
[03/09 19:05:21    636s] #       68ec510a83e237c939f353f75c26f2bef475bb7d250914a94d022a8794c5f26b81e1d7e9
[03/09 19:05:21    636s] #       167f0204bbc6ea41d94e29f69a42d14f839b5ef667a01ab2196d8545ac6dd7049caab21f
[03/09 19:05:21    636s] #       6b1f0ec76eb81cddd6bcc9a79318cccf068aba4590060ace040e6e5170811393d2ce6c2e
[03/09 19:05:21    636s] #       4e09ce30ec9ca99c37800b8651c00d276c3b5ca66a210f92ae83ec9a30ba78a601d0266b
[03/09 19:05:21    636s] #       23501cf5eb9454794ead01b321ad53c179ecdac7cd371f0ca0541b96ee1f43d0af75618e
[03/09 19:05:21    636s] #       6ea8dd54bf762da7b66ad65e6518079f4199ac698c863cc67252fcd89ea960192a25acc9
[03/09 19:05:21    636s] #       6a489d38c7748a34f9ab682b1f427974b3af2f271fa306d3cf33902c2b18542a2cbf3dbb
[03/09 19:05:21    636s] #       bd9f5c33043dc7a6627f885d9fde954d177c299895e94573687f9eddf6bb5f20692ba5
[03/09 19:05:21    636s] #
[03/09 19:05:21    636s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[03/09 19:05:21    636s] #Using multithreading with 8 threads.
[03/09 19:05:21    636s] ### Time Record (Data Preparation) is installed.
[03/09 19:05:21    636s] #Start routing data preparation on Sun Mar  9 19:05:21 2025
[03/09 19:05:21    636s] #
[03/09 19:05:21    636s] #Minimum voltage of a net in the design = 0.000.
[03/09 19:05:21    636s] #Maximum voltage of a net in the design = 0.700.
[03/09 19:05:21    636s] #Voltage range [0.000 - 0.700] has 9238 nets.
[03/09 19:05:21    636s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/09 19:05:21    636s] #Voltage range [0.700 - 0.700] has 1 net.
[03/09 19:05:21    636s] #Build and mark too close pins for the same net.
[03/09 19:05:21    636s] ### Time Record (Cell Pin Access) is installed.
[03/09 19:05:21    636s] #Initial pin access analysis.
[03/09 19:05:21    636s] #Detail pin access analysis.
[03/09 19:05:21    636s] ### Time Record (Cell Pin Access) is uninstalled.
[03/09 19:05:21    636s] #WARNING (NRAG-41) The M1 user tracks are removed and regenerated from M3.
[03/09 19:05:21    636s] # M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:05:21    636s] # M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:05:21    636s] # M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
[03/09 19:05:21    636s] # M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
[03/09 19:05:21    636s] # M5           V   Track-Pitch = 0.21600    Line-2-Via Pitch = 0.19200
[03/09 19:05:21    636s] # M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 19:05:21    636s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 19:05:21    636s] # M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
[03/09 19:05:21    636s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[03/09 19:05:21    636s] # M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 19:05:21    636s] # M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
[03/09 19:05:21    636s] # Pad          H   Track-Pitch = 16.00000    Line-2-Via Pitch = 16.00000
[03/09 19:05:21    636s] #WARNING (NRDB-2322) There are no valid layer for shielding.
[03/09 19:05:21    636s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/09 19:05:21    636s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.71 (MB), peak = 2369.73 (MB)
[03/09 19:05:21    637s] #Regenerating Ggrids automatically.
[03/09 19:05:21    637s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.14400.
[03/09 19:05:21    637s] #Using automatically generated G-grids.
[03/09 19:05:21    637s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/09 19:05:21    637s] #Done routing data preparation.
[03/09 19:05:21    637s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.76 (MB), peak = 2369.73 (MB)
[03/09 19:05:21    637s] ### Time Record (Data Preparation) is uninstalled.
[03/09 19:05:21    637s] ### Time Record (Detail Routing) is installed.
[03/09 19:05:21    637s] #Start instance access analysis using 8 threads...
[03/09 19:05:21    637s] #Set layer M2 to be advanced pin access layer.
[03/09 19:05:21    637s] ### Time Record (Instance Pin Access) is installed.
[03/09 19:05:21    637s] #0 instance pins are hard to access
[03/09 19:05:21    637s] #Instance access analysis statistics:
[03/09 19:05:21    637s] #Cpu time = 00:00:00
[03/09 19:05:21    637s] #Elapsed time = 00:00:00
[03/09 19:05:21    637s] #Increased memory = 0.00 (MB)
[03/09 19:05:21    637s] #Total memory = 1737.76 (MB)
[03/09 19:05:21    637s] #Peak memory = 2369.73 (MB)
[03/09 19:05:21    637s] ### Time Record (Instance Pin Access) is uninstalled.
[03/09 19:05:21    637s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 19:05:21    637s] #
[03/09 19:05:21    637s] #Start Detail Routing...
[03/09 19:05:21    637s] #start initial detail routing ...
[03/09 19:05:21    637s] ### Design has 0 dirty nets, has valid drcs
[03/09 19:05:21    637s] ### Routing stats:
[03/09 19:05:21    637s] #   number of violations = 8
[03/09 19:05:21    637s] #
[03/09 19:05:21    637s] #    By Layer and Type :
[03/09 19:05:21    637s] #	          Short    EolKO   Totals
[03/09 19:05:21    637s] #	M1            0        0        0
[03/09 19:05:21    637s] #	M2            6        0        6
[03/09 19:05:21    637s] #	M3            0        1        1
[03/09 19:05:21    637s] #	M4            0        1        1
[03/09 19:05:21    637s] #	Totals        6        2        8
[03/09 19:05:21    637s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.96 (MB), peak = 2369.73 (MB)
[03/09 19:05:21    637s] #start 1st fixing drc iteration ...
[03/09 19:05:21    638s] ### Routing stats: routing = 0.52%
[03/09 19:05:21    638s] #   number of violations = 7
[03/09 19:05:21    638s] #
[03/09 19:05:21    638s] #    By Layer and Type :
[03/09 19:05:21    638s] #	         MetSpc   EOLSpc    Short   Totals
[03/09 19:05:21    638s] #	M1            0        0        0        0
[03/09 19:05:21    638s] #	M2            1        1        5        7
[03/09 19:05:21    638s] #	Totals        1        1        5        7
[03/09 19:05:21    638s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.85 (MB), peak = 2369.73 (MB)
[03/09 19:05:21    638s] #start 2nd fixing drc iteration ...
[03/09 19:05:22    638s] ### Routing stats: routing = 0.60%
[03/09 19:05:22    638s] #   number of violations = 9
[03/09 19:05:22    638s] #
[03/09 19:05:22    638s] #    By Layer and Type :
[03/09 19:05:22    638s] #	          Short    EolKO   OffGrd   Totals
[03/09 19:05:22    638s] #	M1            0        0        0        0
[03/09 19:05:22    638s] #	M2            5        0        3        8
[03/09 19:05:22    638s] #	M3            0        0        0        0
[03/09 19:05:22    638s] #	M4            0        1        0        1
[03/09 19:05:22    638s] #	Totals        5        1        3        9
[03/09 19:05:22    638s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.57 (MB), peak = 2369.73 (MB)
[03/09 19:05:22    638s] #start 3rd fixing drc iteration ...
[03/09 19:05:22    639s] ### Routing stats: routing = 0.76%
[03/09 19:05:22    639s] #   number of violations = 9
[03/09 19:05:22    639s] #
[03/09 19:05:22    639s] #    By Layer and Type :
[03/09 19:05:22    639s] #	          Short    EolKO   OffGrd   Totals
[03/09 19:05:22    639s] #	M1            0        0        0        0
[03/09 19:05:22    639s] #	M2            5        0        3        8
[03/09 19:05:22    639s] #	M3            0        0        0        0
[03/09 19:05:22    639s] #	M4            0        1        0        1
[03/09 19:05:22    639s] #	Totals        5        1        3        9
[03/09 19:05:22    639s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.88 (MB), peak = 2369.73 (MB)
[03/09 19:05:22    639s] #start 4th fixing drc iteration ...
[03/09 19:05:22    640s] ### Routing stats: routing = 1.36%
[03/09 19:05:22    640s] #   number of violations = 7
[03/09 19:05:22    640s] #
[03/09 19:05:22    640s] #    By Layer and Type :
[03/09 19:05:22    640s] #	          Short    EolKO   Totals
[03/09 19:05:22    640s] #	M1            0        0        0
[03/09 19:05:22    640s] #	M2            6        0        6
[03/09 19:05:22    640s] #	M3            0        0        0
[03/09 19:05:22    640s] #	M4            0        1        1
[03/09 19:05:22    640s] #	Totals        6        1        7
[03/09 19:05:22    640s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.58 (MB), peak = 2369.73 (MB)
[03/09 19:05:22    640s] #start 5th fixing drc iteration ...
[03/09 19:05:22    641s] ### Routing stats: routing = 2.31%
[03/09 19:05:22    641s] #   number of violations = 7
[03/09 19:05:22    641s] #
[03/09 19:05:22    641s] #    By Layer and Type :
[03/09 19:05:22    641s] #	          Short    EolKO   Totals
[03/09 19:05:22    641s] #	M1            0        0        0
[03/09 19:05:22    641s] #	M2            6        0        6
[03/09 19:05:22    641s] #	M3            0        0        0
[03/09 19:05:22    641s] #	M4            0        1        1
[03/09 19:05:22    641s] #	Totals        6        1        7
[03/09 19:05:22    641s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.36 (MB), peak = 2369.73 (MB)
[03/09 19:05:22    641s] #start 6th fixing drc iteration ...
[03/09 19:05:23    642s] ### Routing stats: routing = 3.17%
[03/09 19:05:23    642s] #   number of violations = 7
[03/09 19:05:23    642s] #
[03/09 19:05:23    642s] #    By Layer and Type :
[03/09 19:05:23    642s] #	          Short    EolKO   Totals
[03/09 19:05:23    642s] #	M1            0        0        0
[03/09 19:05:23    642s] #	M2            6        0        6
[03/09 19:05:23    642s] #	M3            0        0        0
[03/09 19:05:23    642s] #	M4            0        1        1
[03/09 19:05:23    642s] #	Totals        6        1        7
[03/09 19:05:23    642s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.04 (MB), peak = 2369.73 (MB)
[03/09 19:05:23    642s] #start 7th fixing drc iteration ...
[03/09 19:05:23    643s] ### Routing stats: routing = 3.17%
[03/09 19:05:23    643s] #   number of violations = 7
[03/09 19:05:23    643s] #
[03/09 19:05:23    643s] #    By Layer and Type :
[03/09 19:05:23    643s] #	          Short    EolKO   Totals
[03/09 19:05:23    643s] #	M1            0        0        0
[03/09 19:05:23    643s] #	M2            6        0        6
[03/09 19:05:23    643s] #	M3            0        0        0
[03/09 19:05:23    643s] #	M4            0        1        1
[03/09 19:05:23    643s] #	Totals        6        1        7
[03/09 19:05:23    643s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.04 (MB), peak = 2369.73 (MB)
[03/09 19:05:23    643s] #start 8th fixing drc iteration ...
[03/09 19:05:23    643s] ### Routing stats: routing = 3.17%
[03/09 19:05:23    643s] #   number of violations = 7
[03/09 19:05:23    643s] #
[03/09 19:05:23    643s] #    By Layer and Type :
[03/09 19:05:23    643s] #	          Short    EolKO   Totals
[03/09 19:05:23    643s] #	M1            0        0        0
[03/09 19:05:23    643s] #	M2            6        0        6
[03/09 19:05:23    643s] #	M3            0        0        0
[03/09 19:05:23    643s] #	M4            0        1        1
[03/09 19:05:23    643s] #	Totals        6        1        7
[03/09 19:05:23    643s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.30 (MB), peak = 2369.73 (MB)
[03/09 19:05:23    643s] #start 9th fixing drc iteration ...
[03/09 19:05:24    644s] ### Routing stats: routing = 3.18%
[03/09 19:05:24    644s] #   number of violations = 7
[03/09 19:05:24    644s] #
[03/09 19:05:24    644s] #    By Layer and Type :
[03/09 19:05:24    644s] #	          Short    EolKO   Totals
[03/09 19:05:24    644s] #	M1            0        0        0
[03/09 19:05:24    644s] #	M2            6        0        6
[03/09 19:05:24    644s] #	M3            0        0        0
[03/09 19:05:24    644s] #	M4            0        1        1
[03/09 19:05:24    644s] #	Totals        6        1        7
[03/09 19:05:24    644s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.93 (MB), peak = 2369.73 (MB)
[03/09 19:05:24    644s] #start 10th fixing drc iteration ...
[03/09 19:05:24    645s] ### Routing stats: routing = 3.27%
[03/09 19:05:24    645s] #   number of violations = 7
[03/09 19:05:24    645s] #
[03/09 19:05:24    645s] #    By Layer and Type :
[03/09 19:05:24    645s] #	          Short    EolKO   Totals
[03/09 19:05:24    645s] #	M1            0        0        0
[03/09 19:05:24    645s] #	M2            6        0        6
[03/09 19:05:24    645s] #	M3            0        0        0
[03/09 19:05:24    645s] #	M4            0        1        1
[03/09 19:05:24    645s] #	Totals        6        1        7
[03/09 19:05:24    645s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.43 (MB), peak = 2369.73 (MB)
[03/09 19:05:24    645s] #start 11th fixing drc iteration ...
[03/09 19:05:25    646s] ### Routing stats: routing = 3.27%
[03/09 19:05:25    646s] #   number of violations = 7
[03/09 19:05:25    646s] #
[03/09 19:05:25    646s] #    By Layer and Type :
[03/09 19:05:25    646s] #	          Short    EolKO   Totals
[03/09 19:05:25    646s] #	M1            0        0        0
[03/09 19:05:25    646s] #	M2            6        0        6
[03/09 19:05:25    646s] #	M3            0        0        0
[03/09 19:05:25    646s] #	M4            0        1        1
[03/09 19:05:25    646s] #	Totals        6        1        7
[03/09 19:05:25    646s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.95 (MB), peak = 2369.73 (MB)
[03/09 19:05:25    646s] #start 12th fixing drc iteration ...
[03/09 19:05:25    647s] ### Routing stats: routing = 3.27%
[03/09 19:05:25    647s] #   number of violations = 7
[03/09 19:05:25    647s] #
[03/09 19:05:25    647s] #    By Layer and Type :
[03/09 19:05:25    647s] #	          Short    EolKO   Totals
[03/09 19:05:25    647s] #	M1            0        0        0
[03/09 19:05:25    647s] #	M2            6        0        6
[03/09 19:05:25    647s] #	M3            0        0        0
[03/09 19:05:25    647s] #	M4            0        1        1
[03/09 19:05:25    647s] #	Totals        6        1        7
[03/09 19:05:25    647s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.05 (MB), peak = 2369.73 (MB)
[03/09 19:05:25    647s] #start 13th fixing drc iteration ...
[03/09 19:05:25    648s] ### Routing stats: routing = 3.27%
[03/09 19:05:25    648s] #   number of violations = 7
[03/09 19:05:25    648s] #
[03/09 19:05:25    648s] #    By Layer and Type :
[03/09 19:05:25    648s] #	          Short    EolKO   Totals
[03/09 19:05:25    648s] #	M1            0        0        0
[03/09 19:05:25    648s] #	M2            6        0        6
[03/09 19:05:25    648s] #	M3            0        0        0
[03/09 19:05:25    648s] #	M4            0        1        1
[03/09 19:05:25    648s] #	Totals        6        1        7
[03/09 19:05:25    648s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.18 (MB), peak = 2369.73 (MB)
[03/09 19:05:25    648s] #start 14th fixing drc iteration ...
[03/09 19:05:26    648s] ### Routing stats: routing = 3.27%
[03/09 19:05:26    648s] #   number of violations = 7
[03/09 19:05:26    648s] #
[03/09 19:05:26    648s] #    By Layer and Type :
[03/09 19:05:26    648s] #	          Short    EolKO   Totals
[03/09 19:05:26    648s] #	M1            0        0        0
[03/09 19:05:26    648s] #	M2            6        0        6
[03/09 19:05:26    648s] #	M3            0        0        0
[03/09 19:05:26    648s] #	M4            0        1        1
[03/09 19:05:26    648s] #	Totals        6        1        7
[03/09 19:05:26    648s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.55 (MB), peak = 2369.73 (MB)
[03/09 19:05:26    648s] #start 15th fixing drc iteration ...
[03/09 19:05:26    649s] ### Routing stats: routing = 3.71%
[03/09 19:05:26    649s] #   number of violations = 7
[03/09 19:05:26    649s] #
[03/09 19:05:26    649s] #    By Layer and Type :
[03/09 19:05:26    649s] #	          Short   CorSpc   Totals
[03/09 19:05:26    649s] #	M1            0        0        0
[03/09 19:05:26    649s] #	M2            6        1        7
[03/09 19:05:26    649s] #	Totals        6        1        7
[03/09 19:05:26    649s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1738.42 (MB), peak = 2369.73 (MB)
[03/09 19:05:26    649s] #start 16th fixing drc iteration ...
[03/09 19:05:26    650s] ### Routing stats: routing = 3.71%
[03/09 19:05:26    650s] #   number of violations = 7
[03/09 19:05:26    650s] #
[03/09 19:05:26    650s] #    By Layer and Type :
[03/09 19:05:26    650s] #	          Short   CorSpc   Totals
[03/09 19:05:26    650s] #	M1            0        0        0
[03/09 19:05:26    650s] #	M2            6        1        7
[03/09 19:05:26    650s] #	Totals        6        1        7
[03/09 19:05:26    650s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.55 (MB), peak = 2369.73 (MB)
[03/09 19:05:26    650s] #start 17th fixing drc iteration ...
[03/09 19:05:26    650s] ### Routing stats: routing = 3.71%
[03/09 19:05:26    650s] #   number of violations = 7
[03/09 19:05:26    650s] #
[03/09 19:05:26    650s] #    By Layer and Type :
[03/09 19:05:26    650s] #	          Short   CorSpc   Totals
[03/09 19:05:26    650s] #	M1            0        0        0
[03/09 19:05:26    650s] #	M2            6        1        7
[03/09 19:05:26    650s] #	Totals        6        1        7
[03/09 19:05:26    650s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.32 (MB), peak = 2369.73 (MB)
[03/09 19:05:26    650s] #start 18th fixing drc iteration ...
[03/09 19:05:27    651s] ### Routing stats: routing = 3.71%
[03/09 19:05:27    651s] #   number of violations = 7
[03/09 19:05:27    651s] #
[03/09 19:05:27    651s] #    By Layer and Type :
[03/09 19:05:27    651s] #	          Short   CorSpc   Totals
[03/09 19:05:27    651s] #	M1            0        0        0
[03/09 19:05:27    651s] #	M2            6        1        7
[03/09 19:05:27    651s] #	Totals        6        1        7
[03/09 19:05:27    651s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1737.64 (MB), peak = 2369.73 (MB)
[03/09 19:05:27    651s] #start 19th fixing drc iteration ...
[03/09 19:05:27    652s] ### Routing stats: routing = 3.71%
[03/09 19:05:27    652s] #   number of violations = 8
[03/09 19:05:27    652s] #
[03/09 19:05:27    652s] #    By Layer and Type :
[03/09 19:05:27    652s] #	          Short   OffGrd   Totals
[03/09 19:05:27    652s] #	M1            0        0        0
[03/09 19:05:27    652s] #	M2            5        3        8
[03/09 19:05:27    652s] #	Totals        5        3        8
[03/09 19:05:27    652s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1738.33 (MB), peak = 2369.73 (MB)
[03/09 19:05:27    652s] #Complete Detail Routing.
[03/09 19:05:27    652s] #Total wire length = 164017 um.
[03/09 19:05:27    652s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M2 = 31869 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M3 = 40001 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M4 = 40035 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M5 = 32430 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M6 = 15561 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M7 = 4121 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:05:27    652s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:05:27    652s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:05:27    652s] #Total number of vias = 90690
[03/09 19:05:27    652s] #Up-Via Summary (total 90690):
[03/09 19:05:27    652s] #           
[03/09 19:05:27    652s] #-----------------------
[03/09 19:05:27    652s] # M1              35306
[03/09 19:05:27    652s] # M2              37291
[03/09 19:05:27    652s] # M3              11140
[03/09 19:05:27    652s] # M4               5211
[03/09 19:05:27    652s] # M5               1448
[03/09 19:05:27    652s] # M6                294
[03/09 19:05:27    652s] #-----------------------
[03/09 19:05:27    652s] #                 90690 
[03/09 19:05:27    652s] #
[03/09 19:05:27    652s] #Total number of DRC violations = 8
[03/09 19:05:27    652s] #Total number of violations on LAYER M1 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M2 = 8
[03/09 19:05:27    652s] #Total number of violations on LAYER M3 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M4 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M5 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M6 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M7 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M8 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER M9 = 0
[03/09 19:05:27    652s] #Total number of violations on LAYER Pad = 0
[03/09 19:05:27    652s] ### Time Record (Detail Routing) is uninstalled.
[03/09 19:05:27    652s] #Cpu time = 00:00:16
[03/09 19:05:27    652s] #Elapsed time = 00:00:06
[03/09 19:05:27    652s] #Increased memory = 8.04 (MB)
[03/09 19:05:27    652s] #Total memory = 1738.00 (MB)
[03/09 19:05:27    652s] #Peak memory = 2369.73 (MB)
[03/09 19:05:27    652s] ### Time Record (Fix Iteration) is installed.
[03/09 19:05:27    652s] #
[03/09 19:05:27    652s] #Start Fix Iteration ...
[03/09 19:05:27    652s] ### drc_pitch = 3072 ( 0.76800 um) drc_range = 2304 ( 0.57600 um) route_pitch = 3072 ( 0.76800 um) patch_pitch = 10368 ( 2.59200 um) top_route_layer = 7 top_pin_layer = 7
[03/09 19:05:27    653s] #
[03/09 19:05:27    653s] #   number of violations = 8
[03/09 19:05:27    653s] #
[03/09 19:05:27    653s] #    By Layer and Type :
[03/09 19:05:27    653s] #	          Short   OffGrd   Totals
[03/09 19:05:27    653s] #	M1            0        0        0
[03/09 19:05:27    653s] #	M2            5        3        8
[03/09 19:05:27    653s] #	Totals        5        3        8
[03/09 19:05:27    653s] #Complete Detail Routing.
[03/09 19:05:27    653s] #Total wire length = 164017 um.
[03/09 19:05:27    653s] #Total half perimeter of net bounding box = 127155 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M1 = 0 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M2 = 31869 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M3 = 40001 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M4 = 40035 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M5 = 32430 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M6 = 15561 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M7 = 4121 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M8 = 0 um.
[03/09 19:05:27    653s] #Total wire length on LAYER M9 = 0 um.
[03/09 19:05:27    653s] #Total wire length on LAYER Pad = 0 um.
[03/09 19:05:27    653s] #Total number of vias = 90690
[03/09 19:05:27    653s] #Up-Via Summary (total 90690):
[03/09 19:05:27    653s] #           
[03/09 19:05:27    653s] #-----------------------
[03/09 19:05:27    653s] # M1              35306
[03/09 19:05:27    653s] # M2              37291
[03/09 19:05:27    653s] # M3              11140
[03/09 19:05:27    653s] # M4               5211
[03/09 19:05:27    653s] # M5               1448
[03/09 19:05:27    653s] # M6                294
[03/09 19:05:27    653s] #-----------------------
[03/09 19:05:27    653s] #                 90690 
[03/09 19:05:27    653s] #
[03/09 19:05:27    653s] #Total number of DRC violations = 8
[03/09 19:05:27    653s] #Total number of violations on LAYER M1 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M2 = 8
[03/09 19:05:27    653s] #Total number of violations on LAYER M3 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M4 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M5 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M6 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M7 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M8 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER M9 = 0
[03/09 19:05:27    653s] #Total number of violations on LAYER Pad = 0
[03/09 19:05:27    654s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.49 (MB), peak = 2369.73 (MB)
[03/09 19:05:27    654s] ### Time Record (Fix Iteration) is uninstalled.
[03/09 19:05:27    654s] ### detail_route design signature (199): route=2071609003 flt_obj=0 vio=840703482 shield_wire=1
[03/09 19:05:27    654s] ### Time Record (DB Export) is installed.
[03/09 19:05:27    654s] ### export design design signature (200): route=2071609003 fixed_route=974093015 flt_obj=0 vio=840703482 swire=282492057 shield_wire=1 net_attr=2134259219 dirty_area=0 del_dirty_area=0 cell=302275096 placement=2120834528 pin_access=1732223610 inst_pattern=69154784
[03/09 19:05:28    654s] #	no debugging net set
[03/09 19:05:28    654s] ### Time Record (DB Export) is uninstalled.
[03/09 19:05:28    654s] ### Time Record (Post Callback) is installed.
[03/09 19:05:28    654s] ### Time Record (Post Callback) is uninstalled.
[03/09 19:05:28    654s] #
[03/09 19:05:28    654s] #detailRoute statistics:
[03/09 19:05:28    654s] #Cpu time = 00:00:19
[03/09 19:05:28    654s] #Elapsed time = 00:00:07
[03/09 19:05:28    654s] #Increased memory = -0.86 (MB)
[03/09 19:05:28    654s] #Total memory = 1727.71 (MB)
[03/09 19:05:28    654s] #Peak memory = 2369.73 (MB)
[03/09 19:05:28    654s] #Number of warnings = 5
[03/09 19:05:28    654s] #Total number of warnings = 33
[03/09 19:05:28    654s] #Number of fails = 0
[03/09 19:05:28    654s] #Total number of fails = 0
[03/09 19:05:28    654s] #Complete detailRoute on Sun Mar  9 19:05:28 2025
[03/09 19:05:28    654s] #
[03/09 19:05:28    654s] ### import design signature (201): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1732223610 inst_pattern=1
[03/09 19:05:28    654s] ### Time Record (detailRoute) is uninstalled.
[03/09 19:05:28    654s] #% End detailRoute (date=03/09 19:05:28, total cpu=0:00:18.7, real=0:00:08.0, peak res=1728.6M, current mem=1721.2M)
[03/09 19:05:28    654s] ### Time Record (ecoRoute) is uninstalled.
[03/09 19:05:28    654s] ### 
[03/09 19:05:28    654s] ###   Scalability Statistics
[03/09 19:05:28    654s] ### 
[03/09 19:05:28    654s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:28    654s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[03/09 19:05:28    654s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:28    654s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Instance Pin Access           |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Detail Routing                |        00:00:15|        00:00:06|             2.6|
[03/09 19:05:28    654s] ###   Fix Iteration                 |        00:00:01|        00:00:00|             1.0|
[03/09 19:05:28    654s] ###   Entire Command                |        00:00:19|        00:00:07|             2.5|
[03/09 19:05:28    654s] ### --------------------------------+----------------+----------------+----------------+
[03/09 19:05:28    654s] ### 
[03/09 19:05:28    654s] <CMD> summaryReport -noHtml -outfile ../summary_0.8_900.rpt
[03/09 19:05:28    654s] Start to collect the design information.
[03/09 19:05:28    654s] Build netlist information for Cell sha256.
[03/09 19:05:28    654s] Finished collecting the design information.
[03/09 19:05:28    654s] Generating standard cells used in the design report.
[03/09 19:05:28    654s] Analyze library ... 
[03/09 19:05:28    654s] Analyze netlist ... 
[03/09 19:05:28    654s] Generating HFO information report.
[03/09 19:05:28    654s] Generate no-driven nets information report.
[03/09 19:05:28    654s] Analyze timing ... 
[03/09 19:05:28    654s] Analyze floorplan/placement ... 
[03/09 19:05:28    654s] All LLGs are deleted
[03/09 19:05:28    654s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2815.8M, EPOCH TIME: 1741518328.250202
[03/09 19:05:28    654s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2815.8M, EPOCH TIME: 1741518328.250437
[03/09 19:05:28    654s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2815.8M, EPOCH TIME: 1741518328.253826
[03/09 19:05:28    654s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2943.8M, EPOCH TIME: 1741518328.258426
[03/09 19:05:28    654s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2943.8M, EPOCH TIME: 1741518328.269810
[03/09 19:05:28    654s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2943.8M, EPOCH TIME: 1741518328.274502
[03/09 19:05:28    654s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2911.8M, EPOCH TIME: 1741518328.278359
[03/09 19:05:28    654s] Process 4618 wires and vias for routing blockage analysis
[03/09 19:05:28    654s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:2943.8M, EPOCH TIME: 1741518328.283415
[03/09 19:05:28    654s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.030, MEM:2943.8M, EPOCH TIME: 1741518328.288484
[03/09 19:05:28    654s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.040, MEM:2815.8M, EPOCH TIME: 1741518328.293450
[03/09 19:05:28    654s] All LLGs are deleted
[03/09 19:05:28    654s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2815.8M, EPOCH TIME: 1741518328.296825
[03/09 19:05:28    654s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:2815.8M, EPOCH TIME: 1741518328.299780
[03/09 19:05:28    654s] Analysis Routing ...
[03/09 19:05:28    654s] Report saved in file ../summary_0.8_900.rpt
[03/09 19:05:28    654s] <CMD> report_timing > ../timing_0.8_900.rpt
[03/09 19:05:28    654s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/09 19:05:28    654s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/09 19:05:28    654s] AAE DB initialization (MEM=2815.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/09 19:05:28    654s] #################################################################################
[03/09 19:05:28    654s] # Design Stage: PostRoute
[03/09 19:05:28    654s] # Design Name: sha256
[03/09 19:05:28    654s] # Design Mode: 7nm
[03/09 19:05:28    654s] # Analysis Mode: MMMC Non-OCV 
[03/09 19:05:28    654s] # Parasitics Mode: No SPEF/RCDB 
[03/09 19:05:28    654s] # Signoff Settings: SI Off 
[03/09 19:05:28    654s] #################################################################################
[03/09 19:05:28    654s] Extraction called for design 'sha256' of instances=11280 and nets=9241 using extraction engine 'preRoute' .
[03/09 19:05:28    654s] PreRoute RC Extraction called for design sha256.
[03/09 19:05:28    654s] RC Extraction called in multi-corner(1) mode.
[03/09 19:05:28    654s] RCMode: PreRoute
[03/09 19:05:28    654s]       RC Corner Indexes            0   
[03/09 19:05:28    654s] Capacitance Scaling Factor   : 1.00000 
[03/09 19:05:28    654s] Resistance Scaling Factor    : 1.00000 
[03/09 19:05:28    654s] Clock Cap. Scaling Factor    : 1.00000 
[03/09 19:05:28    654s] Clock Res. Scaling Factor    : 1.00000 
[03/09 19:05:28    654s] Shrink Factor                : 1.00000
[03/09 19:05:28    654s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/09 19:05:28    654s] Using Quantus QRC technology file ...
[03/09 19:05:28    654s] 
[03/09 19:05:28    654s] Trim Metal Layers:
[03/09 19:05:28    655s] LayerId::1 widthSet size::1
[03/09 19:05:28    655s] LayerId::2 widthSet size::1
[03/09 19:05:28    655s] LayerId::3 widthSet size::1
[03/09 19:05:28    655s] LayerId::4 widthSet size::1
[03/09 19:05:28    655s] LayerId::5 widthSet size::1
[03/09 19:05:28    655s] LayerId::6 widthSet size::1
[03/09 19:05:28    655s] LayerId::7 widthSet size::1
[03/09 19:05:28    655s] LayerId::8 widthSet size::1
[03/09 19:05:28    655s] LayerId::9 widthSet size::1
[03/09 19:05:28    655s] LayerId::10 widthSet size::1
[03/09 19:05:28    655s] Updating RC grid for preRoute extraction ...
[03/09 19:05:28    655s] eee: pegSigSF::1.070000
[03/09 19:05:28    655s] Initializing multi-corner resistance tables ...
[03/09 19:05:28    655s] eee: l::1 avDens::0.000826 usedTrk::17.899445 availTrk::21675.000000 sigTrk::17.899445
[03/09 19:05:28    655s] eee: l::2 avDens::0.250017 usedTrk::5419.128663 availTrk::21675.000000 sigTrk::5419.128663
[03/09 19:05:28    655s] eee: l::3 avDens::0.193841 usedTrk::4186.961563 availTrk::21600.000000 sigTrk::4186.961563
[03/09 19:05:28    655s] eee: l::4 avDens::0.246545 usedTrk::3980.157592 availTrk::16143.750000 sigTrk::3980.157592
[03/09 19:05:28    655s] eee: l::5 avDens::0.224597 usedTrk::3009.605329 availTrk::13400.000000 sigTrk::3009.605329
[03/09 19:05:28    655s] eee: l::6 avDens::0.134269 usedTrk::1455.764953 availTrk::10842.187500 sigTrk::1455.764953
[03/09 19:05:28    655s] eee: l::7 avDens::0.054543 usedTrk::398.079998 availTrk::7298.437500 sigTrk::398.079998
[03/09 19:05:28    655s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:05:28    655s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:05:28    655s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/09 19:05:28    655s] {RT rc_typ_25 0 7 7 {4 1} {6 0} 2}
[03/09 19:05:28    655s] Preroute length aware model: n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.302297 ; uaWl: 0.996725 ; uaWlH: 0.553602 ; aWlH: 0.003198 ; Pmax: 0.903800 ; wcR: 0.633100 ; newSi: 0.001600 ; pMod: 78 ; wHLS: 1.590328 ;
[03/09 19:05:28    655s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2815.805M)
[03/09 19:05:28    656s] Topological Sorting (REAL = 0:00:00.0, MEM = 2913.3M, InitMEM = 2913.3M)
[03/09 19:05:29    656s] Calculate delays in Single mode...
[03/09 19:05:29    656s] Start delay calculation (fullDC) (8 T). (MEM=2953.38)
[03/09 19:05:29    656s] siFlow : Timing analysis mode is single, using late cdB files
[03/09 19:05:29    656s] Start AAE Lib Loading. (MEM=2964.89)
[03/09 19:05:29    656s] End AAE Lib Loading. (MEM=2983.97 CPU=0:00:00.0 Real=0:00:00.0)
[03/09 19:05:29    656s] End AAE Lib Interpolated Model. (MEM=2983.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/09 19:05:29    659s] Total number of fetched objects 9201
[03/09 19:05:29    659s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/09 19:05:29    659s] End delay calculation. (MEM=3473.83 CPU=0:00:02.5 REAL=0:00:00.0)
[03/09 19:05:31    659s] End delay calculation (fullDC). (MEM=3314.44 CPU=0:00:03.4 REAL=0:00:02.0)
[03/09 19:05:31    659s] *** CDM Built up (cpu=0:00:04.8  real=0:00:03.0  mem= 3314.4M) ***
[03/09 19:05:31    660s] <CMD> verify_drc > ../drc_0.8_900.rpt
[03/09 19:05:31    660s] #-check_same_via_cell true               # bool, default=false, user setting
[03/09 19:05:31    660s]  *** Starting Verify DRC (MEM: 3314.4) ***
[03/09 19:05:31    660s] 
[03/09 19:05:31    660s]   VERIFY DRC ...... Starting Verification
[03/09 19:05:31    660s]   VERIFY DRC ...... Initializing
[03/09 19:05:31    660s]   VERIFY DRC ...... Deleting Existing Violations
[03/09 19:05:31    660s]   VERIFY DRC ...... Creating Sub-Areas
[03/09 19:05:31    660s]   VERIFY DRC ...... Using new threading
[03/09 19:05:33    670s]  VERIFY DRC ...... Sub-Area: {122.112 0.000 182.016 61.056} 3 of 9  Thread : 0
[03/09 19:05:33    670s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 61.056 61.056} 1 of 9  Thread : 3
[03/09 19:05:33    670s]  VERIFY DRC ...... Sub-Area: {122.112 122.112 182.016 180.144} 9 of 9  Thread : 2
[03/09 19:05:33    670s]  VERIFY DRC ...... Sub-Area: {0.000 122.112 61.056 180.144} 7 of 9  Thread : 4
[03/09 19:05:35    674s]  VERIFY DRC ...... Sub-Area: {61.056 122.112 122.112 180.144} 8 of 9  Thread : 4
[03/09 19:05:36    674s]  VERIFY DRC ...... Sub-Area: {61.056 0.000 122.112 61.056} 2 of 9  Thread : 3
[03/09 19:05:38    679s]  VERIFY DRC ...... Sub-Area: {122.112 61.056 182.016 122.112} 6 of 9  Thread : 4
[03/09 19:05:38    679s]  VERIFY DRC ...... Sub-Area: {0.000 61.056 61.056 122.112} 4 of 9  Thread : 3
[03/09 19:05:38    679s]  VERIFY DRC ...... Thread : 4 finished.
[03/09 19:05:40    681s]  VERIFY DRC ...... Sub-Area: {61.056 61.056 122.112 122.112} 5 of 9  Thread : 3
[03/09 19:05:40    681s]  VERIFY DRC ...... Thread : 3 finished.
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s]   Verification Complete : 6 Viols.
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s]  Violation Summary By Layer and Type:
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s] 	          Short   OffGrd   Totals
[03/09 19:05:40    681s] 	M2            5        1        6
[03/09 19:05:40    681s] 	Totals        5        1        6
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s]  *** End Verify DRC (CPU: 0:00:21.3  ELAPSED TIME: 9.00  MEM: 844.0M) ***
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s] *** Memory Usage v#1 (Current mem = 3077.422M, initial mem = 387.363M) ***
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s] *** Summary of all messages that are not suppressed in this session:
[03/09 19:05:40    681s] Severity  ID               Count  Summary                                  
[03/09 19:05:40    681s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/09 19:05:40    681s] WARNING   IMPFP-6001           1  NO matching routing blockage found. Noth...
[03/09 19:05:40    681s] WARNING   IMPSYC-534           1  Cannot %s (%s %s) (%s %s) %s %.20s - cou...
[03/09 19:05:40    681s] WARNING   IMPPP-528            6  ViaGen failed to add via %s.             
[03/09 19:05:40    681s] WARNING   IMPPP-532          162  ViaGen Warning: The top layer and bottom...
[03/09 19:05:40    681s] WARNING   IMPPP-610            6  The power planner failed to find a match...
[03/09 19:05:40    681s] WARNING   IMPPP-4022           9  Option "-%s" is obsolete and has been re...
[03/09 19:05:40    681s] WARNING   IMPPP-4055           4  The run time of addStripe will degrade w...
[03/09 19:05:40    681s] WARNING   IMPPP-2030           4  Layer %s allows on grid right way wires ...
[03/09 19:05:40    681s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[03/09 19:05:40    681s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[03/09 19:05:40    681s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[03/09 19:05:40    681s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/09 19:05:40    681s] WARNING   IMPSP-376           21  Library has same-mask rule, but tracks h...
[03/09 19:05:40    681s] WARNING   IMPSP-377          138  Center of Cell %s's %s(%d) %s does not f...
[03/09 19:05:40    681s] WARNING   IMPSP-2041           8  Found %d fixed insts that could not be c...
[03/09 19:05:40    681s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/09 19:05:40    681s] WARNING   IMPTR-2106           1  There is no track defined on layer %s. T...
[03/09 19:05:40    681s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/09 19:05:40    681s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/09 19:05:40    681s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/09 19:05:40    681s] WARNING   TECHLIB-1277         4  The %s '%s' has been defined for %s %s '...
[03/09 19:05:40    681s] *** Message Summary: 378 warning(s), 0 error(s)
[03/09 19:05:40    681s] 
[03/09 19:05:40    681s] --- Ending "Innovus" (totcpu=0:11:22, real=0:03:36, mem=3077.4M) ---
