// Seed: 3518636383
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_2._id_2 = 0;
  inout wire id_1;
  wire id_3;
  ;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd31
) (
    output supply0 id_0,
    input uwire id_1,
    input wor _id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  logic [-1 : id_2] id_7;
  module_0 modCall_1 (
      id_6,
      id_7
  );
endmodule
module module_3 (
    output supply0 id_0,
    input  supply1 id_1,
    input  uwire   id_2,
    input  supply0 id_3
);
endmodule
module module_4 (
    output wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  module_3 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3
  );
  assign id_0 = -1;
endmodule
