<profile>

<section name = "Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_96_2'" level="0">
<item name = "Date">Tue Apr 12 22:38:31 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">Neuron_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.066 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_96_2">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 106, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_24ns_24_4_1_U4">mac_muladd_16s_16s_24ns_24_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln98_fu_150_p2">+, 0, 0, 17, 14, 14</column>
<column name="inNeurons_2_fu_140_p2">+, 0, 0, 23, 16, 1</column>
<column name="icmp_ln96_fu_134_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_inNeurons_1">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_lhs_load_1">9, 2, 16, 32</column>
<column name="inNeurons_fu_62">9, 2, 16, 32</column>
<column name="lhs_fu_66">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln96_reg_232">1, 0, 1, 0</column>
<column name="inNeurons_fu_62">16, 0, 16, 0</column>
<column name="lhs_fu_66">16, 0, 16, 0</column>
<column name="icmp_ln96_reg_232">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nnlayer_Pipeline_VITIS_LOOP_96_2, return value</column>
<column name="output_V_load">in, 16, ap_none, output_V_load, scalar</column>
<column name="numOfInNeurons">in, 16, ap_none, numOfInNeurons, scalar</column>
<column name="mul_i">in, 14, ap_none, mul_i, scalar</column>
<column name="weights_address0">out, 14, ap_memory, weights, array</column>
<column name="weights_ce0">out, 1, ap_memory, weights, array</column>
<column name="weights_q0">in, 16, ap_memory, weights, array</column>
<column name="input_r_address0">out, 7, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="lhs_out">out, 16, ap_vld, lhs_out, pointer</column>
<column name="lhs_out_ap_vld">out, 1, ap_vld, lhs_out, pointer</column>
</table>
</item>
</section>
</profile>
