--  Redistribution and use in source and binary forms, with or without modification,are permitted provided that the following conditions are met:1. Redistributions of source code must retain the above copyright notice, this list  of conditions and the following disclaimer.2. Redistributions in binary form must reproduce the above copyright notice, this  list of conditions and the following disclaimer in the documentation and/or  other materials provided with the distribution.3. Neither the name of the copyright holder nor the names of its  contributors may be used to endorse or promote products derived from this  software without specific prior written permission.THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" ANDANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIEDWARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE AREDISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FORANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ONANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THISSOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  

--  This spec has been automatically generated from MIMXRT1051.svd

pragma Restrictions (No_Elaboration_Code);
pragma Ada_2012;
pragma Style_Checks (Off);

with HAL;
with System;

package NRF_SVD.IOMUXC is
   pragma Preelaborate;

   ---------------
   -- Registers --
   ---------------

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA00 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI2_SCK of instance: lpspi2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_XBAR_IN02 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT7 mux port: JTAG_DONE of instance: JTAG
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA01 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB00 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI2_PCS0 of instance: lpspi2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO01 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO01 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT7 mux port: JTAG_DE_B of instance: JTAG
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA02 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI2_SDO of instance: lpspi2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO02 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO02 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT7 mux port: JTAG_FAIL of instance: JTAG
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA03 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB01 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI2_SDI of instance: lpspi2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO03 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO03 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT7 mux port: JTAG_ACTIVE of instance: JTAG
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA04 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_TX_DATA of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO04 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO04 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA05 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB02 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO05 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO05 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA06 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO06 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO06 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA07 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO07 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO07 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DM00 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_RX_DATA of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT17 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO08 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO08 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR00 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: FLEXCAN2_TX of instance: flexcan2
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO09 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO09 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR01 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: sai2
      Alt2,
      --  Select mux mode: ALT3 mux port: FLEXCAN2_RX of instance: flexcan2
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO10 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO10 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR02 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C4_SDA of instance: lpi2c4
      Alt2,
      --  Select mux mode: ALT3 mux port: USDHC2_RESET_B of instance: usdhc2
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO11 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO11 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_12_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR03 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C4_SCL of instance: lpi2c4
      Alt2,
      --  Select mux mode: ALT3 mux port: USDHC1_WP of instance: usdhc1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_12_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_12_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_12
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_12_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_12_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_12_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_13_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR04 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: MQS_RIGHT of instance: mqs
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO13 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_13_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_13_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_13
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_13_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_13_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_13_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_14_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR05 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT19 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: MQS_LEFT of instance: mqs
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_PCS1 of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO14 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_14_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_14_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_14
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_14_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_14_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_14_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_15_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR06 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN20 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER3_TIMER0 of instance: qtimer3
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO15 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_15_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_15_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_15
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_15_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_15_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_15_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_16_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR07 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN21 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER3_TIMER1 of instance: qtimer3
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO16 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_16_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_16_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_16
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_16_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_16_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_16_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_17_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR08 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_CTS_B of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: FLEXCAN1_TX of instance: flexcan1
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER3_TIMER2 of instance: qtimer3
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO17 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_17_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_17_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_17
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_17_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_17_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_17_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_18_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR09 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMB03 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_RTS_B of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: FLEXCAN1_RX of instance: flexcan1
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER3_TIMER3 of instance: qtimer3
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO18 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT6 mux port: SNVS_VIO_5_CTL of instance: snvs_hp
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_18_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_18_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_18
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_18_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_18_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_18_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_19_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR11 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RDATA01 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER2_TIMER0 of instance: qtimer2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO19 of instance: gpio4
      Alt5,
      --  Select mux mode: ALT6 mux port: SNVS_VIO_5 of instance: snvs_hp
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_19_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_19_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_19
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_19_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_19_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_19_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_20_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR12 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RDATA00 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER2_TIMER1 of instance: qtimer2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO20 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_20_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_20_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_20
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_20_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_20_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_20_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_21_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: lpi2c3
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TDATA01 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER2_TIMER2 of instance: qtimer2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO21 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_21_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_21_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_21
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_21_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_21_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_21_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_22_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_BA1 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB03 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: lpi2c3
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TDATA00 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: QTIMER2_TIMER3 of instance: qtimer2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO22 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_22_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_22_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_22
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_22_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_22_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_22_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_23_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_ADDR10 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART5_TX of instance: lpuart5
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_EN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: gpt1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO23 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_23_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_23_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_23
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_23_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_23_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_23_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_24_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CAS of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART5_RX of instance: lpuart5
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_EN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: GPT1_CAPTURE1 of instance: gpt1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO24 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_24_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_24_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_24
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_24_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_24_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_24_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_25_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_RAS of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: ENET_REF_CLK of instance: enet
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO25 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_25_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_25_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_25
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_25_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_25_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_25_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_26_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CLK of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_ER of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO12 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_26_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_26_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_26
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_26_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_26_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_26_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_27_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CKE of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART5_RTS_B of instance: lpuart5
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI1_SCK of instance: lpspi1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO13 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO27 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_27_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_27_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_27
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_27_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_27_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_27_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_28_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_WE of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART5_CTS_B of instance: lpuart5
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI1_SDO of instance: lpspi1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO14 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO28 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_28_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_28_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_28
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_28_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_28_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_28_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_29_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CS0 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_RTS_B of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI1_SDI of instance: lpspi1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO15 of instance: flexio1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_29_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_29_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_29
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_29_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_29_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_29_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_30_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA08 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB00 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_CTS_B of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI1_PCS0 of instance: lpspi1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA23 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO30 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_30_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_30_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_30
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_30_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_30_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_30_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_31_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: lpspi1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA22 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_31_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_31_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_31
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_31_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_31_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_31_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_32_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA10 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_RX of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: ccm
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA21 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO18 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_32_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_32_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_32
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_32_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_32_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_32_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_33_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA11 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMA02 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: USDHC1_RESET_B of instance: usdhc1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_RX_DATA of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA20 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO19 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_33_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_33_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_33
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_33_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_33_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_33_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_34_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA12 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM3_PWMB02 of instance: flexpwm3
      Alt1,
      --  Select mux mode: ALT2 mux port: USDHC1_VSELECT of instance: usdhc1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_RX_SYNC of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA19 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO20 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_34_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_34_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_34
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_34_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_34_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_34_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_35_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA13 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT18 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: GPT1_COMPARE1 of instance: gpt1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_RX_BCLK of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA18 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO21 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_35_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_35_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_35
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_35_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_35_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_35_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_36_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA14 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN22 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: GPT1_COMPARE2 of instance: gpt1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_TX_DATA of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA17 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO22 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_36_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_36_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_36
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_36_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_36_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_36_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_37_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DATA15 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN23 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: GPT1_COMPARE3 of instance: gpt1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA16 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO23 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_WP of instance: usdhc2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_37_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_37_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_37
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_37_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_37_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_37_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_38_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DM01 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_FIELD of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO24 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_VSELECT of instance: usdhc2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_38_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_38_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_38
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_38_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_38_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_38_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_39_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_DQS of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: sai3
      Alt3,
      --  Select mux mode: ALT4 mux port: WDOG1_WDOG_B of instance: wdog1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_39_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_39_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_39
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_39_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_39_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_39_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_40_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_RDY of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: gpt2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI1_PCS2 of instance: lpspi1
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG2_OC of instance: usb
      Alt3,
      --  Select mux mode: ALT4 mux port: ENET_MDC of instance: enet
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO26 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_RESET_B of instance: usdhc2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_40_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_40_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_40
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_40_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_40_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_40_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_41_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CSX00 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: gpt2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI1_PCS3 of instance: lpspi1
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG2_PWR of instance: usb
      Alt3,
      --  Select mux mode: ALT4 mux port: ENET_MDIO of instance: enet
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO27 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_EMC_41_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_EMC_41_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_EMC_41
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_EMC_41_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_EMC_41_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_EMC_41_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: REF_CLK_32K of instance: xtalosc
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG2_ID of instance: usb
      Alt3,
      --  Select mux mode: ALT4 mux port: LPI2C1_SCLS of instance: lpi2c1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_SCK of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: REF_CLK_24M of instance: anatop
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG1_ID of instance: anatop
      Alt3,
      --  Select mux mode: ALT4 mux port: LPI2C1_SDAS of instance: lpi2c1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO01 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: EWM_OUT_B of instance: ewm
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_SDO of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXCAN2_TX of instance: flexcan2
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_TX of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG1_PWR of instance: usb
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO02 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: LPI2C1_HREQ of instance: lpi2c1
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_SDI of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXCAN2_RX of instance: flexcan2
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6
      Alt2,
      --  Select mux mode: ALT3 mux port: USB_OTG1_OC of instance: usb
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX01 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO03 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: REF_CLK_24M of instance: anatop
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_PCS0 of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SRC_BOOT_MODE00 of instance: src
      Alt0,
      --  Select mux mode: ALT1 mux port: MQS_RIGHT of instance: mqs
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_TX_DATA03 of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_TX_SYNC of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO04 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: PIT_TRIGGER00 of instance: pit
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_PCS1 of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SRC_BOOT_MODE01 of instance: src
      Alt0,
      --  Select mux mode: ALT1 mux port: MQS_LEFT of instance: mqs
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_TX_DATA02 of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_TX_BCLK of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO05 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_INOUT17 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_PCS2 of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_TMS of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: gpt2
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_RX_CLK of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO06 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_INOUT18 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: LPSPI3_PCS3 of instance: lpspi3
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_TCK of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: gpt2
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_TX_ER of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_RX_SYNC of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO07 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_INOUT19 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: ENET_1588_EVENT3_OUT of instance:
      --  enet
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_MOD of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: gpt2
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_RX_DATA03 of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_RX_DATA of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO08 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_IN20 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: ENET_1588_EVENT3_IN of instance: enet
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_TDI of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_RX_DATA02 of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_TX_DATA of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO09 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_IN21 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: GPT2_CLK of instance: gpt2
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_TDO of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_CRS of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI2_MCLK of instance: sai2
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO10 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_IN22 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: ENET_1588_EVENT0_OUT of instance:
      --  enet
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: JTAG_TRSTB of instance: jtag_mux
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: ENET_COL of instance: enet
      Alt2,
      --  Select mux mode: ALT3 mux port: WDOG1_WDOG_B of instance: wdog1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO11 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: XBAR1_IN23 of instance: xbar1
      Alt6,
      --  Select mux mode: ALT7 mux port: ENET_1588_EVENT0_IN of instance: enet
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt0;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_12_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LPI2C4_SCL of instance: lpi2c4
      Alt0,
      --  Select mux mode: ALT1 mux port: CCM_PMIC_READY of instance: ccm
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART1_TX of instance: lpuart1
      Alt2,
      --  Select mux mode: ALT3 mux port: WDOG2_WDOG_B of instance: wdog2
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX02 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO12 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: ENET_1588_EVENT1_OUT of instance:
      --  enet
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_12_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_12_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_12
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_12_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_12_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_12_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_13_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LPI2C4_SDA of instance: lpi2c4
      Alt0,
      --  Select mux mode: ALT1 mux port: GPT1_CLK of instance: gpt1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART1_RX of instance: lpuart1
      Alt2,
      --  Select mux mode: ALT3 mux port: EWM_OUT_B of instance: ewm
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXPWM1_PWMX03 of instance: flexpwm1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO13 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: ENET_1588_EVENT1_IN of instance: enet
      Alt6,
      --  Select mux mode: ALT7 mux port: REF_CLK_24M of instance: anatop
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_13_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_13_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_13
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_13_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_13_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_13_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_14_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG2_OC of instance: usb
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART1_CTS_B of instance: lpuart1
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of instance:
      --  enet
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO14 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: flexcan2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_14_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_14_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_14
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_14_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_14_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_14_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_15_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG2_PWR of instance: usb
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_IN25 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART1_RTS_B of instance: lpuart1
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO15 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: flexcan2
      Alt6,
      --  Select mux mode: ALT7 mux port: WDOG1_WDOG_RST_B_DEB of instance:
      --  wdog1
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_15_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B0_15_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B0_15
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B0_15_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B0_15_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B0_15_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG2_ID of instance: anatop
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_CTS_B of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: lpi2c1
      Alt3,
      --  Select mux mode: ALT4 mux port: WDOG1_B of instance: wdog1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW07 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG1_PWR of instance: usb
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_RTS_B of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPI2C1_SDA of instance: lpi2c1
      Alt3,
      --  Select mux mode: ALT4 mux port: CCM_PMIC_READY of instance: ccm
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO17 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL07 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG1_ID of instance: anatop
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: ENET_1588_EVENT2_OUT of instance:
      --  enet
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO18 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW06 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USB_OTG1_OC of instance: usb
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_IN of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of instance: enet
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO19 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_CD_B of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL06 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIB_DATA03 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ENET_MDC of instance: enet
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_CTS_B of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_SR_CLK of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_PIXCLK of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO20 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA0 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW05 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIB_DATA02 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ENET_MDIO of instance: enet
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_RTS_B of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_OUT of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_MCLK of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO21 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA1 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL05 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIB_DATA01 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: LPI2C3_SDA of instance: lpi2c3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_TX of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_LOCK of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_VSYNC of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO22 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA2 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW04 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIB_DATA00 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: LPI2C3_SCL of instance: lpi2c3
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART3_RX of instance: lpuart3
      Alt2,
      --  Select mux mode: ALT3 mux port: SPDIF_EXT_CLK of instance: spdif
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_HSYNC of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO23 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA3 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL04 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_SS1_B of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: flexcan1
      Alt2,
      --  Select mux mode: ALT3 mux port: CCM_PMIC_READY of instance: ccm
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA09 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO24 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_CMD of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW03 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_DQS of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: flexcan1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA08 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO25 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_CLK of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL03 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_DATA03 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: WDOG1_B of instance: wdog1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA07 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO26 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_WP of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW02 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_DATA02 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: EWM_OUT_B of instance: ewm
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA06 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO27 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_RESET_B of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL02 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_12_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_DATA01 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ACMP_OUT00 of instance: acmp
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI3_PCS0 of instance: lpspi3
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA4 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW01 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_12_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_12_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_12
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_12_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_12_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_12_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_13_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_DATA00 of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ACMP_OUT01 of instance: acmp
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI3_SDI of instance: lpspi3
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA5 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL01 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_13_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_13_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_13
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_13_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_13_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_13_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_14_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_SCLK of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ACMP_OUT02 of instance: acmp
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI3_SDO of instance: lpspi3
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA03 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO30 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA6 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_ROW00 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_14_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_14_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_14
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_14_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_14_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_14_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_15_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: FLEXSPIA_SS0_B of instance: flexspi
      Alt0,
      --  Select mux mode: ALT1 mux port: ACMP_OUT03 of instance: acmp
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI3_SCK of instance: lpspi3
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: CSI_DATA02 of instance: csi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: gpio1
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC2_DATA7 of instance: usdhc2
      Alt6,
      --  Select mux mode: ALT7 mux port: KPP_COL00 of instance: kpp
      Alt7)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_15_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6,
      Alt7 => 7);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_AD_B1_15_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_AD_B1_15
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_AD_B1_15_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_AD_B1_15_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_AD_B1_15_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_CLK of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER1_TIMER0 of instance: qtimer1
      Alt1,
      --  Select mux mode: ALT2 mux port: MQS_RIGHT of instance: mqs
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI4_PCS0 of instance: lpspi4
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO00 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO00 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SEMC_CSX01 of instance: semc
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_ENABLE of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER1_TIMER1 of instance: qtimer1
      Alt1,
      --  Select mux mode: ALT2 mux port: MQS_LEFT of instance: mqs
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI4_SDI of instance: lpspi4
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO01 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO01 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: semc
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_HSYNC of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER1_TIMER2 of instance: qtimer1
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXCAN1_TX of instance: flexcan1
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI4_SDO of instance: lpspi4
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO02 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO02 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SEMC_CSX03 of instance: semc
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_VSYNC of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER2_TIMER0 of instance: qtimer2
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXCAN1_RX of instance: flexcan1
      Alt2,
      --  Select mux mode: ALT3 mux port: LPSPI4_SCK of instance: lpspi4
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO03 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO03 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: WDOG2_RESET_B_DEB of instance: wdog2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA00 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER2_TIMER1 of instance: qtimer2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C2_SCL of instance: lpi2c2
      Alt2,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO04 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO04 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG00 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA01 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER2_TIMER2 of instance: qtimer2
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C2_SDA of instance: lpi2c2
      Alt2,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO05 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO05 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG01 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA02 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA00 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO06 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO06 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG02 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA03 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER1 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB00 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO07 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO07 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG03 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA04 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER2 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA01 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPUART3_TX of instance: lpuart3
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO08 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO08 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG04 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA05 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER4_TIMER0 of instance: qtimer4
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB01 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPUART3_RX of instance: lpuart3
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO09 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO09 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG05 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA06 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER4_TIMER1 of instance: qtimer4
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA02 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO10 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO10 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG06 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA07 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER4_TIMER2 of instance: qtimer4
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB02 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO11 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO11 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG07 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_12_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA08 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT10 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO12 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO12 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG08 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_12_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_12_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_12
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_12_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_12_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_12_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_13_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA09 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT11 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO13 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG09 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_13_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_13_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_13
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_13_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_13_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_13_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_14_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA10 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT12 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: ARM_CM7_TXEV of instance: cm7_mx6rt
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO14 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO14 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG10 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_14_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_14_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_14
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_14_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_14_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_14_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B0_15_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA11 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT13 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: ARM_CM7_RXEV of instance: cm7_mx6rt
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO15 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO15 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_BOOT_CFG11 of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B0_15_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B0_15_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B0_15
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B0_15_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B0_15_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B0_15_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA12 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_TX of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO16 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO16 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA13 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART4_RX of instance: lpuart4
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO17 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO17 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA14 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI4_PCS2 of instance: lpspi4
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO18 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO18 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA15 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: xbar1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPSPI4_PCS1 of instance: lpspi4
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO19 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO19 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA16 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: LPSPI4_PCS0 of instance: lpspi4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA15 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_DATA00 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO20 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO20 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: CSU_CSU_ALARM_AUT02 of instance: csu
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA17 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: LPSPI4_SDI of instance: lpspi4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA14 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_DATA01 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO21 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO21 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: CSU_CSU_ALARM_AUT01 of instance: csu
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA18 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: LPSPI4_SDO of instance: lpspi4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA13 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_EN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO22 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO22 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: CSU_CSU_ALARM_AUT00 of instance: csu
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA19 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: LPSPI4_SCK of instance: lpspi4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA12 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_DATA00 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO23 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO23 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: CSU_CSU_INT_DEB of instance: csu
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA20 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER1_TIMER3 of instance: qtimer1
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA11 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_DATA01 of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO24 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO24 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXCAN2_TX of instance: flexcan2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA21 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER2_TIMER3 of instance: qtimer2
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA10 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_EN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO25 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO25 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXCAN2_RX of instance: flexcan2
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA22 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER3_TIMER3 of instance: qtimer3
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA00 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_TX_CLK of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO26 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO26 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: ENET_REF_CLK of instance: enet
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: LCD_DATA23 of instance: lcdif
      Alt0,
      --  Select mux mode: ALT1 mux port: QTIMER4_TIMER3 of instance: qtimer4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_DATA01 of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_RX_ER of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO27 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO27 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: LPSPI4_PCS3 of instance: lpspi4
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_12_MUX_MODE_Field is
     (
      --  Select mux mode: ALT1 mux port: LPUART5_TX of instance: lpuart5
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_PIXCLK of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of instance: enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO28 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO28 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_CD_B of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_12_MUX_MODE_Field use
     (Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_12_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_12
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_12_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_12_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_12_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_13_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: WDOG1_B of instance: wdog1
      Alt0,
      --  Select mux mode: ALT1 mux port: LPUART5_RX of instance: lpuart5
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_VSYNC of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of instance:
      --  enet
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO29 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO29 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_13_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_13_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_13
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_13_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_13_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_13_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_14_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: ENET_MDC of instance: enet
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_HSYNC of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_IN02 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO30 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO30 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_VSELECT of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_14_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_14_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_14
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_14_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_14_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_14_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_B1_15_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: ENET_MDIO of instance: enet
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of instance: flexpwm4
      Alt1,
      --  Select mux mode: ALT2 mux port: CSI_MCLK of instance: csi
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_IN03 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXIO2_FLEXIO31 of instance: flexio2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO2_IO31 of instance: gpio2
      Alt5,
      --  Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_B1_15_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_B1_15_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_B1_15
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_B1_15_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_B1_15_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_B1_15_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_CMD of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C3_SCL of instance: lpi2c3
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI1_SCK of instance: lpspi1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO12 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXSPIA_SS1_B of instance: flexspi
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_CLK of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C3_SDA of instance: lpi2c3
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI1_PCS0 of instance: lpspi1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO13 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: FLEXSPIB_SS1_B of instance: flexspi
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_DATA0 of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_CTS_B of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI1_SDO of instance: lpspi1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO14 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_DATA1 of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_RTS_B of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI1_SDI of instance: lpspi1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO15 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_DATA2 of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_TX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of instance: flexspi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO16 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC1_DATA3 of instance: usdhc1
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of instance: flexpwm1
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART8_RX of instance: lpuart8
      Alt2,
      --  Select mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: xbar1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXSPIB_DQS of instance: flexspi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO17 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B0_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B0_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B0_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B0_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B0_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_00_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA3 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIB_DATA03 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA03 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPUART4_TX of instance: lpuart4
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO00 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_00_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_00_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_00
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_00_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_00_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_00_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_01_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA2 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIB_DATA02 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM1_PWMB03 of instance: flexpwm1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA02 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPUART4_RX of instance: lpuart4
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO01 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_DI0_EXT_CLK of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_01_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_01_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_01
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_01_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_01_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_01_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_02_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIB_DATA01 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA01 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXCAN1_TX of instance: flexcan1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO02 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_WAIT of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_02_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_02_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_02
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_02_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_02_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_02_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_03_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA0 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIB_DATA00 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: FLEXPWM2_PWMB03 of instance: flexpwm2
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXCAN1_RX of instance: flexcan1
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO03 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_PMIC_READY of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_03_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_03_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_03
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_03_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_03_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_03_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_04_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_CLK of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIB_SCLK of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C1_SCL of instance: lpi2c1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXSPIA_SS1_B of instance: flexspi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO04 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_STOP of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_04_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_04_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_04
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_04_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_04_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_04_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_05_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_CMD of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_DQS of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPI2C1_SDA of instance: lpi2c1
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: FLEXSPIB_SS0_B of instance: flexspi
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO05 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_05_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_05_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_05
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_05_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_05_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_05_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_06_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_RESET_B of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_SS0_B of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_CTS_B of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_PCS0 of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO06 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_06_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_06_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_06
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_06_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_06_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_06_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_07_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: SEMC_CSX01 of instance: semc
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_SCLK of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_RTS_B of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_SCK of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO07 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: CCM_REF_EN_B of instance: ccm
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_07_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_07_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_07
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_07_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_07_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_07_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_08_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA4 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_DATA00 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_SD0 of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO08 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: SEMC_CSX02 of instance: semc
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_08_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_08_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_08
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_08_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_08_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_08_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_09_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA5 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_DATA01 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART7_RX of instance: lpuart7
      Alt2,
      --  Select mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: sai1
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_SDI of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO09 of instance: gpio3
      Alt5)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_09_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_09_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_09
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_09_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_09_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_09_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_10_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA6 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_DATA02 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_RX of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPI2C2_SDA of instance: lpi2c2
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_PCS2 of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO10 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_SYSTEM_RESET of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_10_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_10_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_10
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_10_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_10_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_10_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  MUX Mode Select Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_11_MUX_MODE_Field is
     (
      --  Select mux mode: ALT0 mux port: USDHC2_DATA7 of instance: usdhc2
      Alt0,
      --  Select mux mode: ALT1 mux port: FLEXSPIA_DATA03 of instance: flexspi
      Alt1,
      --  Select mux mode: ALT2 mux port: LPUART2_TX of instance: lpuart2
      Alt2,
      --  Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: lpi2c2
      Alt3,
      --  Select mux mode: ALT4 mux port: LPSPI2_PCS3 of instance: lpspi2
      Alt4,
      --  Select mux mode: ALT5 mux port: GPIO3_IO11 of instance: gpio3
      Alt5,
      --  Select mux mode: ALT6 mux port: SRC_EARLY_RESET of instance: src
      Alt6)
     with Size => 3;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_11_MUX_MODE_Field use
     (Alt0 => 0,
      Alt1 => 1,
      Alt2 => 2,
      Alt3 => 3,
      Alt4 => 4,
      Alt5 => 5,
      Alt6 => 6);

   --  Software Input On Field.
   type SW_MUX_CTL_PAD_GPIO_SD_B1_11_SION_Field is
     (
      --  Input Path is determined by functionality
      Disabled,
      --  Force input path of pad GPIO_SD_B1_11
      Enabled)
     with Size => 1;
   for SW_MUX_CTL_PAD_GPIO_SD_B1_11_SION_Field use
     (Disabled => 0,
      Enabled => 1);

   --  SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register
   type IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11_Register is record
      --  MUX Mode Select Field.
      MUX_MODE      : SW_MUX_CTL_PAD_GPIO_SD_B1_11_MUX_MODE_Field :=
                       NRF_SVD.IOMUXC.Alt5;
      --  unspecified
      Reserved_3_3  : HAL.Bit := 16#0#;
      --  Software Input On Field.
      SION          : SW_MUX_CTL_PAD_GPIO_SD_B1_11_SION_Field :=
                       NRF_SVD.IOMUXC.Disabled;
      --  unspecified
      Reserved_5_31 : HAL.UInt27 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11_Register use record
      MUX_MODE      at 0 range 0 .. 2;
      Reserved_3_3  at 0 range 3 .. 3;
      SION          at 0 range 4 .. 4;
      Reserved_5_31 at 0 range 5 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_12_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_12_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_12_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_12_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_12_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_12_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_12_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_12_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_12_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_12_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_13_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_13_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_13_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_13_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_13_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_13_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_13_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_13_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_13_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_13_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_14_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_14_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_14_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_14_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_14_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_14_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_14_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_14_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_14_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_14_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_15_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_15_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_15_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_15_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_15_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_15_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_15_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_15_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_15_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_15_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_16_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_16_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_16_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_16_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_16_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_16_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_16_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_16_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_16_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_16_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_17_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_17_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_17_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_17_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_17_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_17_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_17_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_17_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_17_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_17_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_18_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_18_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_18_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_18_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_18_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_18_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_18_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_18_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_18_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_18_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_19_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_19_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_19_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_19_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_19_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_19_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_19_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_19_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_19_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_19_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_20_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_20_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_20_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_20_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_20_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_20_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_20_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_20_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_20_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_20_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_21_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_21_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_21_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_21_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_21_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_21_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_21_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_21_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_21_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_21_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_22_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_22_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_22_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_22_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_22_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_22_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_22_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_22_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_22_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_22_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_23_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_23_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_23_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_23_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_23_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_23_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_23_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_23_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_23_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_23_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_24_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_24_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_24_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_24_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_24_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_24_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_24_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_24_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_24_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_24_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_25_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_25_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_25_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_25_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_25_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_25_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_25_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_25_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_25_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_25_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_26_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_26_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_26_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_26_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_26_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_26_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_26_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_26_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_26_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_26_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_27_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_27_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_27_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_27_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_27_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_27_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_27_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_27_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_27_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_27_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_28_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_28_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_28_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_28_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_28_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_28_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_28_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_28_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_28_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_28_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_29_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_29_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_29_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_29_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_29_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_29_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_29_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_29_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_29_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_29_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_30_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_30_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_30_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_30_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_30_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_30_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_30_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_30_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_30_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_30_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_31_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_31_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_31_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_31_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_31_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_31_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_31_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_31_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_31_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_31_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_32_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_32_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_32_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_32_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_32_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_32_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_32_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_32_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_32_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_32_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_33_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_33_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_33_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_33_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_33_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_33_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_33_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_33_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_33_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_33_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_34_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_34_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_34_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_34_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_34_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_34_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_34_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_34_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_34_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_34_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_35_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_35_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_35_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_35_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_35_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_35_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_35_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_35_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_35_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_35_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_36_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_36_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_36_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_36_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_36_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_36_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_36_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_36_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_36_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_36_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_37_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_37_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_37_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_37_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_37_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_37_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_37_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_37_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_37_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_37_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_38_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_38_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_38_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_38_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_38_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_38_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_38_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_38_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_38_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_38_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_39_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_39_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_39_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_39_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_39_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_39_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_39_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_39_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_39_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_39_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_40_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_40_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_40_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_40_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_40_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_40_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_40_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_40_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_40_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_40_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_EMC_41_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_EMC_41_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_EMC_41_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_EMC_41_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_EMC_41_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_EMC_41_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_EMC_41_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_EMC_41_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_EMC_41_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_EMC_41_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_4_R0_4;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_1_47K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_4_R0_4;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_1_47K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_4_R0_4;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_2_100K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_4_R0_4;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_1_47K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_1_Fast_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_2_100K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_4_R0_4;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_1_Pull;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_1_47K_Ohm_Pull_Up;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_12_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_12_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_12_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_12_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_13_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_13_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_13_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_13_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_14_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_14_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_14_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_14_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B0_15_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B0_15_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B0_15_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B0_15_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_12_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_12_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_12_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_12_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_13_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_13_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_13_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_13_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_14_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_14_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_14_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_14_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_AD_B1_15_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_AD_B1_15_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_AD_B1_15_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_AD_B1_15_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_12_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_12_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_12_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_12_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_12_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_12_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_12_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_12_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_12_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_12_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_12_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_12_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_12_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_12_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_12_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_12_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_12_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_13_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_13_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_13_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_13_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_13_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_13_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_13_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_13_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_13_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_13_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_13_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_13_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_13_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_13_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_13_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_13_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_13_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_14_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_14_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_14_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_14_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_14_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_14_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_14_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_14_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_14_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_14_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_14_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_14_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_14_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_14_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_14_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_14_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_14_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_15_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B0_15_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_15_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_15_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_15_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_15_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B0_15_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B0_15_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B0_15_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B0_15_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B0_15_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B0_15_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B0_15_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B0_15_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B0_15_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B0_15_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B0_15_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_12_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_12_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_12_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_12_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_12_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_12_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_12_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_12_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_12_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_12_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_12_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_12_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_12_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_12_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_12_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_12_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_12_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_13_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_13_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_13_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_13_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_13_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_13_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_13_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_13_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_13_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_13_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_13_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_13_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_13_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_13_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_13_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_13_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_13_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_14_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_14_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_14_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_14_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_14_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_14_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_14_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_14_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_14_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_14_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_14_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_14_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_14_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_14_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_14_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_14_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_14_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_15_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_B1_15_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_15_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_15_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_15_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_15_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_B1_15_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_B1_15_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_B1_15_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_B1_15_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_B1_15_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_B1_15_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_B1_15_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_B1_15_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_B1_15_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_B1_15_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_B1_15_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B0_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B0_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B0_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B0_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_00_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_00_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_00_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_00_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_01_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_01_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_01_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_01_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_02_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_02_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_02_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_02_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_03_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_03_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_03_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_03_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_04_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_04_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_04_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_04_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_05_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_05_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_05_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_05_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_06_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_06_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_06_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_06_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_07_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_07_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_07_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_07_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_08_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_08_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_08_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_08_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_09_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_09_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_09_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_09_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_10_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_10_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_10_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_10_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Slew Rate Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_SRE_Field is
     (
      --  Slow Slew Rate
      Sre_0_Slow_Slew_Rate,
      --  Fast Slew Rate
      Sre_1_Fast_Slew_Rate)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_SRE_Field use
     (Sre_0_Slow_Slew_Rate => 0,
      Sre_1_Fast_Slew_Rate => 1);

   --  Drive Strength Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_DSE_Field is
     (
      --  output driver disabled;
      Dse_0_OUTPUT_DRIVER_DISABLED,
      --  R0(260 Ohm @ 3.3V, 150 Ohm@1.8V, 240 Ohm for DDR)
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr,
      --  R0/2
      Dse_2_R0_2,
      --  R0/3
      Dse_3_R0_3,
      --  R0/4
      Dse_4_R0_4,
      --  R0/5
      Dse_5_R0_5,
      --  R0/6
      Dse_6_R0_6,
      --  R0/7
      Dse_7_R0_7)
     with Size => 3;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_DSE_Field use
     (Dse_0_OUTPUT_DRIVER_DISABLED => 0,
      Dse_1_R0_260_Ohm_3_3V_150_Ohm_1_8V_240_Ohm_FOR_Ddr => 1,
      Dse_2_R0_2 => 2,
      Dse_3_R0_3 => 3,
      Dse_4_R0_4 => 4,
      Dse_5_R0_5 => 5,
      Dse_6_R0_6 => 6,
      Dse_7_R0_7 => 7);

   --  Speed Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_SPEED_Field is
     (
      --  low(50MHz)
      Speed_0_LOW_50Mhz,
      --  medium(100MHz)
      Speed_1_MEDIUM_100Mhz,
      --  medium(100MHz)
      Speed_2_MEDIUM_100Mhz,
      --  max(200MHz)
      Speed_3_MAX_200Mhz)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_SPEED_Field use
     (Speed_0_LOW_50Mhz => 0,
      Speed_1_MEDIUM_100Mhz => 1,
      Speed_2_MEDIUM_100Mhz => 2,
      Speed_3_MAX_200Mhz => 3);

   --  Open Drain Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_ODE_Field is
     (
      --  Open Drain Disabled
      Ode_0_Open_Drain_Disabled,
      --  Open Drain Enabled
      Ode_1_Open_Drain_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_ODE_Field use
     (Ode_0_Open_Drain_Disabled => 0,
      Ode_1_Open_Drain_Enabled => 1);

   --  Pull / Keep Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_PKE_Field is
     (
      --  Pull/Keeper Disabled
      Pke_0_Pull_Keeper_Disabled,
      --  Pull/Keeper Enabled
      Pke_1_Pull_Keeper_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_PKE_Field use
     (Pke_0_Pull_Keeper_Disabled => 0,
      Pke_1_Pull_Keeper_Enabled => 1);

   --  Pull / Keep Select Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUE_Field is
     (
      --  Keeper
      Pue_0_Keeper,
      --  Pull
      Pue_1_Pull)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUE_Field use
     (Pue_0_Keeper => 0,
      Pue_1_Pull => 1);

   --  Pull Up / Down Config. Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUS_Field is
     (
      --  100K Ohm Pull Down
      Pus_0_100K_Ohm_Pull_Down,
      --  47K Ohm Pull Up
      Pus_1_47K_Ohm_Pull_Up,
      --  100K Ohm Pull Up
      Pus_2_100K_Ohm_Pull_Up,
      --  22K Ohm Pull Up
      Pus_3_22K_Ohm_Pull_Up)
     with Size => 2;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUS_Field use
     (Pus_0_100K_Ohm_Pull_Down => 0,
      Pus_1_47K_Ohm_Pull_Up => 1,
      Pus_2_100K_Ohm_Pull_Up => 2,
      Pus_3_22K_Ohm_Pull_Up => 3);

   --  Hyst. Enable Field
   type SW_PAD_CTL_PAD_GPIO_SD_B1_11_HYS_Field is
     (
      --  Hysteresis Disabled
      Hys_0_Hysteresis_Disabled,
      --  Hysteresis Enabled
      Hys_1_Hysteresis_Enabled)
     with Size => 1;
   for SW_PAD_CTL_PAD_GPIO_SD_B1_11_HYS_Field use
     (Hys_0_Hysteresis_Disabled => 0,
      Hys_1_Hysteresis_Enabled => 1);

   --  SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register
   type IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11_Register is record
      --  Slew Rate Field
      SRE            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_SRE_Field :=
                        NRF_SVD.IOMUXC.Sre_0_Slow_Slew_Rate;
      --  unspecified
      Reserved_1_2   : HAL.UInt2 := 16#0#;
      --  Drive Strength Field
      DSE            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_DSE_Field :=
                        NRF_SVD.IOMUXC.Dse_6_R0_6;
      --  Speed Field
      SPEED          : SW_PAD_CTL_PAD_GPIO_SD_B1_11_SPEED_Field :=
                        NRF_SVD.IOMUXC.Speed_2_MEDIUM_100Mhz;
      --  unspecified
      Reserved_8_10  : HAL.UInt3 := 16#0#;
      --  Open Drain Enable Field
      ODE            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_ODE_Field :=
                        NRF_SVD.IOMUXC.Ode_0_Open_Drain_Disabled;
      --  Pull / Keep Enable Field
      PKE            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_PKE_Field :=
                        NRF_SVD.IOMUXC.Pke_1_Pull_Keeper_Enabled;
      --  Pull / Keep Select Field
      PUE            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUE_Field :=
                        NRF_SVD.IOMUXC.Pue_0_Keeper;
      --  Pull Up / Down Config. Field
      PUS            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_PUS_Field :=
                        NRF_SVD.IOMUXC.Pus_0_100K_Ohm_Pull_Down;
      --  Hyst. Enable Field
      HYS            : SW_PAD_CTL_PAD_GPIO_SD_B1_11_HYS_Field :=
                        NRF_SVD.IOMUXC.Hys_0_Hysteresis_Disabled;
      --  unspecified
      Reserved_17_31 : HAL.UInt15 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11_Register use record
      SRE            at 0 range 0 .. 0;
      Reserved_1_2   at 0 range 1 .. 2;
      DSE            at 0 range 3 .. 5;
      SPEED          at 0 range 6 .. 7;
      Reserved_8_10  at 0 range 8 .. 10;
      ODE            at 0 range 11 .. 11;
      PKE            at 0 range 12 .. 12;
      PUE            at 0 range 13 .. 13;
      PUS            at 0 range 14 .. 15;
      HYS            at 0 range 16 .. 16;
      Reserved_17_31 at 0 range 17 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ANATOP_USB_OTG1_ID_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT3
      Gpio_Ad_B0_01_Alt3,
      --  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT0
      Gpio_Ad_B1_02_Alt0)
     with Size => 1;
   for ANATOP_USB_OTG1_ID_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_01_Alt3 => 0,
      Gpio_Ad_B1_02_Alt0 => 1);

   --  ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register
   type IOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ANATOP_USB_OTG1_ID_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_01_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ANATOP_USB_OTG2_ID_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT3
      Gpio_Ad_B0_00_Alt3,
      --  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT0
      Gpio_Ad_B1_00_Alt0)
     with Size => 1;
   for ANATOP_USB_OTG2_ID_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_00_Alt3 => 0,
      Gpio_Ad_B1_00_Alt0 => 1);

   --  ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register
   type IOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ANATOP_USB_OTG2_ID_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_00_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CCM_PMIC_READY_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT6
      Gpio_Sd_B1_03_Alt6,
      --  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT1
      Gpio_Ad_B0_12_Alt1,
      --  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT4
      Gpio_Ad_B1_01_Alt4,
      --  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT3
      Gpio_Ad_B1_08_Alt3,
      --  Selecting Pad: GPIO_EMC_32 for Mode: ALT3
      Gpio_Emc_32_Alt3)
     with Size => 3;
   for CCM_PMIC_READY_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt6 => 0,
      Gpio_Ad_B0_12_Alt1 => 1,
      Gpio_Ad_B1_01_Alt4 => 2,
      Gpio_Ad_B1_08_Alt3 => 3,
      Gpio_Emc_32_Alt3 => 4);

   --  CCM_PMIC_READY_SELECT_INPUT DAISY Register
   type IOMUXC_CCM_PMIC_READY_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CCM_PMIC_READY_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt6;
      --  unspecified
      Reserved_3_31 : HAL.UInt29 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CCM_PMIC_READY_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 2;
      Reserved_3_31 at 0 range 3 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA02_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT4
      Gpio_Ad_B1_15_Alt4,
      --  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT4
      Gpio_Ad_B0_11_Alt4)
     with Size => 1;
   for CSI_DATA02_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_15_Alt4 => 0,
      Gpio_Ad_B0_11_Alt4 => 1);

   --  CSI_DATA02_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA02_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA02_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_15_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA02_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA03_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT4
      Gpio_Ad_B1_14_Alt4,
      --  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT4
      Gpio_Ad_B0_10_Alt4)
     with Size => 1;
   for CSI_DATA03_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_14_Alt4 => 0,
      Gpio_Ad_B0_10_Alt4 => 1);

   --  CSI_DATA03_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA03_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA03_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_14_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA03_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA04_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT4
      Gpio_Ad_B1_13_Alt4,
      --  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT4
      Gpio_Ad_B0_09_Alt4)
     with Size => 1;
   for CSI_DATA04_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_13_Alt4 => 0,
      Gpio_Ad_B0_09_Alt4 => 1);

   --  CSI_DATA04_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA04_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA04_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_13_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA04_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA05_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT4
      Gpio_Ad_B1_12_Alt4,
      --  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT4
      Gpio_Ad_B0_08_Alt4)
     with Size => 1;
   for CSI_DATA05_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_12_Alt4 => 0,
      Gpio_Ad_B0_08_Alt4 => 1);

   --  CSI_DATA05_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA05_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA05_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_12_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA05_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA06_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT4
      Gpio_Ad_B1_11_Alt4,
      --  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT4
      Gpio_Ad_B0_07_Alt4)
     with Size => 1;
   for CSI_DATA06_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_11_Alt4 => 0,
      Gpio_Ad_B0_07_Alt4 => 1);

   --  CSI_DATA06_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA06_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA06_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_11_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA06_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA07_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT4
      Gpio_Ad_B1_10_Alt4,
      --  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT4
      Gpio_Ad_B0_06_Alt4)
     with Size => 1;
   for CSI_DATA07_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_10_Alt4 => 0,
      Gpio_Ad_B0_06_Alt4 => 1);

   --  CSI_DATA07_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA07_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA07_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_10_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA07_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA08_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT4
      Gpio_Ad_B1_09_Alt4,
      --  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT4
      Gpio_Ad_B0_05_Alt4)
     with Size => 1;
   for CSI_DATA08_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_09_Alt4 => 0,
      Gpio_Ad_B0_05_Alt4 => 1);

   --  CSI_DATA08_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA08_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA08_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_09_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA08_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_DATA09_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT4
      Gpio_Ad_B1_08_Alt4,
      --  Selecting Pad: GPIO_AD_B0_04 for Mode: ALT4
      Gpio_Ad_B0_04_Alt4)
     with Size => 1;
   for CSI_DATA09_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_08_Alt4 => 0,
      Gpio_Ad_B0_04_Alt4 => 1);

   --  CSI_DATA09_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_DATA09_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_DATA09_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_08_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_DATA09_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_HSYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT4
      Gpio_Ad_B0_15_Alt4,
      --  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT4
      Gpio_Ad_B1_07_Alt4,
      --  Selecting Pad: GPIO_B1_14 for Mode: ALT2
      Gpio_B1_14_Alt2)
     with Size => 2;
   for CSI_HSYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_15_Alt4 => 0,
      Gpio_Ad_B1_07_Alt4 => 1,
      Gpio_B1_14_Alt2 => 2);

   --  CSI_HSYNC_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_HSYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_HSYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_15_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_HSYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_PIXCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT4
      Gpio_Ad_B1_04_Alt4,
      --  Selecting Pad: GPIO_B1_12 for Mode: ALT2
      Gpio_B1_12_Alt2)
     with Size => 1;
   for CSI_PIXCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_04_Alt4 => 0,
      Gpio_B1_12_Alt2 => 1);

   --  CSI_PIXCLK_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_PIXCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_PIXCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_04_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_PIXCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type CSI_VSYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT4
      Gpio_Ad_B0_14_Alt4,
      --  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT4
      Gpio_Ad_B1_06_Alt4,
      --  Selecting Pad: GPIO_B1_13 for Mode: ALT2
      Gpio_B1_13_Alt2)
     with Size => 2;
   for CSI_VSYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_14_Alt4 => 0,
      Gpio_Ad_B1_06_Alt4 => 1,
      Gpio_B1_13_Alt2 => 2);

   --  CSI_VSYNC_SELECT_INPUT DAISY Register
   type IOMUXC_CSI_VSYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : CSI_VSYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_14_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_CSI_VSYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET_IPG_CLK_RMII_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_25 for Mode: ALT4
      Gpio_Emc_25_Alt4,
      --  Selecting Pad: GPIO_B1_10 for Mode: ALT6
      Gpio_B1_10_Alt6)
     with Size => 1;
   for ENET_IPG_CLK_RMII_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_25_Alt4 => 0,
      Gpio_B1_10_Alt6 => 1);

   --  ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register
   type IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET_IPG_CLK_RMII_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_25_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET_MDIO_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT1
      Gpio_Ad_B1_05_Alt1,
      --  Selecting Pad: GPIO_EMC_41 for Mode: ALT4
      Gpio_Emc_41_Alt4,
      --  Selecting Pad: GPIO_B1_15 for Mode: ALT0
      Gpio_B1_15_Alt0)
     with Size => 2;
   for ENET_MDIO_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_05_Alt1 => 0,
      Gpio_Emc_41_Alt4 => 1,
      Gpio_B1_15_Alt0 => 2);

   --  ENET_MDIO_SELECT_INPUT DAISY Register
   type IOMUXC_ENET_MDIO_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET_MDIO_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_05_Alt1;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET_MDIO_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET0_RXDATA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_20 for Mode: ALT3
      Gpio_Emc_20_Alt3,
      --  Selecting Pad: GPIO_B1_04 for Mode: ALT3
      Gpio_B1_04_Alt3)
     with Size => 1;
   for ENET0_RXDATA_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_20_Alt3 => 0,
      Gpio_B1_04_Alt3 => 1);

   --  ENET0_RXDATA_SELECT_INPUT DAISY Register
   type IOMUXC_ENET0_RXDATA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET0_RXDATA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_20_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET0_RXDATA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET1_RXDATA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_19 for Mode: ALT3
      Gpio_Emc_19_Alt3,
      --  Selecting Pad: GPIO_B1_05 for Mode: ALT3
      Gpio_B1_05_Alt3)
     with Size => 1;
   for ENET1_RXDATA_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_19_Alt3 => 0,
      Gpio_B1_05_Alt3 => 1);

   --  ENET1_RXDATA_SELECT_INPUT DAISY Register
   type IOMUXC_ENET1_RXDATA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET1_RXDATA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_19_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET1_RXDATA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET_RXEN_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_23 for Mode: ALT3
      Gpio_Emc_23_Alt3,
      --  Selecting Pad: GPIO_B1_06 for Mode: ALT3
      Gpio_B1_06_Alt3)
     with Size => 1;
   for ENET_RXEN_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_23_Alt3 => 0,
      Gpio_B1_06_Alt3 => 1);

   --  ENET_RXEN_SELECT_INPUT DAISY Register
   type IOMUXC_ENET_RXEN_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET_RXEN_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_23_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET_RXEN_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET_RXERR_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_26 for Mode: ALT3
      Gpio_Emc_26_Alt3,
      --  Selecting Pad: GPIO_B1_11 for Mode: ALT3
      Gpio_B1_11_Alt3)
     with Size => 1;
   for ENET_RXERR_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_26_Alt3 => 0,
      Gpio_B1_11_Alt3 => 1);

   --  ENET_RXERR_SELECT_INPUT DAISY Register
   type IOMUXC_ENET_RXERR_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET_RXERR_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_26_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET_RXERR_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET0_TIMER_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT3
      Gpio_Ad_B0_15_Alt3,
      --  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT7
      Gpio_Ad_B0_11_Alt7,
      --  Selecting Pad: GPIO_B1_12 for Mode: ALT3
      Gpio_B1_12_Alt3)
     with Size => 2;
   for ENET0_TIMER_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_15_Alt3 => 0,
      Gpio_Ad_B0_11_Alt7 => 1,
      Gpio_B1_12_Alt3 => 2);

   --  ENET0_TIMER_SELECT_INPUT DAISY Register
   type IOMUXC_ENET0_TIMER_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET0_TIMER_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_15_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET0_TIMER_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type ENET_TXCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_25 for Mode: ALT3
      Gpio_Emc_25_Alt3,
      --  Selecting Pad: GPIO_B1_10 for Mode: ALT3
      Gpio_B1_10_Alt3)
     with Size => 1;
   for ENET_TXCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_25_Alt3 => 0,
      Gpio_B1_10_Alt3 => 1);

   --  ENET_TXCLK_SELECT_INPUT DAISY Register
   type IOMUXC_ENET_TXCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : ENET_TXCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_25_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_ENET_TXCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXCAN1_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT4
      Gpio_Sd_B1_03_Alt4,
      --  Selecting Pad: GPIO_EMC_18 for Mode: ALT3
      Gpio_Emc_18_Alt3,
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT2
      Gpio_Ad_B1_09_Alt2,
      --  Selecting Pad: GPIO_B0_03 for Mode: ALT2
      Gpio_B0_03_Alt2)
     with Size => 2;
   for FLEXCAN1_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt4 => 0,
      Gpio_Emc_18_Alt3 => 1,
      Gpio_Ad_B1_09_Alt2 => 2,
      Gpio_B0_03_Alt2 => 3);

   --  FLEXCAN1_RX_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXCAN1_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXCAN1_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXCAN1_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXCAN2_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_10 for Mode: ALT3
      Gpio_Emc_10_Alt3,
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT0
      Gpio_Ad_B0_03_Alt0,
      --  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT6
      Gpio_Ad_B0_15_Alt6,
      --  Selecting Pad: GPIO_B1_09 for Mode: ALT6
      Gpio_B1_09_Alt6)
     with Size => 2;
   for FLEXCAN2_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_10_Alt3 => 0,
      Gpio_Ad_B0_03_Alt0 => 1,
      Gpio_Ad_B0_15_Alt6 => 2,
      Gpio_B1_09_Alt6 => 3);

   --  FLEXCAN2_RX_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXCAN2_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXCAN2_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_10_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXCAN2_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT2
      Gpio_Sd_B1_00_Alt2,
      --  Selecting Pad: GPIO_EMC_12 for Mode: ALT4
      Gpio_Emc_12_Alt4,
      --  Selecting Pad: GPIO_EMC_38 for Mode: ALT1
      Gpio_Emc_38_Alt1,
      --  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT1
      Gpio_Ad_B0_10_Alt1,
      --  Selecting Pad: GPIO_B1_00 for Mode: ALT6
      Gpio_B1_00_Alt6)
     with Size => 3;
   for FLEXPWM1_PWMA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_00_Alt2 => 0,
      Gpio_Emc_12_Alt4 => 1,
      Gpio_Emc_38_Alt1 => 2,
      Gpio_Ad_B0_10_Alt1 => 3,
      Gpio_B1_00_Alt6 => 4);

   --  FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_00_Alt2;
      --  unspecified
      Reserved_3_31 : HAL.UInt29 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 2;
      Reserved_3_31 at 0 range 3 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_23 for Mode: ALT1
      Gpio_Emc_23_Alt1,
      --  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT1
      Gpio_Sd_B0_00_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_23_Alt1 => 0,
      Gpio_Sd_B0_00_Alt1 => 1);

   --  FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_23_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_25 for Mode: ALT1
      Gpio_Emc_25_Alt1,
      --  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT1
      Gpio_Sd_B0_02_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_25_Alt1 => 0,
      Gpio_Sd_B0_02_Alt1 => 1);

   --  FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_25_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_27 for Mode: ALT1
      Gpio_Emc_27_Alt1,
      --  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT1
      Gpio_Sd_B0_04_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_27_Alt1 => 0,
      Gpio_Sd_B0_04_Alt1 => 1);

   --  FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_27_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMB3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT2
      Gpio_Sd_B1_01_Alt2,
      --  Selecting Pad: GPIO_EMC_13 for Mode: ALT4
      Gpio_Emc_13_Alt4,
      --  Selecting Pad: GPIO_EMC_39 for Mode: ALT1
      Gpio_Emc_39_Alt1,
      --  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT1
      Gpio_Ad_B0_11_Alt1,
      --  Selecting Pad: GPIO_B1_01 for Mode: ALT6
      Gpio_B1_01_Alt6)
     with Size => 3;
   for FLEXPWM1_PWMB3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_01_Alt2 => 0,
      Gpio_Emc_13_Alt4 => 1,
      Gpio_Emc_39_Alt1 => 2,
      Gpio_Ad_B0_11_Alt1 => 3,
      Gpio_B1_01_Alt6 => 4);

   --  FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMB3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_01_Alt2;
      --  unspecified
      Reserved_3_31 : HAL.UInt29 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 2;
      Reserved_3_31 at 0 range 3 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMB0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_24 for Mode: ALT1
      Gpio_Emc_24_Alt1,
      --  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT1
      Gpio_Sd_B0_01_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMB0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_24_Alt1 => 0,
      Gpio_Sd_B0_01_Alt1 => 1);

   --  FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMB0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_24_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMB1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_26 for Mode: ALT1
      Gpio_Emc_26_Alt1,
      --  Selecting Pad: GPIO_SD_B0_03 for Mode: ALT1
      Gpio_Sd_B0_03_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMB1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_26_Alt1 => 0,
      Gpio_Sd_B0_03_Alt1 => 1);

   --  FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMB1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_26_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM1_PWMB2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_28 for Mode: ALT1
      Gpio_Emc_28_Alt1,
      --  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT1
      Gpio_Sd_B0_05_Alt1)
     with Size => 1;
   for FLEXPWM1_PWMB2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_28_Alt1 => 0,
      Gpio_Sd_B0_05_Alt1 => 1);

   --  FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM1_PWMB2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_28_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT2
      Gpio_Sd_B1_02_Alt2,
      --  Selecting Pad: GPIO_EMC_19 for Mode: ALT1
      Gpio_Emc_19_Alt1,
      --  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT0
      Gpio_Ad_B0_00_Alt0,
      --  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT1
      Gpio_Ad_B0_09_Alt1,
      --  Selecting Pad: GPIO_B1_02 for Mode: ALT6
      Gpio_B1_02_Alt6)
     with Size => 3;
   for FLEXPWM2_PWMA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_02_Alt2 => 0,
      Gpio_Emc_19_Alt1 => 1,
      Gpio_Ad_B0_00_Alt0 => 2,
      Gpio_Ad_B0_09_Alt1 => 3,
      Gpio_B1_02_Alt6 => 4);

   --  FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_02_Alt2;
      --  unspecified
      Reserved_3_31 : HAL.UInt29 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 2;
      Reserved_3_31 at 0 range 3 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_06 for Mode: ALT1
      Gpio_Emc_06_Alt1,
      --  Selecting Pad: GPIO_B0_06 for Mode: ALT2
      Gpio_B0_06_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_06_Alt1 => 0,
      Gpio_B0_06_Alt2 => 1);

   --  FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_06_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_08 for Mode: ALT1
      Gpio_Emc_08_Alt1,
      --  Selecting Pad: GPIO_B0_08 for Mode: ALT2
      Gpio_B0_08_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_08_Alt1 => 0,
      Gpio_B0_08_Alt2 => 1);

   --  FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_08_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_10 for Mode: ALT1
      Gpio_Emc_10_Alt1,
      --  Selecting Pad: GPIO_B0_10 for Mode: ALT2
      Gpio_B0_10_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_10_Alt1 => 0,
      Gpio_B0_10_Alt2 => 1);

   --  FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_10_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMB3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT2
      Gpio_Sd_B1_03_Alt2,
      --  Selecting Pad: GPIO_EMC_20 for Mode: ALT1
      Gpio_Emc_20_Alt1,
      --  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT0
      Gpio_Ad_B0_01_Alt0,
      --  Selecting Pad: GPIO_B1_03 for Mode: ALT6
      Gpio_B1_03_Alt6)
     with Size => 2;
   for FLEXPWM2_PWMB3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt2 => 0,
      Gpio_Emc_20_Alt1 => 1,
      Gpio_Ad_B0_01_Alt0 => 2,
      Gpio_B1_03_Alt6 => 3);

   --  FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMB3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMB0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_07 for Mode: ALT1
      Gpio_Emc_07_Alt1,
      --  Selecting Pad: GPIO_B0_07 for Mode: ALT2
      Gpio_B0_07_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMB0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_07_Alt1 => 0,
      Gpio_B0_07_Alt2 => 1);

   --  FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMB0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_07_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMB1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_09 for Mode: ALT1
      Gpio_Emc_09_Alt1,
      --  Selecting Pad: GPIO_B0_09 for Mode: ALT2
      Gpio_B0_09_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMB1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_09_Alt1 => 0,
      Gpio_B0_09_Alt2 => 1);

   --  FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMB1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_09_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM2_PWMB2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_11 for Mode: ALT1
      Gpio_Emc_11_Alt1,
      --  Selecting Pad: GPIO_B0_11 for Mode: ALT2
      Gpio_B0_11_Alt2)
     with Size => 1;
   for FLEXPWM2_PWMB2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_11_Alt1 => 0,
      Gpio_B0_11_Alt2 => 1);

   --  FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM2_PWMB2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_11_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM4_PWMA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_00 for Mode: ALT1
      Gpio_Emc_00_Alt1,
      --  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT1
      Gpio_Ad_B1_08_Alt1)
     with Size => 1;
   for FLEXPWM4_PWMA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_00_Alt1 => 0,
      Gpio_Ad_B1_08_Alt1 => 1);

   --  FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM4_PWMA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_00_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM4_PWMA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_02 for Mode: ALT1
      Gpio_Emc_02_Alt1,
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT1
      Gpio_Ad_B1_09_Alt1)
     with Size => 1;
   for FLEXPWM4_PWMA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_02_Alt1 => 0,
      Gpio_Ad_B1_09_Alt1 => 1);

   --  FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM4_PWMA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_02_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM4_PWMA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_04 for Mode: ALT1
      Gpio_Emc_04_Alt1,
      --  Selecting Pad: GPIO_B1_14 for Mode: ALT1
      Gpio_B1_14_Alt1)
     with Size => 1;
   for FLEXPWM4_PWMA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_04_Alt1 => 0,
      Gpio_B1_14_Alt1 => 1);

   --  FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM4_PWMA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_04_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXPWM4_PWMA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_17 for Mode: ALT1
      Gpio_Emc_17_Alt1,
      --  Selecting Pad: GPIO_B1_15 for Mode: ALT1
      Gpio_B1_15_Alt1)
     with Size => 1;
   for FLEXPWM4_PWMA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_17_Alt1 => 0,
      Gpio_B1_15_Alt1 => 1);

   --  FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXPWM4_PWMA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_17_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_DQS_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT1
      Gpio_Sd_B1_05_Alt1,
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT0
      Gpio_Ad_B1_09_Alt0)
     with Size => 1;
   for FLEXSPIA_DQS_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_05_Alt1 => 0,
      Gpio_Ad_B1_09_Alt0 => 1);

   --  FLEXSPIA_DQS_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_DQS_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_DQS_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_05_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_DQS_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_DATA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT1
      Gpio_Sd_B1_08_Alt1,
      --  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT0
      Gpio_Ad_B1_13_Alt0)
     with Size => 1;
   for FLEXSPIA_DATA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_08_Alt1 => 0,
      Gpio_Ad_B1_13_Alt0 => 1);

   --  FLEXSPIA_DATA0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_DATA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_DATA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_08_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_DATA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_DATA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT1
      Gpio_Sd_B1_09_Alt1,
      --  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT0
      Gpio_Ad_B1_12_Alt0)
     with Size => 1;
   for FLEXSPIA_DATA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_09_Alt1 => 0,
      Gpio_Ad_B1_12_Alt0 => 1);

   --  FLEXSPIA_DATA1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_DATA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_DATA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_09_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_DATA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_DATA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT1
      Gpio_Sd_B1_10_Alt1,
      --  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT0
      Gpio_Ad_B1_11_Alt0)
     with Size => 1;
   for FLEXSPIA_DATA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_10_Alt1 => 0,
      Gpio_Ad_B1_11_Alt0 => 1);

   --  FLEXSPIA_DATA2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_DATA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_DATA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_10_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_DATA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_DATA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT1
      Gpio_Sd_B1_11_Alt1,
      --  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT0
      Gpio_Ad_B1_10_Alt0)
     with Size => 1;
   for FLEXSPIA_DATA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_11_Alt1 => 0,
      Gpio_Ad_B1_10_Alt0 => 1);

   --  FLEXSPIA_DATA3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_DATA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_DATA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_11_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_DATA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIB_DATA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT1
      Gpio_Sd_B1_03_Alt1,
      --  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT0
      Gpio_Ad_B1_07_Alt0)
     with Size => 1;
   for FLEXSPIB_DATA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt1 => 0,
      Gpio_Ad_B1_07_Alt0 => 1);

   --  FLEXSPIB_DATA0_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIB_DATA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIB_DATA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIB_DATA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIB_DATA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT1
      Gpio_Sd_B1_02_Alt1,
      --  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT0
      Gpio_Ad_B1_06_Alt0)
     with Size => 1;
   for FLEXSPIB_DATA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_02_Alt1 => 0,
      Gpio_Ad_B1_06_Alt0 => 1);

   --  FLEXSPIB_DATA1_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIB_DATA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIB_DATA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_02_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIB_DATA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIB_DATA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT1
      Gpio_Sd_B1_01_Alt1,
      --  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT0
      Gpio_Ad_B1_05_Alt0)
     with Size => 1;
   for FLEXSPIB_DATA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_01_Alt1 => 0,
      Gpio_Ad_B1_05_Alt0 => 1);

   --  FLEXSPIB_DATA2_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIB_DATA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIB_DATA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_01_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIB_DATA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIB_DATA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT1
      Gpio_Sd_B1_00_Alt1,
      --  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT0
      Gpio_Ad_B1_04_Alt0)
     with Size => 1;
   for FLEXSPIB_DATA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_00_Alt1 => 0,
      Gpio_Ad_B1_04_Alt0 => 1);

   --  FLEXSPIB_DATA3_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIB_DATA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIB_DATA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_00_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIB_DATA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type FLEXSPIA_SCK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_07 for Mode: ALT1
      Gpio_Sd_B1_07_Alt1,
      --  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT0
      Gpio_Ad_B1_14_Alt0)
     with Size => 1;
   for FLEXSPIA_SCK_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_07_Alt1 => 0,
      Gpio_Ad_B1_14_Alt0 => 1);

   --  FLEXSPIA_SCK_SELECT_INPUT DAISY Register
   type IOMUXC_FLEXSPIA_SCK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : FLEXSPIA_SCK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_07_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_FLEXSPIA_SCK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C1_SCL_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT2
      Gpio_Sd_B1_04_Alt2,
      --  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT3
      Gpio_Ad_B1_00_Alt3)
     with Size => 1;
   for LPI2C1_SCL_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_04_Alt2 => 0,
      Gpio_Ad_B1_00_Alt3 => 1);

   --  LPI2C1_SCL_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C1_SCL_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C1_SCL_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_04_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C1_SCL_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C1_SDA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT2
      Gpio_Sd_B1_05_Alt2,
      --  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT3
      Gpio_Ad_B1_01_Alt3)
     with Size => 1;
   for LPI2C1_SDA_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_05_Alt2 => 0,
      Gpio_Ad_B1_01_Alt3 => 1);

   --  LPI2C1_SDA_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C1_SDA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C1_SDA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_05_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C1_SDA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C2_SCL_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT3
      Gpio_Sd_B1_11_Alt3,
      --  Selecting Pad: GPIO_B0_04 for Mode: ALT2
      Gpio_B0_04_Alt2)
     with Size => 1;
   for LPI2C2_SCL_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_11_Alt3 => 0,
      Gpio_B0_04_Alt2 => 1);

   --  LPI2C2_SCL_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C2_SCL_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C2_SCL_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_11_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C2_SCL_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C2_SDA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT3
      Gpio_Sd_B1_10_Alt3,
      --  Selecting Pad: GPIO_B0_05 for Mode: ALT2
      Gpio_B0_05_Alt2)
     with Size => 1;
   for LPI2C2_SDA_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_10_Alt3 => 0,
      Gpio_B0_05_Alt2 => 1);

   --  LPI2C2_SDA_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C2_SDA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C2_SDA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_10_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C2_SDA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C3_SCL_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_22 for Mode: ALT2
      Gpio_Emc_22_Alt2,
      --  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT2
      Gpio_Sd_B0_00_Alt2,
      --  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT1
      Gpio_Ad_B1_07_Alt1)
     with Size => 2;
   for LPI2C3_SCL_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_22_Alt2 => 0,
      Gpio_Sd_B0_00_Alt2 => 1,
      Gpio_Ad_B1_07_Alt1 => 2);

   --  LPI2C3_SCL_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C3_SCL_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C3_SCL_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_22_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C3_SCL_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C3_SDA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_21 for Mode: ALT2
      Gpio_Emc_21_Alt2,
      --  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT2
      Gpio_Sd_B0_01_Alt2,
      --  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT1
      Gpio_Ad_B1_06_Alt1)
     with Size => 2;
   for LPI2C3_SDA_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_21_Alt2 => 0,
      Gpio_Sd_B0_01_Alt2 => 1,
      Gpio_Ad_B1_06_Alt1 => 2);

   --  LPI2C3_SDA_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C3_SDA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C3_SDA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_21_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C3_SDA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C4_SCL_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_12 for Mode: ALT2
      Gpio_Emc_12_Alt2,
      --  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT0
      Gpio_Ad_B0_12_Alt0)
     with Size => 1;
   for LPI2C4_SCL_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_12_Alt2 => 0,
      Gpio_Ad_B0_12_Alt0 => 1);

   --  LPI2C4_SCL_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C4_SCL_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C4_SCL_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_12_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C4_SCL_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPI2C4_SDA_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_11 for Mode: ALT2
      Gpio_Emc_11_Alt2,
      --  Selecting Pad: GPIO_AD_B0_13 for Mode: ALT0
      Gpio_Ad_B0_13_Alt0)
     with Size => 1;
   for LPI2C4_SDA_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_11_Alt2 => 0,
      Gpio_Ad_B0_13_Alt0 => 1);

   --  LPI2C4_SDA_SELECT_INPUT DAISY Register
   type IOMUXC_LPI2C4_SDA_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPI2C4_SDA_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_11_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPI2C4_SDA_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI1_PCS0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT4
      Gpio_Sd_B0_01_Alt4,
      --  Selecting Pad: GPIO_EMC_30 for Mode: ALT3
      Gpio_Emc_30_Alt3)
     with Size => 1;
   for LPSPI1_PCS0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B0_01_Alt4 => 0,
      Gpio_Emc_30_Alt3 => 1);

   --  LPSPI1_PCS0_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI1_PCS0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI1_PCS0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B0_01_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI1_PCS0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI1_SCK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_27 for Mode: ALT3
      Gpio_Emc_27_Alt3,
      --  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT4
      Gpio_Sd_B0_00_Alt4)
     with Size => 1;
   for LPSPI1_SCK_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_27_Alt3 => 0,
      Gpio_Sd_B0_00_Alt4 => 1);

   --  LPSPI1_SCK_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI1_SCK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI1_SCK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_27_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI1_SCK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI1_SDI_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_29 for Mode: ALT3
      Gpio_Emc_29_Alt3,
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT4
      Gpio_Sd_B0_03_Alt4)
     with Size => 1;
   for LPSPI1_SDI_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_29_Alt3 => 0,
      Gpio_Sd_B0_03_Alt4 => 1);

   --  LPSPI1_SDI_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI1_SDI_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI1_SDI_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_29_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI1_SDI_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI1_SDO_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_28 for Mode: ALT3
      Gpio_Emc_28_Alt3,
      --  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT4
      Gpio_Sd_B0_02_Alt4)
     with Size => 1;
   for LPSPI1_SDO_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_28_Alt3 => 0,
      Gpio_Sd_B0_02_Alt4 => 1);

   --  LPSPI1_SDO_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI1_SDO_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI1_SDO_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_28_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI1_SDO_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI2_PCS0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_06 for Mode: ALT4
      Gpio_Sd_B1_06_Alt4,
      --  Selecting Pad: GPIO_EMC_01 for Mode: ALT2
      Gpio_Emc_01_Alt2)
     with Size => 1;
   for LPSPI2_PCS0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_06_Alt4 => 0,
      Gpio_Emc_01_Alt2 => 1);

   --  LPSPI2_PCS0_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI2_PCS0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI2_PCS0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_06_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI2_PCS0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI2_SCK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_07 for Mode: ALT4
      Gpio_Sd_B1_07_Alt4,
      --  Selecting Pad: GPIO_EMC_00 for Mode: ALT2
      Gpio_Emc_00_Alt2)
     with Size => 1;
   for LPSPI2_SCK_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_07_Alt4 => 0,
      Gpio_Emc_00_Alt2 => 1);

   --  LPSPI2_SCK_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI2_SCK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI2_SCK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_07_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI2_SCK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI2_SDI_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT4
      Gpio_Sd_B1_09_Alt4,
      --  Selecting Pad: GPIO_EMC_03 for Mode: ALT2
      Gpio_Emc_03_Alt2)
     with Size => 1;
   for LPSPI2_SDI_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_09_Alt4 => 0,
      Gpio_Emc_03_Alt2 => 1);

   --  LPSPI2_SDI_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI2_SDI_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI2_SDI_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_09_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI2_SDI_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI2_SDO_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT4
      Gpio_Sd_B1_08_Alt4,
      --  Selecting Pad: GPIO_EMC_02 for Mode: ALT2
      Gpio_Emc_02_Alt2)
     with Size => 1;
   for LPSPI2_SDO_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_08_Alt4 => 0,
      Gpio_Emc_02_Alt2 => 1);

   --  LPSPI2_SDO_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI2_SDO_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI2_SDO_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_08_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI2_SDO_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI3_PCS0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT7
      Gpio_Ad_B0_03_Alt7,
      --  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT2
      Gpio_Ad_B1_12_Alt2)
     with Size => 1;
   for LPSPI3_PCS0_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_03_Alt7 => 0,
      Gpio_Ad_B1_12_Alt2 => 1);

   --  LPSPI3_PCS0_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI3_PCS0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI3_PCS0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_03_Alt7;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI3_PCS0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI3_SCK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT7
      Gpio_Ad_B0_00_Alt7,
      --  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT2
      Gpio_Ad_B1_15)
     with Size => 1;
   for LPSPI3_SCK_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_00_Alt7 => 0,
      Gpio_Ad_B1_15 => 1);

   --  LPSPI3_SCK_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI3_SCK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI3_SCK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_00_Alt7;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI3_SCK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI3_SDI_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT7
      Gpio_Ad_B0_02_Alt7,
      --  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT2
      Gpio_Ad_B1_13_Alt2)
     with Size => 1;
   for LPSPI3_SDI_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_02_Alt7 => 0,
      Gpio_Ad_B1_13_Alt2 => 1);

   --  LPSPI3_SDI_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI3_SDI_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI3_SDI_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_02_Alt7;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI3_SDI_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI3_SDO_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT7
      Gpio_Ad_B0_01_Alt7,
      --  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT2
      Gpio_Ad_B1_14_Alt2)
     with Size => 1;
   for LPSPI3_SDO_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_01_Alt7 => 0,
      Gpio_Ad_B1_14_Alt2 => 1);

   --  LPSPI3_SDO_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI3_SDO_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI3_SDO_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_01_Alt7;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI3_SDO_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI4_PCS0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_B0_00 for Mode: ALT3
      Gpio_B0_00_Alt3,
      --  Selecting Pad:GPIO_B1_04 for Mode: ALT1
      Gpio_B1_04_Alt1)
     with Size => 1;
   for LPSPI4_PCS0_SELECT_INPUT_DAISY_Field use
     (Gpio_B0_00_Alt3 => 0,
      Gpio_B1_04_Alt1 => 1);

   --  LPSPI4_PCS0_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI4_PCS0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI4_PCS0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_B0_00_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI4_PCS0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI4_SCK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_B0_03 for Mode: ALT3
      Gpio_B0_03_Alt3,
      --  Selecting Pad: GPIO_B1_07 for Mode: ALT1
      Gpio_B1_07_Alt1)
     with Size => 1;
   for LPSPI4_SCK_SELECT_INPUT_DAISY_Field use
     (Gpio_B0_03_Alt3 => 0,
      Gpio_B1_07_Alt1 => 1);

   --  LPSPI4_SCK_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI4_SCK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI4_SCK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_B0_03_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI4_SCK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI4_SDI_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_B0_01 for Mode: ALT3
      Gpio_B0_01_Alt3,
      --  Selecting Pad: GPIO_B1_05 for Mode: ALT1
      Gpio_B1_05_Alt1)
     with Size => 1;
   for LPSPI4_SDI_SELECT_INPUT_DAISY_Field use
     (Gpio_B0_01_Alt3 => 0,
      Gpio_B1_05_Alt1 => 1);

   --  LPSPI4_SDI_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI4_SDI_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI4_SDI_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_B0_01_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI4_SDI_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPSPI4_SDO_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_B0_02 for Mode: ALT3
      Gpio_B0_02_Alt3,
      --  Selecting Pad: GPIO_B1_06 for Mode: ALT1
      Gpio_B1_06_Alt1)
     with Size => 1;
   for LPSPI4_SDO_SELECT_INPUT_DAISY_Field use
     (Gpio_B0_02_Alt3 => 0,
      Gpio_B1_06_Alt1 => 1);

   --  LPSPI4_SDO_SELECT_INPUT DAISY Register
   type IOMUXC_LPSPI4_SDO_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPSPI4_SDO_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_B0_02_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPSPI4_SDO_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART2_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT2
      Gpio_Sd_B1_10_Alt2,
      --  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT2
      Gpio_Ad_B1_03_Alt2)
     with Size => 1;
   for LPUART2_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_10_Alt2 => 0,
      Gpio_Ad_B1_03_Alt2 => 1);

   --  LPUART2_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART2_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART2_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_10_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART2_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART2_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT2
      Gpio_Sd_B1_11_Alt2,
      --  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT2
      Gpio_Ad_B1_02_Alt2)
     with Size => 1;
   for LPUART2_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_11_Alt2 => 0,
      Gpio_Ad_B1_02_Alt2 => 1);

   --  LPUART2_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART2_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART2_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_11_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART2_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART3_CTS_B_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_15 for Mode: ALT2
      Gpio_Emc_15_Alt2,
      --  Selecting Pad: GPIO_AD_B1_04 for Mode: ALT2
      Gpio_Ad_B1_04_Alt2)
     with Size => 1;
   for LPUART3_CTS_B_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_15_Alt2 => 0,
      Gpio_Ad_B1_04_Alt2 => 1);

   --  LPUART3_CTS_B_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART3_CTS_B_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART3_CTS_B_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_15_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART3_CTS_B_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART3_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT2
      Gpio_Ad_B1_07_Alt2,
      --  Selecting Pad: GPIO_EMC_14 for Mode: ALT2
      Gpio_Emc_14_Alt2,
      --  Selecting Pad: GPIO_B0_09 for Mode: ALT3
      Gpio_B0_09_Alt3)
     with Size => 2;
   for LPUART3_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_07_Alt2 => 0,
      Gpio_Emc_14_Alt2 => 1,
      Gpio_B0_09_Alt3 => 2);

   --  LPUART3_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART3_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART3_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_07_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART3_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART3_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT2
      Gpio_Ad_B1_06_Alt2,
      --  Selecting Pad: GPIO_EMC_13 for Mode: ALT2
      Gpio_Emc_13_Alt2,
      --  Selecting Pad: GPIO_B0_08 for Mode: ALT3
      Gpio_B0_08_Alt3)
     with Size => 2;
   for LPUART3_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_06_Alt2 => 0,
      Gpio_Emc_13_Alt2 => 1,
      Gpio_B0_08_Alt3 => 2);

   --  LPUART3_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART3_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART3_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_06_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART3_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART4_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT4
      Gpio_Sd_B1_01_Alt4,
      --  Selecting Pad: GPIO_EMC_20 for Mode: ALT2
      Gpio_Emc_20_Alt2,
      --  Selecting Pad: GPIO_B1_01 for Mode: ALT2
      Gpio_B1_01_Alt2)
     with Size => 2;
   for LPUART4_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_01_Alt4 => 0,
      Gpio_Emc_20_Alt2 => 1,
      Gpio_B1_01_Alt2 => 2);

   --  LPUART4_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART4_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART4_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_01_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART4_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART4_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT4
      Gpio_Sd_B1_00_Alt4,
      --  Selecting Pad: GPIO_EMC_19 for Mode: ALT2
      Gpio_Emc_19_Alt2,
      --  Selecting Pad: GPIO_B1_00 for Mode: ALT2
      Gpio_B1_00_Alt2)
     with Size => 2;
   for LPUART4_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_00_Alt4 => 0,
      Gpio_Emc_19_Alt2 => 1,
      Gpio_B1_00_Alt2 => 2);

   --  LPUART4_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART4_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART4_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_00_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART4_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART5_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_24 for Mode: ALT2
      Gpio_Emc_24_Alt2,
      --  Selecting Pad: GPIO_B1_13 for Mode: ALT1
      Gpio_B1_13_Alt1)
     with Size => 1;
   for LPUART5_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_24_Alt2 => 0,
      Gpio_B1_13_Alt1 => 1);

   --  LPUART5_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART5_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART5_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_24_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART5_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART5_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_23 for Mode: ALT2
      Gpio_Emc_23_Alt2,
      --  Selecting Pad: GPIO_B1_12 for Mode: ALT1
      Gpio_B1_12_Alt1)
     with Size => 1;
   for LPUART5_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_23_Alt2 => 0,
      Gpio_B1_12_Alt1 => 1);

   --  LPUART5_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART5_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART5_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_23_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART5_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART6_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_26 for Mode: ALT2
      Gpio_Emc_26_Alt2,
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT2
      Gpio_Ad_B0_03_Alt2)
     with Size => 1;
   for LPUART6_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_26_Alt2 => 0,
      Gpio_Ad_B0_03_Alt2 => 1);

   --  LPUART6_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART6_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART6_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_26_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART6_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART6_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_25 for Mode: ALT2
      Gpio_Emc_25_Alt2,
      --  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT2
      Gpio_Ad_B0_02_Alt2)
     with Size => 1;
   for LPUART6_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_25_Alt2 => 0,
      Gpio_Ad_B0_02_Alt2 => 1);

   --  LPUART6_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART6_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART6_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_25_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART6_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART7_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT2
      Gpio_Sd_B1_09_Alt2,
      --  Selecting Pad: GPIO_EMC_32 for Mode: ALT2
      Gpio_Emc_32_Alt2)
     with Size => 1;
   for LPUART7_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_09_Alt2 => 0,
      Gpio_Emc_32_Alt2 => 1);

   --  LPUART7_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART7_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART7_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_09_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART7_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART7_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT2
      Gpio_Sd_B1_08_Alt2,
      --  Selecting Pad:GPIO_EMC_31 for Mode: ALT2
      Gpio_Emc_31_Alt2)
     with Size => 1;
   for LPUART7_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_08_Alt2 => 0,
      Gpio_Emc_31_Alt2 => 1);

   --  LPUART7_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART7_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART7_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_08_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART7_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART8_RX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT2
      Gpio_Sd_B0_05_Alt2,
      --  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT2
      Gpio_Ad_B1_11_Alt2,
      --  Selecting Pad: GPIO_EMC_39 for Mode: ALT2
      Gpio_Emc_39_Alt2)
     with Size => 2;
   for LPUART8_RX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B0_05_Alt2 => 0,
      Gpio_Ad_B1_11_Alt2 => 1,
      Gpio_Emc_39_Alt2 => 2);

   --  LPUART8_RX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART8_RX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART8_RX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B0_05_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART8_RX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type LPUART8_TX_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT2
      Gpio_Sd_B0_04_Alt2,
      --  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT2
      Gpio_Ad_B1_10_Alt2,
      --  Selecting Pad: GPIO_EMC_38 for Mode: ALT2
      Gpio_Emc_38_Alt2)
     with Size => 2;
   for LPUART8_TX_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B0_04_Alt2 => 0,
      Gpio_Ad_B1_10_Alt2 => 1,
      Gpio_Emc_38_Alt2 => 2);

   --  LPUART8_TX_SELECT_INPUT DAISY Register
   type IOMUXC_LPUART8_TX_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : LPUART8_TX_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B0_04_Alt2;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_LPUART8_TX_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type NMI_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_12 for Mode: ALT7
      Select_Gpio_Ad_B0_12_Alt7,
      --  Selecting Pad: WAKEUP for Mode: ALT7
      Select_Wakeup_Alt7)
     with Size => 1;
   for NMI_SELECT_INPUT_DAISY_Field use
     (Select_Gpio_Ad_B0_12_Alt7 => 0,
      Select_Wakeup_Alt7 => 1);

   --  NMI_GLUE_NMI_SELECT_INPUT DAISY Register
   type IOMUXC_NMI_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : NMI_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Select_Gpio_Ad_B0_12_Alt7;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_NMI_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER2_TIMER0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_19 for Mode: ALT4
      Gpio_Emc_19_Alt4,
      --  Selecting Pad: GPIO_B0_03 for Mode: ALT1
      Gpio_B0_03_Alt1)
     with Size => 1;
   for QTIMER2_TIMER0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_19_Alt4 => 0,
      Gpio_B0_03_Alt1 => 1);

   --  QTIMER2_TIMER0_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER2_TIMER0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER2_TIMER0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_19_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER2_TIMER0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER2_TIMER1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_20 for Mode: ALT4
      Gpio_Emc_20_Alt4,
      --  Selecting Pad: GPIO_B0_04 for Mode: ALT1
      Gpio_B0_04_Alt1)
     with Size => 1;
   for QTIMER2_TIMER1_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_20_Alt4 => 0,
      Gpio_B0_04_Alt1 => 1);

   --  QTIMER2_TIMER1_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER2_TIMER1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER2_TIMER1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_20_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER2_TIMER1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER2_TIMER2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_21 for Mode: ALT4
      Gpio_Emc_21_Alt4,
      --  Selecting Pad: GPIO_B0_05 for Mode: ALT1
      Gpio_B0_05_Alt1)
     with Size => 1;
   for QTIMER2_TIMER2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_21_Alt4 => 0,
      Gpio_B0_05_Alt1 => 1);

   --  QTIMER2_TIMER2_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER2_TIMER2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER2_TIMER2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_21_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER2_TIMER2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER2_TIMER3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_22 for Mode: ALT4
      Gpio_Emc_22_Alt4,
      --  Selecting Pad: GPIO_B1_09 for Mode: ALT1
      Gpio_B1_09_Alt1)
     with Size => 1;
   for QTIMER2_TIMER3_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_22_Alt4 => 0,
      Gpio_B1_09_Alt1 => 1);

   --  QTIMER2_TIMER3_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER2_TIMER3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER2_TIMER3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_22_Alt4;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER2_TIMER3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER3_TIMER0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_15 for Mode: ALT4
      Gpio_Emc_15_Alt4,
      --  Selecting Pad: GPIO_AD_B1_00 for Mode: ALT1
      Gpio_Ad_B1_00_Alt1,
      --  Selecting Pad: GPIO_B0_06 for Mode: ALT1
      Gpio_B0_06_Alt1)
     with Size => 2;
   for QTIMER3_TIMER0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_15_Alt4 => 0,
      Gpio_Ad_B1_00_Alt1 => 1,
      Gpio_B0_06_Alt1 => 2);

   --  QTIMER3_TIMER0_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER3_TIMER0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER3_TIMER0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_15_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER3_TIMER0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER3_TIMER1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_01 for Mode: ALT1
      Gpio_Ad_B1_01_Alt1,
      --  Selecting Pad: GPIO_EMC_16 for Mode: ALT4
      Gpio_Emc_16_Alt4,
      --  Selecting Pad: GPIO_B0_07 for Mode: ALT1
      Gpio_B0_07_Alt1)
     with Size => 2;
   for QTIMER3_TIMER1_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_01_Alt1 => 0,
      Gpio_Emc_16_Alt4 => 1,
      Gpio_B0_07_Alt1 => 2);

   --  QTIMER3_TIMER1_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER3_TIMER1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER3_TIMER1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_01_Alt1;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER3_TIMER1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER3_TIMER2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_17 for Mode: ALT4
      Gpio_Emc_17_Alt4,
      --  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT1
      Gpio_Ad_B1_02_Alt1,
      --  Selecting Pad: GPIO_B0_08 for Mode: ALT1
      Gpio_B0_08_Alt1)
     with Size => 2;
   for QTIMER3_TIMER2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_17_Alt4 => 0,
      Gpio_Ad_B1_02_Alt1 => 1,
      Gpio_B0_08_Alt1 => 2);

   --  QTIMER3_TIMER2_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER3_TIMER2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER3_TIMER2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_17_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER3_TIMER2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type QTIMER3_TIMER3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_18 for Mode: ALT4
      Gpio_Emc_18_Alt4,
      --  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT1
      Gpio_Ad_B1_03_Alt1,
      --  Selecting Pad: GPIO_B1_10 for Mode: ALT1
      Gpio_B1_10_Alt1)
     with Size => 2;
   for QTIMER3_TIMER3_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_18_Alt4 => 0,
      Gpio_Ad_B1_03_Alt1 => 1,
      Gpio_B1_10_Alt1 => 2);

   --  QTIMER3_TIMER3_SELECT_INPUT DAISY Register
   type IOMUXC_QTIMER3_TIMER3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : QTIMER3_TIMER3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_18_Alt4;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_QTIMER3_TIMER3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_MCLK2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT3
      Gpio_Sd_B1_03_Alt3,
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT3
      Gpio_Ad_B1_09_Alt3,
      --  Selecting Pad: GPIO_B0_13 for Mode: ALT3
      Gpio_B0_13_Alt3)
     with Size => 2;
   for SAI1_MCLK2_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt3 => 0,
      Gpio_Ad_B1_09_Alt3 => 1,
      Gpio_B0_13_Alt3 => 2);

   --  SAI1_MCLK2_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_MCLK2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_MCLK2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_MCLK2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_BCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT3
      Gpio_Sd_B1_05_Alt3,
      --  Selecting Pad: GPIO_AD_B1_11 for Mode: ALT3
      Gpio_Ad_B1_11_Alt3,
      --  Selecting Pad: GPIO_B0_15 for Mode: ALT3
      Gpio_B0_15_Alt3)
     with Size => 2;
   for SAI1_RX_BCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_05_Alt3 => 0,
      Gpio_Ad_B1_11_Alt3 => 1,
      Gpio_B0_15_Alt3 => 2);

   --  SAI1_RX_BCLK_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_BCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_05_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_DATA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_06 for Mode: ALT3
      Gpio_Sd_B1_06_Alt3,
      --  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT3
      Gpio_Ad_B1_12_Alt3,
      --  Selecting Pad: GPIO_B1_00 for Mode: ALT3
      Gpio_B1_00_Alt3)
     with Size => 2;
   for SAI1_RX_DATA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_06_Alt3 => 0,
      Gpio_Ad_B1_12_Alt3 => 1,
      Gpio_B1_00_Alt3 => 2);

   --  SAI1_RX_DATA0_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_DATA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_DATA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_06_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_DATA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_DATA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT3
      Gpio_Sd_B1_00_Alt3,
      --  Selecting Pad: GPIO_B0_10 for Mode: ALT3
      Gpio_B0_10_Alt3)
     with Size => 1;
   for SAI1_RX_DATA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_00_Alt3 => 0,
      Gpio_B0_10_Alt3 => 1);

   --  SAI1_RX_DATA1_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_DATA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_DATA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_00_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_DATA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_DATA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT3
      Gpio_Sd_B1_01_Alt3,
      --  Selecting Pad: GPIO_B0_11 for Mode: ALT3
      Gpio_B0_11_Alt3)
     with Size => 1;
   for SAI1_RX_DATA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_01_Alt3 => 0,
      Gpio_B0_11_Alt3 => 1);

   --  SAI1_RX_DATA2_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_DATA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_DATA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_01_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_DATA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_DATA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT3
      Gpio_Sd_B1_02_Alt3,
      --  Selecting Pad: GPIO_B0_12 for Mode: ALT3
      Gpio_B0_12_Alt3)
     with Size => 1;
   for SAI1_RX_DATA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_02_Alt3 => 0,
      Gpio_B0_12_Alt3 => 1);

   --  SAI1_RX_DATA3_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_DATA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_DATA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_02_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_DATA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_RX_SYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT3
      Gpio_Sd_B1_04_Alt3,
      --  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT3
      Gpio_Ad_B1_10_Alt3,
      --  Selecting Pad: GPIO_B0_14 for Mode: ALT3
      Gpio_B0_14_Alt3)
     with Size => 2;
   for SAI1_RX_SYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_04_Alt3 => 0,
      Gpio_Ad_B1_10_Alt3 => 1,
      Gpio_B0_14_Alt3 => 2);

   --  SAI1_RX_SYNC_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_RX_SYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_04_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_TX_BCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT3
      Gpio_Sd_B1_08_Alt3,
      --  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT3
      Gpio_Ad_B1_14_Alt3,
      --  Selecting Pad: GPIO_B1_02 for Mode: ALT3
      Gpio_B1_02_Alt3)
     with Size => 2;
   for SAI1_TX_BCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_08_Alt3 => 0,
      Gpio_Ad_B1_14_Alt3 => 1,
      Gpio_B1_02_Alt3 => 2);

   --  SAI1_TX_BCLK_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_TX_BCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_08_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI1_TX_SYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT3
      Gpio_Sd_B1_09_Alt3,
      --  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT3
      Gpio_Ad_B1_15_Alt3,
      --  Selecting Pad: GPIO_B1_03 for Mode: ALT3
      Gpio_B1_03_Alt3)
     with Size => 2;
   for SAI1_TX_SYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_09_Alt3 => 0,
      Gpio_Ad_B1_15_Alt3 => 1,
      Gpio_B1_03_Alt3 => 2);

   --  SAI1_TX_SYNC_SELECT_INPUT DAISY Register
   type IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI1_TX_SYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_09_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_MCLK2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_07 for Mode: ALT2
      Gpio_Emc_07_Alt2,
      --  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT3
      Gpio_Ad_B0_10_Alt3)
     with Size => 1;
   for SAI2_MCLK2_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_07_Alt2 => 0,
      Gpio_Ad_B0_10_Alt3 => 1);

   --  SAI2_MCLK2_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_MCLK2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_MCLK2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_07_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_MCLK2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_RX_BCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_10 for Mode: ALT2
      Gpio_Emc_10_Alt2,
      --  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT3
      Gpio_Ad_B0_06_Alt3)
     with Size => 1;
   for SAI2_RX_BCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_10_Alt2 => 0,
      Gpio_Ad_B0_06_Alt3 => 1);

   --  SAI2_RX_BCLK_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_RX_BCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_10_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_RX_DATA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_08 for Mode: ALT2
      Gpio_Emc_08_Alt2,
      --  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT3
      Gpio_Ad_B0_08_Alt3)
     with Size => 1;
   for SAI2_RX_DATA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_08_Alt2 => 0,
      Gpio_Ad_B0_08_Alt3 => 1);

   --  SAI2_RX_DATA0_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_RX_DATA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_RX_DATA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_08_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_RX_DATA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_RX_SYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_09 for Mode: ALT2
      Gpio_Emc_09_Alt2,
      --  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT3
      Gpio_Ad_B0_07_Alt3)
     with Size => 1;
   for SAI2_RX_SYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_09_Alt2 => 0,
      Gpio_Ad_B0_07_Alt3 => 1);

   --  SAI2_RX_SYNC_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_RX_SYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_09_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_TX_BCLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_06 for Mode: ALT2
      Gpio_Emc_06_Alt2,
      --  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT3
      Gpio_Ad_B0_05_Alt3)
     with Size => 1;
   for SAI2_TX_BCLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_06_Alt2 => 0,
      Gpio_Ad_B0_05_Alt3 => 1);

   --  SAI2_TX_BCLK_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_TX_BCLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_06_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SAI2_TX_SYNC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_05 for Mode: ALT2
      Gpio_Emc_05_Alt2,
      --  Selecting Pad: GPIO_AD_B0_04 for Mode: ALT3
      Gpio_Ad_B0_04_Alt3)
     with Size => 1;
   for SAI2_TX_SYNC_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_05_Alt2 => 0,
      Gpio_Ad_B0_04_Alt3 => 1);

   --  SAI2_TX_SYNC_SELECT_INPUT DAISY Register
   type IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SAI2_TX_SYNC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_05_Alt2;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type SPDIF_IN_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT3
      Gpio_Ad_B1_03_Alt3,
      --  Selecting Pad: GPIO_EMC_16 for Mode: ALT3
      Gpio_Emc_16_Alt3)
     with Size => 1;
   for SPDIF_IN_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_03_Alt3 => 0,
      Gpio_Emc_16_Alt3 => 1);

   --  SPDIF_IN_SELECT_INPUT DAISY Register
   type IOMUXC_SPDIF_IN_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : SPDIF_IN_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_03_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_SPDIF_IN_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USB_OTG2_OC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT0
      Gpio_Ad_B0_14_Alt0,
      --  Selecting Pad: GPIO_EMC_40 for Mode: ALT3
      Gpio_Emc_40_Alt3)
     with Size => 1;
   for USB_OTG2_OC_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_14_Alt0 => 0,
      Gpio_Emc_40_Alt3 => 1);

   --  USB_OTG2_OC_SELECT_INPUT DAISY Register
   type IOMUXC_USB_OTG2_OC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USB_OTG2_OC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_14_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USB_OTG2_OC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USB_OTG1_OC_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT3
      Gpio_Ad_B0_03_Alt3,
      --  Selecting Pad: GPIO_AD_B1_03 for Mode: ALT0
      Gpio_Ad_B1_03_Alt0)
     with Size => 1;
   for USB_OTG1_OC_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_03_Alt3 => 0,
      Gpio_Ad_B1_03_Alt0 => 1);

   --  USB_OTG1_OC_SELECT_INPUT DAISY Register
   type IOMUXC_USB_OTG1_OC_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USB_OTG1_OC_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_03_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USB_OTG1_OC_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC1_CD_B_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_35 for Mode: ALT6
      Gpio_Emc_35_Alt6,
      --  Selecting Pad: GPIO_AD_B1_02 for Mode: ALT6
      Gpio_Ad_B1_02_Alt6,
      --  Selecting Pad: GPIO_B1_12 for Mode: ALT6
      Gpio_B1_12_Alt6)
     with Size => 2;
   for USDHC1_CD_B_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_35_Alt6 => 0,
      Gpio_Ad_B1_02_Alt6 => 1,
      Gpio_B1_12_Alt6 => 2);

   --  USDHC1_CD_B_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC1_CD_B_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC1_CD_B_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_35_Alt6;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC1_CD_B_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC1_WP_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_12 for Mode: ALT3
      Gpio_Emc_12_Alt3,
      --  Selecting Pad: GPIO_EMC_36for Mode: ALT6
      Gpio_Emc_36_Alt6,
      --  Selecting Pad:GPIO_AD_B1_00 for Mode: ALT6
      Gpio_Ad_B1_00_Alt6,
      --  Selecting Pad: GPIO_B1_13 for Mode: ALT6
      Gpio_B1_13_Alt6)
     with Size => 2;
   for USDHC1_WP_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_12_Alt3 => 0,
      Gpio_Emc_36_Alt6 => 1,
      Gpio_Ad_B1_00_Alt6 => 2,
      Gpio_B1_13_Alt6 => 3);

   --  USDHC1_WP_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC1_WP_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC1_WP_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_12_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC1_WP_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_CLK_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_04 for Mode: ALT0
      Gpio_Sd_B1_04_Alt0,
      --  Selecting Pad: GPIO_AD_B1_09 for Mode: ALT6
      Gpio_Ad_B1_09_Alt6)
     with Size => 1;
   for USDHC2_CLK_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_04_Alt0 => 0,
      Gpio_Ad_B1_09_Alt6 => 1);

   --  USDHC2_CLK_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_CLK_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_CLK_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_04_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_CLK_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_CD_B_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad:GPIO_AD_B1_03 for Mode: ALT6
      Gpio_Ad_B1_03_Alt6,
      --  Selecting Pad: GPIO_EMC_39 for Mode: ALT6
      Gpio_Emc_39_Alt6)
     with Size => 1;
   for USDHC2_CD_B_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B1_03_Alt6 => 0,
      Gpio_Emc_39_Alt6 => 1);

   --  USDHC2_CD_B_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_CD_B_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_CD_B_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B1_03_Alt6;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_CD_B_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_CMD_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_05 for Mode: ALT0
      Gpio_Sd_B1_05_Alt0,
      --  Selecting Pad: GPIO_AD_B1_08 for Mode: ALT6
      Gpio_Ad_B1_08_Alt6)
     with Size => 1;
   for USDHC2_CMD_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_05_Alt0 => 0,
      Gpio_Ad_B1_08_Alt6 => 1);

   --  USDHC2_CMD_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_CMD_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_CMD_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_05_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_CMD_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA0_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_03 for Mode: ALT0
      Gpio_Sd_B1_03_Alt0,
      --  Selecting Pad:GPIO_AD_B1_04 for Mode: ALT6
      Gpio_Ad_B1_04_Alt6)
     with Size => 1;
   for USDHC2_DATA0_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_03_Alt0 => 0,
      Gpio_Ad_B1_04_Alt6 => 1);

   --  USDHC2_DATA0_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA0_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA0_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_03_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA0_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA1_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_02 for Mode: ALT0
      Gpio_Sd_B1_02_Alt0,
      --  Selecting Pad: GPIO_AD_B1_05 for Mode: ALT6
      Gpio_Ad_B1_05_Alt6)
     with Size => 1;
   for USDHC2_DATA1_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_02_Alt0 => 0,
      Gpio_Ad_B1_05_Alt6 => 1);

   --  USDHC2_DATA1_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA1_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA1_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_02_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA1_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA2_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_01 for Mode: ALT0
      Gpio_Sd_B1_01_Alt0,
      --  Selecting Pad: GPIO_AD_B1_06 for Mode: ALT6
      Gpio_Ad_B1_06_Alt6)
     with Size => 1;
   for USDHC2_DATA2_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_01_Alt0 => 0,
      Gpio_Ad_B1_06_Alt6 => 1);

   --  USDHC2_DATA2_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA2_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA2_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_01_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA2_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA3_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_00 for Mode: ALT0
      Gpio_Sd_B1_00_Alt0,
      --  Selecting Pad: GPIO_AD_B1_07 for Mode: ALT6
      Gpio_Ad_B1_07_Alt6)
     with Size => 1;
   for USDHC2_DATA3_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_00_Alt0 => 0,
      Gpio_Ad_B1_07_Alt6 => 1);

   --  USDHC2_DATA3_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA3_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA3_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_00_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA3_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA4_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_08 for Mode: ALT0
      Gpio_Sd_B1_08_Alt0,
      --  Selecting Pad: GPIO_AD_B1_12 for Mode: ALT6
      Gpio_Ad_B1_12_Alt6)
     with Size => 1;
   for USDHC2_DATA4_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_08_Alt0 => 0,
      Gpio_Ad_B1_12_Alt6 => 1);

   --  USDHC2_DATA4_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA4_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA4_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_08_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA4_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA5_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_09 for Mode: ALT0
      Gpio_Sd_B1_09_Alt0,
      --  Selecting Pad: GPIO_AD_B1_13 for Mode: ALT6
      Gpio_Ad_B1_13_Alt6)
     with Size => 1;
   for USDHC2_DATA5_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_09_Alt0 => 0,
      Gpio_Ad_B1_13_Alt6 => 1);

   --  USDHC2_DATA5_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA5_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA5_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_09_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA5_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA6_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_10 for Mode: ALT0
      Gpio_Sd_B1_10_Alt0,
      --  Selecting Pad: GPIO_AD_B1_14 for Mode: ALT6
      Gpio_Ad_B1_14_Alt6)
     with Size => 1;
   for USDHC2_DATA6_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_10_Alt0 => 0,
      Gpio_Ad_B1_14_Alt6 => 1);

   --  USDHC2_DATA6_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA6_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA6_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_10_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA6_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_DATA7_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_SD_B1_11 for Mode: ALT0
      Gpio_Sd_B1_11_Alt0,
      --  Selecting Pad: GPIO_AD_B1_15 for Mode: ALT6
      Gpio_Ad_B1_15_Alt6)
     with Size => 1;
   for USDHC2_DATA7_SELECT_INPUT_DAISY_Field use
     (Gpio_Sd_B1_11_Alt0 => 0,
      Gpio_Ad_B1_15_Alt6 => 1);

   --  USDHC2_DATA7_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_DATA7_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_DATA7_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Sd_B1_11_Alt0;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_DATA7_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type USDHC2_WP_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_37 for Mode: ALT6
      Gpio_Emc_37_Alt6,
      --  Selecting Pad: GPIO_AD_B1_10 for Mode: ALT6
      Gpio_Ad_B1_10_Alt6)
     with Size => 1;
   for USDHC2_WP_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_37_Alt6 => 0,
      Gpio_Ad_B1_10_Alt6 => 1);

   --  USDHC2_WP_SELECT_INPUT DAISY Register
   type IOMUXC_USDHC2_WP_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : USDHC2_WP_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_37_Alt6;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_USDHC2_WP_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN02_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_00 for Mode: ALT3
      Gpio_Emc_00_Alt3,
      --  Selecting Pad: GPIO_B1_14 for Mode: ALT3
      Gpio_B1_14_Alt3)
     with Size => 1;
   for XBAR1_IN02_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_00_Alt3 => 0,
      Gpio_B1_14_Alt3 => 1);

   --  XBAR1_IN02_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN02_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN02_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_00_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN02_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN03_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_01 for Mode: ALT3
      Gpio_Emc_01_Alt3,
      --  Selecting Pad: GPIO_B1_15 for Mode: ALT3
      Gpio_B1_15_Alt3)
     with Size => 1;
   for XBAR1_IN03_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_01_Alt3 => 0,
      Gpio_B1_15_Alt3 => 1);

   --  XBAR1_IN03_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN03_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN03_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_01_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN03_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN04_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_02 for Mode: ALT3
      Gpio_Emc_02_Alt3,
      --  Selecting Pad: GPIO_SD_B0_00 for Mode: ALT3
      Gpio_Sd_B0_00_Alt3)
     with Size => 1;
   for XBAR1_IN04_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_02_Alt3 => 0,
      Gpio_Sd_B0_00_Alt3 => 1);

   --  XBAR1_IN04_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN04_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN04_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_02_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN04_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN05_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_03 for Mode: ALT3
      Gpio_Emc_03_Alt3,
      --  Selecting Pad: GPIO_SD_B0_01 for Mode: ALT3
      Gpio_Sd_B0_01_Alt3)
     with Size => 1;
   for XBAR1_IN05_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_03_Alt3 => 0,
      Gpio_Sd_B0_01_Alt3 => 1);

   --  XBAR1_IN05_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN05_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN05_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_03_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN05_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN06_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_04 for Mode: ALT3
      Gpio_Emc_04_Alt3,
      --  Selecting Pad: GPIO_SD_B0_02 for Mode: ALT3
      Gpio_Sd_B0_02_Alt3)
     with Size => 1;
   for XBAR1_IN06_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_04_Alt3 => 0,
      Gpio_Sd_B0_02_Alt3 => 1);

   --  XBAR1_IN06_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN06_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN06_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_04_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN06_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN07_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_05 for Mode: ALT3
      Gpio_Emc_05_Alt3,
      --  Selecting Pad: GPIO_SD_B0_03 for Mode: ALT3
      Gpio_Sd_B0_03_Alt3)
     with Size => 1;
   for XBAR1_IN07_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_05_Alt3 => 0,
      Gpio_Sd_B0_03_Alt3 => 1);

   --  XBAR1_IN07_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN07_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN07_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_05_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN07_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN08_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_06 for Mode: ALT3
      Gpio_Emc_06_Alt3,
      --  Selecting Pad: GPIO_SD_B0_04 for Mode: ALT3
      Gpio_Sd_B0_04_Alt3)
     with Size => 1;
   for XBAR1_IN08_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_06_Alt3 => 0,
      Gpio_Sd_B0_04_Alt3 => 1);

   --  XBAR1_IN08_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN08_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN08_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_06_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN08_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN09_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_07 for Mode: ALT3
      Gpio_Emc_07_Alt3,
      --  Selecting Pad: GPIO_SD_B0_05 for Mode: ALT3
      Gpio_Sd_B0_05_Alt3)
     with Size => 1;
   for XBAR1_IN09_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_07_Alt3 => 0,
      Gpio_Sd_B0_05_Alt3 => 1);

   --  XBAR1_IN09_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN09_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN09_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_07_Alt3;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN09_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN17_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_08 for Mode: ALT3
      Gpio_Emc_08_Alt3,
      --  Selecting Pad: GPIO_AD_B0_03 for Mode: ALT1
      Gpio_Ad_B0_03_Alt1,
      --  Selecting Pad: GPIO_AD_B0_05 for Mode: ALT6
      Gpio_Ad_B0_05_Alt6,
      --  Selecting Pad: GPIO_B1_03 for Mode: ALT1
      Gpio_B1_03_Alt1)
     with Size => 2;
   for XBAR1_IN17_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_08_Alt3 => 0,
      Gpio_Ad_B0_03_Alt1 => 1,
      Gpio_Ad_B0_05_Alt6 => 2,
      Gpio_B1_03_Alt1 => 3);

   --  XBAR1_IN17_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN17_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN17_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_08_Alt3;
      --  unspecified
      Reserved_2_31 : HAL.UInt30 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN17_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 1;
      Reserved_2_31 at 0 range 2 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN18_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_35 for Mode: ALT1
      Gpio_Emc_35_Alt1,
      --  Selecting Pad: GPIO_AD_B0_06 for Mode: ALT6
      Gpio_Ad_B0_06_Alt6)
     with Size => 1;
   for XBAR1_IN18_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_35_Alt1 => 0,
      Gpio_Ad_B0_06_Alt6 => 1);

   --  XBAR1_IN18_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN18_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN18_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_35_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN18_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN20_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_15 for Mode: ALT1
      Gpio_Emc_15_Alt1,
      --  Selecting Pad: GPIO_AD_B0_08 for Mode: ALT6
      Gpio_Ad_B0_08_Alt6)
     with Size => 1;
   for XBAR1_IN20_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_15_Alt1 => 0,
      Gpio_Ad_B0_08_Alt6 => 1);

   --  XBAR1_IN20_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN20_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN20_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_15_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN20_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN22_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_36 for Mode: ALT1
      Gpio_Emc_36_Alt1,
      --  Selecting Pad: GPIO_AD_B0_10 for Mode: ALT6
      Gpio_Ad_B0_10_Alt6)
     with Size => 1;
   for XBAR1_IN22_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_36_Alt1 => 0,
      Gpio_Ad_B0_10_Alt6 => 1);

   --  XBAR1_IN22_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN22_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN22_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_36_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN22_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN23_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_37 for Mode: ALT1
      Gpio_Emc_37_Alt1,
      --  Selecting Pad: GPIO_AD_B0_11 for Mode: ALT6
      Gpio_Ad_B0_11_Alt6)
     with Size => 1;
   for XBAR1_IN23_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_37_Alt1 => 0,
      Gpio_Ad_B0_11_Alt6 => 1);

   --  XBAR1_IN23_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN23_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN23_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_37_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN23_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN24_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_12 for Mode: ALT1
      Gpio_Emc_12_Alt1,
      --  Selecting Pad: GPIO_AD_B0_14 for Mode: ALT1
      Gpio_Ad_B0_14_Alt1)
     with Size => 1;
   for XBAR1_IN24_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_12_Alt1 => 0,
      Gpio_Ad_B0_14_Alt1 => 1);

   --  XBAR1_IN24_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN24_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN24_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_12_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN24_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN14_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_00 for Mode: ALT1
      Gpio_Ad_B0_00_Alt1,
      --  Selecting Pad:GPIO_B1_00 for Mode: ALT1
      Gpio_B1_00_Alt1)
     with Size => 1;
   for XBAR1_IN14_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_00_Alt1 => 0,
      Gpio_B1_00_Alt1 => 1);

   --  XBAR1_IN14_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN14_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN14_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_00_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN14_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN15_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_01 for Mode: ALT1
      Gpio_Ad_B0_01_Alt1,
      --  Selecting Pad: GPIO_B1_01 for Mode: ALT1
      Gpio_B1_01_Alt1)
     with Size => 1;
   for XBAR1_IN15_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_01_Alt1 => 0,
      Gpio_B1_01_Alt1 => 1);

   --  XBAR1_IN15_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN15_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN15_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_01_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN15_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN16_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_02 for Mode: ALT1
      Gpio_Ad_B0_02_Alt1,
      --  Selecting Pad: GPIO_B1_02 for Mode: ALT1
      Gpio_B1_02_Alt1)
     with Size => 1;
   for XBAR1_IN16_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_02_Alt1 => 0,
      Gpio_B1_02_Alt1 => 1);

   --  XBAR1_IN16_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN16_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN16_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_02_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN16_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN25_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_AD_B0_15 for Mode: ALT1
      Gpio_Ad_B0_15_Alt1,
      --  Selecting Pad: GPIO_EMC_13 for Mode: ALT1
      Gpio_Emc_13_Alt1)
     with Size => 1;
   for XBAR1_IN25_SELECT_INPUT_DAISY_Field use
     (Gpio_Ad_B0_15_Alt1 => 0,
      Gpio_Emc_13_Alt1 => 1);

   --  XBAR1_IN25_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN25_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN25_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Ad_B0_15_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN25_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN19_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_14 for Mode: ALT1
      Gpio_Emc_14_Alt1,
      --  Selecting Pad: GPIO_AD_B0_07 for Mode: ALT6
      Gpio_Ad_B0_07_Alt6)
     with Size => 1;
   for XBAR1_IN19_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_14_Alt1 => 0,
      Gpio_Ad_B0_07_Alt6 => 1);

   --  XBAR1_IN19_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN19_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN19_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_14_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN19_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   --  Selecting Pads Involved in Daisy Chain.
   type XBAR1_IN21_SELECT_INPUT_DAISY_Field is
     (
      --  Selecting Pad: GPIO_EMC_16 for Mode: ALT1
      Gpio_Emc_16_Alt1,
      --  Selecting Pad: GPIO_AD_B0_09 for Mode: ALT6
      Gpio_Ad_B0_09_Alt6)
     with Size => 1;
   for XBAR1_IN21_SELECT_INPUT_DAISY_Field use
     (Gpio_Emc_16_Alt1 => 0,
      Gpio_Ad_B0_09_Alt6 => 1);

   --  XBAR1_IN23_SELECT_INPUT DAISY Register
   type IOMUXC_XBAR1_IN21_SELECT_INPUT_Register is record
      --  Selecting Pads Involved in Daisy Chain.
      DAISY         : XBAR1_IN21_SELECT_INPUT_DAISY_Field :=
                       NRF_SVD.IOMUXC.Gpio_Emc_16_Alt1;
      --  unspecified
      Reserved_1_31 : HAL.UInt31 := 16#0#;
   end record
     with Volatile_Full_Access, Size => 32,
          Bit_Order => System.Low_Order_First;

   for IOMUXC_XBAR1_IN21_SELECT_INPUT_Register use record
      DAISY         at 0 range 0 .. 0;
      Reserved_1_31 at 0 range 1 .. 31;
   end record;

   -----------------
   -- Peripherals --
   -----------------

   --  IOMUXC
   type IOMUXC_Peripheral is record
      --  SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_00      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_01      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_02      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_03      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_04      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_05      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_06      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_07      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_08      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_09      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_10      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_11      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_12      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_13      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_14      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_15      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_16      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_17      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_18      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_19      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_20      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_21      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_22      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_23      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_24      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_25      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_26      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_27      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_28      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_29      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_30      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_31      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_32      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_33      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_34      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_35      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_36      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_37      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_38      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_39      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_40      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40_Register;
      --  SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_EMC_41      : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_00    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_01    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_02    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_03    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_04    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_05    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_06    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_07    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_08    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_09    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_10    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_11    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_12    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_13    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_14    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B0_15    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_00    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_01    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_02    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_03    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_04    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_05    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_06    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_07    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_08    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_09    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_10    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_11    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_12    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_13    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_14    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14_Register;
      --  SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_AD_B1_15    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_00       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_01       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_02       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_03       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_04       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_05       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_06       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_07       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_08       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_09       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_10       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_11       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_12       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_13       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_14       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14_Register;
      --  SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B0_15       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_00       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_01       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_02       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_03       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_04       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_05       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_06       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_07       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_08       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_09       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_10       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_11       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_12       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_13       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_14       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14_Register;
      --  SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_B1_15       : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_00    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_01    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_02    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_03    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_04    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B0_05    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_00    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_01    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_02    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_03    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_04    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_05    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_06    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_07    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_08    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_09    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_10    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10_Register;
      --  SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register
      SW_MUX_CTL_PAD_GPIO_SD_B1_11    : aliased IOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_00      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_01      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_02      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_03      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_04      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_05      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_06      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_07      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_08      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_09      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_10      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_11      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_12      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_13      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_14      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_15      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_16      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_17      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_18      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_19      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_20      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_21      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_22      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_23      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_24      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_25      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_26      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_27      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_28      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_29      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_30      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_31      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_32      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_33      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_34      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_35      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_36      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_37      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_38      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_39      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_40      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40_Register;
      --  SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_EMC_41      : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_00    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_01    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_02    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_03    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_04    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_05    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_06    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_07    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_08    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_09    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_10    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_11    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_12    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_13    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_14    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B0_15    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_00    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_01    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_02    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_03    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_04    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_05    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_06    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_07    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_08    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_09    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_10    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_11    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_12    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_13    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_14    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14_Register;
      --  SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_AD_B1_15    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_00       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_01       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_02       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_03       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_04       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_05       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_06       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_07       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_08       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_09       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_10       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_11       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_12       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_13       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_14       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14_Register;
      --  SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B0_15       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_00       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_01       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_02       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_03       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_04       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_05       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_06       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_07       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_08       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_09       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_10       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_11       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_12       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_13       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_14       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14_Register;
      --  SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_B1_15       : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_00    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_01    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_02    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_03    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_04    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B0_05    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_00    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_01    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_02    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_03    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_04    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_05    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_06    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_07    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_08    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_09    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_10    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10_Register;
      --  SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register
      SW_PAD_CTL_PAD_GPIO_SD_B1_11    : aliased IOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11_Register;
      --  ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register
      ANATOP_USB_OTG1_ID_SELECT_INPUT : aliased IOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT_Register;
      --  ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register
      ANATOP_USB_OTG2_ID_SELECT_INPUT : aliased IOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT_Register;
      --  CCM_PMIC_READY_SELECT_INPUT DAISY Register
      CCM_PMIC_READY_SELECT_INPUT     : aliased IOMUXC_CCM_PMIC_READY_SELECT_INPUT_Register;
      --  CSI_DATA02_SELECT_INPUT DAISY Register
      CSI_DATA02_SELECT_INPUT         : aliased IOMUXC_CSI_DATA02_SELECT_INPUT_Register;
      --  CSI_DATA03_SELECT_INPUT DAISY Register
      CSI_DATA03_SELECT_INPUT         : aliased IOMUXC_CSI_DATA03_SELECT_INPUT_Register;
      --  CSI_DATA04_SELECT_INPUT DAISY Register
      CSI_DATA04_SELECT_INPUT         : aliased IOMUXC_CSI_DATA04_SELECT_INPUT_Register;
      --  CSI_DATA05_SELECT_INPUT DAISY Register
      CSI_DATA05_SELECT_INPUT         : aliased IOMUXC_CSI_DATA05_SELECT_INPUT_Register;
      --  CSI_DATA06_SELECT_INPUT DAISY Register
      CSI_DATA06_SELECT_INPUT         : aliased IOMUXC_CSI_DATA06_SELECT_INPUT_Register;
      --  CSI_DATA07_SELECT_INPUT DAISY Register
      CSI_DATA07_SELECT_INPUT         : aliased IOMUXC_CSI_DATA07_SELECT_INPUT_Register;
      --  CSI_DATA08_SELECT_INPUT DAISY Register
      CSI_DATA08_SELECT_INPUT         : aliased IOMUXC_CSI_DATA08_SELECT_INPUT_Register;
      --  CSI_DATA09_SELECT_INPUT DAISY Register
      CSI_DATA09_SELECT_INPUT         : aliased IOMUXC_CSI_DATA09_SELECT_INPUT_Register;
      --  CSI_HSYNC_SELECT_INPUT DAISY Register
      CSI_HSYNC_SELECT_INPUT          : aliased IOMUXC_CSI_HSYNC_SELECT_INPUT_Register;
      --  CSI_PIXCLK_SELECT_INPUT DAISY Register
      CSI_PIXCLK_SELECT_INPUT         : aliased IOMUXC_CSI_PIXCLK_SELECT_INPUT_Register;
      --  CSI_VSYNC_SELECT_INPUT DAISY Register
      CSI_VSYNC_SELECT_INPUT          : aliased IOMUXC_CSI_VSYNC_SELECT_INPUT_Register;
      --  ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register
      ENET_IPG_CLK_RMII_SELECT_INPUT  : aliased IOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT_Register;
      --  ENET_MDIO_SELECT_INPUT DAISY Register
      ENET_MDIO_SELECT_INPUT          : aliased IOMUXC_ENET_MDIO_SELECT_INPUT_Register;
      --  ENET0_RXDATA_SELECT_INPUT DAISY Register
      ENET0_RXDATA_SELECT_INPUT       : aliased IOMUXC_ENET0_RXDATA_SELECT_INPUT_Register;
      --  ENET1_RXDATA_SELECT_INPUT DAISY Register
      ENET1_RXDATA_SELECT_INPUT       : aliased IOMUXC_ENET1_RXDATA_SELECT_INPUT_Register;
      --  ENET_RXEN_SELECT_INPUT DAISY Register
      ENET_RXEN_SELECT_INPUT          : aliased IOMUXC_ENET_RXEN_SELECT_INPUT_Register;
      --  ENET_RXERR_SELECT_INPUT DAISY Register
      ENET_RXERR_SELECT_INPUT         : aliased IOMUXC_ENET_RXERR_SELECT_INPUT_Register;
      --  ENET0_TIMER_SELECT_INPUT DAISY Register
      ENET0_TIMER_SELECT_INPUT        : aliased IOMUXC_ENET0_TIMER_SELECT_INPUT_Register;
      --  ENET_TXCLK_SELECT_INPUT DAISY Register
      ENET_TXCLK_SELECT_INPUT         : aliased IOMUXC_ENET_TXCLK_SELECT_INPUT_Register;
      --  FLEXCAN1_RX_SELECT_INPUT DAISY Register
      FLEXCAN1_RX_SELECT_INPUT        : aliased IOMUXC_FLEXCAN1_RX_SELECT_INPUT_Register;
      --  FLEXCAN2_RX_SELECT_INPUT DAISY Register
      FLEXCAN2_RX_SELECT_INPUT        : aliased IOMUXC_FLEXCAN2_RX_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMA3_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMA0_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMA1_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMA2_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMB3_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMB0_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMB1_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT_Register;
      --  FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register
      FLEXPWM1_PWMB2_SELECT_INPUT     : aliased IOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMA3_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMA0_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMA1_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMA2_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMB3_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMB0_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMB1_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT_Register;
      --  FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register
      FLEXPWM2_PWMB2_SELECT_INPUT     : aliased IOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT_Register;
      --  FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register
      FLEXPWM4_PWMA0_SELECT_INPUT     : aliased IOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT_Register;
      --  FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register
      FLEXPWM4_PWMA1_SELECT_INPUT     : aliased IOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT_Register;
      --  FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register
      FLEXPWM4_PWMA2_SELECT_INPUT     : aliased IOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT_Register;
      --  FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register
      FLEXPWM4_PWMA3_SELECT_INPUT     : aliased IOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT_Register;
      --  FLEXSPIA_DQS_SELECT_INPUT DAISY Register
      FLEXSPIA_DQS_SELECT_INPUT       : aliased IOMUXC_FLEXSPIA_DQS_SELECT_INPUT_Register;
      --  FLEXSPIA_DATA0_SELECT_INPUT DAISY Register
      FLEXSPIA_DATA0_SELECT_INPUT     : aliased IOMUXC_FLEXSPIA_DATA0_SELECT_INPUT_Register;
      --  FLEXSPIA_DATA1_SELECT_INPUT DAISY Register
      FLEXSPIA_DATA1_SELECT_INPUT     : aliased IOMUXC_FLEXSPIA_DATA1_SELECT_INPUT_Register;
      --  FLEXSPIA_DATA2_SELECT_INPUT DAISY Register
      FLEXSPIA_DATA2_SELECT_INPUT     : aliased IOMUXC_FLEXSPIA_DATA2_SELECT_INPUT_Register;
      --  FLEXSPIA_DATA3_SELECT_INPUT DAISY Register
      FLEXSPIA_DATA3_SELECT_INPUT     : aliased IOMUXC_FLEXSPIA_DATA3_SELECT_INPUT_Register;
      --  FLEXSPIB_DATA0_SELECT_INPUT DAISY Register
      FLEXSPIB_DATA0_SELECT_INPUT     : aliased IOMUXC_FLEXSPIB_DATA0_SELECT_INPUT_Register;
      --  FLEXSPIB_DATA1_SELECT_INPUT DAISY Register
      FLEXSPIB_DATA1_SELECT_INPUT     : aliased IOMUXC_FLEXSPIB_DATA1_SELECT_INPUT_Register;
      --  FLEXSPIB_DATA2_SELECT_INPUT DAISY Register
      FLEXSPIB_DATA2_SELECT_INPUT     : aliased IOMUXC_FLEXSPIB_DATA2_SELECT_INPUT_Register;
      --  FLEXSPIB_DATA3_SELECT_INPUT DAISY Register
      FLEXSPIB_DATA3_SELECT_INPUT     : aliased IOMUXC_FLEXSPIB_DATA3_SELECT_INPUT_Register;
      --  FLEXSPIA_SCK_SELECT_INPUT DAISY Register
      FLEXSPIA_SCK_SELECT_INPUT       : aliased IOMUXC_FLEXSPIA_SCK_SELECT_INPUT_Register;
      --  LPI2C1_SCL_SELECT_INPUT DAISY Register
      LPI2C1_SCL_SELECT_INPUT         : aliased IOMUXC_LPI2C1_SCL_SELECT_INPUT_Register;
      --  LPI2C1_SDA_SELECT_INPUT DAISY Register
      LPI2C1_SDA_SELECT_INPUT         : aliased IOMUXC_LPI2C1_SDA_SELECT_INPUT_Register;
      --  LPI2C2_SCL_SELECT_INPUT DAISY Register
      LPI2C2_SCL_SELECT_INPUT         : aliased IOMUXC_LPI2C2_SCL_SELECT_INPUT_Register;
      --  LPI2C2_SDA_SELECT_INPUT DAISY Register
      LPI2C2_SDA_SELECT_INPUT         : aliased IOMUXC_LPI2C2_SDA_SELECT_INPUT_Register;
      --  LPI2C3_SCL_SELECT_INPUT DAISY Register
      LPI2C3_SCL_SELECT_INPUT         : aliased IOMUXC_LPI2C3_SCL_SELECT_INPUT_Register;
      --  LPI2C3_SDA_SELECT_INPUT DAISY Register
      LPI2C3_SDA_SELECT_INPUT         : aliased IOMUXC_LPI2C3_SDA_SELECT_INPUT_Register;
      --  LPI2C4_SCL_SELECT_INPUT DAISY Register
      LPI2C4_SCL_SELECT_INPUT         : aliased IOMUXC_LPI2C4_SCL_SELECT_INPUT_Register;
      --  LPI2C4_SDA_SELECT_INPUT DAISY Register
      LPI2C4_SDA_SELECT_INPUT         : aliased IOMUXC_LPI2C4_SDA_SELECT_INPUT_Register;
      --  LPSPI1_PCS0_SELECT_INPUT DAISY Register
      LPSPI1_PCS0_SELECT_INPUT        : aliased IOMUXC_LPSPI1_PCS0_SELECT_INPUT_Register;
      --  LPSPI1_SCK_SELECT_INPUT DAISY Register
      LPSPI1_SCK_SELECT_INPUT         : aliased IOMUXC_LPSPI1_SCK_SELECT_INPUT_Register;
      --  LPSPI1_SDI_SELECT_INPUT DAISY Register
      LPSPI1_SDI_SELECT_INPUT         : aliased IOMUXC_LPSPI1_SDI_SELECT_INPUT_Register;
      --  LPSPI1_SDO_SELECT_INPUT DAISY Register
      LPSPI1_SDO_SELECT_INPUT         : aliased IOMUXC_LPSPI1_SDO_SELECT_INPUT_Register;
      --  LPSPI2_PCS0_SELECT_INPUT DAISY Register
      LPSPI2_PCS0_SELECT_INPUT        : aliased IOMUXC_LPSPI2_PCS0_SELECT_INPUT_Register;
      --  LPSPI2_SCK_SELECT_INPUT DAISY Register
      LPSPI2_SCK_SELECT_INPUT         : aliased IOMUXC_LPSPI2_SCK_SELECT_INPUT_Register;
      --  LPSPI2_SDI_SELECT_INPUT DAISY Register
      LPSPI2_SDI_SELECT_INPUT         : aliased IOMUXC_LPSPI2_SDI_SELECT_INPUT_Register;
      --  LPSPI2_SDO_SELECT_INPUT DAISY Register
      LPSPI2_SDO_SELECT_INPUT         : aliased IOMUXC_LPSPI2_SDO_SELECT_INPUT_Register;
      --  LPSPI3_PCS0_SELECT_INPUT DAISY Register
      LPSPI3_PCS0_SELECT_INPUT        : aliased IOMUXC_LPSPI3_PCS0_SELECT_INPUT_Register;
      --  LPSPI3_SCK_SELECT_INPUT DAISY Register
      LPSPI3_SCK_SELECT_INPUT         : aliased IOMUXC_LPSPI3_SCK_SELECT_INPUT_Register;
      --  LPSPI3_SDI_SELECT_INPUT DAISY Register
      LPSPI3_SDI_SELECT_INPUT         : aliased IOMUXC_LPSPI3_SDI_SELECT_INPUT_Register;
      --  LPSPI3_SDO_SELECT_INPUT DAISY Register
      LPSPI3_SDO_SELECT_INPUT         : aliased IOMUXC_LPSPI3_SDO_SELECT_INPUT_Register;
      --  LPSPI4_PCS0_SELECT_INPUT DAISY Register
      LPSPI4_PCS0_SELECT_INPUT        : aliased IOMUXC_LPSPI4_PCS0_SELECT_INPUT_Register;
      --  LPSPI4_SCK_SELECT_INPUT DAISY Register
      LPSPI4_SCK_SELECT_INPUT         : aliased IOMUXC_LPSPI4_SCK_SELECT_INPUT_Register;
      --  LPSPI4_SDI_SELECT_INPUT DAISY Register
      LPSPI4_SDI_SELECT_INPUT         : aliased IOMUXC_LPSPI4_SDI_SELECT_INPUT_Register;
      --  LPSPI4_SDO_SELECT_INPUT DAISY Register
      LPSPI4_SDO_SELECT_INPUT         : aliased IOMUXC_LPSPI4_SDO_SELECT_INPUT_Register;
      --  LPUART2_RX_SELECT_INPUT DAISY Register
      LPUART2_RX_SELECT_INPUT         : aliased IOMUXC_LPUART2_RX_SELECT_INPUT_Register;
      --  LPUART2_TX_SELECT_INPUT DAISY Register
      LPUART2_TX_SELECT_INPUT         : aliased IOMUXC_LPUART2_TX_SELECT_INPUT_Register;
      --  LPUART3_CTS_B_SELECT_INPUT DAISY Register
      LPUART3_CTS_B_SELECT_INPUT      : aliased IOMUXC_LPUART3_CTS_B_SELECT_INPUT_Register;
      --  LPUART3_RX_SELECT_INPUT DAISY Register
      LPUART3_RX_SELECT_INPUT         : aliased IOMUXC_LPUART3_RX_SELECT_INPUT_Register;
      --  LPUART3_TX_SELECT_INPUT DAISY Register
      LPUART3_TX_SELECT_INPUT         : aliased IOMUXC_LPUART3_TX_SELECT_INPUT_Register;
      --  LPUART4_RX_SELECT_INPUT DAISY Register
      LPUART4_RX_SELECT_INPUT         : aliased IOMUXC_LPUART4_RX_SELECT_INPUT_Register;
      --  LPUART4_TX_SELECT_INPUT DAISY Register
      LPUART4_TX_SELECT_INPUT         : aliased IOMUXC_LPUART4_TX_SELECT_INPUT_Register;
      --  LPUART5_RX_SELECT_INPUT DAISY Register
      LPUART5_RX_SELECT_INPUT         : aliased IOMUXC_LPUART5_RX_SELECT_INPUT_Register;
      --  LPUART5_TX_SELECT_INPUT DAISY Register
      LPUART5_TX_SELECT_INPUT         : aliased IOMUXC_LPUART5_TX_SELECT_INPUT_Register;
      --  LPUART6_RX_SELECT_INPUT DAISY Register
      LPUART6_RX_SELECT_INPUT         : aliased IOMUXC_LPUART6_RX_SELECT_INPUT_Register;
      --  LPUART6_TX_SELECT_INPUT DAISY Register
      LPUART6_TX_SELECT_INPUT         : aliased IOMUXC_LPUART6_TX_SELECT_INPUT_Register;
      --  LPUART7_RX_SELECT_INPUT DAISY Register
      LPUART7_RX_SELECT_INPUT         : aliased IOMUXC_LPUART7_RX_SELECT_INPUT_Register;
      --  LPUART7_TX_SELECT_INPUT DAISY Register
      LPUART7_TX_SELECT_INPUT         : aliased IOMUXC_LPUART7_TX_SELECT_INPUT_Register;
      --  LPUART8_RX_SELECT_INPUT DAISY Register
      LPUART8_RX_SELECT_INPUT         : aliased IOMUXC_LPUART8_RX_SELECT_INPUT_Register;
      --  LPUART8_TX_SELECT_INPUT DAISY Register
      LPUART8_TX_SELECT_INPUT         : aliased IOMUXC_LPUART8_TX_SELECT_INPUT_Register;
      --  NMI_GLUE_NMI_SELECT_INPUT DAISY Register
      NMI_SELECT_INPUT                : aliased IOMUXC_NMI_SELECT_INPUT_Register;
      --  QTIMER2_TIMER0_SELECT_INPUT DAISY Register
      QTIMER2_TIMER0_SELECT_INPUT     : aliased IOMUXC_QTIMER2_TIMER0_SELECT_INPUT_Register;
      --  QTIMER2_TIMER1_SELECT_INPUT DAISY Register
      QTIMER2_TIMER1_SELECT_INPUT     : aliased IOMUXC_QTIMER2_TIMER1_SELECT_INPUT_Register;
      --  QTIMER2_TIMER2_SELECT_INPUT DAISY Register
      QTIMER2_TIMER2_SELECT_INPUT     : aliased IOMUXC_QTIMER2_TIMER2_SELECT_INPUT_Register;
      --  QTIMER2_TIMER3_SELECT_INPUT DAISY Register
      QTIMER2_TIMER3_SELECT_INPUT     : aliased IOMUXC_QTIMER2_TIMER3_SELECT_INPUT_Register;
      --  QTIMER3_TIMER0_SELECT_INPUT DAISY Register
      QTIMER3_TIMER0_SELECT_INPUT     : aliased IOMUXC_QTIMER3_TIMER0_SELECT_INPUT_Register;
      --  QTIMER3_TIMER1_SELECT_INPUT DAISY Register
      QTIMER3_TIMER1_SELECT_INPUT     : aliased IOMUXC_QTIMER3_TIMER1_SELECT_INPUT_Register;
      --  QTIMER3_TIMER2_SELECT_INPUT DAISY Register
      QTIMER3_TIMER2_SELECT_INPUT     : aliased IOMUXC_QTIMER3_TIMER2_SELECT_INPUT_Register;
      --  QTIMER3_TIMER3_SELECT_INPUT DAISY Register
      QTIMER3_TIMER3_SELECT_INPUT     : aliased IOMUXC_QTIMER3_TIMER3_SELECT_INPUT_Register;
      --  SAI1_MCLK2_SELECT_INPUT DAISY Register
      SAI1_MCLK2_SELECT_INPUT         : aliased IOMUXC_SAI1_MCLK2_SELECT_INPUT_Register;
      --  SAI1_RX_BCLK_SELECT_INPUT DAISY Register
      SAI1_RX_BCLK_SELECT_INPUT       : aliased IOMUXC_SAI1_RX_BCLK_SELECT_INPUT_Register;
      --  SAI1_RX_DATA0_SELECT_INPUT DAISY Register
      SAI1_RX_DATA0_SELECT_INPUT      : aliased IOMUXC_SAI1_RX_DATA0_SELECT_INPUT_Register;
      --  SAI1_RX_DATA1_SELECT_INPUT DAISY Register
      SAI1_RX_DATA1_SELECT_INPUT      : aliased IOMUXC_SAI1_RX_DATA1_SELECT_INPUT_Register;
      --  SAI1_RX_DATA2_SELECT_INPUT DAISY Register
      SAI1_RX_DATA2_SELECT_INPUT      : aliased IOMUXC_SAI1_RX_DATA2_SELECT_INPUT_Register;
      --  SAI1_RX_DATA3_SELECT_INPUT DAISY Register
      SAI1_RX_DATA3_SELECT_INPUT      : aliased IOMUXC_SAI1_RX_DATA3_SELECT_INPUT_Register;
      --  SAI1_RX_SYNC_SELECT_INPUT DAISY Register
      SAI1_RX_SYNC_SELECT_INPUT       : aliased IOMUXC_SAI1_RX_SYNC_SELECT_INPUT_Register;
      --  SAI1_TX_BCLK_SELECT_INPUT DAISY Register
      SAI1_TX_BCLK_SELECT_INPUT       : aliased IOMUXC_SAI1_TX_BCLK_SELECT_INPUT_Register;
      --  SAI1_TX_SYNC_SELECT_INPUT DAISY Register
      SAI1_TX_SYNC_SELECT_INPUT       : aliased IOMUXC_SAI1_TX_SYNC_SELECT_INPUT_Register;
      --  SAI2_MCLK2_SELECT_INPUT DAISY Register
      SAI2_MCLK2_SELECT_INPUT         : aliased IOMUXC_SAI2_MCLK2_SELECT_INPUT_Register;
      --  SAI2_RX_BCLK_SELECT_INPUT DAISY Register
      SAI2_RX_BCLK_SELECT_INPUT       : aliased IOMUXC_SAI2_RX_BCLK_SELECT_INPUT_Register;
      --  SAI2_RX_DATA0_SELECT_INPUT DAISY Register
      SAI2_RX_DATA0_SELECT_INPUT      : aliased IOMUXC_SAI2_RX_DATA0_SELECT_INPUT_Register;
      --  SAI2_RX_SYNC_SELECT_INPUT DAISY Register
      SAI2_RX_SYNC_SELECT_INPUT       : aliased IOMUXC_SAI2_RX_SYNC_SELECT_INPUT_Register;
      --  SAI2_TX_BCLK_SELECT_INPUT DAISY Register
      SAI2_TX_BCLK_SELECT_INPUT       : aliased IOMUXC_SAI2_TX_BCLK_SELECT_INPUT_Register;
      --  SAI2_TX_SYNC_SELECT_INPUT DAISY Register
      SAI2_TX_SYNC_SELECT_INPUT       : aliased IOMUXC_SAI2_TX_SYNC_SELECT_INPUT_Register;
      --  SPDIF_IN_SELECT_INPUT DAISY Register
      SPDIF_IN_SELECT_INPUT           : aliased IOMUXC_SPDIF_IN_SELECT_INPUT_Register;
      --  USB_OTG2_OC_SELECT_INPUT DAISY Register
      USB_OTG2_OC_SELECT_INPUT        : aliased IOMUXC_USB_OTG2_OC_SELECT_INPUT_Register;
      --  USB_OTG1_OC_SELECT_INPUT DAISY Register
      USB_OTG1_OC_SELECT_INPUT        : aliased IOMUXC_USB_OTG1_OC_SELECT_INPUT_Register;
      --  USDHC1_CD_B_SELECT_INPUT DAISY Register
      USDHC1_CD_B_SELECT_INPUT        : aliased IOMUXC_USDHC1_CD_B_SELECT_INPUT_Register;
      --  USDHC1_WP_SELECT_INPUT DAISY Register
      USDHC1_WP_SELECT_INPUT          : aliased IOMUXC_USDHC1_WP_SELECT_INPUT_Register;
      --  USDHC2_CLK_SELECT_INPUT DAISY Register
      USDHC2_CLK_SELECT_INPUT         : aliased IOMUXC_USDHC2_CLK_SELECT_INPUT_Register;
      --  USDHC2_CD_B_SELECT_INPUT DAISY Register
      USDHC2_CD_B_SELECT_INPUT        : aliased IOMUXC_USDHC2_CD_B_SELECT_INPUT_Register;
      --  USDHC2_CMD_SELECT_INPUT DAISY Register
      USDHC2_CMD_SELECT_INPUT         : aliased IOMUXC_USDHC2_CMD_SELECT_INPUT_Register;
      --  USDHC2_DATA0_SELECT_INPUT DAISY Register
      USDHC2_DATA0_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA0_SELECT_INPUT_Register;
      --  USDHC2_DATA1_SELECT_INPUT DAISY Register
      USDHC2_DATA1_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA1_SELECT_INPUT_Register;
      --  USDHC2_DATA2_SELECT_INPUT DAISY Register
      USDHC2_DATA2_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA2_SELECT_INPUT_Register;
      --  USDHC2_DATA3_SELECT_INPUT DAISY Register
      USDHC2_DATA3_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA3_SELECT_INPUT_Register;
      --  USDHC2_DATA4_SELECT_INPUT DAISY Register
      USDHC2_DATA4_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA4_SELECT_INPUT_Register;
      --  USDHC2_DATA5_SELECT_INPUT DAISY Register
      USDHC2_DATA5_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA5_SELECT_INPUT_Register;
      --  USDHC2_DATA6_SELECT_INPUT DAISY Register
      USDHC2_DATA6_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA6_SELECT_INPUT_Register;
      --  USDHC2_DATA7_SELECT_INPUT DAISY Register
      USDHC2_DATA7_SELECT_INPUT       : aliased IOMUXC_USDHC2_DATA7_SELECT_INPUT_Register;
      --  USDHC2_WP_SELECT_INPUT DAISY Register
      USDHC2_WP_SELECT_INPUT          : aliased IOMUXC_USDHC2_WP_SELECT_INPUT_Register;
      --  XBAR1_IN02_SELECT_INPUT DAISY Register
      XBAR1_IN02_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN02_SELECT_INPUT_Register;
      --  XBAR1_IN03_SELECT_INPUT DAISY Register
      XBAR1_IN03_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN03_SELECT_INPUT_Register;
      --  XBAR1_IN04_SELECT_INPUT DAISY Register
      XBAR1_IN04_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN04_SELECT_INPUT_Register;
      --  XBAR1_IN05_SELECT_INPUT DAISY Register
      XBAR1_IN05_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN05_SELECT_INPUT_Register;
      --  XBAR1_IN06_SELECT_INPUT DAISY Register
      XBAR1_IN06_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN06_SELECT_INPUT_Register;
      --  XBAR1_IN07_SELECT_INPUT DAISY Register
      XBAR1_IN07_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN07_SELECT_INPUT_Register;
      --  XBAR1_IN08_SELECT_INPUT DAISY Register
      XBAR1_IN08_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN08_SELECT_INPUT_Register;
      --  XBAR1_IN09_SELECT_INPUT DAISY Register
      XBAR1_IN09_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN09_SELECT_INPUT_Register;
      --  XBAR1_IN17_SELECT_INPUT DAISY Register
      XBAR1_IN17_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN17_SELECT_INPUT_Register;
      --  XBAR1_IN18_SELECT_INPUT DAISY Register
      XBAR1_IN18_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN18_SELECT_INPUT_Register;
      --  XBAR1_IN20_SELECT_INPUT DAISY Register
      XBAR1_IN20_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN20_SELECT_INPUT_Register;
      --  XBAR1_IN22_SELECT_INPUT DAISY Register
      XBAR1_IN22_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN22_SELECT_INPUT_Register;
      --  XBAR1_IN23_SELECT_INPUT DAISY Register
      XBAR1_IN23_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN23_SELECT_INPUT_Register;
      --  XBAR1_IN24_SELECT_INPUT DAISY Register
      XBAR1_IN24_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN24_SELECT_INPUT_Register;
      --  XBAR1_IN14_SELECT_INPUT DAISY Register
      XBAR1_IN14_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN14_SELECT_INPUT_Register;
      --  XBAR1_IN15_SELECT_INPUT DAISY Register
      XBAR1_IN15_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN15_SELECT_INPUT_Register;
      --  XBAR1_IN16_SELECT_INPUT DAISY Register
      XBAR1_IN16_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN16_SELECT_INPUT_Register;
      --  XBAR1_IN25_SELECT_INPUT DAISY Register
      XBAR1_IN25_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN25_SELECT_INPUT_Register;
      --  XBAR1_IN19_SELECT_INPUT DAISY Register
      XBAR1_IN19_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN19_SELECT_INPUT_Register;
      --  XBAR1_IN23_SELECT_INPUT DAISY Register
      XBAR1_IN21_SELECT_INPUT         : aliased IOMUXC_XBAR1_IN21_SELECT_INPUT_Register;
   end record
     with Volatile;

   for IOMUXC_Peripheral use record
      SW_MUX_CTL_PAD_GPIO_EMC_00      at 16#14# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_01      at 16#18# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_02      at 16#1C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_03      at 16#20# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_04      at 16#24# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_05      at 16#28# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_06      at 16#2C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_07      at 16#30# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_08      at 16#34# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_09      at 16#38# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_10      at 16#3C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_11      at 16#40# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_12      at 16#44# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_13      at 16#48# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_14      at 16#4C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_15      at 16#50# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_16      at 16#54# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_17      at 16#58# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_18      at 16#5C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_19      at 16#60# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_20      at 16#64# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_21      at 16#68# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_22      at 16#6C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_23      at 16#70# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_24      at 16#74# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_25      at 16#78# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_26      at 16#7C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_27      at 16#80# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_28      at 16#84# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_29      at 16#88# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_30      at 16#8C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_31      at 16#90# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_32      at 16#94# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_33      at 16#98# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_34      at 16#9C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_35      at 16#A0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_36      at 16#A4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_37      at 16#A8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_38      at 16#AC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_39      at 16#B0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_40      at 16#B4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_EMC_41      at 16#B8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_00    at 16#BC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_01    at 16#C0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_02    at 16#C4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_03    at 16#C8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_04    at 16#CC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_05    at 16#D0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_06    at 16#D4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_07    at 16#D8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_08    at 16#DC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_09    at 16#E0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_10    at 16#E4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_11    at 16#E8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_12    at 16#EC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_13    at 16#F0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_14    at 16#F4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B0_15    at 16#F8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_00    at 16#FC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_01    at 16#100# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_02    at 16#104# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_03    at 16#108# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_04    at 16#10C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_05    at 16#110# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_06    at 16#114# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_07    at 16#118# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_08    at 16#11C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_09    at 16#120# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_10    at 16#124# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_11    at 16#128# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_12    at 16#12C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_13    at 16#130# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_14    at 16#134# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_AD_B1_15    at 16#138# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_00       at 16#13C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_01       at 16#140# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_02       at 16#144# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_03       at 16#148# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_04       at 16#14C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_05       at 16#150# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_06       at 16#154# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_07       at 16#158# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_08       at 16#15C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_09       at 16#160# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_10       at 16#164# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_11       at 16#168# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_12       at 16#16C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_13       at 16#170# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_14       at 16#174# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B0_15       at 16#178# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_00       at 16#17C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_01       at 16#180# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_02       at 16#184# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_03       at 16#188# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_04       at 16#18C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_05       at 16#190# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_06       at 16#194# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_07       at 16#198# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_08       at 16#19C# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_09       at 16#1A0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_10       at 16#1A4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_11       at 16#1A8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_12       at 16#1AC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_13       at 16#1B0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_14       at 16#1B4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_B1_15       at 16#1B8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_00    at 16#1BC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_01    at 16#1C0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_02    at 16#1C4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_03    at 16#1C8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_04    at 16#1CC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B0_05    at 16#1D0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_00    at 16#1D4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_01    at 16#1D8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_02    at 16#1DC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_03    at 16#1E0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_04    at 16#1E4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_05    at 16#1E8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_06    at 16#1EC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_07    at 16#1F0# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_08    at 16#1F4# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_09    at 16#1F8# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_10    at 16#1FC# range 0 .. 31;
      SW_MUX_CTL_PAD_GPIO_SD_B1_11    at 16#200# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_00      at 16#204# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_01      at 16#208# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_02      at 16#20C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_03      at 16#210# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_04      at 16#214# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_05      at 16#218# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_06      at 16#21C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_07      at 16#220# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_08      at 16#224# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_09      at 16#228# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_10      at 16#22C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_11      at 16#230# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_12      at 16#234# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_13      at 16#238# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_14      at 16#23C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_15      at 16#240# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_16      at 16#244# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_17      at 16#248# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_18      at 16#24C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_19      at 16#250# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_20      at 16#254# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_21      at 16#258# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_22      at 16#25C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_23      at 16#260# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_24      at 16#264# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_25      at 16#268# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_26      at 16#26C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_27      at 16#270# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_28      at 16#274# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_29      at 16#278# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_30      at 16#27C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_31      at 16#280# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_32      at 16#284# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_33      at 16#288# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_34      at 16#28C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_35      at 16#290# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_36      at 16#294# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_37      at 16#298# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_38      at 16#29C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_39      at 16#2A0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_40      at 16#2A4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_EMC_41      at 16#2A8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_00    at 16#2AC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_01    at 16#2B0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_02    at 16#2B4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_03    at 16#2B8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_04    at 16#2BC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_05    at 16#2C0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_06    at 16#2C4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_07    at 16#2C8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_08    at 16#2CC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_09    at 16#2D0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_10    at 16#2D4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_11    at 16#2D8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_12    at 16#2DC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_13    at 16#2E0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_14    at 16#2E4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B0_15    at 16#2E8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_00    at 16#2EC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_01    at 16#2F0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_02    at 16#2F4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_03    at 16#2F8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_04    at 16#2FC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_05    at 16#300# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_06    at 16#304# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_07    at 16#308# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_08    at 16#30C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_09    at 16#310# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_10    at 16#314# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_11    at 16#318# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_12    at 16#31C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_13    at 16#320# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_14    at 16#324# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_AD_B1_15    at 16#328# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_00       at 16#32C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_01       at 16#330# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_02       at 16#334# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_03       at 16#338# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_04       at 16#33C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_05       at 16#340# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_06       at 16#344# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_07       at 16#348# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_08       at 16#34C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_09       at 16#350# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_10       at 16#354# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_11       at 16#358# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_12       at 16#35C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_13       at 16#360# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_14       at 16#364# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B0_15       at 16#368# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_00       at 16#36C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_01       at 16#370# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_02       at 16#374# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_03       at 16#378# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_04       at 16#37C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_05       at 16#380# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_06       at 16#384# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_07       at 16#388# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_08       at 16#38C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_09       at 16#390# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_10       at 16#394# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_11       at 16#398# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_12       at 16#39C# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_13       at 16#3A0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_14       at 16#3A4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_B1_15       at 16#3A8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_00    at 16#3AC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_01    at 16#3B0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_02    at 16#3B4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_03    at 16#3B8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_04    at 16#3BC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B0_05    at 16#3C0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_00    at 16#3C4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_01    at 16#3C8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_02    at 16#3CC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_03    at 16#3D0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_04    at 16#3D4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_05    at 16#3D8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_06    at 16#3DC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_07    at 16#3E0# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_08    at 16#3E4# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_09    at 16#3E8# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_10    at 16#3EC# range 0 .. 31;
      SW_PAD_CTL_PAD_GPIO_SD_B1_11    at 16#3F0# range 0 .. 31;
      ANATOP_USB_OTG1_ID_SELECT_INPUT at 16#3F4# range 0 .. 31;
      ANATOP_USB_OTG2_ID_SELECT_INPUT at 16#3F8# range 0 .. 31;
      CCM_PMIC_READY_SELECT_INPUT     at 16#3FC# range 0 .. 31;
      CSI_DATA02_SELECT_INPUT         at 16#400# range 0 .. 31;
      CSI_DATA03_SELECT_INPUT         at 16#404# range 0 .. 31;
      CSI_DATA04_SELECT_INPUT         at 16#408# range 0 .. 31;
      CSI_DATA05_SELECT_INPUT         at 16#40C# range 0 .. 31;
      CSI_DATA06_SELECT_INPUT         at 16#410# range 0 .. 31;
      CSI_DATA07_SELECT_INPUT         at 16#414# range 0 .. 31;
      CSI_DATA08_SELECT_INPUT         at 16#418# range 0 .. 31;
      CSI_DATA09_SELECT_INPUT         at 16#41C# range 0 .. 31;
      CSI_HSYNC_SELECT_INPUT          at 16#420# range 0 .. 31;
      CSI_PIXCLK_SELECT_INPUT         at 16#424# range 0 .. 31;
      CSI_VSYNC_SELECT_INPUT          at 16#428# range 0 .. 31;
      ENET_IPG_CLK_RMII_SELECT_INPUT  at 16#42C# range 0 .. 31;
      ENET_MDIO_SELECT_INPUT          at 16#430# range 0 .. 31;
      ENET0_RXDATA_SELECT_INPUT       at 16#434# range 0 .. 31;
      ENET1_RXDATA_SELECT_INPUT       at 16#438# range 0 .. 31;
      ENET_RXEN_SELECT_INPUT          at 16#43C# range 0 .. 31;
      ENET_RXERR_SELECT_INPUT         at 16#440# range 0 .. 31;
      ENET0_TIMER_SELECT_INPUT        at 16#444# range 0 .. 31;
      ENET_TXCLK_SELECT_INPUT         at 16#448# range 0 .. 31;
      FLEXCAN1_RX_SELECT_INPUT        at 16#44C# range 0 .. 31;
      FLEXCAN2_RX_SELECT_INPUT        at 16#450# range 0 .. 31;
      FLEXPWM1_PWMA3_SELECT_INPUT     at 16#454# range 0 .. 31;
      FLEXPWM1_PWMA0_SELECT_INPUT     at 16#458# range 0 .. 31;
      FLEXPWM1_PWMA1_SELECT_INPUT     at 16#45C# range 0 .. 31;
      FLEXPWM1_PWMA2_SELECT_INPUT     at 16#460# range 0 .. 31;
      FLEXPWM1_PWMB3_SELECT_INPUT     at 16#464# range 0 .. 31;
      FLEXPWM1_PWMB0_SELECT_INPUT     at 16#468# range 0 .. 31;
      FLEXPWM1_PWMB1_SELECT_INPUT     at 16#46C# range 0 .. 31;
      FLEXPWM1_PWMB2_SELECT_INPUT     at 16#470# range 0 .. 31;
      FLEXPWM2_PWMA3_SELECT_INPUT     at 16#474# range 0 .. 31;
      FLEXPWM2_PWMA0_SELECT_INPUT     at 16#478# range 0 .. 31;
      FLEXPWM2_PWMA1_SELECT_INPUT     at 16#47C# range 0 .. 31;
      FLEXPWM2_PWMA2_SELECT_INPUT     at 16#480# range 0 .. 31;
      FLEXPWM2_PWMB3_SELECT_INPUT     at 16#484# range 0 .. 31;
      FLEXPWM2_PWMB0_SELECT_INPUT     at 16#488# range 0 .. 31;
      FLEXPWM2_PWMB1_SELECT_INPUT     at 16#48C# range 0 .. 31;
      FLEXPWM2_PWMB2_SELECT_INPUT     at 16#490# range 0 .. 31;
      FLEXPWM4_PWMA0_SELECT_INPUT     at 16#494# range 0 .. 31;
      FLEXPWM4_PWMA1_SELECT_INPUT     at 16#498# range 0 .. 31;
      FLEXPWM4_PWMA2_SELECT_INPUT     at 16#49C# range 0 .. 31;
      FLEXPWM4_PWMA3_SELECT_INPUT     at 16#4A0# range 0 .. 31;
      FLEXSPIA_DQS_SELECT_INPUT       at 16#4A4# range 0 .. 31;
      FLEXSPIA_DATA0_SELECT_INPUT     at 16#4A8# range 0 .. 31;
      FLEXSPIA_DATA1_SELECT_INPUT     at 16#4AC# range 0 .. 31;
      FLEXSPIA_DATA2_SELECT_INPUT     at 16#4B0# range 0 .. 31;
      FLEXSPIA_DATA3_SELECT_INPUT     at 16#4B4# range 0 .. 31;
      FLEXSPIB_DATA0_SELECT_INPUT     at 16#4B8# range 0 .. 31;
      FLEXSPIB_DATA1_SELECT_INPUT     at 16#4BC# range 0 .. 31;
      FLEXSPIB_DATA2_SELECT_INPUT     at 16#4C0# range 0 .. 31;
      FLEXSPIB_DATA3_SELECT_INPUT     at 16#4C4# range 0 .. 31;
      FLEXSPIA_SCK_SELECT_INPUT       at 16#4C8# range 0 .. 31;
      LPI2C1_SCL_SELECT_INPUT         at 16#4CC# range 0 .. 31;
      LPI2C1_SDA_SELECT_INPUT         at 16#4D0# range 0 .. 31;
      LPI2C2_SCL_SELECT_INPUT         at 16#4D4# range 0 .. 31;
      LPI2C2_SDA_SELECT_INPUT         at 16#4D8# range 0 .. 31;
      LPI2C3_SCL_SELECT_INPUT         at 16#4DC# range 0 .. 31;
      LPI2C3_SDA_SELECT_INPUT         at 16#4E0# range 0 .. 31;
      LPI2C4_SCL_SELECT_INPUT         at 16#4E4# range 0 .. 31;
      LPI2C4_SDA_SELECT_INPUT         at 16#4E8# range 0 .. 31;
      LPSPI1_PCS0_SELECT_INPUT        at 16#4EC# range 0 .. 31;
      LPSPI1_SCK_SELECT_INPUT         at 16#4F0# range 0 .. 31;
      LPSPI1_SDI_SELECT_INPUT         at 16#4F4# range 0 .. 31;
      LPSPI1_SDO_SELECT_INPUT         at 16#4F8# range 0 .. 31;
      LPSPI2_PCS0_SELECT_INPUT        at 16#4FC# range 0 .. 31;
      LPSPI2_SCK_SELECT_INPUT         at 16#500# range 0 .. 31;
      LPSPI2_SDI_SELECT_INPUT         at 16#504# range 0 .. 31;
      LPSPI2_SDO_SELECT_INPUT         at 16#508# range 0 .. 31;
      LPSPI3_PCS0_SELECT_INPUT        at 16#50C# range 0 .. 31;
      LPSPI3_SCK_SELECT_INPUT         at 16#510# range 0 .. 31;
      LPSPI3_SDI_SELECT_INPUT         at 16#514# range 0 .. 31;
      LPSPI3_SDO_SELECT_INPUT         at 16#518# range 0 .. 31;
      LPSPI4_PCS0_SELECT_INPUT        at 16#51C# range 0 .. 31;
      LPSPI4_SCK_SELECT_INPUT         at 16#520# range 0 .. 31;
      LPSPI4_SDI_SELECT_INPUT         at 16#524# range 0 .. 31;
      LPSPI4_SDO_SELECT_INPUT         at 16#528# range 0 .. 31;
      LPUART2_RX_SELECT_INPUT         at 16#52C# range 0 .. 31;
      LPUART2_TX_SELECT_INPUT         at 16#530# range 0 .. 31;
      LPUART3_CTS_B_SELECT_INPUT      at 16#534# range 0 .. 31;
      LPUART3_RX_SELECT_INPUT         at 16#538# range 0 .. 31;
      LPUART3_TX_SELECT_INPUT         at 16#53C# range 0 .. 31;
      LPUART4_RX_SELECT_INPUT         at 16#540# range 0 .. 31;
      LPUART4_TX_SELECT_INPUT         at 16#544# range 0 .. 31;
      LPUART5_RX_SELECT_INPUT         at 16#548# range 0 .. 31;
      LPUART5_TX_SELECT_INPUT         at 16#54C# range 0 .. 31;
      LPUART6_RX_SELECT_INPUT         at 16#550# range 0 .. 31;
      LPUART6_TX_SELECT_INPUT         at 16#554# range 0 .. 31;
      LPUART7_RX_SELECT_INPUT         at 16#558# range 0 .. 31;
      LPUART7_TX_SELECT_INPUT         at 16#55C# range 0 .. 31;
      LPUART8_RX_SELECT_INPUT         at 16#560# range 0 .. 31;
      LPUART8_TX_SELECT_INPUT         at 16#564# range 0 .. 31;
      NMI_SELECT_INPUT                at 16#568# range 0 .. 31;
      QTIMER2_TIMER0_SELECT_INPUT     at 16#56C# range 0 .. 31;
      QTIMER2_TIMER1_SELECT_INPUT     at 16#570# range 0 .. 31;
      QTIMER2_TIMER2_SELECT_INPUT     at 16#574# range 0 .. 31;
      QTIMER2_TIMER3_SELECT_INPUT     at 16#578# range 0 .. 31;
      QTIMER3_TIMER0_SELECT_INPUT     at 16#57C# range 0 .. 31;
      QTIMER3_TIMER1_SELECT_INPUT     at 16#580# range 0 .. 31;
      QTIMER3_TIMER2_SELECT_INPUT     at 16#584# range 0 .. 31;
      QTIMER3_TIMER3_SELECT_INPUT     at 16#588# range 0 .. 31;
      SAI1_MCLK2_SELECT_INPUT         at 16#58C# range 0 .. 31;
      SAI1_RX_BCLK_SELECT_INPUT       at 16#590# range 0 .. 31;
      SAI1_RX_DATA0_SELECT_INPUT      at 16#594# range 0 .. 31;
      SAI1_RX_DATA1_SELECT_INPUT      at 16#598# range 0 .. 31;
      SAI1_RX_DATA2_SELECT_INPUT      at 16#59C# range 0 .. 31;
      SAI1_RX_DATA3_SELECT_INPUT      at 16#5A0# range 0 .. 31;
      SAI1_RX_SYNC_SELECT_INPUT       at 16#5A4# range 0 .. 31;
      SAI1_TX_BCLK_SELECT_INPUT       at 16#5A8# range 0 .. 31;
      SAI1_TX_SYNC_SELECT_INPUT       at 16#5AC# range 0 .. 31;
      SAI2_MCLK2_SELECT_INPUT         at 16#5B0# range 0 .. 31;
      SAI2_RX_BCLK_SELECT_INPUT       at 16#5B4# range 0 .. 31;
      SAI2_RX_DATA0_SELECT_INPUT      at 16#5B8# range 0 .. 31;
      SAI2_RX_SYNC_SELECT_INPUT       at 16#5BC# range 0 .. 31;
      SAI2_TX_BCLK_SELECT_INPUT       at 16#5C0# range 0 .. 31;
      SAI2_TX_SYNC_SELECT_INPUT       at 16#5C4# range 0 .. 31;
      SPDIF_IN_SELECT_INPUT           at 16#5C8# range 0 .. 31;
      USB_OTG2_OC_SELECT_INPUT        at 16#5CC# range 0 .. 31;
      USB_OTG1_OC_SELECT_INPUT        at 16#5D0# range 0 .. 31;
      USDHC1_CD_B_SELECT_INPUT        at 16#5D4# range 0 .. 31;
      USDHC1_WP_SELECT_INPUT          at 16#5D8# range 0 .. 31;
      USDHC2_CLK_SELECT_INPUT         at 16#5DC# range 0 .. 31;
      USDHC2_CD_B_SELECT_INPUT        at 16#5E0# range 0 .. 31;
      USDHC2_CMD_SELECT_INPUT         at 16#5E4# range 0 .. 31;
      USDHC2_DATA0_SELECT_INPUT       at 16#5E8# range 0 .. 31;
      USDHC2_DATA1_SELECT_INPUT       at 16#5EC# range 0 .. 31;
      USDHC2_DATA2_SELECT_INPUT       at 16#5F0# range 0 .. 31;
      USDHC2_DATA3_SELECT_INPUT       at 16#5F4# range 0 .. 31;
      USDHC2_DATA4_SELECT_INPUT       at 16#5F8# range 0 .. 31;
      USDHC2_DATA5_SELECT_INPUT       at 16#5FC# range 0 .. 31;
      USDHC2_DATA6_SELECT_INPUT       at 16#600# range 0 .. 31;
      USDHC2_DATA7_SELECT_INPUT       at 16#604# range 0 .. 31;
      USDHC2_WP_SELECT_INPUT          at 16#608# range 0 .. 31;
      XBAR1_IN02_SELECT_INPUT         at 16#60C# range 0 .. 31;
      XBAR1_IN03_SELECT_INPUT         at 16#610# range 0 .. 31;
      XBAR1_IN04_SELECT_INPUT         at 16#614# range 0 .. 31;
      XBAR1_IN05_SELECT_INPUT         at 16#618# range 0 .. 31;
      XBAR1_IN06_SELECT_INPUT         at 16#61C# range 0 .. 31;
      XBAR1_IN07_SELECT_INPUT         at 16#620# range 0 .. 31;
      XBAR1_IN08_SELECT_INPUT         at 16#624# range 0 .. 31;
      XBAR1_IN09_SELECT_INPUT         at 16#628# range 0 .. 31;
      XBAR1_IN17_SELECT_INPUT         at 16#62C# range 0 .. 31;
      XBAR1_IN18_SELECT_INPUT         at 16#630# range 0 .. 31;
      XBAR1_IN20_SELECT_INPUT         at 16#634# range 0 .. 31;
      XBAR1_IN22_SELECT_INPUT         at 16#638# range 0 .. 31;
      XBAR1_IN23_SELECT_INPUT         at 16#63C# range 0 .. 31;
      XBAR1_IN24_SELECT_INPUT         at 16#640# range 0 .. 31;
      XBAR1_IN14_SELECT_INPUT         at 16#644# range 0 .. 31;
      XBAR1_IN15_SELECT_INPUT         at 16#648# range 0 .. 31;
      XBAR1_IN16_SELECT_INPUT         at 16#64C# range 0 .. 31;
      XBAR1_IN25_SELECT_INPUT         at 16#650# range 0 .. 31;
      XBAR1_IN19_SELECT_INPUT         at 16#654# range 0 .. 31;
      XBAR1_IN21_SELECT_INPUT         at 16#658# range 0 .. 31;
   end record;

   --  IOMUXC
   IOMUXC_Periph : aliased IOMUXC_Peripheral
     with Import, Address => System'To_Address (16#401F8000#);

end NRF_SVD.IOMUXC;
