{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726531574700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726531574701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 18:06:14 2024 " "Processing started: Mon Sep 16 18:06:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726531574701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531574701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2Arqui2 -c proyecto2Arqui2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531574701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726531575120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726531575120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackstage/writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writebackstage/writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/processor.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemoryory " "Found entity 1: instructionMemoryory" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryory " "Found entity 1: dataMemoryory" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executestage/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file executestage/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchstage/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchstage/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetchStage/fetch.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/vector_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/vector_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_reg_file " "Found entity 1: vector_reg_file" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/scalar_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/scalar_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scalar_reg_file " "Found entity 1: scalar_reg_file" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/registerfiles/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/registerfiles/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "decoderStage/registerFiles/reg_file.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderstage/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderstage/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoderStage/decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/vector_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/vector_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vector_extender " "Found entity 1: vector_extender" {  } { { "common/vector_extender.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/vector_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_en " "Found entity 1: register_en" {  } { { "common/register_en.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "common/register.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe_vect.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe_vect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_vect " "Found entity 1: pipe_vect" {  } { { "common/pipe_vect.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe_vect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "common/pipe.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/logic_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file common/logic_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_decoder " "Found entity 1: logic_decoder" {  } { { "common/logic_decoder.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/common/logic_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726531583223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst writeback.sv(23) " "Verilog HDL Implicit Net warning at writeback.sv(23): created implicit net for \"rst\"" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dataMemoryory data_memory.sv(12) " "Verilog HDL Parameter Declaration warning at data_memory.sv(12): Parameter Declaration in module \"dataMemoryory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726531583223 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "dataMemoryory data_memory.sv(13) " "Verilog HDL Parameter Declaration warning at data_memory.sv(13): Parameter Declaration in module \"dataMemoryory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1726531583223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726531583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "processor/top.sv" "proc" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch processor:proc\|fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"processor:proc\|fetch:fetch_stage\"" {  } { { "processor/processor.sv" "fetch_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|fetch:fetch_stage\|register:pcReg " "Elaborating entity \"register\" for hierarchy \"processor:proc\|fetch:fetch_stage\|register:pcReg\"" {  } { { "fetchStage/fetch.sv" "pcReg" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|fetch:fetch_stage\|register:pcWr_delay " "Elaborating entity \"register\" for hierarchy \"processor:proc\|fetch:fetch_stage\|register:pcWr_delay\"" {  } { { "fetchStage/fetch.sv" "pcWr_delay" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemoryory processor:proc\|fetch:fetch_stage\|instructionMemoryory:rom " "Elaborating entity \"instructionMemoryory\" for hierarchy \"processor:proc\|fetch:fetch_stage\|instructionMemoryory:rom\"" {  } { { "fetchStage/fetch.sv" "rom" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/fetchStage/fetch.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583313 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ROM instruction_memory.sv(3) " "Verilog HDL warning at instruction_memory.sv(3): object ROM used but never assigned" {  } { { "memory/instruction_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/instruction_memory.sv" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726531583313 "|top|processor:proc|fetch:fetch_stage|instructionMemoryory:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe processor:proc\|pipe:p_fetchDecode " "Elaborating entity \"pipe\" for hierarchy \"processor:proc\|pipe:p_fetchDecode\"" {  } { { "processor/processor.sv" "p_fetchDecode" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:proc\|decoder:decoder_stage " "Elaborating entity \"decoder\" for hierarchy \"processor:proc\|decoder:decoder_stage\"" {  } { { "processor/processor.sv" "decoder_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file processor:proc\|reg_file:registerFile " "Elaborating entity \"reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\"" {  } { { "processor/processor.sv" "registerFile" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scalar_reg_file processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters " "Elaborating entity \"scalar_reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "scalarRegisters" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_decoder processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|logic_decoder:regWrDecoder " "Elaborating entity \"logic_decoder\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|logic_decoder:regWrDecoder\"" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "regWrDecoder" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_en processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|register_en:REGISTER_BLOCK\[0\].r " "Elaborating entity \"register_en\" for hierarchy \"processor:proc\|reg_file:registerFile\|scalar_reg_file:scalarRegisters\|register_en:REGISTER_BLOCK\[0\].r\"" {  } { { "decoderStage/registerFiles/scalar_reg_file.sv" "REGISTER_BLOCK\[0\].r" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/scalar_reg_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_extender processor:proc\|reg_file:registerFile\|vector_extender:scalar_reg1_extender " "Elaborating entity \"vector_extender\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_extender:scalar_reg1_extender\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "scalar_reg1_extender" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_reg_file processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters " "Elaborating entity \"vector_reg_file\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\"" {  } { { "decoderStage/registerFiles/reg_file.sv" "vectorialRegisters" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/reg_file.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583356 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_NOut " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_NOut\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726531583366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_decoder processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|logic_decoder:regWrDecoder " "Elaborating entity \"logic_decoder\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|logic_decoder:regWrDecoder\"" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "regWrDecoder" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|register:VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r " "Elaborating entity \"register\" for hierarchy \"processor:proc\|reg_file:registerFile\|vector_reg_file:vectorialRegisters\|register:VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r\"" {  } { { "decoderStage/registerFiles/vector_reg_file.sv" "VECTOR_BLOCK\[0\].REGISTER_BLOCK\[0\].r" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/decoderStage/registerFiles/vector_reg_file.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pDecodeExecute " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pDecodeExecute\"" {  } { { "processor/processor.sv" "pDecodeExecute" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute processor:proc\|execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"processor:proc\|execute:execute_stage\"" {  } { { "processor/processor.sv" "execute_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.sv(40) " "Verilog HDL assignment warning at execute.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "executeStage/execute.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726531583409 "|top|processor:proc|execute:execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:proc\|execute:execute_stage\|alu:alu_block\[0\].alu " "Elaborating entity \"alu\" for hierarchy \"processor:proc\|execute:execute_stage\|alu:alu_block\[0\].alu\"" {  } { { "executeStage/execute.sv" "alu_block\[0\].alu" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/execute.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.sv(19) " "Verilog HDL assignment warning at alu.sv(19): truncated value with size 32 to match size of target (16)" {  } { { "executeStage/alu.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/executeStage/alu.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726531583422 "|top|processor:proc|execute:execute_stage|alu:alu_block[0].alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pExecuteMemory " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pExecuteMemory\"" {  } { { "processor/processor.sv" "pExecuteMemory" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback processor:proc\|writeback:writeback_stage " "Elaborating entity \"writeback\" for hierarchy \"processor:proc\|writeback:writeback_stage\"" {  } { { "processor/processor.sv" "writeback_stage" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583444 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "writeback.sv(48) " "Verilog HDL Case Statement warning at writeback.sv(48): incomplete case statement has no default case item" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rst 0 writeback.sv(23) " "Net \"rst\" at writeback.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[0\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[0\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[1\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[1\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[2\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[2\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[0\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[0\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[1\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[1\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[2\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[2\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[3\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[3\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[4\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[4\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[5\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[5\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[6\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[6\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[7\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[7\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[8\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[8\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[9\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[9\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[10\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[10\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[11\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[11\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[12\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[12\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[13\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[13\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[14\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[14\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeBackDataTMP\[3\]\[15\] writeback.sv(48) " "Inferred latch for \"writeBackDataTMP\[3\]\[15\]\" at writeback.sv(48)" {  } { { "writebackStage/writeback.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531583446 "|top|processor:proc|writeback:writeback_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|writeback:writeback_stage\|pipe_vect:pMemory_chip " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|writeback:writeback_stage\|pipe_vect:pMemory_chip\"" {  } { { "writebackStage/writeback.sv" "pMemory_chip" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemoryory processor:proc\|writeback:writeback_stage\|dataMemoryory:dataMemory " "Elaborating entity \"dataMemoryory\" for hierarchy \"processor:proc\|writeback:writeback_stage\|dataMemoryory:dataMemory\"" {  } { { "writebackStage/writeback.sv" "dataMemory" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/writebackStage/writeback.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531583481 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.sv(41) " "Verilog HDL warning at data_memory.sv(41): ignoring unsupported system task" {  } { { "memory/data_memory.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/memory/data_memory.sv" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1726531584200 "|top|processor:proc|writeback:writeback_stage|dataMemoryory:dataMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_vect processor:proc\|pipe_vect:pMemory_chip " "Elaborating entity \"pipe_vect\" for hierarchy \"processor:proc\|pipe_vect:pMemory_chip\"" {  } { { "processor/processor.sv" "pMemory_chip" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/processor.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531584252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726531590619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726531590889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726531590889 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726531590936 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "processor/top.sv" "" { Text "C:/cosas_nacho/GitHub/SIMDProcessor/proyecto2Arqui2/processor/top.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726531590936 "|top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726531590936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726531590940 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726531590940 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726531590940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5119 " "Peak virtual memory: 5119 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726531590959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 18:06:30 2024 " "Processing ended: Mon Sep 16 18:06:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726531590959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726531590959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726531590959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726531590959 ""}
