<stg><name>calculateLayer3</name>


<trans_list>

<trans id="688" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
entry:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
entry:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer2_Weights_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %conv_buff = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_buff"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %conv_buff_addr = getelementptr i32 %conv_buff, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_buff_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %conv_buff_addr_1 = getelementptr i32 %conv_buff, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="conv_buff_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %conv_buff_addr_2 = getelementptr i32 %conv_buff, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="conv_buff_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %conv_buff_addr_3 = getelementptr i32 %conv_buff, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="conv_buff_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %conv_buff_addr_4 = getelementptr i32 %conv_buff, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="conv_buff_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %conv_buff_addr_5 = getelementptr i32 %conv_buff, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="conv_buff_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %conv_buff_addr_6 = getelementptr i32 %conv_buff, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="conv_buff_addr_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %conv_buff_addr_7 = getelementptr i32 %conv_buff, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="conv_buff_addr_7"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %conv_buff_addr_8 = getelementptr i32 %conv_buff, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="conv_buff_addr_8"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %conv_buff_addr_9 = getelementptr i32 %conv_buff, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="conv_buff_addr_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17 %store_ln0 = store i11 0, i11 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:18 %store_ln73 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:19 %store_ln0 = store i6 0, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:20 %store_ln73 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:21 %store_ln73 = store i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
entry:22 %br_ln76 = br void %VITIS_LOOP_81_4

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_81_4:0 %indvar_flatten12_load = load i11 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_4:1 %icmp_ln76 = icmp_eq  i11 %indvar_flatten12_load, i11 1250

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_81_4:2 %add_ln76 = add i11 %indvar_flatten12_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_81_4:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc55, void %for.end57

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc55:0 %k_load = load i3 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc55:1 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc55:2 %indvar_flatten_load = load i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc55:6 %icmp_ln77 = icmp_eq  i6 %indvar_flatten_load, i6 25

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc55:7 %select_ln73 = select i1 %icmp_ln77, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:8 %xor_ln73 = xor i1 %icmp_ln77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:9 %icmp_ln78 = icmp_eq  i3 %k_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:10 %and_ln73 = and i1 %icmp_ln78, i1 %xor_ln73

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:13 %add_ln77 = add i3 %select_ln73, i3 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc55:14 %or_ln73 = or i1 %and_ln73, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc55:15 %select_ln73_1 = select i1 %or_ln73, i3 0, i3 %k_load

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc55:16 %select_ln77 = select i1 %and_ln73, i3 %add_ln77, i3 %select_ln73

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="3">
<![CDATA[
for.inc55:19 %zext_ln77 = zext i3 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:22 %empty_31 = mul i8 %zext_ln77, i8 26

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="8">
<![CDATA[
for.inc55:23 %empty_32 = trunc i8 %empty_31

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:31 %Layer2_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
for.inc55:33 %tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln73_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="4">
<![CDATA[
for.inc55:35 %zext_ln87_1 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:36 %add_ln87 = add i7 %zext_ln87_1, i7 %empty_32

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:37 %zext_ln87_2 = zext i7 %add_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:38 %Layer2_Neurons_CPU_addr = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_2

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:39 %Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:43 %or_ln87 = or i4 %tmp_8, i4 1

]]></Node>
<StgValue><ssdm name="or_ln87"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="4">
<![CDATA[
for.inc55:45 %zext_ln87_4 = zext i4 %or_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:46 %add_ln87_1 = add i7 %zext_ln87_4, i7 %empty_32

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:47 %zext_ln87_5 = zext i7 %add_ln87_1

]]></Node>
<StgValue><ssdm name="zext_ln87_5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:48 %Layer2_Neurons_CPU_addr_1 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_5

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:49 %Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc55:286 %add_ln78 = add i3 %select_ln73_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc55:287 %add_ln77_1 = add i6 %indvar_flatten_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc55:288 %select_ln77_1 = select i1 %icmp_ln77, i6 1, i6 %add_ln77_1

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:289 %store_ln76 = store i11 %add_ln76, i11 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:291 %store_ln77 = store i6 %select_ln77_1, i6 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:292 %store_ln73 = store i3 %select_ln77, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:293 %store_ln73 = store i3 %add_ln78, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:39 %Layer2_Neurons_CPU_load = load i10 %Layer2_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc55:40 %p_027 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr, i32 %Layer2_Neurons_CPU_load, i1 1

]]></Node>
<StgValue><ssdm name="p_027"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:41 %Layer2_Weights_stream_read_1 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:49 %Layer2_Neurons_CPU_load_1 = load i10 %Layer2_Neurons_CPU_addr_1

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:55 %add_ln87_2 = add i4 %tmp_8, i4 2

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="4">
<![CDATA[
for.inc55:57 %zext_ln87_7 = zext i4 %add_ln87_2

]]></Node>
<StgValue><ssdm name="zext_ln87_7"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:58 %add_ln87_3 = add i7 %zext_ln87_7, i7 %empty_32

]]></Node>
<StgValue><ssdm name="add_ln87_3"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:59 %zext_ln87_8 = zext i7 %add_ln87_3

]]></Node>
<StgValue><ssdm name="zext_ln87_8"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:60 %Layer2_Neurons_CPU_addr_2 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_8

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:61 %Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:67 %add_ln87_4 = add i4 %tmp_8, i4 3

]]></Node>
<StgValue><ssdm name="add_ln87_4"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="4">
<![CDATA[
for.inc55:69 %zext_ln87_10 = zext i4 %add_ln87_4

]]></Node>
<StgValue><ssdm name="zext_ln87_10"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:70 %add_ln87_5 = add i7 %zext_ln87_10, i7 %empty_32

]]></Node>
<StgValue><ssdm name="add_ln87_5"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:71 %zext_ln87_11 = zext i7 %add_ln87_5

]]></Node>
<StgValue><ssdm name="zext_ln87_11"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:72 %Layer2_Neurons_CPU_addr_3 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_11

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:73 %Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:25 %empty_34 = add i7 %empty_32, i7 13

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:42 %bitcast_ln88 = bitcast i32 %Layer2_Weights_stream_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln88"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:50 %p_s = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_1, i32 %Layer2_Neurons_CPU_load_1, i1 1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:51 %mul = fmul i32 %p_s, i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:53 %Layer2_Weights_stream_read_2 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_2"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:61 %Layer2_Neurons_CPU_load_2 = load i10 %Layer2_Neurons_CPU_addr_2

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_2"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:73 %Layer2_Neurons_CPU_load_3 = load i10 %Layer2_Neurons_CPU_addr_3

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_3"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc55:79 %add_ln87_6 = add i4 %tmp_8, i4 4

]]></Node>
<StgValue><ssdm name="add_ln87_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="4">
<![CDATA[
for.inc55:81 %zext_ln87_13 = zext i4 %add_ln87_6

]]></Node>
<StgValue><ssdm name="zext_ln87_13"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:82 %add_ln87_7 = add i7 %zext_ln87_13, i7 %empty_32

]]></Node>
<StgValue><ssdm name="add_ln87_7"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:83 %zext_ln87_14 = zext i7 %add_ln87_7

]]></Node>
<StgValue><ssdm name="zext_ln87_14"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:84 %Layer2_Neurons_CPU_addr_4 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_14

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_4"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:85 %Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_4"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:91 %add_ln87_8 = add i7 %zext_ln87_1, i7 %empty_34

]]></Node>
<StgValue><ssdm name="add_ln87_8"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:92 %zext_ln87_15 = zext i7 %add_ln87_8

]]></Node>
<StgValue><ssdm name="zext_ln87_15"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:93 %Layer2_Neurons_CPU_addr_5 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_15

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:94 %Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="7">
<![CDATA[
for.inc55:26 %p_cast6 = zext i7 %empty_34

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:32 %somme = bitcast i32 %Layer2_Weights_stream_read

]]></Node>
<StgValue><ssdm name="somme"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:44 %zext_ln87_3 = zext i4 %or_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:51 %mul = fmul i32 %p_s, i32 %bitcast_ln88

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:52 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:54 %bitcast_ln88_1 = bitcast i32 %Layer2_Weights_stream_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln88_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:62 %p_1 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_2, i32 %Layer2_Neurons_CPU_load_2, i1 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:63 %mul31_s = fmul i32 %p_1, i32 %bitcast_ln88_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:65 %Layer2_Weights_stream_read_3 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_3"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:85 %Layer2_Neurons_CPU_load_4 = load i10 %Layer2_Neurons_CPU_addr_4

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:94 %Layer2_Neurons_CPU_load_5 = load i10 %Layer2_Neurons_CPU_addr_5

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_5"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:100 %add_ln87_9 = add i8 %zext_ln87_3, i8 %p_cast6

]]></Node>
<StgValue><ssdm name="add_ln87_9"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:101 %zext_ln87_16 = zext i8 %add_ln87_9

]]></Node>
<StgValue><ssdm name="zext_ln87_16"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:102 %Layer2_Neurons_CPU_addr_6 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_16

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_6"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:103 %Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_6"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc55:109 %add_ln87_10 = add i7 %zext_ln87_7, i7 %empty_34

]]></Node>
<StgValue><ssdm name="add_ln87_10"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="7">
<![CDATA[
for.inc55:110 %zext_ln87_17 = zext i7 %add_ln87_10

]]></Node>
<StgValue><ssdm name="zext_ln87_17"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:111 %Layer2_Neurons_CPU_addr_7 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_17

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:112 %Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="202" st_id="5" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:52 %somme_1 = fadd i32 %somme, i32 %mul

]]></Node>
<StgValue><ssdm name="somme_1"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:63 %mul31_s = fmul i32 %p_1, i32 %bitcast_ln88_1

]]></Node>
<StgValue><ssdm name="mul31_s"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:66 %bitcast_ln88_2 = bitcast i32 %Layer2_Weights_stream_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln88_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:68 %zext_ln87_9 = zext i4 %add_ln87_4

]]></Node>
<StgValue><ssdm name="zext_ln87_9"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:74 %p_2 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_3, i1 1

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:75 %mul31_5 = fmul i32 %p_2, i32 %bitcast_ln88_2

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:77 %Layer2_Weights_stream_read_4 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_4"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:80 %zext_ln87_12 = zext i4 %add_ln87_6

]]></Node>
<StgValue><ssdm name="zext_ln87_12"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:103 %Layer2_Neurons_CPU_load_6 = load i10 %Layer2_Neurons_CPU_addr_6

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_6"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:112 %Layer2_Neurons_CPU_load_7 = load i10 %Layer2_Neurons_CPU_addr_7

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_7"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:118 %add_ln87_11 = add i8 %zext_ln87_9, i8 %p_cast6

]]></Node>
<StgValue><ssdm name="add_ln87_11"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:119 %zext_ln87_18 = zext i8 %add_ln87_11

]]></Node>
<StgValue><ssdm name="zext_ln87_18"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:120 %Layer2_Neurons_CPU_addr_8 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_18

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_8"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:121 %Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_8"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:127 %add_ln87_12 = add i8 %zext_ln87_12, i8 %p_cast6

]]></Node>
<StgValue><ssdm name="add_ln87_12"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:128 %zext_ln87_19 = zext i8 %add_ln87_12

]]></Node>
<StgValue><ssdm name="zext_ln87_19"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:129 %Layer2_Neurons_CPU_addr_9 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_19

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_9"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:130 %Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="220" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:27 %empty_35 = add i8 %empty_31, i8 26

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:34 %zext_ln87 = zext i4 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:64 %somme_2 = fadd i32 %somme_1, i32 %mul31_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:75 %mul31_5 = fmul i32 %p_2, i32 %bitcast_ln88_2

]]></Node>
<StgValue><ssdm name="mul31_5"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:78 %bitcast_ln88_3 = bitcast i32 %Layer2_Weights_stream_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln88_3"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:86 %p_3 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_4, i1 1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:87 %mul31_6 = fmul i32 %p_3, i32 %bitcast_ln88_3

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:89 %Layer2_Weights_stream_read_5 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_5"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:121 %Layer2_Neurons_CPU_load_8 = load i10 %Layer2_Neurons_CPU_addr_8

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_8"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:130 %Layer2_Neurons_CPU_load_9 = load i10 %Layer2_Neurons_CPU_addr_9

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_9"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:136 %add_ln87_13 = add i8 %zext_ln87, i8 %empty_35

]]></Node>
<StgValue><ssdm name="add_ln87_13"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:137 %zext_ln87_20 = zext i8 %add_ln87_13

]]></Node>
<StgValue><ssdm name="zext_ln87_20"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:138 %Layer2_Neurons_CPU_addr_10 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_20

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_10"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:139 %Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_10"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:145 %add_ln87_14 = add i8 %zext_ln87_3, i8 %empty_35

]]></Node>
<StgValue><ssdm name="add_ln87_14"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:146 %zext_ln87_21 = zext i8 %add_ln87_14

]]></Node>
<StgValue><ssdm name="zext_ln87_21"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:147 %Layer2_Neurons_CPU_addr_11 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_21

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_11"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:148 %Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="4">
<![CDATA[
for.inc55:56 %zext_ln87_6 = zext i4 %add_ln87_2

]]></Node>
<StgValue><ssdm name="zext_ln87_6"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:64 %somme_2 = fadd i32 %somme_1, i32 %mul31_s

]]></Node>
<StgValue><ssdm name="somme_2"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:87 %mul31_6 = fmul i32 %p_3, i32 %bitcast_ln88_3

]]></Node>
<StgValue><ssdm name="mul31_6"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:90 %bitcast_ln88_4 = bitcast i32 %Layer2_Weights_stream_read_5

]]></Node>
<StgValue><ssdm name="bitcast_ln88_4"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:95 %p_4 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_5, i1 1

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:96 %mul31_7 = fmul i32 %p_4, i32 %bitcast_ln88_4

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:98 %Layer2_Weights_stream_read_6 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_6"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:139 %Layer2_Neurons_CPU_load_10 = load i10 %Layer2_Neurons_CPU_addr_10

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_10"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:148 %Layer2_Neurons_CPU_load_11 = load i10 %Layer2_Neurons_CPU_addr_11

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_11"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:154 %add_ln87_15 = add i8 %zext_ln87_6, i8 %empty_35

]]></Node>
<StgValue><ssdm name="add_ln87_15"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:155 %zext_ln87_22 = zext i8 %add_ln87_15

]]></Node>
<StgValue><ssdm name="zext_ln87_22"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:156 %Layer2_Neurons_CPU_addr_12 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_22

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_12"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:157 %Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_12"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:163 %add_ln87_16 = add i8 %zext_ln87_9, i8 %empty_35

]]></Node>
<StgValue><ssdm name="add_ln87_16"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:164 %zext_ln87_23 = zext i8 %add_ln87_16

]]></Node>
<StgValue><ssdm name="zext_ln87_23"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:165 %Layer2_Neurons_CPU_addr_13 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_23

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_13"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:166 %Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="255" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:28 %empty_36 = add i8 %empty_31, i8 39

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:76 %somme_3 = fadd i32 %somme_2, i32 %mul31_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:96 %mul31_7 = fmul i32 %p_4, i32 %bitcast_ln88_4

]]></Node>
<StgValue><ssdm name="mul31_7"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:99 %bitcast_ln88_5 = bitcast i32 %Layer2_Weights_stream_read_6

]]></Node>
<StgValue><ssdm name="bitcast_ln88_5"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:104 %p_5 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_2, i32 %Layer2_Neurons_CPU_load_6, i1 1

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:105 %mul31_1 = fmul i32 %p_5, i32 %bitcast_ln88_5

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:107 %Layer2_Weights_stream_read_7 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_7"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:157 %Layer2_Neurons_CPU_load_12 = load i10 %Layer2_Neurons_CPU_addr_12

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_12"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:166 %Layer2_Neurons_CPU_load_13 = load i10 %Layer2_Neurons_CPU_addr_13

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_13"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:172 %add_ln87_17 = add i8 %zext_ln87_12, i8 %empty_35

]]></Node>
<StgValue><ssdm name="add_ln87_17"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:173 %zext_ln87_24 = zext i8 %add_ln87_17

]]></Node>
<StgValue><ssdm name="zext_ln87_24"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:174 %Layer2_Neurons_CPU_addr_14 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_24

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_14"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:175 %Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_14"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:181 %add_ln87_18 = add i8 %zext_ln87, i8 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln87_18"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:182 %zext_ln87_25 = zext i8 %add_ln87_18

]]></Node>
<StgValue><ssdm name="zext_ln87_25"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:183 %Layer2_Neurons_CPU_addr_15 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_25

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_15"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:184 %Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="272" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:24 %empty_33 = add i8 %empty_31, i8 52

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:76 %somme_3 = fadd i32 %somme_2, i32 %mul31_5

]]></Node>
<StgValue><ssdm name="somme_3"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:105 %mul31_1 = fmul i32 %p_5, i32 %bitcast_ln88_5

]]></Node>
<StgValue><ssdm name="mul31_1"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:108 %bitcast_ln88_6 = bitcast i32 %Layer2_Weights_stream_read_7

]]></Node>
<StgValue><ssdm name="bitcast_ln88_6"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:113 %p_6 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_7, i1 1

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:114 %mul31_1_1 = fmul i32 %p_6, i32 %bitcast_ln88_6

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:116 %Layer2_Weights_stream_read_8 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_8"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:175 %Layer2_Neurons_CPU_load_14 = load i10 %Layer2_Neurons_CPU_addr_14

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_14"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:184 %Layer2_Neurons_CPU_load_15 = load i10 %Layer2_Neurons_CPU_addr_15

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_15"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:190 %add_ln87_19 = add i8 %zext_ln87_3, i8 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln87_19"/></StgValue>
</operation>

<operation id="282" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:191 %zext_ln87_26 = zext i8 %add_ln87_19

]]></Node>
<StgValue><ssdm name="zext_ln87_26"/></StgValue>
</operation>

<operation id="283" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:192 %Layer2_Neurons_CPU_addr_16 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_26

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_16"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:193 %Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_16"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:199 %add_ln87_20 = add i8 %zext_ln87_6, i8 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln87_20"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:200 %zext_ln87_27 = zext i8 %add_ln87_20

]]></Node>
<StgValue><ssdm name="zext_ln87_27"/></StgValue>
</operation>

<operation id="287" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:201 %Layer2_Neurons_CPU_addr_17 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_27

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_17"/></StgValue>
</operation>

<operation id="288" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:202 %Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_17"/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:244 %add_ln87_25 = add i8 %zext_ln87_6, i8 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln87_25"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="290" st_id="10" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:88 %somme_4 = fadd i32 %somme_3, i32 %mul31_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:114 %mul31_1_1 = fmul i32 %p_6, i32 %bitcast_ln88_6

]]></Node>
<StgValue><ssdm name="mul31_1_1"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:117 %bitcast_ln88_7 = bitcast i32 %Layer2_Weights_stream_read_8

]]></Node>
<StgValue><ssdm name="bitcast_ln88_7"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:122 %p_7 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_8, i1 1

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:123 %mul31_1_2 = fmul i32 %p_7, i32 %bitcast_ln88_7

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:125 %Layer2_Weights_stream_read_9 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_9"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:193 %Layer2_Neurons_CPU_load_16 = load i10 %Layer2_Neurons_CPU_addr_16

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_16"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:202 %Layer2_Neurons_CPU_load_17 = load i10 %Layer2_Neurons_CPU_addr_17

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_17"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:208 %add_ln87_21 = add i8 %zext_ln87_9, i8 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln87_21"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:209 %zext_ln87_28 = zext i8 %add_ln87_21

]]></Node>
<StgValue><ssdm name="zext_ln87_28"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:210 %Layer2_Neurons_CPU_addr_18 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_28

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_18"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:211 %Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_18"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:217 %add_ln87_22 = add i8 %zext_ln87_12, i8 %empty_36

]]></Node>
<StgValue><ssdm name="add_ln87_22"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:218 %zext_ln87_29 = zext i8 %add_ln87_22

]]></Node>
<StgValue><ssdm name="zext_ln87_29"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:219 %Layer2_Neurons_CPU_addr_19 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_29

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_19"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:220 %Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_19"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:226 %add_ln87_23 = add i8 %zext_ln87, i8 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln87_23"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:235 %add_ln87_24 = add i8 %zext_ln87_3, i8 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln87_24"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:253 %add_ln87_26 = add i8 %zext_ln87_9, i8 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln87_26"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc55:262 %add_ln87_27 = add i8 %zext_ln87_12, i8 %empty_33

]]></Node>
<StgValue><ssdm name="add_ln87_27"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="310" st_id="11" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:88 %somme_4 = fadd i32 %somme_3, i32 %mul31_6

]]></Node>
<StgValue><ssdm name="somme_4"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:123 %mul31_1_2 = fmul i32 %p_7, i32 %bitcast_ln88_7

]]></Node>
<StgValue><ssdm name="mul31_1_2"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:126 %bitcast_ln88_8 = bitcast i32 %Layer2_Weights_stream_read_9

]]></Node>
<StgValue><ssdm name="bitcast_ln88_8"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:131 %p_8 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_9, i1 1

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:132 %mul31_1_3 = fmul i32 %p_8, i32 %bitcast_ln88_8

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:134 %Layer2_Weights_stream_read_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_10"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:211 %Layer2_Neurons_CPU_load_18 = load i10 %Layer2_Neurons_CPU_addr_18

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_18"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:220 %Layer2_Neurons_CPU_load_19 = load i10 %Layer2_Neurons_CPU_addr_19

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_19"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:227 %zext_ln87_30 = zext i8 %add_ln87_23

]]></Node>
<StgValue><ssdm name="zext_ln87_30"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:228 %Layer2_Neurons_CPU_addr_20 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_30

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_20"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:229 %Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_20"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:236 %zext_ln87_31 = zext i8 %add_ln87_24

]]></Node>
<StgValue><ssdm name="zext_ln87_31"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:237 %Layer2_Neurons_CPU_addr_21 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_31

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_21"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:238 %Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="324" st_id="12" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %somme_5 = fadd i32 %somme_4, i32 %mul31_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:132 %mul31_1_3 = fmul i32 %p_8, i32 %bitcast_ln88_8

]]></Node>
<StgValue><ssdm name="mul31_1_3"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:135 %bitcast_ln88_9 = bitcast i32 %Layer2_Weights_stream_read_10

]]></Node>
<StgValue><ssdm name="bitcast_ln88_9"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:140 %p_9 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_10, i1 1

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:141 %mul31_1_4 = fmul i32 %p_9, i32 %bitcast_ln88_9

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:143 %Layer2_Weights_stream_read_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_11"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:229 %Layer2_Neurons_CPU_load_20 = load i10 %Layer2_Neurons_CPU_addr_20

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_20"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:238 %Layer2_Neurons_CPU_load_21 = load i10 %Layer2_Neurons_CPU_addr_21

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_21"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:245 %zext_ln87_32 = zext i8 %add_ln87_25

]]></Node>
<StgValue><ssdm name="zext_ln87_32"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:246 %Layer2_Neurons_CPU_addr_22 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_32

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_22"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:247 %Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_22"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:254 %zext_ln87_33 = zext i8 %add_ln87_26

]]></Node>
<StgValue><ssdm name="zext_ln87_33"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:255 %Layer2_Neurons_CPU_addr_23 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_33

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_23"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:256 %Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="338" st_id="13" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:97 %somme_5 = fadd i32 %somme_4, i32 %mul31_7

]]></Node>
<StgValue><ssdm name="somme_5"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:141 %mul31_1_4 = fmul i32 %p_9, i32 %bitcast_ln88_9

]]></Node>
<StgValue><ssdm name="mul31_1_4"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:144 %bitcast_ln88_10 = bitcast i32 %Layer2_Weights_stream_read_11

]]></Node>
<StgValue><ssdm name="bitcast_ln88_10"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:149 %p_10 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_3, i32 %Layer2_Neurons_CPU_load_11, i1 1

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:150 %mul31_2 = fmul i32 %p_10, i32 %bitcast_ln88_10

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:152 %Layer2_Weights_stream_read_12 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_12"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:247 %Layer2_Neurons_CPU_load_22 = load i10 %Layer2_Neurons_CPU_addr_22

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_22"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:256 %Layer2_Neurons_CPU_load_23 = load i10 %Layer2_Neurons_CPU_addr_23

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_23"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="8">
<![CDATA[
for.inc55:263 %zext_ln87_34 = zext i8 %add_ln87_27

]]></Node>
<StgValue><ssdm name="zext_ln87_34"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:264 %Layer2_Neurons_CPU_addr_24 = getelementptr i32 %Layer2_Neurons_CPU, i64 0, i64 %zext_ln87_34

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_addr_24"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:265 %Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="349" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:106 %somme_6 = fadd i32 %somme_5, i32 %mul31_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:150 %mul31_2 = fmul i32 %p_10, i32 %bitcast_ln88_10

]]></Node>
<StgValue><ssdm name="mul31_2"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:153 %bitcast_ln88_11 = bitcast i32 %Layer2_Weights_stream_read_12

]]></Node>
<StgValue><ssdm name="bitcast_ln88_11"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:158 %p_11 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_12, i1 1

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:159 %mul31_2_1 = fmul i32 %p_11, i32 %bitcast_ln88_11

]]></Node>
<StgValue><ssdm name="mul31_2_1"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:161 %Layer2_Weights_stream_read_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_13"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
for.inc55:265 %Layer2_Neurons_CPU_load_24 = load i10 %Layer2_Neurons_CPU_addr_24

]]></Node>
<StgValue><ssdm name="Layer2_Neurons_CPU_load_24"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="356" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:106 %somme_6 = fadd i32 %somme_5, i32 %mul31_1

]]></Node>
<StgValue><ssdm name="somme_6"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:159 %mul31_2_1 = fmul i32 %p_11, i32 %bitcast_ln88_11

]]></Node>
<StgValue><ssdm name="mul31_2_1"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:162 %bitcast_ln88_12 = bitcast i32 %Layer2_Weights_stream_read_13

]]></Node>
<StgValue><ssdm name="bitcast_ln88_12"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:167 %p_12 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_13, i1 1

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:168 %mul31_2_2 = fmul i32 %p_12, i32 %bitcast_ln88_12

]]></Node>
<StgValue><ssdm name="mul31_2_2"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:170 %Layer2_Weights_stream_read_14 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="362" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:115 %somme_7 = fadd i32 %somme_6, i32 %mul31_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:168 %mul31_2_2 = fmul i32 %p_12, i32 %bitcast_ln88_12

]]></Node>
<StgValue><ssdm name="mul31_2_2"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:171 %bitcast_ln88_13 = bitcast i32 %Layer2_Weights_stream_read_14

]]></Node>
<StgValue><ssdm name="bitcast_ln88_13"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:176 %p_13 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_14, i1 1

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:177 %mul31_2_3 = fmul i32 %p_13, i32 %bitcast_ln88_13

]]></Node>
<StgValue><ssdm name="mul31_2_3"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:179 %Layer2_Weights_stream_read_15 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="368" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:115 %somme_7 = fadd i32 %somme_6, i32 %mul31_1_1

]]></Node>
<StgValue><ssdm name="somme_7"/></StgValue>
</operation>

<operation id="369" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:177 %mul31_2_3 = fmul i32 %p_13, i32 %bitcast_ln88_13

]]></Node>
<StgValue><ssdm name="mul31_2_3"/></StgValue>
</operation>

<operation id="370" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:180 %bitcast_ln88_14 = bitcast i32 %Layer2_Weights_stream_read_15

]]></Node>
<StgValue><ssdm name="bitcast_ln88_14"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:185 %p_14 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_15, i1 1

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:186 %mul31_2_4 = fmul i32 %p_14, i32 %bitcast_ln88_14

]]></Node>
<StgValue><ssdm name="mul31_2_4"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:188 %Layer2_Weights_stream_read_16 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="374" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:124 %somme_8 = fadd i32 %somme_7, i32 %mul31_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>

<operation id="375" st_id="18" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:186 %mul31_2_4 = fmul i32 %p_14, i32 %bitcast_ln88_14

]]></Node>
<StgValue><ssdm name="mul31_2_4"/></StgValue>
</operation>

<operation id="376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:189 %bitcast_ln88_15 = bitcast i32 %Layer2_Weights_stream_read_16

]]></Node>
<StgValue><ssdm name="bitcast_ln88_15"/></StgValue>
</operation>

<operation id="377" st_id="18" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:194 %p_15 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_4, i32 %Layer2_Neurons_CPU_load_16, i1 1

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:195 %mul31_3 = fmul i32 %p_15, i32 %bitcast_ln88_15

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:197 %Layer2_Weights_stream_read_17 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="380" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:124 %somme_8 = fadd i32 %somme_7, i32 %mul31_1_2

]]></Node>
<StgValue><ssdm name="somme_8"/></StgValue>
</operation>

<operation id="381" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:195 %mul31_3 = fmul i32 %p_15, i32 %bitcast_ln88_15

]]></Node>
<StgValue><ssdm name="mul31_3"/></StgValue>
</operation>

<operation id="382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:198 %bitcast_ln88_16 = bitcast i32 %Layer2_Weights_stream_read_17

]]></Node>
<StgValue><ssdm name="bitcast_ln88_16"/></StgValue>
</operation>

<operation id="383" st_id="19" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:203 %p_16 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_17, i1 1

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="384" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %mul31_3_1 = fmul i32 %p_16, i32 %bitcast_ln88_16

]]></Node>
<StgValue><ssdm name="mul31_3_1"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:206 %Layer2_Weights_stream_read_18 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="386" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:133 %somme_9 = fadd i32 %somme_8, i32 %mul31_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:204 %mul31_3_1 = fmul i32 %p_16, i32 %bitcast_ln88_16

]]></Node>
<StgValue><ssdm name="mul31_3_1"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:207 %bitcast_ln88_17 = bitcast i32 %Layer2_Weights_stream_read_18

]]></Node>
<StgValue><ssdm name="bitcast_ln88_17"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:212 %p_17 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_18, i1 1

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:213 %mul31_3_2 = fmul i32 %p_17, i32 %bitcast_ln88_17

]]></Node>
<StgValue><ssdm name="mul31_3_2"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:215 %Layer2_Weights_stream_read_19 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="392" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:133 %somme_9 = fadd i32 %somme_8, i32 %mul31_1_3

]]></Node>
<StgValue><ssdm name="somme_9"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:213 %mul31_3_2 = fmul i32 %p_17, i32 %bitcast_ln88_17

]]></Node>
<StgValue><ssdm name="mul31_3_2"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:216 %bitcast_ln88_18 = bitcast i32 %Layer2_Weights_stream_read_19

]]></Node>
<StgValue><ssdm name="bitcast_ln88_18"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:221 %p_18 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_19, i1 1

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:222 %mul31_3_3 = fmul i32 %p_18, i32 %bitcast_ln88_18

]]></Node>
<StgValue><ssdm name="mul31_3_3"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:224 %Layer2_Weights_stream_read_20 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="398" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:142 %somme_10 = fadd i32 %somme_9, i32 %mul31_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>

<operation id="399" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:222 %mul31_3_3 = fmul i32 %p_18, i32 %bitcast_ln88_18

]]></Node>
<StgValue><ssdm name="mul31_3_3"/></StgValue>
</operation>

<operation id="400" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:225 %bitcast_ln88_19 = bitcast i32 %Layer2_Weights_stream_read_20

]]></Node>
<StgValue><ssdm name="bitcast_ln88_19"/></StgValue>
</operation>

<operation id="401" st_id="22" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:230 %p_19 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_8, i32 %Layer2_Neurons_CPU_load_20, i1 1

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="402" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:231 %mul31_3_4 = fmul i32 %p_19, i32 %bitcast_ln88_19

]]></Node>
<StgValue><ssdm name="mul31_3_4"/></StgValue>
</operation>

<operation id="403" st_id="22" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:233 %Layer2_Weights_stream_read_21 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="404" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:142 %somme_10 = fadd i32 %somme_9, i32 %mul31_1_4

]]></Node>
<StgValue><ssdm name="somme_10"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:231 %mul31_3_4 = fmul i32 %p_19, i32 %bitcast_ln88_19

]]></Node>
<StgValue><ssdm name="mul31_3_4"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:234 %bitcast_ln88_20 = bitcast i32 %Layer2_Weights_stream_read_21

]]></Node>
<StgValue><ssdm name="bitcast_ln88_20"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:239 %p_20 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_5, i32 %Layer2_Neurons_CPU_load_21, i1 1

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %mul31_4 = fmul i32 %p_20, i32 %bitcast_ln88_20

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:242 %Layer2_Weights_stream_read_22 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="410" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %somme_11 = fadd i32 %somme_10, i32 %mul31_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:240 %mul31_4 = fmul i32 %p_20, i32 %bitcast_ln88_20

]]></Node>
<StgValue><ssdm name="mul31_4"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:243 %bitcast_ln88_21 = bitcast i32 %Layer2_Weights_stream_read_22

]]></Node>
<StgValue><ssdm name="bitcast_ln88_21"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:248 %p_21 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_6, i32 %Layer2_Neurons_CPU_load_22, i1 1

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:249 %mul31_4_1 = fmul i32 %p_21, i32 %bitcast_ln88_21

]]></Node>
<StgValue><ssdm name="mul31_4_1"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:251 %Layer2_Weights_stream_read_23 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="416" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:151 %somme_11 = fadd i32 %somme_10, i32 %mul31_2

]]></Node>
<StgValue><ssdm name="somme_11"/></StgValue>
</operation>

<operation id="417" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:249 %mul31_4_1 = fmul i32 %p_21, i32 %bitcast_ln88_21

]]></Node>
<StgValue><ssdm name="mul31_4_1"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:252 %bitcast_ln88_22 = bitcast i32 %Layer2_Weights_stream_read_23

]]></Node>
<StgValue><ssdm name="bitcast_ln88_22"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:257 %p_22 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_7, i32 %Layer2_Neurons_CPU_load_23, i1 1

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:258 %mul31_4_2 = fmul i32 %p_22, i32 %bitcast_ln88_22

]]></Node>
<StgValue><ssdm name="mul31_4_2"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:260 %Layer2_Weights_stream_read_24 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="422" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:160 %somme_12 = fadd i32 %somme_11, i32 %mul31_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:258 %mul31_4_2 = fmul i32 %p_22, i32 %bitcast_ln88_22

]]></Node>
<StgValue><ssdm name="mul31_4_2"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:261 %bitcast_ln88_23 = bitcast i32 %Layer2_Weights_stream_read_24

]]></Node>
<StgValue><ssdm name="bitcast_ln88_23"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:266 %p_23 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_8, i32 %Layer2_Neurons_CPU_load_24, i1 1

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:267 %mul31_4_3 = fmul i32 %p_23, i32 %bitcast_ln88_23

]]></Node>
<StgValue><ssdm name="mul31_4_3"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc55:270 %Layer2_Weights_stream_read_25 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer2_Weights_stream

]]></Node>
<StgValue><ssdm name="Layer2_Weights_stream_read_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="428" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:160 %somme_12 = fadd i32 %somme_11, i32 %mul31_2_1

]]></Node>
<StgValue><ssdm name="somme_12"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:267 %mul31_4_3 = fmul i32 %p_23, i32 %bitcast_ln88_23

]]></Node>
<StgValue><ssdm name="mul31_4_3"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="1" op_4_bw="0">
<![CDATA[
for.inc55:269 %p_0 = memshiftread i32 @_ssdm_op_MemShiftRead.[169 x float]P0A, i8 %conv_buff_addr_9, i32 <undef>, i1 0

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
for.inc55:271 %bitcast_ln88_24 = bitcast i32 %Layer2_Weights_stream_read_25

]]></Node>
<StgValue><ssdm name="bitcast_ln88_24"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:272 %mul31_4_4 = fmul i32 %p_0, i32 %bitcast_ln88_24

]]></Node>
<StgValue><ssdm name="mul31_4_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="433" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:169 %somme_13 = fadd i32 %somme_12, i32 %mul31_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:272 %mul31_4_4 = fmul i32 %p_0, i32 %bitcast_ln88_24

]]></Node>
<StgValue><ssdm name="mul31_4_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="435" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:169 %somme_13 = fadd i32 %somme_12, i32 %mul31_2_2

]]></Node>
<StgValue><ssdm name="somme_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">
</state>

<state id="31" st_id="32">

<operation id="436" st_id="31" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:178 %somme_14 = fadd i32 %somme_13, i32 %mul31_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="437" st_id="32" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:178 %somme_14 = fadd i32 %somme_13, i32 %mul31_2_3

]]></Node>
<StgValue><ssdm name="somme_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="438" st_id="33" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:187 %somme_15 = fadd i32 %somme_14, i32 %mul31_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="439" st_id="34" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:187 %somme_15 = fadd i32 %somme_14, i32 %mul31_2_4

]]></Node>
<StgValue><ssdm name="somme_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="440" st_id="35" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:196 %somme_16 = fadd i32 %somme_15, i32 %mul31_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="441" st_id="36" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:196 %somme_16 = fadd i32 %somme_15, i32 %mul31_3

]]></Node>
<StgValue><ssdm name="somme_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="442" st_id="37" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:205 %somme_17 = fadd i32 %somme_16, i32 %mul31_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="443" st_id="38" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:205 %somme_17 = fadd i32 %somme_16, i32 %mul31_3_1

]]></Node>
<StgValue><ssdm name="somme_17"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="444" st_id="39" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:214 %somme_18 = fadd i32 %somme_17, i32 %mul31_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="445" st_id="40" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:214 %somme_18 = fadd i32 %somme_17, i32 %mul31_3_2

]]></Node>
<StgValue><ssdm name="somme_18"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="446" st_id="41" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:223 %somme_19 = fadd i32 %somme_18, i32 %mul31_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="447" st_id="42" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:223 %somme_19 = fadd i32 %somme_18, i32 %mul31_3_3

]]></Node>
<StgValue><ssdm name="somme_19"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="448" st_id="43" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:232 %somme_20 = fadd i32 %somme_19, i32 %mul31_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="449" st_id="44" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:232 %somme_20 = fadd i32 %somme_19, i32 %mul31_3_4

]]></Node>
<StgValue><ssdm name="somme_20"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="450" st_id="45" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:241 %somme_21 = fadd i32 %somme_20, i32 %mul31_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="451" st_id="46" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:241 %somme_21 = fadd i32 %somme_20, i32 %mul31_4

]]></Node>
<StgValue><ssdm name="somme_21"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="452" st_id="47" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:250 %somme_22 = fadd i32 %somme_21, i32 %mul31_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="453" st_id="48" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:250 %somme_22 = fadd i32 %somme_21, i32 %mul31_4_1

]]></Node>
<StgValue><ssdm name="somme_22"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="454" st_id="49" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:259 %somme_23 = fadd i32 %somme_22, i32 %mul31_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="455" st_id="50" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:259 %somme_23 = fadd i32 %somme_22, i32 %mul31_4_2

]]></Node>
<StgValue><ssdm name="somme_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="456" st_id="51" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:268 %somme_24 = fadd i32 %somme_23, i32 %mul31_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="457" st_id="52" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:268 %somme_24 = fadd i32 %somme_23, i32 %mul31_4_3

]]></Node>
<StgValue><ssdm name="somme_24"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="458" st_id="53" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:273 %somme_25 = fadd i32 %somme_24, i32 %mul31_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="459" st_id="54" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc55:273 %somme_25 = fadd i32 %somme_24, i32 %mul31_4_4

]]></Node>
<StgValue><ssdm name="somme_25"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="460" st_id="55" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
for.inc55:274 %conv = fpext i32 %somme_25

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="461" st_id="56" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55:275 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="462" st_id="57" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55:275 %x_assign = dmul i64 %conv, i64 0.666667

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">
</state>

<state id="59" st_id="60">

<operation id="463" st_id="59" stage="24" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="513" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0">
<![CDATA[
for.end57:0 %ret_ln95 = ret

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="464" st_id="60" stage="23" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="465" st_id="61" stage="22" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="466" st_id="62" stage="21" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="467" st_id="63" stage="20" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="468" st_id="64" stage="19" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="469" st_id="65" stage="18" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="470" st_id="66" stage="17" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="471" st_id="67" stage="16" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="472" st_id="68" stage="15" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="473" st_id="69" stage="14" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="474" st_id="70" stage="13" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="475" st_id="71" stage="12" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="476" st_id="72" stage="11" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="477" st_id="73" stage="10" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="478" st_id="74" stage="9" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="479" st_id="75" stage="8" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="480" st_id="76" stage="7" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="481" st_id="77" stage="6" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="482" st_id="78" stage="5" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="483" st_id="79" stage="4" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="484" st_id="80" stage="3" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="485" st_id="81" stage="2" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="486" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc55:3 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="487" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc55:11 %add_ln76_1 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="488" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc55:12 %select_ln76 = select i1 %icmp_ln77, i6 %add_ln76_1, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="489" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="6">
<![CDATA[
for.inc55:17 %zext_ln76 = zext i6 %select_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="490" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:18 %empty = mul i11 %zext_ln76, i11 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="491" st_id="82" stage="1" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="58" op_3_bw="26" op_4_bw="42">
<![CDATA[
for.inc55:276 %tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="492" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc55:290 %store_ln73 = store i6 %select_ln76, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="493" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:18 %empty = mul i11 %zext_ln76, i11 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="494" st_id="83" stage="2" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55:277 %mul2 = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="495" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:18 %empty = mul i11 %zext_ln76, i11 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="496" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="3">
<![CDATA[
for.inc55:29 %zext_ln78 = zext i3 %select_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="497" st_id="84" stage="1" lat="2">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc55:277 %mul2 = dmul i64 %tmp, i64 1.7159

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="498" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:281 %add_ln91_2 = add i11 %empty, i11 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="499" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc55:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_76_1_VITIS_LOOP_77_2_VITIS_LOOP_78_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="500" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc55:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="501" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="3">
<![CDATA[
for.inc55:20 %zext_ln77_1 = zext i3 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="502" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc55:21 %p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln77, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="503" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc55:30 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="504" st_id="85" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="64">
<![CDATA[
for.inc55:278 %conv1 = fptrunc i64 %mul2

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="505" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc55:279 %add_ln91_1 = add i5 %p_shl, i5 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="506" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="5">
<![CDATA[
for.inc55:280 %zext_ln91 = zext i5 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="507" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:281 %add_ln91_2 = add i11 %empty, i11 %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="508" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc55:282 %add_ln91 = add i11 %add_ln91_2, i11 %zext_ln91

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="509" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="11">
<![CDATA[
for.inc55:283 %zext_ln91_1 = zext i11 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="510" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc55:284 %Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="Layer3_Neurons_CPU_addr"/></StgValue>
</operation>

<operation id="511" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc55:285 %store_ln91 = store i32 %conv1, i11 %Layer3_Neurons_CPU_addr

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="512" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
for.inc55:294 %br_ln78 = br void %VITIS_LOOP_81_4

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
