# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:35:00 on Apr 30,2023
# vlog -reportprogress 300 intr_ctrl.v 
# -- Compiling module intr_ctrl
# 
# Top level modules:
# 	intr_ctrl
# End time: 13:35:00 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb 
# Start time: 13:35:01 on Apr 30,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# ** Error: (vsim-3170) Could not find 'tb'.
#         Searched libraries:
#             C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/32_Interrupt_Controller/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../run.do PAUSED at line 5
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:35:26 on Apr 30,2023
# vlog -reportprogress 300 tb_intr_ctrl.v 
# -- Compiling module intr_ctrl
# -- Compiling module tb
# ** Error: (vlog-13069) tb_intr_ctrl.v(21): near "endmodule": syntax error, unexpected endmodule, expecting ';' or ','.
# End time: 13:35:26 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.6c/win64/vlog failed.
# Error in macro ./../run.do line 2
# C:/questasim64_10.6c/win64/vlog failed.
#     while executing
# "vlog tb_intr_ctrl.v"
do ../run.do
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 13:35:46 on Apr 30,2023
# vlog -reportprogress 300 tb_intr_ctrl.v 
# -- Compiling module intr_ctrl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:35:46 on Apr 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt tb 
# Start time: 13:35:01 on Apr 30,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/32_Interrupt_Controller/work.tb
# Loading work.tb
# Refreshing C:/Users/ibrah/OneDrive/Documents/Github/Ibrahim-List/Submits/RTL_Design_and_Integration_Material/Verilog_codes/32_Interrupt_Controller/work.intr_ctrl
# Loading work.intr_ctrl
