
../clases/1_clase/ciaa//psf1/out/psf1.elf:     file format elf32-littlearm
../clases/1_clase/ciaa//psf1/out/psf1.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000385

Program Header:
0x70000001 off    0x00011f38 vaddr 0x1a001f38 paddr 0x1a001f38 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00001028 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001f40 memsz 0x00001f40 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001f40 align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f34  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a001f40  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00001028  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .init_array   00000004  1a001f34  1a001f34  00011f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a001f38  1a001f38  00011f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 18 .noinit       00000000  10001070  10001070  00020048  2**2
                  CONTENTS
 19 .debug_info   0001bfad  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003f13  00000000  00000000  0003bff5  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000009c8  00000000  00000000  0003ff08  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000009c8  00000000  00000000  000408d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000beec  00000000  00000000  00041298  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b43b  00000000  00000000  0004d184  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00028de0  00000000  00000000  000585bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000ae  00000000  00000000  0008139f  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0008144d  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001684  00000000  00000000  00081484  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    000079d8  00000000  00000000  00082b08  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001f34 l    d  .init_array	00000000 .init_array
1a001f38 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10001070 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 psf.c
00000000 l    df *ABS*	00000000 board.c
1a000410 l     F .text	00000044 Board_LED_Init
1a000454 l     F .text	00000040 Board_TEC_Init
1a000494 l     F .text	00000040 Board_GPIO_Init
1a0004d4 l     F .text	00000030 Board_ADC_Init
1a000504 l     F .text	00000038 Board_SPI_Init
1a00053c l     F .text	00000024 Board_I2C_Init
1a001c88 l     O .text	00000008 GpioButtons
1a001c90 l     O .text	0000000c GpioLeds
1a001c9c l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001cb4 l     O .text	00000004 InitClkStates
1a001cb8 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a00066c l     F .text	0000002c Chip_UART_GetIndex
1a001d2c l     O .text	00000008 UART_BClock
1a001d34 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000814 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000828 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0009dc l     F .text	000000a4 pll_calc_divs
1a000a80 l     F .text	0000010c pll_get_frac
1a000b8c l     F .text	0000004c Chip_Clock_FindBaseClock
1a000e00 l     F .text	00000022 Chip_Clock_GetDivRate
1000004c l     O .bss	00000008 audio_usb_pll_freq
1a001d48 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001db4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001188 l     F .text	00000014 Chip_SSP_GetClockIndex
1a00119c l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001dfc l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
10000054 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001548 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a001f38 l       .init_array	00000000 __init_array_end
1a001f34 l       .bss_RAM5	00000000 __preinit_array_end
1a001f34 l       .init_array	00000000 __init_array_start
1a001f34 l       .bss_RAM5	00000000 __preinit_array_start
1a000c24 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a001352 g     F .text	0000001c uartWriteByteArray
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a0008c0 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0005b4 g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000986 g     F .text	0000000c Chip_ADC_SetResolution
1a001404 g     F .text	00000034 SysTick_Handler
1a0006ec g     F .text	00000040 Chip_UART_SetBaud
1a000380  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001f40 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff750a g       *ABS*	00000000 __valid_user_code_checksum
1a001f40 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a000ea2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0018a0 g     F .text	00000000 .hidden __aeabi_uldivmod
10001070 g       .noinit	00000000 _noinit
10001068 g     O .bss	00000004 SystemCoreClock
1a000698 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000868 g     F .text	00000018 readAdcVal
1a000180  w    F .text	00000002 UsageFault_Handler
1a000f54 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0005f4 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0018d0 g     F .text	000002cc .hidden __udivmoddi4
1a001c84 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a001f38 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00085a g     F .text	0000000e setStartMode
1a001ba0 g     F .text	00000048 __libc_init_array
1a001438 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000584 g     F .text	00000030 Board_Init
1a00040e  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10001070 g       .bss	00000000 _ebss
1a000992 g     F .text	00000028 Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a000384 g     F .text	00000088 Reset_Handler
1a001388 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001150 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000bd8 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0008d6 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a000934 g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a00112c g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000d94 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001e4c g     O .text	000000e6 gpioPinsInit
1a001338 g     F .text	0000001a uartWriteByte
1a0011b4 g     F .text	00000012 Chip_SSP_SetClockRate
1a0017fa g     F .text	00000016 gpioToggle
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0014f0 g     F .text	00000058 adcRead
1a000e7c g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a0008de g     F .text	00000036 Chip_ADC_ReadStatus
1a000954 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a0011c6 g     F .text	0000003e Chip_SSP_SetBitRate
1a001108 g     F .text	00000002 Chip_GPIO_Init
1a001cb0 g     O .text	00000004 OscRateIn
1a0012bc g     F .text	0000007c uartInit
10001070 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
10000068 g     O .bss	00001000 adc
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a00157c g     F .text	000001ac gpioInit
1a001b9c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001810 g     F .text	0000001c USB0_IRQHandler
1a000f20 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a000c40 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001be8 g     F .text	00000094 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000080 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a001290 g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a000eb0 g     F .text	0000003c Chip_Clock_EnableOpts
1a000c5c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000d14 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a00123c g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001728 g     F .text	0000006a gpioWrite
1a00040c  w    F .text	00000002 _fini
1a000880 g     F .text	00000040 Chip_ADC_Init
1000106c g     O .bss	00000004 g_pUsbApi
1a0005bc g     F .text	00000038 Board_SetupMuxing
1a00072c g     F .text	000000e8 Chip_UART_SetBaudFDR
10000040 g     O .data	00000008 tickRateMS
1a0009ba g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0012a8 g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10001070 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001204 g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a000560 g     F .text	00000024 Board_Debug_Init
1a000914 g     F .text	00000020 Chip_ADC_Int_SetChannelCmd
10000048 g       .data	00000000 _edata
1a00110c g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000fb4 g     F .text	00000154 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000fa0 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001b9c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a000eec g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001792 g     F .text	00000068 gpioRead
1a00182c g     F .text	00000074 boardInit
10000048 g     O .bss	00000002 sample
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001370 g     F .text	00000018 tickPowerSet
1a000e24 g     F .text	00000058 Chip_Clock_SetBaseClock
1a001274 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000660 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 85 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 0a 75 ff 53     }............u.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	05 14 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	11 18 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a001f40 	.word	0x1a001f40
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000048 	.word	0x00000048
1a000120:	1a001f40 	.word	0x1a001f40
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001f40 	.word	0x1a001f40
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001f40 	.word	0x1a001f40
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001f40 	.word	0x1a001f40
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00001028 	.word	0x00001028
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:


}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:

#define LENGTH 2048
int16_t adc [ LENGTH ];
uint16_t sample = 0;

int main ( void ) {
1a000300:	b508      	push	{r3, lr}
   boardConfig       (                          );
1a000302:	f001 fa93 	bl	1a00182c <boardInit>
   uartConfig        ( UART_USB, 460800         );
1a000306:	f44f 21e1 	mov.w	r1, #460800	; 0x70800
1a00030a:	2003      	movs	r0, #3
1a00030c:	f000 ffd6 	bl	1a0012bc <uartInit>
   adcConfig         ( ADC_ENABLE               );
1a000310:	2000      	movs	r0, #0
1a000312:	f001 f891 	bl	1a001438 <adcInit>
   cyclesCounterInit ( EDU_CIAA_NXP_CLOCK_SPEED );
1a000316:	4815      	ldr	r0, [pc, #84]	; (1a00036c <main+0x6c>)
1a000318:	f000 ffac 	bl	1a001274 <cyclesCounterInit>
   while(1) {
      cyclesCounterReset();
1a00031c:	2600      	movs	r6, #0
1a00031e:	4b14      	ldr	r3, [pc, #80]	; (1a000370 <main+0x70>)
1a000320:	601e      	str	r6, [r3, #0]
      uartWriteByteArray ( UART_USB ,(uint8_t* )&adc[sample] ,sizeof(adc[0]) );
1a000322:	4c14      	ldr	r4, [pc, #80]	; (1a000374 <main+0x74>)
1a000324:	8821      	ldrh	r1, [r4, #0]
1a000326:	4d14      	ldr	r5, [pc, #80]	; (1a000378 <main+0x78>)
1a000328:	2202      	movs	r2, #2
1a00032a:	eb05 0141 	add.w	r1, r5, r1, lsl #1
1a00032e:	2003      	movs	r0, #3
1a000330:	f001 f80f 	bl	1a001352 <uartWriteByteArray>
      adc[sample] = ((int16_t )adcRead(CH1)-512)<<6;
1a000334:	4630      	mov	r0, r6
1a000336:	f001 f8db 	bl	1a0014f0 <adcRead>
1a00033a:	b200      	sxth	r0, r0
1a00033c:	f5a0 7000 	sub.w	r0, r0, #512	; 0x200
1a000340:	0180      	lsls	r0, r0, #6
1a000342:	8823      	ldrh	r3, [r4, #0]
1a000344:	f825 0013 	strh.w	r0, [r5, r3, lsl #1]
      if ( ++sample==LENGTH ) {
1a000348:	3301      	adds	r3, #1
1a00034a:	b29b      	uxth	r3, r3
1a00034c:	8023      	strh	r3, [r4, #0]
1a00034e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
1a000352:	d1e3      	bne.n	1a00031c <main+0x1c>
         sample = 0;
1a000354:	4623      	mov	r3, r4
1a000356:	801e      	strh	r6, [r3, #0]
         uartWriteByteArray ( UART_USB ,"header" ,6 );
1a000358:	2206      	movs	r2, #6
1a00035a:	4908      	ldr	r1, [pc, #32]	; (1a00037c <main+0x7c>)
1a00035c:	2003      	movs	r0, #3
1a00035e:	f000 fff8 	bl	1a001352 <uartWriteByteArray>
         gpioToggle( LEDR);
1a000362:	2028      	movs	r0, #40	; 0x28
1a000364:	f001 fa49 	bl	1a0017fa <gpioToggle>
1a000368:	e7d8      	b.n	1a00031c <main+0x1c>
1a00036a:	bf00      	nop
1a00036c:	0c28cb00 	.word	0x0c28cb00
1a000370:	e0001004 	.word	0xe0001004
1a000374:	10000048 	.word	0x10000048
1a000378:	10000068 	.word	0x10000068
1a00037c:	1a001c7c 	.word	0x1a001c7c

1a000380 <initialise_monitor_handles>:
}
1a000380:	4770      	bx	lr
1a000382:	Address 0x000000001a000382 is out of bounds.


1a000384 <Reset_Handler>:
void Reset_Handler(void) {
1a000384:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a000386:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000388:	4b19      	ldr	r3, [pc, #100]	; (1a0003f0 <Reset_Handler+0x6c>)
1a00038a:	4a1a      	ldr	r2, [pc, #104]	; (1a0003f4 <Reset_Handler+0x70>)
1a00038c:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a00038e:	3304      	adds	r3, #4
1a000390:	4a19      	ldr	r2, [pc, #100]	; (1a0003f8 <Reset_Handler+0x74>)
1a000392:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000394:	2300      	movs	r3, #0
1a000396:	e005      	b.n	1a0003a4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000398:	4a18      	ldr	r2, [pc, #96]	; (1a0003fc <Reset_Handler+0x78>)
1a00039a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a00039e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003a2:	3301      	adds	r3, #1
1a0003a4:	2b07      	cmp	r3, #7
1a0003a6:	d9f7      	bls.n	1a000398 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0003a8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0003aa:	4b15      	ldr	r3, [pc, #84]	; (1a000400 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0003ac:	e007      	b.n	1a0003be <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0003ae:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0003b2:	689a      	ldr	r2, [r3, #8]
1a0003b4:	6859      	ldr	r1, [r3, #4]
1a0003b6:	6818      	ldr	r0, [r3, #0]
1a0003b8:	f7ff fee7 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0003bc:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0003be:	4a11      	ldr	r2, [pc, #68]	; (1a000404 <Reset_Handler+0x80>)
1a0003c0:	4293      	cmp	r3, r2
1a0003c2:	d3f4      	bcc.n	1a0003ae <Reset_Handler+0x2a>
1a0003c4:	e006      	b.n	1a0003d4 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0003c6:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0003c8:	6859      	ldr	r1, [r3, #4]
1a0003ca:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003ce:	f7ff feeb 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0003d2:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003d4:	4a0c      	ldr	r2, [pc, #48]	; (1a000408 <Reset_Handler+0x84>)
1a0003d6:	4293      	cmp	r3, r2
1a0003d8:	d3f5      	bcc.n	1a0003c6 <Reset_Handler+0x42>
    SystemInit();
1a0003da:	f000 ff2f 	bl	1a00123c <SystemInit>
    __libc_init_array();
1a0003de:	f001 fbdf 	bl	1a001ba0 <__libc_init_array>
    initialise_monitor_handles();
1a0003e2:	f7ff ffcd 	bl	1a000380 <initialise_monitor_handles>
    main();
1a0003e6:	f7ff ff8b 	bl	1a000300 <main>
        __asm__ volatile("wfi");
1a0003ea:	bf30      	wfi
1a0003ec:	e7fd      	b.n	1a0003ea <Reset_Handler+0x66>
1a0003ee:	bf00      	nop
1a0003f0:	40053100 	.word	0x40053100
1a0003f4:	10df1000 	.word	0x10df1000
1a0003f8:	01dff7ff 	.word	0x01dff7ff
1a0003fc:	e000e280 	.word	0xe000e280
1a000400:	1a000114 	.word	0x1a000114
1a000404:	1a000150 	.word	0x1a000150
1a000408:	1a000178 	.word	0x1a000178

1a00040c <_fini>:
void _fini(void) {}
1a00040c:	4770      	bx	lr

1a00040e <_init>:
void _init(void) {}
1a00040e:	4770      	bx	lr

1a000410 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000410:	2200      	movs	r2, #0
1a000412:	2a05      	cmp	r2, #5
1a000414:	d819      	bhi.n	1a00044a <Board_LED_Init+0x3a>
{
1a000416:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a000418:	490c      	ldr	r1, [pc, #48]	; (1a00044c <Board_LED_Init+0x3c>)
1a00041a:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00041e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a000422:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a000424:	4b0a      	ldr	r3, [pc, #40]	; (1a000450 <Board_LED_Init+0x40>)
1a000426:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00042a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00042e:	2001      	movs	r0, #1
1a000430:	40a0      	lsls	r0, r4
1a000432:	4301      	orrs	r1, r0
1a000434:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a000438:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a00043c:	2100      	movs	r1, #0
1a00043e:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a000440:	3201      	adds	r2, #1
1a000442:	2a05      	cmp	r2, #5
1a000444:	d9e8      	bls.n	1a000418 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a000446:	bc70      	pop	{r4, r5, r6}
1a000448:	4770      	bx	lr
1a00044a:	4770      	bx	lr
1a00044c:	1a001c90 	.word	0x1a001c90
1a000450:	400f4000 	.word	0x400f4000

1a000454 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000454:	2300      	movs	r3, #0
1a000456:	2b03      	cmp	r3, #3
1a000458:	d816      	bhi.n	1a000488 <Board_TEC_Init+0x34>
{
1a00045a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00045c:	490b      	ldr	r1, [pc, #44]	; (1a00048c <Board_TEC_Init+0x38>)
1a00045e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000462:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000466:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000468:	4c09      	ldr	r4, [pc, #36]	; (1a000490 <Board_TEC_Init+0x3c>)
1a00046a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00046e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000472:	2001      	movs	r0, #1
1a000474:	40a8      	lsls	r0, r5
1a000476:	ea21 0100 	bic.w	r1, r1, r0
1a00047a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00047e:	3301      	adds	r3, #1
1a000480:	2b03      	cmp	r3, #3
1a000482:	d9eb      	bls.n	1a00045c <Board_TEC_Init+0x8>
   }
}
1a000484:	bc30      	pop	{r4, r5}
1a000486:	4770      	bx	lr
1a000488:	4770      	bx	lr
1a00048a:	bf00      	nop
1a00048c:	1a001c88 	.word	0x1a001c88
1a000490:	400f4000 	.word	0x400f4000

1a000494 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000494:	2300      	movs	r3, #0
1a000496:	2b08      	cmp	r3, #8
1a000498:	d816      	bhi.n	1a0004c8 <Board_GPIO_Init+0x34>
{
1a00049a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00049c:	490b      	ldr	r1, [pc, #44]	; (1a0004cc <Board_GPIO_Init+0x38>)
1a00049e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0004a2:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0004a6:	784d      	ldrb	r5, [r1, #1]
1a0004a8:	4c09      	ldr	r4, [pc, #36]	; (1a0004d0 <Board_GPIO_Init+0x3c>)
1a0004aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0004ae:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0004b2:	2001      	movs	r0, #1
1a0004b4:	40a8      	lsls	r0, r5
1a0004b6:	ea21 0100 	bic.w	r1, r1, r0
1a0004ba:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0004be:	3301      	adds	r3, #1
1a0004c0:	2b08      	cmp	r3, #8
1a0004c2:	d9eb      	bls.n	1a00049c <Board_GPIO_Init+0x8>
   }
}
1a0004c4:	bc30      	pop	{r4, r5}
1a0004c6:	4770      	bx	lr
1a0004c8:	4770      	bx	lr
1a0004ca:	bf00      	nop
1a0004cc:	1a001c9c 	.word	0x1a001c9c
1a0004d0:	400f4000 	.word	0x400f4000

1a0004d4 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a0004d4:	b510      	push	{r4, lr}
1a0004d6:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a0004d8:	4c08      	ldr	r4, [pc, #32]	; (1a0004fc <Board_ADC_Init+0x28>)
1a0004da:	4669      	mov	r1, sp
1a0004dc:	4620      	mov	r0, r4
1a0004de:	f000 f9cf 	bl	1a000880 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0004e2:	4a07      	ldr	r2, [pc, #28]	; (1a000500 <Board_ADC_Init+0x2c>)
1a0004e4:	4669      	mov	r1, sp
1a0004e6:	4620      	mov	r0, r4
1a0004e8:	f000 fa34 	bl	1a000954 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0004ec:	2200      	movs	r2, #0
1a0004ee:	4669      	mov	r1, sp
1a0004f0:	4620      	mov	r0, r4
1a0004f2:	f000 fa48 	bl	1a000986 <Chip_ADC_SetResolution>
}
1a0004f6:	b002      	add	sp, #8
1a0004f8:	bd10      	pop	{r4, pc}
1a0004fa:	bf00      	nop
1a0004fc:	400e3000 	.word	0x400e3000
1a000500:	00061a80 	.word	0x00061a80

1a000504 <Board_SPI_Init>:
{
1a000504:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a000506:	4c0b      	ldr	r4, [pc, #44]	; (1a000534 <Board_SPI_Init+0x30>)
1a000508:	4620      	mov	r0, r4
1a00050a:	f000 fe7b 	bl	1a001204 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00050e:	6863      	ldr	r3, [r4, #4]
1a000510:	f023 0304 	bic.w	r3, r3, #4
1a000514:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000516:	6823      	ldr	r3, [r4, #0]
1a000518:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a00051c:	f043 0307 	orr.w	r3, r3, #7
1a000520:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a000522:	4905      	ldr	r1, [pc, #20]	; (1a000538 <Board_SPI_Init+0x34>)
1a000524:	4620      	mov	r0, r4
1a000526:	f000 fe4e 	bl	1a0011c6 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a00052a:	6863      	ldr	r3, [r4, #4]
1a00052c:	f043 0302 	orr.w	r3, r3, #2
1a000530:	6063      	str	r3, [r4, #4]
}
1a000532:	bd10      	pop	{r4, pc}
1a000534:	400c5000 	.word	0x400c5000
1a000538:	000186a0 	.word	0x000186a0

1a00053c <Board_I2C_Init>:
{
1a00053c:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a00053e:	2000      	movs	r0, #0
1a000540:	f000 fdf4 	bl	1a00112c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a000544:	4b04      	ldr	r3, [pc, #16]	; (1a000558 <Board_I2C_Init+0x1c>)
1a000546:	f640 0208 	movw	r2, #2056	; 0x808
1a00054a:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00054e:	4903      	ldr	r1, [pc, #12]	; (1a00055c <Board_I2C_Init+0x20>)
1a000550:	2000      	movs	r0, #0
1a000552:	f000 fdfd 	bl	1a001150 <Chip_I2C_SetClockRate>
}
1a000556:	bd08      	pop	{r3, pc}
1a000558:	40086000 	.word	0x40086000
1a00055c:	000f4240 	.word	0x000f4240

1a000560 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000560:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a000562:	4c07      	ldr	r4, [pc, #28]	; (1a000580 <Board_Debug_Init+0x20>)
1a000564:	4620      	mov	r0, r4
1a000566:	f000 f897 	bl	1a000698 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00056a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00056e:	4620      	mov	r0, r4
1a000570:	f000 f8dc 	bl	1a00072c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000574:	2303      	movs	r3, #3
1a000576:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000578:	2301      	movs	r3, #1
1a00057a:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a00057c:	bd10      	pop	{r4, pc}
1a00057e:	bf00      	nop
1a000580:	400c1000 	.word	0x400c1000

1a000584 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000584:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000586:	f7ff ffeb 	bl	1a000560 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00058a:	4809      	ldr	r0, [pc, #36]	; (1a0005b0 <Board_Init+0x2c>)
1a00058c:	f000 fdbc 	bl	1a001108 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000590:	f7ff ff80 	bl	1a000494 <Board_GPIO_Init>
   Board_ADC_Init();
1a000594:	f7ff ff9e 	bl	1a0004d4 <Board_ADC_Init>
   Board_SPI_Init();
1a000598:	f7ff ffb4 	bl	1a000504 <Board_SPI_Init>
   Board_I2C_Init();
1a00059c:	f7ff ffce 	bl	1a00053c <Board_I2C_Init>

   Board_LED_Init();
1a0005a0:	f7ff ff36 	bl	1a000410 <Board_LED_Init>
   Board_TEC_Init();
1a0005a4:	f7ff ff56 	bl	1a000454 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0005a8:	f000 fcfa 	bl	1a000fa0 <SystemCoreClockUpdate>
}
1a0005ac:	bd08      	pop	{r3, pc}
1a0005ae:	bf00      	nop
1a0005b0:	400f4000 	.word	0x400f4000

1a0005b4 <__stdio_init>:
{
   return Board_UARTGetChar();;
}

void __stdio_init()
{
1a0005b4:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0005b6:	f7ff ffd3 	bl	1a000560 <Board_Debug_Init>
1a0005ba:	bd08      	pop	{r3, pc}

1a0005bc <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0005bc:	2300      	movs	r3, #0
1a0005be:	2b1c      	cmp	r3, #28
1a0005c0:	d812      	bhi.n	1a0005e8 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0005c2:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0005c4:	4a09      	ldr	r2, [pc, #36]	; (1a0005ec <Board_SetupMuxing+0x30>)
1a0005c6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0005ca:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0005ce:	784a      	ldrb	r2, [r1, #1]
1a0005d0:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0005d2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0005d6:	4906      	ldr	r1, [pc, #24]	; (1a0005f0 <Board_SetupMuxing+0x34>)
1a0005d8:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0005dc:	3301      	adds	r3, #1
1a0005de:	2b1c      	cmp	r3, #28
1a0005e0:	d9f0      	bls.n	1a0005c4 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0005e2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0005e6:	4770      	bx	lr
1a0005e8:	4770      	bx	lr
1a0005ea:	bf00      	nop
1a0005ec:	1a001cb8 	.word	0x1a001cb8
1a0005f0:	40086000 	.word	0x40086000

1a0005f4 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0005f4:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0005f6:	4a17      	ldr	r2, [pc, #92]	; (1a000654 <Board_SetupClocking+0x60>)
1a0005f8:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0005fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000600:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000604:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000608:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a00060c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000610:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000614:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000618:	2201      	movs	r2, #1
1a00061a:	490f      	ldr	r1, [pc, #60]	; (1a000658 <Board_SetupClocking+0x64>)
1a00061c:	2006      	movs	r0, #6
1a00061e:	f000 fcc9 	bl	1a000fb4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000622:	2400      	movs	r4, #0
1a000624:	b14c      	cbz	r4, 1a00063a <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000626:	4b0b      	ldr	r3, [pc, #44]	; (1a000654 <Board_SetupClocking+0x60>)
1a000628:	685a      	ldr	r2, [r3, #4]
1a00062a:	f022 020c 	bic.w	r2, r2, #12
1a00062e:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000630:	685a      	ldr	r2, [r3, #4]
1a000632:	f042 0203 	orr.w	r2, r2, #3
1a000636:	605a      	str	r2, [r3, #4]
}
1a000638:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00063a:	4808      	ldr	r0, [pc, #32]	; (1a00065c <Board_SetupClocking+0x68>)
1a00063c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000640:	2301      	movs	r3, #1
1a000642:	788a      	ldrb	r2, [r1, #2]
1a000644:	7849      	ldrb	r1, [r1, #1]
1a000646:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00064a:	f000 fbeb 	bl	1a000e24 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00064e:	3401      	adds	r4, #1
1a000650:	e7e8      	b.n	1a000624 <Board_SetupClocking+0x30>
1a000652:	bf00      	nop
1a000654:	40043000 	.word	0x40043000
1a000658:	0c28cb00 	.word	0x0c28cb00
1a00065c:	1a001cb4 	.word	0x1a001cb4

1a000660 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000660:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000662:	f7ff ffab 	bl	1a0005bc <Board_SetupMuxing>
    Board_SetupClocking();
1a000666:	f7ff ffc5 	bl	1a0005f4 <Board_SetupClocking>
}
1a00066a:	bd08      	pop	{r3, pc}

1a00066c <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a00066c:	4b09      	ldr	r3, [pc, #36]	; (1a000694 <Chip_UART_GetIndex+0x28>)
1a00066e:	4298      	cmp	r0, r3
1a000670:	d009      	beq.n	1a000686 <Chip_UART_GetIndex+0x1a>
1a000672:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a000676:	4298      	cmp	r0, r3
1a000678:	d007      	beq.n	1a00068a <Chip_UART_GetIndex+0x1e>
1a00067a:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a00067e:	4298      	cmp	r0, r3
1a000680:	d005      	beq.n	1a00068e <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a000682:	2000      	movs	r0, #0
1a000684:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a000686:	2002      	movs	r0, #2
1a000688:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a00068a:	2003      	movs	r0, #3
1a00068c:	4770      	bx	lr
			return 1;
1a00068e:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a000690:	4770      	bx	lr
1a000692:	bf00      	nop
1a000694:	400c1000 	.word	0x400c1000

1a000698 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a000698:	b530      	push	{r4, r5, lr}
1a00069a:	b083      	sub	sp, #12
1a00069c:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a00069e:	f7ff ffe5 	bl	1a00066c <Chip_UART_GetIndex>
1a0006a2:	2301      	movs	r3, #1
1a0006a4:	461a      	mov	r2, r3
1a0006a6:	4619      	mov	r1, r3
1a0006a8:	4d0e      	ldr	r5, [pc, #56]	; (1a0006e4 <Chip_UART_Init+0x4c>)
1a0006aa:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0006ae:	f000 fbff 	bl	1a000eb0 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0006b2:	2307      	movs	r3, #7
1a0006b4:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0006b6:	2300      	movs	r3, #0
1a0006b8:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0006ba:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0006bc:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0006be:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0006c0:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0006c2:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0006c4:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0006c6:	4b08      	ldr	r3, [pc, #32]	; (1a0006e8 <Chip_UART_Init+0x50>)
1a0006c8:	429c      	cmp	r4, r3
1a0006ca:	d006      	beq.n	1a0006da <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0006cc:	2303      	movs	r3, #3
1a0006ce:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0006d0:	2310      	movs	r3, #16
1a0006d2:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0006d4:	9b01      	ldr	r3, [sp, #4]
}
1a0006d6:	b003      	add	sp, #12
1a0006d8:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0006da:	2300      	movs	r3, #0
1a0006dc:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0006de:	69a3      	ldr	r3, [r4, #24]
1a0006e0:	9301      	str	r3, [sp, #4]
1a0006e2:	e7f3      	b.n	1a0006cc <Chip_UART_Init+0x34>
1a0006e4:	1a001d34 	.word	0x1a001d34
1a0006e8:	40082000 	.word	0x40082000

1a0006ec <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a0006ec:	b538      	push	{r3, r4, r5, lr}
1a0006ee:	4605      	mov	r5, r0
1a0006f0:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0006f2:	f7ff ffbb 	bl	1a00066c <Chip_UART_GetIndex>
1a0006f6:	4b0c      	ldr	r3, [pc, #48]	; (1a000728 <Chip_UART_SetBaud+0x3c>)
1a0006f8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0006fc:	f000 fc2a 	bl	1a000f54 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a000700:	0123      	lsls	r3, r4, #4
1a000702:	fbb0 f3f3 	udiv	r3, r0, r3
1a000706:	b2d9      	uxtb	r1, r3
 * @param	pUART	: Pointer to selected UART peripheral
 * @return	Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
	pUART->LCR |= UART_LCR_DLAB_EN;
1a000708:	68ea      	ldr	r2, [r5, #12]
1a00070a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00070e:	60ea      	str	r2, [r5, #12]
 *			order to access the USART Divisor Latches. This function
 *			doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
	pUART->DLL = (uint32_t) dll;
1a000710:	6029      	str	r1, [r5, #0]
1a000712:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a000716:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a000718:	68ea      	ldr	r2, [r5, #12]
1a00071a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00071e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a000720:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a000724:	0900      	lsrs	r0, r0, #4
1a000726:	bd38      	pop	{r3, r4, r5, pc}
1a000728:	1a001d2c 	.word	0x1a001d2c

1a00072c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00072c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000730:	b083      	sub	sp, #12
1a000732:	4683      	mov	fp, r0
1a000734:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000736:	f7ff ff99 	bl	1a00066c <Chip_UART_GetIndex>
1a00073a:	4b35      	ldr	r3, [pc, #212]	; (1a000810 <Chip_UART_SetBaudFDR+0xe4>)
1a00073c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000740:	f000 fc08 	bl	1a000f54 <Chip_Clock_GetRate>
1a000744:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a000746:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00074a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00074c:	2300      	movs	r3, #0
1a00074e:	9301      	str	r3, [sp, #4]
1a000750:	46a2      	mov	sl, r4
1a000752:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a000754:	e02a      	b.n	1a0007ac <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a000756:	4242      	negs	r2, r0
				div ++;
1a000758:	1c4b      	adds	r3, r1, #1
1a00075a:	e017      	b.n	1a00078c <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a00075c:	b30a      	cbz	r2, 1a0007a2 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a00075e:	4617      	mov	r7, r2
			sd = d;
1a000760:	9501      	str	r5, [sp, #4]
			sm = m;
1a000762:	46a2      	mov	sl, r4
			sdiv = div;
1a000764:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a000766:	3501      	adds	r5, #1
1a000768:	42ac      	cmp	r4, r5
1a00076a:	d91e      	bls.n	1a0007aa <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a00076c:	0933      	lsrs	r3, r6, #4
1a00076e:	0730      	lsls	r0, r6, #28
1a000770:	fba4 0100 	umull	r0, r1, r4, r0
1a000774:	fb04 1103 	mla	r1, r4, r3, r1
1a000778:	1962      	adds	r2, r4, r5
1a00077a:	fb08 f202 	mul.w	r2, r8, r2
1a00077e:	2300      	movs	r3, #0
1a000780:	f001 f88e 	bl	1a0018a0 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a000784:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a000786:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a000788:	2800      	cmp	r0, #0
1a00078a:	dbe4      	blt.n	1a000756 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00078c:	4297      	cmp	r7, r2
1a00078e:	d3ea      	bcc.n	1a000766 <Chip_UART_SetBaudFDR+0x3a>
1a000790:	2b00      	cmp	r3, #0
1a000792:	d0e8      	beq.n	1a000766 <Chip_UART_SetBaudFDR+0x3a>
1a000794:	0c19      	lsrs	r1, r3, #16
1a000796:	d1e6      	bne.n	1a000766 <Chip_UART_SetBaudFDR+0x3a>
1a000798:	2b02      	cmp	r3, #2
1a00079a:	d8df      	bhi.n	1a00075c <Chip_UART_SetBaudFDR+0x30>
1a00079c:	2d00      	cmp	r5, #0
1a00079e:	d0dd      	beq.n	1a00075c <Chip_UART_SetBaudFDR+0x30>
1a0007a0:	e7e1      	b.n	1a000766 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0007a2:	4617      	mov	r7, r2
			sd = d;
1a0007a4:	9501      	str	r5, [sp, #4]
			sm = m;
1a0007a6:	46a2      	mov	sl, r4
			sdiv = div;
1a0007a8:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0007aa:	3401      	adds	r4, #1
1a0007ac:	b11f      	cbz	r7, 1a0007b6 <Chip_UART_SetBaudFDR+0x8a>
1a0007ae:	2c0f      	cmp	r4, #15
1a0007b0:	d801      	bhi.n	1a0007b6 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a0007b2:	2500      	movs	r5, #0
1a0007b4:	e7d8      	b.n	1a000768 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a0007b6:	f1b9 0f00 	cmp.w	r9, #0
1a0007ba:	d024      	beq.n	1a000806 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a0007bc:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0007c4:	f8cb 300c 	str.w	r3, [fp, #12]
1a0007c8:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a0007cc:	f8cb 3000 	str.w	r3, [fp]
1a0007d0:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a0007d4:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0007d8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0007e0:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0007e4:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0007e8:	b2db      	uxtb	r3, r3
1a0007ea:	9901      	ldr	r1, [sp, #4]
1a0007ec:	f001 020f 	and.w	r2, r1, #15
1a0007f0:	4313      	orrs	r3, r2
1a0007f2:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0007f6:	0933      	lsrs	r3, r6, #4
1a0007f8:	fb0a f303 	mul.w	r3, sl, r3
1a0007fc:	448a      	add	sl, r1
1a0007fe:	fb09 f90a 	mul.w	r9, r9, sl
1a000802:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a000806:	4648      	mov	r0, r9
1a000808:	b003      	add	sp, #12
1a00080a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00080e:	bf00      	nop
1a000810:	1a001d2c 	.word	0x1a001d2c

1a000814 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000814:	4b03      	ldr	r3, [pc, #12]	; (1a000824 <Chip_ADC_GetClockIndex+0x10>)
1a000816:	4298      	cmp	r0, r3
1a000818:	d001      	beq.n	1a00081e <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00081a:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a00081c:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a00081e:	2004      	movs	r0, #4
1a000820:	4770      	bx	lr
1a000822:	bf00      	nop
1a000824:	400e4000 	.word	0x400e4000

1a000828 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000828:	b570      	push	{r4, r5, r6, lr}
1a00082a:	460d      	mov	r5, r1
1a00082c:	4614      	mov	r4, r2
1a00082e:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000830:	f7ff fff0 	bl	1a000814 <Chip_ADC_GetClockIndex>
1a000834:	f000 fb8e 	bl	1a000f54 <Chip_Clock_GetRate>
	if (burstMode) {
1a000838:	b965      	cbnz	r5, 1a000854 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a00083a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a00083e:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000842:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000846:	0064      	lsls	r4, r4, #1
1a000848:	fbb0 f0f4 	udiv	r0, r0, r4
1a00084c:	b2c0      	uxtb	r0, r0
1a00084e:	3801      	subs	r0, #1
	return div;
}
1a000850:	b2c0      	uxtb	r0, r0
1a000852:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a000854:	fb04 f406 	mul.w	r4, r4, r6
1a000858:	e7f3      	b.n	1a000842 <getClkDiv+0x1a>

1a00085a <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a00085a:	6803      	ldr	r3, [r0, #0]
1a00085c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a000860:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a000864:	6001      	str	r1, [r0, #0]
}
1a000866:	4770      	bx	lr

1a000868 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a000868:	3104      	adds	r1, #4
1a00086a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a00086e:	2b00      	cmp	r3, #0
1a000870:	db01      	blt.n	1a000876 <readAdcVal+0xe>
		return ERROR;
1a000872:	2000      	movs	r0, #0
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
	return SUCCESS;
}
1a000874:	4770      	bx	lr
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a000876:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a00087a:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a00087c:	2001      	movs	r0, #1
1a00087e:	4770      	bx	lr

1a000880 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000880:	b538      	push	{r3, r4, r5, lr}
1a000882:	4605      	mov	r5, r0
1a000884:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000886:	f7ff ffc5 	bl	1a000814 <Chip_ADC_GetClockIndex>
1a00088a:	2301      	movs	r3, #1
1a00088c:	461a      	mov	r2, r3
1a00088e:	4619      	mov	r1, r3
1a000890:	f000 fb0e 	bl	1a000eb0 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000894:	2100      	movs	r1, #0
1a000896:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000898:	4a08      	ldr	r2, [pc, #32]	; (1a0008bc <Chip_ADC_Init+0x3c>)
1a00089a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a00089c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a00089e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0008a0:	230b      	movs	r3, #11
1a0008a2:	4628      	mov	r0, r5
1a0008a4:	f7ff ffc0 	bl	1a000828 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0008a8:	0200      	lsls	r0, r0, #8
1a0008aa:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0008ae:	7920      	ldrb	r0, [r4, #4]
1a0008b0:	0440      	lsls	r0, r0, #17
1a0008b2:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0008b6:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0008b8:	6028      	str	r0, [r5, #0]
}
1a0008ba:	bd38      	pop	{r3, r4, r5, pc}
1a0008bc:	00061a80 	.word	0x00061a80

1a0008c0 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a0008c0:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a0008c2:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0008c6:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a0008c8:	2200      	movs	r2, #0
1a0008ca:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a0008cc:	f7ff ffa2 	bl	1a000814 <Chip_ADC_GetClockIndex>
1a0008d0:	f000 fb26 	bl	1a000f20 <Chip_Clock_Disable>
}
1a0008d4:	bd08      	pop	{r3, pc}

1a0008d6 <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a0008d6:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a0008d8:	f7ff ffc6 	bl	1a000868 <readAdcVal>
}
1a0008dc:	bd08      	pop	{r3, pc}

1a0008de <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a0008de:	2a01      	cmp	r2, #1
1a0008e0:	d00a      	beq.n	1a0008f8 <Chip_ADC_ReadStatus+0x1a>
1a0008e2:	b11a      	cbz	r2, 1a0008ec <Chip_ADC_ReadStatus+0xe>
1a0008e4:	2a02      	cmp	r2, #2
1a0008e6:	d00f      	beq.n	1a000908 <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a0008e8:	2000      	movs	r0, #0
}
1a0008ea:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0008ec:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0008ee:	40c8      	lsrs	r0, r1
1a0008f0:	f000 0001 	and.w	r0, r0, #1
1a0008f4:	b2c0      	uxtb	r0, r0
1a0008f6:	4770      	bx	lr
		channel += 8;
1a0008f8:	3108      	adds	r1, #8
1a0008fa:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a0008fc:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0008fe:	40c8      	lsrs	r0, r1
1a000900:	f000 0001 	and.w	r0, r0, #1
1a000904:	b2c0      	uxtb	r0, r0
1a000906:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a000908:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a00090a:	0c1b      	lsrs	r3, r3, #16
1a00090c:	bf14      	ite	ne
1a00090e:	2001      	movne	r0, #1
1a000910:	2000      	moveq	r0, #0
1a000912:	4770      	bx	lr

1a000914 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000914:	2a01      	cmp	r2, #1
1a000916:	d007      	beq.n	1a000928 <Chip_ADC_Int_SetChannelCmd+0x14>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a000918:	68c3      	ldr	r3, [r0, #12]
1a00091a:	2201      	movs	r2, #1
1a00091c:	fa02 f101 	lsl.w	r1, r2, r1
1a000920:	ea23 0101 	bic.w	r1, r3, r1
1a000924:	60c1      	str	r1, [r0, #12]
	}
}
1a000926:	4770      	bx	lr
		pADC->INTEN |= (1UL << channel);
1a000928:	68c3      	ldr	r3, [r0, #12]
1a00092a:	fa02 f101 	lsl.w	r1, r2, r1
1a00092e:	4319      	orrs	r1, r3
1a000930:	60c1      	str	r1, [r0, #12]
1a000932:	4770      	bx	lr

1a000934 <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a000934:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a000936:	2901      	cmp	r1, #1
1a000938:	d904      	bls.n	1a000944 <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a00093a:	b932      	cbnz	r2, 1a00094a <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
1a00093c:	6803      	ldr	r3, [r0, #0]
1a00093e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a000942:	6003      	str	r3, [r0, #0]
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a000944:	f7ff ff89 	bl	1a00085a <setStartMode>
}
1a000948:	bd08      	pop	{r3, pc}
			pADC->CR |= ADC_CR_EDGE;
1a00094a:	6803      	ldr	r3, [r0, #0]
1a00094c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a000950:	6003      	str	r3, [r0, #0]
1a000952:	e7f7      	b.n	1a000944 <Chip_ADC_SetStartMode+0x10>

1a000954 <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000954:	b570      	push	{r4, r5, r6, lr}
1a000956:	4605      	mov	r5, r0
1a000958:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00095a:	6804      	ldr	r4, [r0, #0]
1a00095c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000960:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000964:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000966:	790b      	ldrb	r3, [r1, #4]
1a000968:	f1c3 030b 	rsb	r3, r3, #11
1a00096c:	b2db      	uxtb	r3, r3
1a00096e:	7949      	ldrb	r1, [r1, #5]
1a000970:	f7ff ff5a 	bl	1a000828 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000974:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000978:	7930      	ldrb	r0, [r6, #4]
1a00097a:	0440      	lsls	r0, r0, #17
1a00097c:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000980:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a000982:	6028      	str	r0, [r5, #0]
}
1a000984:	bd70      	pop	{r4, r5, r6, pc}

1a000986 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000986:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000988:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00098a:	680a      	ldr	r2, [r1, #0]
1a00098c:	f7ff ffe2 	bl	1a000954 <Chip_ADC_SetSampleRate>
}
1a000990:	bd08      	pop	{r3, pc}

1a000992 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000992:	2a01      	cmp	r2, #1
1a000994:	d00b      	beq.n	1a0009ae <Chip_ADC_EnableChannel+0x1c>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a000996:	6803      	ldr	r3, [r0, #0]
1a000998:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a00099c:	6003      	str	r3, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a00099e:	6803      	ldr	r3, [r0, #0]
1a0009a0:	2201      	movs	r2, #1
1a0009a2:	fa02 f101 	lsl.w	r1, r2, r1
1a0009a6:	ea23 0101 	bic.w	r1, r3, r1
1a0009aa:	6001      	str	r1, [r0, #0]
	}
}
1a0009ac:	4770      	bx	lr
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a0009ae:	6803      	ldr	r3, [r0, #0]
1a0009b0:	fa02 f101 	lsl.w	r1, r2, r1
1a0009b4:	4319      	orrs	r1, r3
1a0009b6:	6001      	str	r1, [r0, #0]
1a0009b8:	4770      	bx	lr

1a0009ba <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a0009ba:	b538      	push	{r3, r4, r5, lr}
1a0009bc:	4604      	mov	r4, r0
1a0009be:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a0009c0:	2100      	movs	r1, #0
1a0009c2:	f7ff ff4a 	bl	1a00085a <setStartMode>
	
    if (NewState == DISABLE) {
1a0009c6:	b125      	cbz	r5, 1a0009d2 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
	}
	else {
		pADC->CR |= ADC_CR_BURST;
1a0009c8:	6823      	ldr	r3, [r4, #0]
1a0009ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0009ce:	6023      	str	r3, [r4, #0]
	}
}
1a0009d0:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR &= ~ADC_CR_BURST;
1a0009d2:	6823      	ldr	r3, [r4, #0]
1a0009d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0009d8:	6023      	str	r3, [r4, #0]
1a0009da:	e7f9      	b.n	1a0009d0 <Chip_ADC_SetBurstCmd+0x16>

1a0009dc <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0009dc:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0009de:	680b      	ldr	r3, [r1, #0]
1a0009e0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0009e4:	d002      	beq.n	1a0009ec <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0009e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0009ea:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0009ec:	4607      	mov	r7, r0
1a0009ee:	2501      	movs	r5, #1
1a0009f0:	e03b      	b.n	1a000a6a <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0009f2:	694b      	ldr	r3, [r1, #20]
1a0009f4:	fb03 f302 	mul.w	r3, r3, r2
1a0009f8:	fbb3 f3f5 	udiv	r3, r3, r5
1a0009fc:	e014      	b.n	1a000a28 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0009fe:	461c      	mov	r4, r3
1a000a00:	e020      	b.n	1a000a44 <pll_calc_divs+0x68>
		return -val;
1a000a02:	f1cc 0c00 	rsb	ip, ip, #0
1a000a06:	e020      	b.n	1a000a4a <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a000a08:	3201      	adds	r2, #1
1a000a0a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000a0e:	dc26      	bgt.n	1a000a5e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a000a10:	680c      	ldr	r4, [r1, #0]
1a000a12:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000a16:	d0ec      	beq.n	1a0009f2 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000a18:	1c73      	adds	r3, r6, #1
1a000a1a:	fa02 fc03 	lsl.w	ip, r2, r3
1a000a1e:	694b      	ldr	r3, [r1, #20]
1a000a20:	fb03 f30c 	mul.w	r3, r3, ip
1a000a24:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000a28:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a000a78 <pll_calc_divs+0x9c>
1a000a2c:	4563      	cmp	r3, ip
1a000a2e:	d9eb      	bls.n	1a000a08 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000a30:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a000a7c <pll_calc_divs+0xa0>
1a000a34:	4563      	cmp	r3, ip
1a000a36:	d812      	bhi.n	1a000a5e <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a000a38:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000a3c:	d1df      	bne.n	1a0009fe <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a000a3e:	1c74      	adds	r4, r6, #1
1a000a40:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a000a44:	ebb0 0c04 	subs.w	ip, r0, r4
1a000a48:	d4db      	bmi.n	1a000a02 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a000a4a:	4567      	cmp	r7, ip
1a000a4c:	d9dc      	bls.n	1a000a08 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a000a4e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000a50:	1c77      	adds	r7, r6, #1
1a000a52:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000a54:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000a56:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000a58:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000a5a:	4667      	mov	r7, ip
1a000a5c:	e7d4      	b.n	1a000a08 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a000a5e:	3601      	adds	r6, #1
1a000a60:	2e03      	cmp	r6, #3
1a000a62:	dc01      	bgt.n	1a000a68 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a000a64:	2201      	movs	r2, #1
1a000a66:	e7d0      	b.n	1a000a0a <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a000a68:	3501      	adds	r5, #1
1a000a6a:	2d04      	cmp	r5, #4
1a000a6c:	dc01      	bgt.n	1a000a72 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a000a6e:	2600      	movs	r6, #0
1a000a70:	e7f6      	b.n	1a000a60 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a000a72:	bcf0      	pop	{r4, r5, r6, r7}
1a000a74:	4770      	bx	lr
1a000a76:	bf00      	nop
1a000a78:	094c5eff 	.word	0x094c5eff
1a000a7c:	1312d000 	.word	0x1312d000

1a000a80 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000a80:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000a82:	b099      	sub	sp, #100	; 0x64
1a000a84:	4605      	mov	r5, r0
1a000a86:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000a88:	225c      	movs	r2, #92	; 0x5c
1a000a8a:	2100      	movs	r1, #0
1a000a8c:	a801      	add	r0, sp, #4
1a000a8e:	f001 f8ab 	bl	1a001be8 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000a92:	2380      	movs	r3, #128	; 0x80
1a000a94:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000a96:	6963      	ldr	r3, [r4, #20]
1a000a98:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000a9a:	7923      	ldrb	r3, [r4, #4]
1a000a9c:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000aa0:	4669      	mov	r1, sp
1a000aa2:	4628      	mov	r0, r5
1a000aa4:	f7ff ff9a 	bl	1a0009dc <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000aa8:	9b06      	ldr	r3, [sp, #24]
1a000aaa:	42ab      	cmp	r3, r5
1a000aac:	d027      	beq.n	1a000afe <pll_get_frac+0x7e>
	if (val < 0)
1a000aae:	1aeb      	subs	r3, r5, r3
1a000ab0:	d42e      	bmi.n	1a000b10 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000ab2:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000ab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000ab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000aba:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000abc:	6963      	ldr	r3, [r4, #20]
1a000abe:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000ac0:	7923      	ldrb	r3, [r4, #4]
1a000ac2:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000ac6:	a910      	add	r1, sp, #64	; 0x40
1a000ac8:	4628      	mov	r0, r5
1a000aca:	f7ff ff87 	bl	1a0009dc <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000ace:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000ad0:	42ab      	cmp	r3, r5
1a000ad2:	d01f      	beq.n	1a000b14 <pll_get_frac+0x94>
	if (val < 0)
1a000ad4:	1aeb      	subs	r3, r5, r3
1a000ad6:	d425      	bmi.n	1a000b24 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000ad8:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000ada:	4b2b      	ldr	r3, [pc, #172]	; (1a000b88 <pll_get_frac+0x108>)
1a000adc:	429d      	cmp	r5, r3
1a000ade:	d923      	bls.n	1a000b28 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000ae0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000ae2:	1aed      	subs	r5, r5, r3
1a000ae4:	d433      	bmi.n	1a000b4e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000ae6:	42ae      	cmp	r6, r5
1a000ae8:	dc3b      	bgt.n	1a000b62 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000aea:	42be      	cmp	r6, r7
1a000aec:	dc31      	bgt.n	1a000b52 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000aee:	466d      	mov	r5, sp
1a000af0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000af2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000af4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000af8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000afc:	e006      	b.n	1a000b0c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000afe:	466d      	mov	r5, sp
1a000b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000b0c:	b019      	add	sp, #100	; 0x64
1a000b0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000b10:	425b      	negs	r3, r3
1a000b12:	e7ce      	b.n	1a000ab2 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000b14:	ad10      	add	r5, sp, #64	; 0x40
1a000b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b1a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000b22:	e7f3      	b.n	1a000b0c <pll_get_frac+0x8c>
		return -val;
1a000b24:	425b      	negs	r3, r3
1a000b26:	e7d7      	b.n	1a000ad8 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000b28:	2340      	movs	r3, #64	; 0x40
1a000b2a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000b2c:	6963      	ldr	r3, [r4, #20]
1a000b2e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000b30:	a908      	add	r1, sp, #32
1a000b32:	4628      	mov	r0, r5
1a000b34:	f7ff ff52 	bl	1a0009dc <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000b38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000b3a:	42ab      	cmp	r3, r5
1a000b3c:	d1d0      	bne.n	1a000ae0 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000b3e:	ad08      	add	r5, sp, #32
1a000b40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000b4c:	e7de      	b.n	1a000b0c <pll_get_frac+0x8c>
		return -val;
1a000b4e:	426d      	negs	r5, r5
1a000b50:	e7c9      	b.n	1a000ae6 <pll_get_frac+0x66>
			*ppll = pll[2];
1a000b52:	ad10      	add	r5, sp, #64	; 0x40
1a000b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b58:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b5c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b60:	e7d4      	b.n	1a000b0c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a000b62:	42af      	cmp	r7, r5
1a000b64:	db07      	blt.n	1a000b76 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a000b66:	ad08      	add	r5, sp, #32
1a000b68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b6c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b74:	e7ca      	b.n	1a000b0c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a000b76:	ad10      	add	r5, sp, #64	; 0x40
1a000b78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b7c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b84:	e7c2      	b.n	1a000b0c <pll_get_frac+0x8c>
1a000b86:	bf00      	nop
1a000b88:	068e7780 	.word	0x068e7780

1a000b8c <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000b8c:	b430      	push	{r4, r5}
1a000b8e:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a000b90:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000b92:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000b94:	e000      	b.n	1a000b98 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a000b96:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a000b98:	281c      	cmp	r0, #28
1a000b9a:	d118      	bne.n	1a000bce <Chip_Clock_FindBaseClock+0x42>
1a000b9c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000ba0:	0051      	lsls	r1, r2, #1
1a000ba2:	4a0c      	ldr	r2, [pc, #48]	; (1a000bd4 <Chip_Clock_FindBaseClock+0x48>)
1a000ba4:	440a      	add	r2, r1
1a000ba6:	7914      	ldrb	r4, [r2, #4]
1a000ba8:	4284      	cmp	r4, r0
1a000baa:	d010      	beq.n	1a000bce <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a000bac:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000bb0:	004a      	lsls	r2, r1, #1
1a000bb2:	4908      	ldr	r1, [pc, #32]	; (1a000bd4 <Chip_Clock_FindBaseClock+0x48>)
1a000bb4:	5a8a      	ldrh	r2, [r1, r2]
1a000bb6:	42aa      	cmp	r2, r5
1a000bb8:	d8ed      	bhi.n	1a000b96 <Chip_Clock_FindBaseClock+0xa>
1a000bba:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000bbe:	0051      	lsls	r1, r2, #1
1a000bc0:	4a04      	ldr	r2, [pc, #16]	; (1a000bd4 <Chip_Clock_FindBaseClock+0x48>)
1a000bc2:	440a      	add	r2, r1
1a000bc4:	8852      	ldrh	r2, [r2, #2]
1a000bc6:	42aa      	cmp	r2, r5
1a000bc8:	d3e5      	bcc.n	1a000b96 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a000bca:	4620      	mov	r0, r4
1a000bcc:	e7e4      	b.n	1a000b98 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a000bce:	bc30      	pop	{r4, r5}
1a000bd0:	4770      	bx	lr
1a000bd2:	bf00      	nop
1a000bd4:	1a001d48 	.word	0x1a001d48

1a000bd8 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a000bd8:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a000bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000bde:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000be0:	4a0d      	ldr	r2, [pc, #52]	; (1a000c18 <Chip_Clock_EnableCrystal+0x40>)
1a000be2:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a000be4:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a000be8:	6992      	ldr	r2, [r2, #24]
1a000bea:	428a      	cmp	r2, r1
1a000bec:	d001      	beq.n	1a000bf2 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000bee:	4a0a      	ldr	r2, [pc, #40]	; (1a000c18 <Chip_Clock_EnableCrystal+0x40>)
1a000bf0:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a000bf2:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a000bf6:	4a09      	ldr	r2, [pc, #36]	; (1a000c1c <Chip_Clock_EnableCrystal+0x44>)
1a000bf8:	6811      	ldr	r1, [r2, #0]
1a000bfa:	4a09      	ldr	r2, [pc, #36]	; (1a000c20 <Chip_Clock_EnableCrystal+0x48>)
1a000bfc:	4291      	cmp	r1, r2
1a000bfe:	d901      	bls.n	1a000c04 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a000c00:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000c04:	4a04      	ldr	r2, [pc, #16]	; (1a000c18 <Chip_Clock_EnableCrystal+0x40>)
1a000c06:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a000c08:	9b01      	ldr	r3, [sp, #4]
1a000c0a:	1e5a      	subs	r2, r3, #1
1a000c0c:	9201      	str	r2, [sp, #4]
1a000c0e:	2b00      	cmp	r3, #0
1a000c10:	d1fa      	bne.n	1a000c08 <Chip_Clock_EnableCrystal+0x30>
}
1a000c12:	b002      	add	sp, #8
1a000c14:	4770      	bx	lr
1a000c16:	bf00      	nop
1a000c18:	40050000 	.word	0x40050000
1a000c1c:	1a001cb0 	.word	0x1a001cb0
1a000c20:	01312cff 	.word	0x01312cff

1a000c24 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000c24:	3012      	adds	r0, #18
1a000c26:	4b05      	ldr	r3, [pc, #20]	; (1a000c3c <Chip_Clock_GetDividerSource+0x18>)
1a000c28:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a000c2c:	f010 0f01 	tst.w	r0, #1
1a000c30:	d102      	bne.n	1a000c38 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000c32:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000c36:	4770      	bx	lr
		return CLKINPUT_PD;
1a000c38:	2011      	movs	r0, #17
}
1a000c3a:	4770      	bx	lr
1a000c3c:	40050000 	.word	0x40050000

1a000c40 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a000c40:	f100 0212 	add.w	r2, r0, #18
1a000c44:	4b03      	ldr	r3, [pc, #12]	; (1a000c54 <Chip_Clock_GetDividerDivisor+0x14>)
1a000c46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000c4a:	4b03      	ldr	r3, [pc, #12]	; (1a000c58 <Chip_Clock_GetDividerDivisor+0x18>)
1a000c4c:	5c18      	ldrb	r0, [r3, r0]
}
1a000c4e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000c52:	4770      	bx	lr
1a000c54:	40050000 	.word	0x40050000
1a000c58:	1a001d40 	.word	0x1a001d40

1a000c5c <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a000c5c:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a000c5e:	2810      	cmp	r0, #16
1a000c60:	d80a      	bhi.n	1a000c78 <Chip_Clock_GetClockInputHz+0x1c>
1a000c62:	e8df f000 	tbb	[pc, r0]
1a000c66:	0b42      	.short	0x0b42
1a000c68:	091f160d 	.word	0x091f160d
1a000c6c:	2b282522 	.word	0x2b282522
1a000c70:	322e0909 	.word	0x322e0909
1a000c74:	3a36      	.short	0x3a36
1a000c76:	3e          	.byte	0x3e
1a000c77:	00          	.byte	0x00
	uint32_t rate = 0;
1a000c78:	2000      	movs	r0, #0
1a000c7a:	e038      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a000c7c:	481e      	ldr	r0, [pc, #120]	; (1a000cf8 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a000c7e:	e036      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000c80:	4b1e      	ldr	r3, [pc, #120]	; (1a000cfc <Chip_Clock_GetClockInputHz+0xa0>)
1a000c82:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c86:	f003 0307 	and.w	r3, r3, #7
1a000c8a:	2b04      	cmp	r3, #4
1a000c8c:	d130      	bne.n	1a000cf0 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a000c8e:	2000      	movs	r0, #0
1a000c90:	e02d      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000c92:	4b1a      	ldr	r3, [pc, #104]	; (1a000cfc <Chip_Clock_GetClockInputHz+0xa0>)
1a000c94:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c98:	f003 0307 	and.w	r3, r3, #7
1a000c9c:	2b04      	cmp	r3, #4
1a000c9e:	d029      	beq.n	1a000cf4 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a000ca0:	4817      	ldr	r0, [pc, #92]	; (1a000d00 <Chip_Clock_GetClockInputHz+0xa4>)
1a000ca2:	e024      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a000ca4:	4b17      	ldr	r3, [pc, #92]	; (1a000d04 <Chip_Clock_GetClockInputHz+0xa8>)
1a000ca6:	6818      	ldr	r0, [r3, #0]
		break;
1a000ca8:	e021      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a000caa:	4b17      	ldr	r3, [pc, #92]	; (1a000d08 <Chip_Clock_GetClockInputHz+0xac>)
1a000cac:	6818      	ldr	r0, [r3, #0]
		break;
1a000cae:	e01e      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000cb0:	4b16      	ldr	r3, [pc, #88]	; (1a000d0c <Chip_Clock_GetClockInputHz+0xb0>)
1a000cb2:	6818      	ldr	r0, [r3, #0]
		break;
1a000cb4:	e01b      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a000cb6:	4b15      	ldr	r3, [pc, #84]	; (1a000d0c <Chip_Clock_GetClockInputHz+0xb0>)
1a000cb8:	6858      	ldr	r0, [r3, #4]
		break;
1a000cba:	e018      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a000cbc:	f000 f86a 	bl	1a000d94 <Chip_Clock_GetMainPLLHz>
		break;
1a000cc0:	e015      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000cc2:	2100      	movs	r1, #0
1a000cc4:	f000 f89c 	bl	1a000e00 <Chip_Clock_GetDivRate>
		break;
1a000cc8:	e011      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a000cca:	2101      	movs	r1, #1
1a000ccc:	f000 f898 	bl	1a000e00 <Chip_Clock_GetDivRate>
		break;
1a000cd0:	e00d      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000cd2:	2102      	movs	r1, #2
1a000cd4:	f000 f894 	bl	1a000e00 <Chip_Clock_GetDivRate>
		break;
1a000cd8:	e009      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a000cda:	2103      	movs	r1, #3
1a000cdc:	f000 f890 	bl	1a000e00 <Chip_Clock_GetDivRate>
		break;
1a000ce0:	e005      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000ce2:	2104      	movs	r1, #4
1a000ce4:	f000 f88c 	bl	1a000e00 <Chip_Clock_GetDivRate>
		break;
1a000ce8:	e001      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a000cea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a000cee:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a000cf0:	4803      	ldr	r0, [pc, #12]	; (1a000d00 <Chip_Clock_GetClockInputHz+0xa4>)
1a000cf2:	e7fc      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a000cf4:	4806      	ldr	r0, [pc, #24]	; (1a000d10 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a000cf6:	e7fa      	b.n	1a000cee <Chip_Clock_GetClockInputHz+0x92>
1a000cf8:	00b71b00 	.word	0x00b71b00
1a000cfc:	40043000 	.word	0x40043000
1a000d00:	017d7840 	.word	0x017d7840
1a000d04:	1a001c84 	.word	0x1a001c84
1a000d08:	1a001cb0 	.word	0x1a001cb0
1a000d0c:	1000004c 	.word	0x1000004c
1a000d10:	02faf080 	.word	0x02faf080

1a000d14 <Chip_Clock_CalcMainPLLValue>:
{
1a000d14:	b538      	push	{r3, r4, r5, lr}
1a000d16:	4605      	mov	r5, r0
1a000d18:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a000d1a:	7908      	ldrb	r0, [r1, #4]
1a000d1c:	f7ff ff9e 	bl	1a000c5c <Chip_Clock_GetClockInputHz>
1a000d20:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000d22:	4b19      	ldr	r3, [pc, #100]	; (1a000d88 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000d24:	442b      	add	r3, r5
1a000d26:	4a19      	ldr	r2, [pc, #100]	; (1a000d8c <Chip_Clock_CalcMainPLLValue+0x78>)
1a000d28:	4293      	cmp	r3, r2
1a000d2a:	d821      	bhi.n	1a000d70 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000d2c:	b318      	cbz	r0, 1a000d76 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a000d2e:	2380      	movs	r3, #128	; 0x80
1a000d30:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a000d32:	2300      	movs	r3, #0
1a000d34:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a000d36:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a000d38:	fbb5 f3f0 	udiv	r3, r5, r0
1a000d3c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a000d3e:	4a14      	ldr	r2, [pc, #80]	; (1a000d90 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000d40:	4295      	cmp	r5, r2
1a000d42:	d903      	bls.n	1a000d4c <Chip_Clock_CalcMainPLLValue+0x38>
1a000d44:	fb03 f000 	mul.w	r0, r3, r0
1a000d48:	42a8      	cmp	r0, r5
1a000d4a:	d007      	beq.n	1a000d5c <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a000d4c:	4621      	mov	r1, r4
1a000d4e:	4628      	mov	r0, r5
1a000d50:	f7ff fe96 	bl	1a000a80 <pll_get_frac>
		if (!ppll->nsel) {
1a000d54:	68a3      	ldr	r3, [r4, #8]
1a000d56:	b18b      	cbz	r3, 1a000d7c <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a000d58:	3b01      	subs	r3, #1
1a000d5a:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a000d5c:	6923      	ldr	r3, [r4, #16]
1a000d5e:	b183      	cbz	r3, 1a000d82 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a000d60:	68e2      	ldr	r2, [r4, #12]
1a000d62:	b10a      	cbz	r2, 1a000d68 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a000d64:	3a01      	subs	r2, #1
1a000d66:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a000d68:	3b01      	subs	r3, #1
1a000d6a:	6123      	str	r3, [r4, #16]
	return 0;
1a000d6c:	2000      	movs	r0, #0
}
1a000d6e:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a000d70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d74:	e7fb      	b.n	1a000d6e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d7a:	e7f8      	b.n	1a000d6e <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a000d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d80:	e7f5      	b.n	1a000d6e <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a000d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d86:	e7f2      	b.n	1a000d6e <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d88:	ff6b3a10 	.word	0xff6b3a10
1a000d8c:	0b940510 	.word	0x0b940510
1a000d90:	094c5eff 	.word	0x094c5eff

1a000d94 <Chip_Clock_GetMainPLLHz>:
{
1a000d94:	b530      	push	{r4, r5, lr}
1a000d96:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000d98:	4d17      	ldr	r5, [pc, #92]	; (1a000df8 <Chip_Clock_GetMainPLLHz+0x64>)
1a000d9a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000d9c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000da0:	f7ff ff5c 	bl	1a000c5c <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a000da4:	4b15      	ldr	r3, [pc, #84]	; (1a000dfc <Chip_Clock_GetMainPLLHz+0x68>)
1a000da6:	681b      	ldr	r3, [r3, #0]
1a000da8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000daa:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000dac:	f013 0f01 	tst.w	r3, #1
1a000db0:	d01f      	beq.n	1a000df2 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a000db2:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a000db6:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a000dba:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a000dbe:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a000dc2:	3301      	adds	r3, #1
	n = nsel + 1;
1a000dc4:	3201      	adds	r2, #1
	p = ptab[psel];
1a000dc6:	f10d 0c08 	add.w	ip, sp, #8
1a000dca:	4461      	add	r1, ip
1a000dcc:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a000dd0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000dd4:	d108      	bne.n	1a000de8 <Chip_Clock_GetMainPLLHz+0x54>
1a000dd6:	b93d      	cbnz	r5, 1a000de8 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a000dd8:	0049      	lsls	r1, r1, #1
1a000dda:	fbb3 f3f1 	udiv	r3, r3, r1
1a000dde:	fbb0 f0f2 	udiv	r0, r0, r2
1a000de2:	fb00 f003 	mul.w	r0, r0, r3
1a000de6:	e005      	b.n	1a000df4 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a000de8:	fbb0 f0f2 	udiv	r0, r0, r2
1a000dec:	fb03 f000 	mul.w	r0, r3, r0
1a000df0:	e000      	b.n	1a000df4 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a000df2:	2000      	movs	r0, #0
}
1a000df4:	b003      	add	sp, #12
1a000df6:	bd30      	pop	{r4, r5, pc}
1a000df8:	40050000 	.word	0x40050000
1a000dfc:	1a001d3c 	.word	0x1a001d3c

1a000e00 <Chip_Clock_GetDivRate>:
{
1a000e00:	b538      	push	{r3, r4, r5, lr}
1a000e02:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a000e04:	4608      	mov	r0, r1
1a000e06:	f7ff ff0d 	bl	1a000c24 <Chip_Clock_GetDividerSource>
1a000e0a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a000e0c:	4620      	mov	r0, r4
1a000e0e:	f7ff ff17 	bl	1a000c40 <Chip_Clock_GetDividerDivisor>
1a000e12:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000e14:	4628      	mov	r0, r5
1a000e16:	f7ff ff21 	bl	1a000c5c <Chip_Clock_GetClockInputHz>
1a000e1a:	3401      	adds	r4, #1
}
1a000e1c:	fbb0 f0f4 	udiv	r0, r0, r4
1a000e20:	bd38      	pop	{r3, r4, r5, pc}
1a000e22:	Address 0x000000001a000e22 is out of bounds.


1a000e24 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000e24:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000e26:	f100 0416 	add.w	r4, r0, #22
1a000e2a:	00a4      	lsls	r4, r4, #2
1a000e2c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000e30:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000e34:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a000e36:	281b      	cmp	r0, #27
1a000e38:	d813      	bhi.n	1a000e62 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a000e3a:	2911      	cmp	r1, #17
1a000e3c:	d01a      	beq.n	1a000e74 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000e3e:	4d0e      	ldr	r5, [pc, #56]	; (1a000e78 <Chip_Clock_SetBaseClock+0x54>)
1a000e40:	4025      	ands	r5, r4

			if (autoblocken) {
1a000e42:	b10a      	cbz	r2, 1a000e48 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a000e44:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a000e48:	b10b      	cbz	r3, 1a000e4e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a000e4a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a000e4e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000e52:	3016      	adds	r0, #22
1a000e54:	0080      	lsls	r0, r0, #2
1a000e56:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e5a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e5e:	6045      	str	r5, [r0, #4]
1a000e60:	e008      	b.n	1a000e74 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a000e62:	f044 0401 	orr.w	r4, r4, #1
1a000e66:	3016      	adds	r0, #22
1a000e68:	0080      	lsls	r0, r0, #2
1a000e6a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e6e:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e72:	6044      	str	r4, [r0, #4]
	}
}
1a000e74:	bc30      	pop	{r4, r5}
1a000e76:	4770      	bx	lr
1a000e78:	e0fff7fe 	.word	0xe0fff7fe

1a000e7c <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a000e7c:	281b      	cmp	r0, #27
1a000e7e:	d80c      	bhi.n	1a000e9a <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a000e80:	3016      	adds	r0, #22
1a000e82:	0080      	lsls	r0, r0, #2
1a000e84:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e88:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e8c:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a000e8e:	f010 0f01 	tst.w	r0, #1
1a000e92:	d104      	bne.n	1a000e9e <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000e94:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000e98:	4770      	bx	lr
		return CLKINPUT_PD;
1a000e9a:	2011      	movs	r0, #17
1a000e9c:	4770      	bx	lr
		return CLKINPUT_PD;
1a000e9e:	2011      	movs	r0, #17
}
1a000ea0:	4770      	bx	lr

1a000ea2 <Chip_Clock_GetBaseClocktHz>:
{
1a000ea2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000ea4:	f7ff ffea 	bl	1a000e7c <Chip_Clock_GetBaseClock>
1a000ea8:	f7ff fed8 	bl	1a000c5c <Chip_Clock_GetClockInputHz>
}
1a000eac:	bd08      	pop	{r3, pc}
1a000eae:	Address 0x000000001a000eae is out of bounds.


1a000eb0 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a000eb0:	b969      	cbnz	r1, 1a000ece <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a000eb2:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a000eb4:	b10a      	cbz	r2, 1a000eba <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a000eb6:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a000eba:	2b02      	cmp	r3, #2
1a000ebc:	d009      	beq.n	1a000ed2 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a000ebe:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ec2:	d209      	bcs.n	1a000ed8 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000ec4:	3020      	adds	r0, #32
1a000ec6:	4b07      	ldr	r3, [pc, #28]	; (1a000ee4 <Chip_Clock_EnableOpts+0x34>)
1a000ec8:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a000ecc:	4770      	bx	lr
		reg |= (1 << 1);
1a000ece:	2103      	movs	r1, #3
1a000ed0:	e7f0      	b.n	1a000eb4 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a000ed2:	f041 0120 	orr.w	r1, r1, #32
1a000ed6:	e7f2      	b.n	1a000ebe <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000ed8:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000edc:	4b02      	ldr	r3, [pc, #8]	; (1a000ee8 <Chip_Clock_EnableOpts+0x38>)
1a000ede:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000ee2:	4770      	bx	lr
1a000ee4:	40051000 	.word	0x40051000
1a000ee8:	40052000 	.word	0x40052000

1a000eec <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a000eec:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ef0:	d208      	bcs.n	1a000f04 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a000ef2:	4a09      	ldr	r2, [pc, #36]	; (1a000f18 <Chip_Clock_Enable+0x2c>)
1a000ef4:	3020      	adds	r0, #32
1a000ef6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000efa:	f043 0301 	orr.w	r3, r3, #1
1a000efe:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000f02:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a000f04:	4a05      	ldr	r2, [pc, #20]	; (1a000f1c <Chip_Clock_Enable+0x30>)
1a000f06:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f0a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f0e:	f043 0301 	orr.w	r3, r3, #1
1a000f12:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f16:	4770      	bx	lr
1a000f18:	40051000 	.word	0x40051000
1a000f1c:	40052000 	.word	0x40052000

1a000f20 <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a000f20:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f24:	d208      	bcs.n	1a000f38 <Chip_Clock_Disable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a000f26:	4a09      	ldr	r2, [pc, #36]	; (1a000f4c <Chip_Clock_Disable+0x2c>)
1a000f28:	3020      	adds	r0, #32
1a000f2a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f2e:	f023 0301 	bic.w	r3, r3, #1
1a000f32:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a000f36:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a000f38:	4a05      	ldr	r2, [pc, #20]	; (1a000f50 <Chip_Clock_Disable+0x30>)
1a000f3a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f3e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f42:	f023 0301 	bic.w	r3, r3, #1
1a000f46:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f4a:	4770      	bx	lr
1a000f4c:	40051000 	.word	0x40051000
1a000f50:	40052000 	.word	0x40052000

1a000f54 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000f54:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a000f56:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f5a:	d309      	bcc.n	1a000f70 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000f5c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000f60:	4a0d      	ldr	r2, [pc, #52]	; (1a000f98 <Chip_Clock_GetRate+0x44>)
1a000f62:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a000f66:	f014 0f01 	tst.w	r4, #1
1a000f6a:	d107      	bne.n	1a000f7c <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a000f6c:	2000      	movs	r0, #0
	}

	return rate;
}
1a000f6e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000f70:	f100 0320 	add.w	r3, r0, #32
1a000f74:	4a09      	ldr	r2, [pc, #36]	; (1a000f9c <Chip_Clock_GetRate+0x48>)
1a000f76:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000f7a:	e7f4      	b.n	1a000f66 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a000f7c:	f7ff fe06 	bl	1a000b8c <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000f80:	f7ff ff8f 	bl	1a000ea2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a000f84:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000f88:	d103      	bne.n	1a000f92 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a000f8a:	2301      	movs	r3, #1
		rate = rate / div;
1a000f8c:	fbb0 f0f3 	udiv	r0, r0, r3
1a000f90:	e7ed      	b.n	1a000f6e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a000f92:	2302      	movs	r3, #2
1a000f94:	e7fa      	b.n	1a000f8c <Chip_Clock_GetRate+0x38>
1a000f96:	bf00      	nop
1a000f98:	40052000 	.word	0x40052000
1a000f9c:	40051000 	.word	0x40051000

1a000fa0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000fa0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000fa2:	2069      	movs	r0, #105	; 0x69
1a000fa4:	f7ff ffd6 	bl	1a000f54 <Chip_Clock_GetRate>
1a000fa8:	4b01      	ldr	r3, [pc, #4]	; (1a000fb0 <SystemCoreClockUpdate+0x10>)
1a000faa:	6018      	str	r0, [r3, #0]
}
1a000fac:	bd08      	pop	{r3, pc}
1a000fae:	bf00      	nop
1a000fb0:	10001068 	.word	0x10001068

1a000fb4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000fb4:	b570      	push	{r4, r5, r6, lr}
1a000fb6:	b08a      	sub	sp, #40	; 0x28
1a000fb8:	4605      	mov	r5, r0
1a000fba:	460e      	mov	r6, r1
1a000fbc:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000fbe:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000fc2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000fc4:	2806      	cmp	r0, #6
1a000fc6:	d018      	beq.n	1a000ffa <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000fc8:	2300      	movs	r3, #0
1a000fca:	2201      	movs	r2, #1
1a000fcc:	4629      	mov	r1, r5
1a000fce:	2004      	movs	r0, #4
1a000fd0:	f7ff ff28 	bl	1a000e24 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000fd4:	4a49      	ldr	r2, [pc, #292]	; (1a0010fc <Chip_SetupCoreClock+0x148>)
1a000fd6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000fd8:	f043 0301 	orr.w	r3, r3, #1
1a000fdc:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000fde:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000fe2:	a901      	add	r1, sp, #4
1a000fe4:	4630      	mov	r0, r6
1a000fe6:	f7ff fe95 	bl	1a000d14 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000fea:	4b45      	ldr	r3, [pc, #276]	; (1a001100 <Chip_SetupCoreClock+0x14c>)
1a000fec:	429e      	cmp	r6, r3
1a000fee:	d916      	bls.n	1a00101e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000ff0:	9b01      	ldr	r3, [sp, #4]
1a000ff2:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000ff6:	d003      	beq.n	1a001000 <Chip_SetupCoreClock+0x4c>
1a000ff8:	e7fe      	b.n	1a000ff8 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000ffa:	f7ff fded 	bl	1a000bd8 <Chip_Clock_EnableCrystal>
1a000ffe:	e7e3      	b.n	1a000fc8 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a001000:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001004:	d005      	beq.n	1a001012 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001006:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00100a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a00100c:	2500      	movs	r5, #0
			direct = 1;
1a00100e:	2601      	movs	r6, #1
1a001010:	e007      	b.n	1a001022 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001012:	9b04      	ldr	r3, [sp, #16]
1a001014:	3301      	adds	r3, #1
1a001016:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001018:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a00101a:	2600      	movs	r6, #0
1a00101c:	e001      	b.n	1a001022 <Chip_SetupCoreClock+0x6e>
1a00101e:	2500      	movs	r5, #0
1a001020:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001022:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001026:	9b01      	ldr	r3, [sp, #4]
1a001028:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00102c:	9a05      	ldr	r2, [sp, #20]
1a00102e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001032:	9a03      	ldr	r2, [sp, #12]
1a001034:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001038:	9a04      	ldr	r2, [sp, #16]
1a00103a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00103e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001042:	4a2e      	ldr	r2, [pc, #184]	; (1a0010fc <Chip_SetupCoreClock+0x148>)
1a001044:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001046:	4b2d      	ldr	r3, [pc, #180]	; (1a0010fc <Chip_SetupCoreClock+0x148>)
1a001048:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a00104a:	f013 0f01 	tst.w	r3, #1
1a00104e:	d0fa      	beq.n	1a001046 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001050:	2300      	movs	r3, #0
1a001052:	2201      	movs	r2, #1
1a001054:	2109      	movs	r1, #9
1a001056:	2004      	movs	r0, #4
1a001058:	f7ff fee4 	bl	1a000e24 <Chip_Clock_SetBaseClock>

	if (direct) {
1a00105c:	b1fe      	cbz	r6, 1a00109e <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00105e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001062:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001064:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001066:	1e5a      	subs	r2, r3, #1
1a001068:	9209      	str	r2, [sp, #36]	; 0x24
1a00106a:	2b00      	cmp	r3, #0
1a00106c:	d1fa      	bne.n	1a001064 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00106e:	9b01      	ldr	r3, [sp, #4]
1a001070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001074:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001076:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00107a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00107e:	9a05      	ldr	r2, [sp, #20]
1a001080:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001084:	9a03      	ldr	r2, [sp, #12]
1a001086:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00108a:	9a04      	ldr	r2, [sp, #16]
1a00108c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001090:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001094:	4a19      	ldr	r2, [pc, #100]	; (1a0010fc <Chip_SetupCoreClock+0x148>)
1a001096:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001098:	b36c      	cbz	r4, 1a0010f6 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00109a:	2400      	movs	r4, #0
1a00109c:	e029      	b.n	1a0010f2 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00109e:	2d00      	cmp	r5, #0
1a0010a0:	d0fa      	beq.n	1a001098 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0010a2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0010a6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a0010a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0010aa:	1e5a      	subs	r2, r3, #1
1a0010ac:	9209      	str	r2, [sp, #36]	; 0x24
1a0010ae:	2b00      	cmp	r3, #0
1a0010b0:	d1fa      	bne.n	1a0010a8 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a0010b2:	9b04      	ldr	r3, [sp, #16]
1a0010b4:	1e5a      	subs	r2, r3, #1
1a0010b6:	9204      	str	r2, [sp, #16]
1a0010b8:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0010bc:	9b01      	ldr	r3, [sp, #4]
1a0010be:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0010c2:	9905      	ldr	r1, [sp, #20]
1a0010c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0010c8:	9903      	ldr	r1, [sp, #12]
1a0010ca:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0010ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0010d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0010d6:	4a09      	ldr	r2, [pc, #36]	; (1a0010fc <Chip_SetupCoreClock+0x148>)
1a0010d8:	6453      	str	r3, [r2, #68]	; 0x44
1a0010da:	e7dd      	b.n	1a001098 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a0010dc:	4809      	ldr	r0, [pc, #36]	; (1a001104 <Chip_SetupCoreClock+0x150>)
1a0010de:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0010e2:	78cb      	ldrb	r3, [r1, #3]
1a0010e4:	788a      	ldrb	r2, [r1, #2]
1a0010e6:	7849      	ldrb	r1, [r1, #1]
1a0010e8:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0010ec:	f7ff fe9a 	bl	1a000e24 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a0010f0:	3401      	adds	r4, #1
1a0010f2:	2c11      	cmp	r4, #17
1a0010f4:	d9f2      	bls.n	1a0010dc <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a0010f6:	b00a      	add	sp, #40	; 0x28
1a0010f8:	bd70      	pop	{r4, r5, r6, pc}
1a0010fa:	bf00      	nop
1a0010fc:	40050000 	.word	0x40050000
1a001100:	068e7780 	.word	0x068e7780
1a001104:	1a001db4 	.word	0x1a001db4

1a001108 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a001108:	4770      	bx	lr
1a00110a:	Address 0x000000001a00110a is out of bounds.


1a00110c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a00110c:	2901      	cmp	r1, #1
1a00110e:	d000      	beq.n	1a001112 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a001110:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a001112:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001116:	0082      	lsls	r2, r0, #2
1a001118:	4b03      	ldr	r3, [pc, #12]	; (1a001128 <Chip_I2C_EventHandler+0x1c>)
1a00111a:	4413      	add	r3, r2
1a00111c:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a00111e:	7d13      	ldrb	r3, [r2, #20]
1a001120:	b2db      	uxtb	r3, r3
1a001122:	2b04      	cmp	r3, #4
1a001124:	d0fb      	beq.n	1a00111e <Chip_I2C_EventHandler+0x12>
1a001126:	e7f3      	b.n	1a001110 <Chip_I2C_EventHandler+0x4>
1a001128:	10000000 	.word	0x10000000

1a00112c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a00112c:	b570      	push	{r4, r5, r6, lr}
1a00112e:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a001130:	4e06      	ldr	r6, [pc, #24]	; (1a00114c <Chip_I2C_Init+0x20>)
1a001132:	00c4      	lsls	r4, r0, #3
1a001134:	1a22      	subs	r2, r4, r0
1a001136:	0093      	lsls	r3, r2, #2
1a001138:	4433      	add	r3, r6
1a00113a:	8898      	ldrh	r0, [r3, #4]
1a00113c:	f7ff fed6 	bl	1a000eec <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001140:	1b64      	subs	r4, r4, r5
1a001142:	00a3      	lsls	r3, r4, #2
1a001144:	58f3      	ldr	r3, [r6, r3]
1a001146:	226c      	movs	r2, #108	; 0x6c
1a001148:	619a      	str	r2, [r3, #24]
}
1a00114a:	bd70      	pop	{r4, r5, r6, pc}
1a00114c:	10000000 	.word	0x10000000

1a001150 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001154:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001156:	4e0b      	ldr	r6, [pc, #44]	; (1a001184 <Chip_I2C_SetClockRate+0x34>)
1a001158:	00c5      	lsls	r5, r0, #3
1a00115a:	1a2b      	subs	r3, r5, r0
1a00115c:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001160:	eb06 0308 	add.w	r3, r6, r8
1a001164:	8898      	ldrh	r0, [r3, #4]
1a001166:	f7ff fef5 	bl	1a000f54 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a00116a:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a00116e:	f856 3008 	ldr.w	r3, [r6, r8]
1a001172:	0842      	lsrs	r2, r0, #1
1a001174:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001176:	f856 3008 	ldr.w	r3, [r6, r8]
1a00117a:	691a      	ldr	r2, [r3, #16]
1a00117c:	1a80      	subs	r0, r0, r2
1a00117e:	6158      	str	r0, [r3, #20]
}
1a001180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001184:	10000000 	.word	0x10000000

1a001188 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001188:	4b03      	ldr	r3, [pc, #12]	; (1a001198 <Chip_SSP_GetClockIndex+0x10>)
1a00118a:	4298      	cmp	r0, r3
1a00118c:	d001      	beq.n	1a001192 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a00118e:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001190:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001192:	20a5      	movs	r0, #165	; 0xa5
1a001194:	4770      	bx	lr
1a001196:	bf00      	nop
1a001198:	400c5000 	.word	0x400c5000

1a00119c <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00119c:	4b04      	ldr	r3, [pc, #16]	; (1a0011b0 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a00119e:	4298      	cmp	r0, r3
1a0011a0:	d002      	beq.n	1a0011a8 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0011a2:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0011a6:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0011a8:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0011ac:	4770      	bx	lr
1a0011ae:	bf00      	nop
1a0011b0:	400c5000 	.word	0x400c5000

1a0011b4 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0011b4:	6803      	ldr	r3, [r0, #0]
1a0011b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0011ba:	0209      	lsls	r1, r1, #8
1a0011bc:	b289      	uxth	r1, r1
1a0011be:	4319      	orrs	r1, r3
1a0011c0:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0011c2:	6102      	str	r2, [r0, #16]
}
1a0011c4:	4770      	bx	lr

1a0011c6 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0011c6:	b570      	push	{r4, r5, r6, lr}
1a0011c8:	4606      	mov	r6, r0
1a0011ca:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0011cc:	f7ff ffe6 	bl	1a00119c <Chip_SSP_GetPeriphClockIndex>
1a0011d0:	f7ff fec0 	bl	1a000f54 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0011d4:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0011d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a0011da:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a0011dc:	e000      	b.n	1a0011e0 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a0011de:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a0011e0:	42ab      	cmp	r3, r5
1a0011e2:	d90b      	bls.n	1a0011fc <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a0011e4:	1c4c      	adds	r4, r1, #1
1a0011e6:	fb02 f304 	mul.w	r3, r2, r4
1a0011ea:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a0011ee:	429d      	cmp	r5, r3
1a0011f0:	d2f6      	bcs.n	1a0011e0 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a0011f2:	2cff      	cmp	r4, #255	; 0xff
1a0011f4:	d9f3      	bls.n	1a0011de <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a0011f6:	3202      	adds	r2, #2
				cr0_div = 0;
1a0011f8:	2100      	movs	r1, #0
1a0011fa:	e7f1      	b.n	1a0011e0 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0011fc:	4630      	mov	r0, r6
1a0011fe:	f7ff ffd9 	bl	1a0011b4 <Chip_SSP_SetClockRate>
}
1a001202:	bd70      	pop	{r4, r5, r6, pc}

1a001204 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001204:	b510      	push	{r4, lr}
1a001206:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001208:	f7ff ffbe 	bl	1a001188 <Chip_SSP_GetClockIndex>
1a00120c:	f7ff fe6e 	bl	1a000eec <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001210:	4620      	mov	r0, r4
1a001212:	f7ff ffc3 	bl	1a00119c <Chip_SSP_GetPeriphClockIndex>
1a001216:	f7ff fe69 	bl	1a000eec <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00121a:	6863      	ldr	r3, [r4, #4]
1a00121c:	f023 0304 	bic.w	r3, r3, #4
1a001220:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001222:	6823      	ldr	r3, [r4, #0]
1a001224:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001228:	f043 0307 	orr.w	r3, r3, #7
1a00122c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00122e:	4902      	ldr	r1, [pc, #8]	; (1a001238 <Chip_SSP_Init+0x34>)
1a001230:	4620      	mov	r0, r4
1a001232:	f7ff ffc8 	bl	1a0011c6 <Chip_SSP_SetBitRate>
}
1a001236:	bd10      	pop	{r4, pc}
1a001238:	000186a0 	.word	0x000186a0

1a00123c <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a00123c:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00123e:	4a0b      	ldr	r2, [pc, #44]	; (1a00126c <SystemInit+0x30>)
1a001240:	4b0b      	ldr	r3, [pc, #44]	; (1a001270 <SystemInit+0x34>)
1a001242:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a001244:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001248:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a00124a:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00124e:	2b20      	cmp	r3, #32
1a001250:	d004      	beq.n	1a00125c <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a001252:	f7ff fa05 	bl	1a000660 <Board_SystemInit>
   Board_Init();
1a001256:	f7ff f995 	bl	1a000584 <Board_Init>
}
1a00125a:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a00125c:	4a04      	ldr	r2, [pc, #16]	; (1a001270 <SystemInit+0x34>)
1a00125e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a001262:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a001266:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a00126a:	e7f2      	b.n	1a001252 <SystemInit+0x16>
1a00126c:	1a000000 	.word	0x1a000000
1a001270:	e000ed00 	.word	0xe000ed00

1a001274 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a001274:	4b04      	ldr	r3, [pc, #16]	; (1a001288 <cyclesCounterInit+0x14>)
1a001276:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a001278:	4a04      	ldr	r2, [pc, #16]	; (1a00128c <cyclesCounterInit+0x18>)
1a00127a:	6813      	ldr	r3, [r2, #0]
1a00127c:	f043 0301 	orr.w	r3, r3, #1
1a001280:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a001282:	2001      	movs	r0, #1
1a001284:	4770      	bx	lr
1a001286:	bf00      	nop
1a001288:	10000038 	.word	0x10000038
1a00128c:	e0001000 	.word	0xe0001000

1a001290 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_RDR;
}
// Return TRUE if have space in TX FIFO
bool_t uartTxReady( uartMap_t uart )
{
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a001290:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001294:	0083      	lsls	r3, r0, #2
1a001296:	4a03      	ldr	r2, [pc, #12]	; (1a0012a4 <uartTxReady+0x14>)
1a001298:	58d3      	ldr	r3, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00129a:	6958      	ldr	r0, [r3, #20]
}
1a00129c:	f000 0020 	and.w	r0, r0, #32
1a0012a0:	4770      	bx	lr
1a0012a2:	bf00      	nop
1a0012a4:	1a001dfc 	.word	0x1a001dfc

1a0012a8 <uartTxWrite>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
}
// Write in TX FIFO
void uartTxWrite( uartMap_t uart, const uint8_t value )
{
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a0012a8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0012ac:	0083      	lsls	r3, r0, #2
1a0012ae:	4a02      	ldr	r2, [pc, #8]	; (1a0012b8 <uartTxWrite+0x10>)
1a0012b0:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a0012b2:	6019      	str	r1, [r3, #0]
}
1a0012b4:	4770      	bx	lr
1a0012b6:	bf00      	nop
1a0012b8:	1a001dfc 	.word	0x1a001dfc

1a0012bc <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0012bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0012c0:	4680      	mov	r8, r0
1a0012c2:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0012c4:	4c19      	ldr	r4, [pc, #100]	; (1a00132c <uartInit+0x70>)
1a0012c6:	0045      	lsls	r5, r0, #1
1a0012c8:	182a      	adds	r2, r5, r0
1a0012ca:	0093      	lsls	r3, r2, #2
1a0012cc:	18e6      	adds	r6, r4, r3
1a0012ce:	58e7      	ldr	r7, [r4, r3]
1a0012d0:	4638      	mov	r0, r7
1a0012d2:	f7ff f9e1 	bl	1a000698 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0012d6:	4649      	mov	r1, r9
1a0012d8:	4638      	mov	r0, r7
1a0012da:	f7ff fa07 	bl	1a0006ec <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a0012de:	2307      	movs	r3, #7
1a0012e0:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0012e2:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a0012e4:	2301      	movs	r3, #1
1a0012e6:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0012e8:	7930      	ldrb	r0, [r6, #4]
1a0012ea:	7973      	ldrb	r3, [r6, #5]
1a0012ec:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0012ee:	f042 0218 	orr.w	r2, r2, #24
1a0012f2:	490f      	ldr	r1, [pc, #60]	; (1a001330 <uartInit+0x74>)
1a0012f4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0012f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0012fc:	79f0      	ldrb	r0, [r6, #7]
1a0012fe:	7a33      	ldrb	r3, [r6, #8]
1a001300:	7a72      	ldrb	r2, [r6, #9]
1a001302:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001306:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a00130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a00130e:	f1b8 0f01 	cmp.w	r8, #1
1a001312:	d001      	beq.n	1a001318 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a001314:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001318:	4a06      	ldr	r2, [pc, #24]	; (1a001334 <uartInit+0x78>)
1a00131a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a00131c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001320:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001322:	221a      	movs	r2, #26
1a001324:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001328:	e7f4      	b.n	1a001314 <uartInit+0x58>
1a00132a:	bf00      	nop
1a00132c:	1a001dfc 	.word	0x1a001dfc
1a001330:	40086000 	.word	0x40086000
1a001334:	40081000 	.word	0x40081000

1a001338 <uartWriteByte>:
   return retVal;
}

// Blocking Write 1 byte to TX FIFO
void uartWriteByte( uartMap_t uart, const uint8_t value )
{
1a001338:	b538      	push	{r3, r4, r5, lr}
1a00133a:	4604      	mov	r4, r0
1a00133c:	460d      	mov	r5, r1
   // Wait for space in FIFO (blocking)
   while( uartTxReady( uart ) == FALSE );
1a00133e:	4620      	mov	r0, r4
1a001340:	f7ff ffa6 	bl	1a001290 <uartTxReady>
1a001344:	2800      	cmp	r0, #0
1a001346:	d0fa      	beq.n	1a00133e <uartWriteByte+0x6>
   // Send byte
   uartTxWrite( uart, value );
1a001348:	4629      	mov	r1, r5
1a00134a:	4620      	mov	r0, r4
1a00134c:	f7ff ffac 	bl	1a0012a8 <uartTxWrite>
}
1a001350:	bd38      	pop	{r3, r4, r5, pc}

1a001352 <uartWriteByteArray>:
}

// Blocking, Send a Byte Array
void uartWriteByteArray( uartMap_t uart,
                         const uint8_t* byteArray, uint32_t byteArrayLen )
{
1a001352:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001354:	4607      	mov	r7, r0
1a001356:	460e      	mov	r6, r1
1a001358:	4615      	mov	r5, r2
   uint32_t i = 0;
   for( i=0; i<byteArrayLen; i++ ) {
1a00135a:	2400      	movs	r4, #0
1a00135c:	e004      	b.n	1a001368 <uartWriteByteArray+0x16>
      uartWriteByte( uart, byteArray[i] );
1a00135e:	5d31      	ldrb	r1, [r6, r4]
1a001360:	4638      	mov	r0, r7
1a001362:	f7ff ffe9 	bl	1a001338 <uartWriteByte>
   for( i=0; i<byteArrayLen; i++ ) {
1a001366:	3401      	adds	r4, #1
1a001368:	42ac      	cmp	r4, r5
1a00136a:	d3f8      	bcc.n	1a00135e <uartWriteByteArray+0xc>
   }
}
1a00136c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00136e:	Address 0x000000001a00136e is out of bounds.


1a001370 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001370:	b918      	cbnz	r0, 1a00137a <tickPowerSet+0xa>
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001372:	4b04      	ldr	r3, [pc, #16]	; (1a001384 <tickPowerSet+0x14>)
1a001374:	2200      	movs	r2, #0
1a001376:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001378:	4770      	bx	lr
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a00137a:	4b02      	ldr	r3, [pc, #8]	; (1a001384 <tickPowerSet+0x14>)
1a00137c:	2207      	movs	r2, #7
1a00137e:	601a      	str	r2, [r3, #0]
1a001380:	4770      	bx	lr
1a001382:	bf00      	nop
1a001384:	e000e010 	.word	0xe000e010

1a001388 <tickInit>:
{
1a001388:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a00138a:	ea50 0301 	orrs.w	r3, r0, r1
1a00138e:	d02a      	beq.n	1a0013e6 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001390:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a001394:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a001398:	2b00      	cmp	r3, #0
1a00139a:	bf08      	it	eq
1a00139c:	2a32      	cmpeq	r2, #50	; 0x32
1a00139e:	d227      	bcs.n	1a0013f0 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a0013a0:	4b14      	ldr	r3, [pc, #80]	; (1a0013f4 <tickInit+0x6c>)
1a0013a2:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a0013a6:	4b14      	ldr	r3, [pc, #80]	; (1a0013f8 <tickInit+0x70>)
1a0013a8:	681b      	ldr	r3, [r3, #0]
1a0013aa:	fba3 4500 	umull	r4, r5, r3, r0
1a0013ae:	fb03 5501 	mla	r5, r3, r1, r5
1a0013b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0013b6:	2300      	movs	r3, #0
1a0013b8:	4620      	mov	r0, r4
1a0013ba:	4629      	mov	r1, r5
1a0013bc:	f000 fa70 	bl	1a0018a0 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a0013c0:	3801      	subs	r0, #1
1a0013c2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0013c6:	d209      	bcs.n	1a0013dc <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a0013c8:	4b0c      	ldr	r3, [pc, #48]	; (1a0013fc <tickInit+0x74>)
1a0013ca:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a0013cc:	4a0c      	ldr	r2, [pc, #48]	; (1a001400 <tickInit+0x78>)
1a0013ce:	21e0      	movs	r1, #224	; 0xe0
1a0013d0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a0013d4:	2200      	movs	r2, #0
1a0013d6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a0013d8:	2207      	movs	r2, #7
1a0013da:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a0013dc:	2001      	movs	r0, #1
1a0013de:	f7ff ffc7 	bl	1a001370 <tickPowerSet>
      bool_t ret_val = 1;
1a0013e2:	2001      	movs	r0, #1
}
1a0013e4:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a0013e6:	2000      	movs	r0, #0
1a0013e8:	f7ff ffc2 	bl	1a001370 <tickPowerSet>
         ret_val = 0;
1a0013ec:	2000      	movs	r0, #0
1a0013ee:	e7f9      	b.n	1a0013e4 <tickInit+0x5c>
            ret_val = 0;
1a0013f0:	2000      	movs	r0, #0
1a0013f2:	e7f7      	b.n	1a0013e4 <tickInit+0x5c>
1a0013f4:	10000040 	.word	0x10000040
1a0013f8:	10001068 	.word	0x10001068
1a0013fc:	e000e010 	.word	0xe000e010
1a001400:	e000ed00 	.word	0xe000ed00

1a001404 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001404:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a001408:	4908      	ldr	r1, [pc, #32]	; (1a00142c <SysTick_Handler+0x28>)
1a00140a:	e9d1 2300 	ldrd	r2, r3, [r1]
1a00140e:	f112 0b01 	adds.w	fp, r2, #1
1a001412:	f143 0c00 	adc.w	ip, r3, #0
1a001416:	e9c1 bc00 	strd	fp, ip, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a00141a:	4b05      	ldr	r3, [pc, #20]	; (1a001430 <SysTick_Handler+0x2c>)
1a00141c:	681b      	ldr	r3, [r3, #0]
1a00141e:	b113      	cbz	r3, 1a001426 <SysTick_Handler+0x22>
      (* tickHookFunction )( callBackFuncParams );
1a001420:	4a04      	ldr	r2, [pc, #16]	; (1a001434 <SysTick_Handler+0x30>)
1a001422:	6810      	ldr	r0, [r2, #0]
1a001424:	4798      	blx	r3
   }
}
1a001426:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a00142a:	bf00      	nop
1a00142c:	10000058 	.word	0x10000058
1a001430:	10000060 	.word	0x10000060
1a001434:	10000054 	.word	0x10000054

1a001438 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a001438:	b530      	push	{r4, r5, lr}
1a00143a:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a00143c:	b118      	cbz	r0, 1a001446 <adcInit+0xe>
1a00143e:	2801      	cmp	r0, #1
1a001440:	d04a      	beq.n	1a0014d8 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a001442:	b003      	add	sp, #12
1a001444:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a001446:	4b26      	ldr	r3, [pc, #152]	; (1a0014e0 <adcInit+0xa8>)
1a001448:	466d      	mov	r5, sp
1a00144a:	e893 0003 	ldmia.w	r3, {r0, r1}
1a00144e:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a001452:	4c24      	ldr	r4, [pc, #144]	; (1a0014e4 <adcInit+0xac>)
1a001454:	4629      	mov	r1, r5
1a001456:	4620      	mov	r0, r4
1a001458:	f7ff fa12 	bl	1a000880 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a00145c:	2100      	movs	r1, #0
1a00145e:	4620      	mov	r0, r4
1a001460:	f7ff faab 	bl	1a0009ba <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a001464:	4a20      	ldr	r2, [pc, #128]	; (1a0014e8 <adcInit+0xb0>)
1a001466:	4629      	mov	r1, r5
1a001468:	4620      	mov	r0, r4
1a00146a:	f7ff fa73 	bl	1a000954 <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a00146e:	2200      	movs	r2, #0
1a001470:	2101      	movs	r1, #1
1a001472:	4620      	mov	r0, r4
1a001474:	f7ff fa8d 	bl	1a000992 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a001478:	2200      	movs	r2, #0
1a00147a:	2101      	movs	r1, #1
1a00147c:	4620      	mov	r0, r4
1a00147e:	f7ff fa49 	bl	1a000914 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a001482:	2200      	movs	r2, #0
1a001484:	2102      	movs	r1, #2
1a001486:	4620      	mov	r0, r4
1a001488:	f7ff fa83 	bl	1a000992 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a00148c:	2200      	movs	r2, #0
1a00148e:	2102      	movs	r1, #2
1a001490:	4620      	mov	r0, r4
1a001492:	f7ff fa3f 	bl	1a000914 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a001496:	2200      	movs	r2, #0
1a001498:	2103      	movs	r1, #3
1a00149a:	4620      	mov	r0, r4
1a00149c:	f7ff fa79 	bl	1a000992 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a0014a0:	2200      	movs	r2, #0
1a0014a2:	2103      	movs	r1, #3
1a0014a4:	4620      	mov	r0, r4
1a0014a6:	f7ff fa35 	bl	1a000914 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a0014aa:	2200      	movs	r2, #0
1a0014ac:	2104      	movs	r1, #4
1a0014ae:	4620      	mov	r0, r4
1a0014b0:	f7ff fa6f 	bl	1a000992 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a0014b4:	2200      	movs	r2, #0
1a0014b6:	2104      	movs	r1, #4
1a0014b8:	4620      	mov	r0, r4
1a0014ba:	f7ff fa2b 	bl	1a000914 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a0014be:	4a0b      	ldr	r2, [pc, #44]	; (1a0014ec <adcInit+0xb4>)
1a0014c0:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a0014c4:	f043 0310 	orr.w	r3, r3, #16
1a0014c8:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a0014cc:	2200      	movs	r2, #0
1a0014ce:	2105      	movs	r1, #5
1a0014d0:	4620      	mov	r0, r4
1a0014d2:	f7ff fa1f 	bl	1a000914 <Chip_ADC_Int_SetChannelCmd>
      break;
1a0014d6:	e7b4      	b.n	1a001442 <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a0014d8:	4802      	ldr	r0, [pc, #8]	; (1a0014e4 <adcInit+0xac>)
1a0014da:	f7ff f9f1 	bl	1a0008c0 <Chip_ADC_DeInit>
}
1a0014de:	e7b0      	b.n	1a001442 <adcInit+0xa>
1a0014e0:	1a001e44 	.word	0x1a001e44
1a0014e4:	400e3000 	.word	0x400e3000
1a0014e8:	00030d40 	.word	0x00030d40
1a0014ec:	40086000 	.word	0x40086000

1a0014f0 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a0014f0:	b570      	push	{r4, r5, r6, lr}
1a0014f2:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a0014f4:	3001      	adds	r0, #1
1a0014f6:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a0014f8:	2600      	movs	r6, #0
1a0014fa:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a0014fe:	4d11      	ldr	r5, [pc, #68]	; (1a001544 <adcRead+0x54>)
1a001500:	2201      	movs	r2, #1
1a001502:	4621      	mov	r1, r4
1a001504:	4628      	mov	r0, r5
1a001506:	f7ff fa44 	bl	1a000992 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a00150a:	4632      	mov	r2, r6
1a00150c:	2101      	movs	r1, #1
1a00150e:	4628      	mov	r0, r5
1a001510:	f7ff fa10 	bl	1a000934 <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a001514:	2200      	movs	r2, #0
1a001516:	4621      	mov	r1, r4
1a001518:	480a      	ldr	r0, [pc, #40]	; (1a001544 <adcRead+0x54>)
1a00151a:	f7ff f9e0 	bl	1a0008de <Chip_ADC_ReadStatus>
   while(
1a00151e:	2801      	cmp	r0, #1
1a001520:	d1f8      	bne.n	1a001514 <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a001522:	4d08      	ldr	r5, [pc, #32]	; (1a001544 <adcRead+0x54>)
1a001524:	f10d 0206 	add.w	r2, sp, #6
1a001528:	4621      	mov	r1, r4
1a00152a:	4628      	mov	r0, r5
1a00152c:	f7ff f9d3 	bl	1a0008d6 <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a001530:	2200      	movs	r2, #0
1a001532:	4621      	mov	r1, r4
1a001534:	4628      	mov	r0, r5
1a001536:	f7ff fa2c 	bl	1a000992 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a00153a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a00153e:	b002      	add	sp, #8
1a001540:	bd70      	pop	{r4, r5, r6, pc}
1a001542:	bf00      	nop
1a001544:	400e3000 	.word	0x400e3000

1a001548 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a001548:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a00154a:	4d0b      	ldr	r5, [pc, #44]	; (1a001578 <gpioObtainPinInit+0x30>)
1a00154c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001550:	182c      	adds	r4, r5, r0
1a001552:	5628      	ldrsb	r0, [r5, r0]
1a001554:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a001556:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a00155a:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a00155c:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001560:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a001562:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001566:	9b02      	ldr	r3, [sp, #8]
1a001568:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a00156a:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00156e:	9b03      	ldr	r3, [sp, #12]
1a001570:	701a      	strb	r2, [r3, #0]
}
1a001572:	bc30      	pop	{r4, r5}
1a001574:	4770      	bx	lr
1a001576:	bf00      	nop
1a001578:	1a001e4c 	.word	0x1a001e4c

1a00157c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a00157c:	f110 0f02 	cmn.w	r0, #2
1a001580:	f000 80c7 	beq.w	1a001712 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a001584:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001588:	f000 80c5 	beq.w	1a001716 <gpioInit+0x19a>
{
1a00158c:	b570      	push	{r4, r5, r6, lr}
1a00158e:	b084      	sub	sp, #16
1a001590:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001592:	2300      	movs	r3, #0
1a001594:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001598:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a00159c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0015a0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0015a4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0015a8:	f10d 030b 	add.w	r3, sp, #11
1a0015ac:	9301      	str	r3, [sp, #4]
1a0015ae:	ab03      	add	r3, sp, #12
1a0015b0:	9300      	str	r3, [sp, #0]
1a0015b2:	f10d 030d 	add.w	r3, sp, #13
1a0015b6:	f10d 020e 	add.w	r2, sp, #14
1a0015ba:	f10d 010f 	add.w	r1, sp, #15
1a0015be:	f7ff ffc3 	bl	1a001548 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a0015c2:	2c05      	cmp	r4, #5
1a0015c4:	f200 80a9 	bhi.w	1a00171a <gpioInit+0x19e>
1a0015c8:	e8df f004 	tbb	[pc, r4]
1a0015cc:	45278109 	.word	0x45278109
1a0015d0:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0015d2:	4853      	ldr	r0, [pc, #332]	; (1a001720 <gpioInit+0x1a4>)
1a0015d4:	f7ff fd98 	bl	1a001108 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0015d8:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0015da:	b004      	add	sp, #16
1a0015dc:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0015de:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015e2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015e6:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0015ea:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0015ee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015f2:	494c      	ldr	r1, [pc, #304]	; (1a001724 <gpioInit+0x1a8>)
1a0015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0015f8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0015fc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001600:	2001      	movs	r0, #1
1a001602:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a001606:	4c46      	ldr	r4, [pc, #280]	; (1a001720 <gpioInit+0x1a4>)
1a001608:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00160c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001610:	ea22 0201 	bic.w	r2, r2, r1
1a001614:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001618:	e7df      	b.n	1a0015da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00161a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00161e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001622:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001626:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00162a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00162e:	493d      	ldr	r1, [pc, #244]	; (1a001724 <gpioInit+0x1a8>)
1a001630:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001634:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001638:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00163c:	2001      	movs	r0, #1
1a00163e:	fa00 f102 	lsl.w	r1, r0, r2
1a001642:	4c37      	ldr	r4, [pc, #220]	; (1a001720 <gpioInit+0x1a4>)
1a001644:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001648:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00164c:	ea22 0201 	bic.w	r2, r2, r1
1a001650:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001654:	e7c1      	b.n	1a0015da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001656:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00165a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00165e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001662:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001666:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00166a:	492e      	ldr	r1, [pc, #184]	; (1a001724 <gpioInit+0x1a8>)
1a00166c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001670:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001674:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001678:	2001      	movs	r0, #1
1a00167a:	fa00 f102 	lsl.w	r1, r0, r2
1a00167e:	4c28      	ldr	r4, [pc, #160]	; (1a001720 <gpioInit+0x1a4>)
1a001680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001684:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001688:	ea22 0201 	bic.w	r2, r2, r1
1a00168c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001690:	e7a3      	b.n	1a0015da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001692:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001696:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00169a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00169e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0016a2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016a6:	491f      	ldr	r1, [pc, #124]	; (1a001724 <gpioInit+0x1a8>)
1a0016a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0016ac:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016b0:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016b4:	2001      	movs	r0, #1
1a0016b6:	fa00 f102 	lsl.w	r1, r0, r2
1a0016ba:	4c19      	ldr	r4, [pc, #100]	; (1a001720 <gpioInit+0x1a4>)
1a0016bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0016c0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0016c4:	ea22 0201 	bic.w	r2, r2, r1
1a0016c8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0016cc:	e785      	b.n	1a0015da <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0016ce:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0016d2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0016d6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0016da:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0016de:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016e2:	4910      	ldr	r1, [pc, #64]	; (1a001724 <gpioInit+0x1a8>)
1a0016e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0016e8:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0016ec:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016f0:	2001      	movs	r0, #1
1a0016f2:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0016f6:	4b0a      	ldr	r3, [pc, #40]	; (1a001720 <gpioInit+0x1a4>)
1a0016f8:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0016fc:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001700:	4331      	orrs	r1, r6
1a001702:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001706:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a001708:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a00170c:	2100      	movs	r1, #0
1a00170e:	5499      	strb	r1, [r3, r2]
1a001710:	e763      	b.n	1a0015da <gpioInit+0x5e>
	  return FALSE;
1a001712:	2000      	movs	r0, #0
1a001714:	4770      	bx	lr
	  return FALSE;
1a001716:	2000      	movs	r0, #0
}
1a001718:	4770      	bx	lr
      ret_val = 0;
1a00171a:	2000      	movs	r0, #0
1a00171c:	e75d      	b.n	1a0015da <gpioInit+0x5e>
1a00171e:	bf00      	nop
1a001720:	400f4000 	.word	0x400f4000
1a001724:	40086000 	.word	0x40086000

1a001728 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a001728:	f110 0f02 	cmn.w	r0, #2
1a00172c:	d02d      	beq.n	1a00178a <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a00172e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001732:	d02c      	beq.n	1a00178e <gpioWrite+0x66>
{
1a001734:	b510      	push	{r4, lr}
1a001736:	b084      	sub	sp, #16
1a001738:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00173a:	2300      	movs	r3, #0
1a00173c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001740:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001744:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001748:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a00174c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a001750:	f10d 030b 	add.w	r3, sp, #11
1a001754:	9301      	str	r3, [sp, #4]
1a001756:	ab03      	add	r3, sp, #12
1a001758:	9300      	str	r3, [sp, #0]
1a00175a:	f10d 030d 	add.w	r3, sp, #13
1a00175e:	f10d 020e 	add.w	r2, sp, #14
1a001762:	f10d 010f 	add.w	r1, sp, #15
1a001766:	f7ff feef 	bl	1a001548 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a00176a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00176e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001772:	1c21      	adds	r1, r4, #0
1a001774:	bf18      	it	ne
1a001776:	2101      	movne	r1, #1
1a001778:	015b      	lsls	r3, r3, #5
1a00177a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00177e:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001782:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a001784:	2001      	movs	r0, #1
}
1a001786:	b004      	add	sp, #16
1a001788:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00178a:	2000      	movs	r0, #0
1a00178c:	4770      	bx	lr
	  return FALSE;
1a00178e:	2000      	movs	r0, #0
}
1a001790:	4770      	bx	lr

1a001792 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a001792:	f110 0f02 	cmn.w	r0, #2
1a001796:	d02c      	beq.n	1a0017f2 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a001798:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00179c:	d02b      	beq.n	1a0017f6 <gpioRead+0x64>
{
1a00179e:	b500      	push	{lr}
1a0017a0:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a0017a2:	2300      	movs	r3, #0
1a0017a4:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0017a8:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0017ac:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0017b0:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0017b4:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0017b8:	f10d 030b 	add.w	r3, sp, #11
1a0017bc:	9301      	str	r3, [sp, #4]
1a0017be:	ab03      	add	r3, sp, #12
1a0017c0:	9300      	str	r3, [sp, #0]
1a0017c2:	f10d 030d 	add.w	r3, sp, #13
1a0017c6:	f10d 020e 	add.w	r2, sp, #14
1a0017ca:	f10d 010f 	add.w	r1, sp, #15
1a0017ce:	f7ff febb 	bl	1a001548 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0017d2:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0017d6:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0017da:	015b      	lsls	r3, r3, #5
1a0017dc:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0017e0:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0017e4:	5c98      	ldrb	r0, [r3, r2]
1a0017e6:	3000      	adds	r0, #0
1a0017e8:	bf18      	it	ne
1a0017ea:	2001      	movne	r0, #1

   return ret_val;
}
1a0017ec:	b005      	add	sp, #20
1a0017ee:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0017f2:	2001      	movs	r0, #1
1a0017f4:	4770      	bx	lr
      return FALSE;
1a0017f6:	2000      	movs	r0, #0
}
1a0017f8:	4770      	bx	lr

1a0017fa <gpioToggle>:
{
1a0017fa:	b510      	push	{r4, lr}
1a0017fc:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a0017fe:	f7ff ffc8 	bl	1a001792 <gpioRead>
1a001802:	fab0 f180 	clz	r1, r0
1a001806:	0949      	lsrs	r1, r1, #5
1a001808:	4620      	mov	r0, r4
1a00180a:	f7ff ff8d 	bl	1a001728 <gpioWrite>
}
1a00180e:	bd10      	pop	{r4, pc}

1a001810 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a001810:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a001812:	4b04      	ldr	r3, [pc, #16]	; (1a001824 <USB0_IRQHandler+0x14>)
1a001814:	681b      	ldr	r3, [r3, #0]
1a001816:	681b      	ldr	r3, [r3, #0]
1a001818:	68db      	ldr	r3, [r3, #12]
1a00181a:	4a03      	ldr	r2, [pc, #12]	; (1a001828 <USB0_IRQHandler+0x18>)
1a00181c:	6810      	ldr	r0, [r2, #0]
1a00181e:	4798      	blx	r3
}
1a001820:	bd08      	pop	{r3, pc}
1a001822:	bf00      	nop
1a001824:	1000106c 	.word	0x1000106c
1a001828:	10000064 	.word	0x10000064

1a00182c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00182c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00182e:	f7ff fbb7 	bl	1a000fa0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a001832:	4b1a      	ldr	r3, [pc, #104]	; (1a00189c <boardInit+0x70>)
1a001834:	6818      	ldr	r0, [r3, #0]
1a001836:	f7ff fd1d 	bl	1a001274 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a00183a:	2001      	movs	r0, #1
1a00183c:	2100      	movs	r1, #0
1a00183e:	f7ff fda3 	bl	1a001388 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a001842:	2105      	movs	r1, #5
1a001844:	2000      	movs	r0, #0
1a001846:	f7ff fe99 	bl	1a00157c <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a00184a:	2100      	movs	r1, #0
1a00184c:	2024      	movs	r0, #36	; 0x24
1a00184e:	f7ff fe95 	bl	1a00157c <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a001852:	2100      	movs	r1, #0
1a001854:	2025      	movs	r0, #37	; 0x25
1a001856:	f7ff fe91 	bl	1a00157c <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a00185a:	2100      	movs	r1, #0
1a00185c:	2026      	movs	r0, #38	; 0x26
1a00185e:	f7ff fe8d 	bl	1a00157c <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a001862:	2100      	movs	r1, #0
1a001864:	2027      	movs	r0, #39	; 0x27
1a001866:	f7ff fe89 	bl	1a00157c <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00186a:	2101      	movs	r1, #1
1a00186c:	2028      	movs	r0, #40	; 0x28
1a00186e:	f7ff fe85 	bl	1a00157c <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a001872:	2101      	movs	r1, #1
1a001874:	2029      	movs	r0, #41	; 0x29
1a001876:	f7ff fe81 	bl	1a00157c <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a00187a:	2101      	movs	r1, #1
1a00187c:	202a      	movs	r0, #42	; 0x2a
1a00187e:	f7ff fe7d 	bl	1a00157c <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a001882:	2101      	movs	r1, #1
1a001884:	202b      	movs	r0, #43	; 0x2b
1a001886:	f7ff fe79 	bl	1a00157c <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00188a:	2101      	movs	r1, #1
1a00188c:	202c      	movs	r0, #44	; 0x2c
1a00188e:	f7ff fe75 	bl	1a00157c <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a001892:	2101      	movs	r1, #1
1a001894:	202d      	movs	r0, #45	; 0x2d
1a001896:	f7ff fe71 	bl	1a00157c <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00189a:	bd08      	pop	{r3, pc}
1a00189c:	10001068 	.word	0x10001068

1a0018a0 <__aeabi_uldivmod>:
1a0018a0:	b953      	cbnz	r3, 1a0018b8 <__aeabi_uldivmod+0x18>
1a0018a2:	b94a      	cbnz	r2, 1a0018b8 <__aeabi_uldivmod+0x18>
1a0018a4:	2900      	cmp	r1, #0
1a0018a6:	bf08      	it	eq
1a0018a8:	2800      	cmpeq	r0, #0
1a0018aa:	bf1c      	itt	ne
1a0018ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0018b0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0018b4:	f000 b972 	b.w	1a001b9c <__aeabi_idiv0>
1a0018b8:	f1ad 0c08 	sub.w	ip, sp, #8
1a0018bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0018c0:	f000 f806 	bl	1a0018d0 <__udivmoddi4>
1a0018c4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0018c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0018cc:	b004      	add	sp, #16
1a0018ce:	4770      	bx	lr

1a0018d0 <__udivmoddi4>:
1a0018d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0018d4:	9e08      	ldr	r6, [sp, #32]
1a0018d6:	4604      	mov	r4, r0
1a0018d8:	4688      	mov	r8, r1
1a0018da:	2b00      	cmp	r3, #0
1a0018dc:	d14b      	bne.n	1a001976 <__udivmoddi4+0xa6>
1a0018de:	428a      	cmp	r2, r1
1a0018e0:	4615      	mov	r5, r2
1a0018e2:	d967      	bls.n	1a0019b4 <__udivmoddi4+0xe4>
1a0018e4:	fab2 f282 	clz	r2, r2
1a0018e8:	b14a      	cbz	r2, 1a0018fe <__udivmoddi4+0x2e>
1a0018ea:	f1c2 0720 	rsb	r7, r2, #32
1a0018ee:	fa01 f302 	lsl.w	r3, r1, r2
1a0018f2:	fa20 f707 	lsr.w	r7, r0, r7
1a0018f6:	4095      	lsls	r5, r2
1a0018f8:	ea47 0803 	orr.w	r8, r7, r3
1a0018fc:	4094      	lsls	r4, r2
1a0018fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001902:	0c23      	lsrs	r3, r4, #16
1a001904:	fbb8 f7fe 	udiv	r7, r8, lr
1a001908:	fa1f fc85 	uxth.w	ip, r5
1a00190c:	fb0e 8817 	mls	r8, lr, r7, r8
1a001910:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001914:	fb07 f10c 	mul.w	r1, r7, ip
1a001918:	4299      	cmp	r1, r3
1a00191a:	d909      	bls.n	1a001930 <__udivmoddi4+0x60>
1a00191c:	18eb      	adds	r3, r5, r3
1a00191e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a001922:	f080 811b 	bcs.w	1a001b5c <__udivmoddi4+0x28c>
1a001926:	4299      	cmp	r1, r3
1a001928:	f240 8118 	bls.w	1a001b5c <__udivmoddi4+0x28c>
1a00192c:	3f02      	subs	r7, #2
1a00192e:	442b      	add	r3, r5
1a001930:	1a5b      	subs	r3, r3, r1
1a001932:	b2a4      	uxth	r4, r4
1a001934:	fbb3 f0fe 	udiv	r0, r3, lr
1a001938:	fb0e 3310 	mls	r3, lr, r0, r3
1a00193c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001940:	fb00 fc0c 	mul.w	ip, r0, ip
1a001944:	45a4      	cmp	ip, r4
1a001946:	d909      	bls.n	1a00195c <__udivmoddi4+0x8c>
1a001948:	192c      	adds	r4, r5, r4
1a00194a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00194e:	f080 8107 	bcs.w	1a001b60 <__udivmoddi4+0x290>
1a001952:	45a4      	cmp	ip, r4
1a001954:	f240 8104 	bls.w	1a001b60 <__udivmoddi4+0x290>
1a001958:	3802      	subs	r0, #2
1a00195a:	442c      	add	r4, r5
1a00195c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001960:	eba4 040c 	sub.w	r4, r4, ip
1a001964:	2700      	movs	r7, #0
1a001966:	b11e      	cbz	r6, 1a001970 <__udivmoddi4+0xa0>
1a001968:	40d4      	lsrs	r4, r2
1a00196a:	2300      	movs	r3, #0
1a00196c:	e9c6 4300 	strd	r4, r3, [r6]
1a001970:	4639      	mov	r1, r7
1a001972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001976:	428b      	cmp	r3, r1
1a001978:	d909      	bls.n	1a00198e <__udivmoddi4+0xbe>
1a00197a:	2e00      	cmp	r6, #0
1a00197c:	f000 80eb 	beq.w	1a001b56 <__udivmoddi4+0x286>
1a001980:	2700      	movs	r7, #0
1a001982:	e9c6 0100 	strd	r0, r1, [r6]
1a001986:	4638      	mov	r0, r7
1a001988:	4639      	mov	r1, r7
1a00198a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00198e:	fab3 f783 	clz	r7, r3
1a001992:	2f00      	cmp	r7, #0
1a001994:	d147      	bne.n	1a001a26 <__udivmoddi4+0x156>
1a001996:	428b      	cmp	r3, r1
1a001998:	d302      	bcc.n	1a0019a0 <__udivmoddi4+0xd0>
1a00199a:	4282      	cmp	r2, r0
1a00199c:	f200 80fa 	bhi.w	1a001b94 <__udivmoddi4+0x2c4>
1a0019a0:	1a84      	subs	r4, r0, r2
1a0019a2:	eb61 0303 	sbc.w	r3, r1, r3
1a0019a6:	2001      	movs	r0, #1
1a0019a8:	4698      	mov	r8, r3
1a0019aa:	2e00      	cmp	r6, #0
1a0019ac:	d0e0      	beq.n	1a001970 <__udivmoddi4+0xa0>
1a0019ae:	e9c6 4800 	strd	r4, r8, [r6]
1a0019b2:	e7dd      	b.n	1a001970 <__udivmoddi4+0xa0>
1a0019b4:	b902      	cbnz	r2, 1a0019b8 <__udivmoddi4+0xe8>
1a0019b6:	deff      	udf	#255	; 0xff
1a0019b8:	fab2 f282 	clz	r2, r2
1a0019bc:	2a00      	cmp	r2, #0
1a0019be:	f040 808f 	bne.w	1a001ae0 <__udivmoddi4+0x210>
1a0019c2:	1b49      	subs	r1, r1, r5
1a0019c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0019c8:	fa1f f885 	uxth.w	r8, r5
1a0019cc:	2701      	movs	r7, #1
1a0019ce:	fbb1 fcfe 	udiv	ip, r1, lr
1a0019d2:	0c23      	lsrs	r3, r4, #16
1a0019d4:	fb0e 111c 	mls	r1, lr, ip, r1
1a0019d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0019dc:	fb08 f10c 	mul.w	r1, r8, ip
1a0019e0:	4299      	cmp	r1, r3
1a0019e2:	d907      	bls.n	1a0019f4 <__udivmoddi4+0x124>
1a0019e4:	18eb      	adds	r3, r5, r3
1a0019e6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0019ea:	d202      	bcs.n	1a0019f2 <__udivmoddi4+0x122>
1a0019ec:	4299      	cmp	r1, r3
1a0019ee:	f200 80cd 	bhi.w	1a001b8c <__udivmoddi4+0x2bc>
1a0019f2:	4684      	mov	ip, r0
1a0019f4:	1a59      	subs	r1, r3, r1
1a0019f6:	b2a3      	uxth	r3, r4
1a0019f8:	fbb1 f0fe 	udiv	r0, r1, lr
1a0019fc:	fb0e 1410 	mls	r4, lr, r0, r1
1a001a00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001a04:	fb08 f800 	mul.w	r8, r8, r0
1a001a08:	45a0      	cmp	r8, r4
1a001a0a:	d907      	bls.n	1a001a1c <__udivmoddi4+0x14c>
1a001a0c:	192c      	adds	r4, r5, r4
1a001a0e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001a12:	d202      	bcs.n	1a001a1a <__udivmoddi4+0x14a>
1a001a14:	45a0      	cmp	r8, r4
1a001a16:	f200 80b6 	bhi.w	1a001b86 <__udivmoddi4+0x2b6>
1a001a1a:	4618      	mov	r0, r3
1a001a1c:	eba4 0408 	sub.w	r4, r4, r8
1a001a20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001a24:	e79f      	b.n	1a001966 <__udivmoddi4+0x96>
1a001a26:	f1c7 0c20 	rsb	ip, r7, #32
1a001a2a:	40bb      	lsls	r3, r7
1a001a2c:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001a30:	ea4e 0e03 	orr.w	lr, lr, r3
1a001a34:	fa01 f407 	lsl.w	r4, r1, r7
1a001a38:	fa20 f50c 	lsr.w	r5, r0, ip
1a001a3c:	fa21 f30c 	lsr.w	r3, r1, ip
1a001a40:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001a44:	4325      	orrs	r5, r4
1a001a46:	fbb3 f9f8 	udiv	r9, r3, r8
1a001a4a:	0c2c      	lsrs	r4, r5, #16
1a001a4c:	fb08 3319 	mls	r3, r8, r9, r3
1a001a50:	fa1f fa8e 	uxth.w	sl, lr
1a001a54:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001a58:	fb09 f40a 	mul.w	r4, r9, sl
1a001a5c:	429c      	cmp	r4, r3
1a001a5e:	fa02 f207 	lsl.w	r2, r2, r7
1a001a62:	fa00 f107 	lsl.w	r1, r0, r7
1a001a66:	d90b      	bls.n	1a001a80 <__udivmoddi4+0x1b0>
1a001a68:	eb1e 0303 	adds.w	r3, lr, r3
1a001a6c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001a70:	f080 8087 	bcs.w	1a001b82 <__udivmoddi4+0x2b2>
1a001a74:	429c      	cmp	r4, r3
1a001a76:	f240 8084 	bls.w	1a001b82 <__udivmoddi4+0x2b2>
1a001a7a:	f1a9 0902 	sub.w	r9, r9, #2
1a001a7e:	4473      	add	r3, lr
1a001a80:	1b1b      	subs	r3, r3, r4
1a001a82:	b2ad      	uxth	r5, r5
1a001a84:	fbb3 f0f8 	udiv	r0, r3, r8
1a001a88:	fb08 3310 	mls	r3, r8, r0, r3
1a001a8c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001a90:	fb00 fa0a 	mul.w	sl, r0, sl
1a001a94:	45a2      	cmp	sl, r4
1a001a96:	d908      	bls.n	1a001aaa <__udivmoddi4+0x1da>
1a001a98:	eb1e 0404 	adds.w	r4, lr, r4
1a001a9c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001aa0:	d26b      	bcs.n	1a001b7a <__udivmoddi4+0x2aa>
1a001aa2:	45a2      	cmp	sl, r4
1a001aa4:	d969      	bls.n	1a001b7a <__udivmoddi4+0x2aa>
1a001aa6:	3802      	subs	r0, #2
1a001aa8:	4474      	add	r4, lr
1a001aaa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001aae:	fba0 8902 	umull	r8, r9, r0, r2
1a001ab2:	eba4 040a 	sub.w	r4, r4, sl
1a001ab6:	454c      	cmp	r4, r9
1a001ab8:	46c2      	mov	sl, r8
1a001aba:	464b      	mov	r3, r9
1a001abc:	d354      	bcc.n	1a001b68 <__udivmoddi4+0x298>
1a001abe:	d051      	beq.n	1a001b64 <__udivmoddi4+0x294>
1a001ac0:	2e00      	cmp	r6, #0
1a001ac2:	d069      	beq.n	1a001b98 <__udivmoddi4+0x2c8>
1a001ac4:	ebb1 050a 	subs.w	r5, r1, sl
1a001ac8:	eb64 0403 	sbc.w	r4, r4, r3
1a001acc:	fa04 fc0c 	lsl.w	ip, r4, ip
1a001ad0:	40fd      	lsrs	r5, r7
1a001ad2:	40fc      	lsrs	r4, r7
1a001ad4:	ea4c 0505 	orr.w	r5, ip, r5
1a001ad8:	e9c6 5400 	strd	r5, r4, [r6]
1a001adc:	2700      	movs	r7, #0
1a001ade:	e747      	b.n	1a001970 <__udivmoddi4+0xa0>
1a001ae0:	f1c2 0320 	rsb	r3, r2, #32
1a001ae4:	fa20 f703 	lsr.w	r7, r0, r3
1a001ae8:	4095      	lsls	r5, r2
1a001aea:	fa01 f002 	lsl.w	r0, r1, r2
1a001aee:	fa21 f303 	lsr.w	r3, r1, r3
1a001af2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001af6:	4338      	orrs	r0, r7
1a001af8:	0c01      	lsrs	r1, r0, #16
1a001afa:	fbb3 f7fe 	udiv	r7, r3, lr
1a001afe:	fa1f f885 	uxth.w	r8, r5
1a001b02:	fb0e 3317 	mls	r3, lr, r7, r3
1a001b06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b0a:	fb07 f308 	mul.w	r3, r7, r8
1a001b0e:	428b      	cmp	r3, r1
1a001b10:	fa04 f402 	lsl.w	r4, r4, r2
1a001b14:	d907      	bls.n	1a001b26 <__udivmoddi4+0x256>
1a001b16:	1869      	adds	r1, r5, r1
1a001b18:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001b1c:	d22f      	bcs.n	1a001b7e <__udivmoddi4+0x2ae>
1a001b1e:	428b      	cmp	r3, r1
1a001b20:	d92d      	bls.n	1a001b7e <__udivmoddi4+0x2ae>
1a001b22:	3f02      	subs	r7, #2
1a001b24:	4429      	add	r1, r5
1a001b26:	1acb      	subs	r3, r1, r3
1a001b28:	b281      	uxth	r1, r0
1a001b2a:	fbb3 f0fe 	udiv	r0, r3, lr
1a001b2e:	fb0e 3310 	mls	r3, lr, r0, r3
1a001b32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b36:	fb00 f308 	mul.w	r3, r0, r8
1a001b3a:	428b      	cmp	r3, r1
1a001b3c:	d907      	bls.n	1a001b4e <__udivmoddi4+0x27e>
1a001b3e:	1869      	adds	r1, r5, r1
1a001b40:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001b44:	d217      	bcs.n	1a001b76 <__udivmoddi4+0x2a6>
1a001b46:	428b      	cmp	r3, r1
1a001b48:	d915      	bls.n	1a001b76 <__udivmoddi4+0x2a6>
1a001b4a:	3802      	subs	r0, #2
1a001b4c:	4429      	add	r1, r5
1a001b4e:	1ac9      	subs	r1, r1, r3
1a001b50:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001b54:	e73b      	b.n	1a0019ce <__udivmoddi4+0xfe>
1a001b56:	4637      	mov	r7, r6
1a001b58:	4630      	mov	r0, r6
1a001b5a:	e709      	b.n	1a001970 <__udivmoddi4+0xa0>
1a001b5c:	4607      	mov	r7, r0
1a001b5e:	e6e7      	b.n	1a001930 <__udivmoddi4+0x60>
1a001b60:	4618      	mov	r0, r3
1a001b62:	e6fb      	b.n	1a00195c <__udivmoddi4+0x8c>
1a001b64:	4541      	cmp	r1, r8
1a001b66:	d2ab      	bcs.n	1a001ac0 <__udivmoddi4+0x1f0>
1a001b68:	ebb8 0a02 	subs.w	sl, r8, r2
1a001b6c:	eb69 020e 	sbc.w	r2, r9, lr
1a001b70:	3801      	subs	r0, #1
1a001b72:	4613      	mov	r3, r2
1a001b74:	e7a4      	b.n	1a001ac0 <__udivmoddi4+0x1f0>
1a001b76:	4660      	mov	r0, ip
1a001b78:	e7e9      	b.n	1a001b4e <__udivmoddi4+0x27e>
1a001b7a:	4618      	mov	r0, r3
1a001b7c:	e795      	b.n	1a001aaa <__udivmoddi4+0x1da>
1a001b7e:	4667      	mov	r7, ip
1a001b80:	e7d1      	b.n	1a001b26 <__udivmoddi4+0x256>
1a001b82:	4681      	mov	r9, r0
1a001b84:	e77c      	b.n	1a001a80 <__udivmoddi4+0x1b0>
1a001b86:	3802      	subs	r0, #2
1a001b88:	442c      	add	r4, r5
1a001b8a:	e747      	b.n	1a001a1c <__udivmoddi4+0x14c>
1a001b8c:	f1ac 0c02 	sub.w	ip, ip, #2
1a001b90:	442b      	add	r3, r5
1a001b92:	e72f      	b.n	1a0019f4 <__udivmoddi4+0x124>
1a001b94:	4638      	mov	r0, r7
1a001b96:	e708      	b.n	1a0019aa <__udivmoddi4+0xda>
1a001b98:	4637      	mov	r7, r6
1a001b9a:	e6e9      	b.n	1a001970 <__udivmoddi4+0xa0>

1a001b9c <__aeabi_idiv0>:
1a001b9c:	4770      	bx	lr
1a001b9e:	bf00      	nop

1a001ba0 <__libc_init_array>:
1a001ba0:	b570      	push	{r4, r5, r6, lr}
1a001ba2:	4e0d      	ldr	r6, [pc, #52]	; (1a001bd8 <__libc_init_array+0x38>)
1a001ba4:	4d0d      	ldr	r5, [pc, #52]	; (1a001bdc <__libc_init_array+0x3c>)
1a001ba6:	1b76      	subs	r6, r6, r5
1a001ba8:	10b6      	asrs	r6, r6, #2
1a001baa:	d006      	beq.n	1a001bba <__libc_init_array+0x1a>
1a001bac:	2400      	movs	r4, #0
1a001bae:	3401      	adds	r4, #1
1a001bb0:	f855 3b04 	ldr.w	r3, [r5], #4
1a001bb4:	4798      	blx	r3
1a001bb6:	42a6      	cmp	r6, r4
1a001bb8:	d1f9      	bne.n	1a001bae <__libc_init_array+0xe>
1a001bba:	4e09      	ldr	r6, [pc, #36]	; (1a001be0 <__libc_init_array+0x40>)
1a001bbc:	4d09      	ldr	r5, [pc, #36]	; (1a001be4 <__libc_init_array+0x44>)
1a001bbe:	1b76      	subs	r6, r6, r5
1a001bc0:	f7fe fc25 	bl	1a00040e <_init>
1a001bc4:	10b6      	asrs	r6, r6, #2
1a001bc6:	d006      	beq.n	1a001bd6 <__libc_init_array+0x36>
1a001bc8:	2400      	movs	r4, #0
1a001bca:	3401      	adds	r4, #1
1a001bcc:	f855 3b04 	ldr.w	r3, [r5], #4
1a001bd0:	4798      	blx	r3
1a001bd2:	42a6      	cmp	r6, r4
1a001bd4:	d1f9      	bne.n	1a001bca <__libc_init_array+0x2a>
1a001bd6:	bd70      	pop	{r4, r5, r6, pc}
1a001bd8:	1a001f34 	.word	0x1a001f34
1a001bdc:	1a001f34 	.word	0x1a001f34
1a001be0:	1a001f38 	.word	0x1a001f38
1a001be4:	1a001f34 	.word	0x1a001f34

1a001be8 <memset>:
1a001be8:	b4f0      	push	{r4, r5, r6, r7}
1a001bea:	0786      	lsls	r6, r0, #30
1a001bec:	d043      	beq.n	1a001c76 <memset+0x8e>
1a001bee:	1e54      	subs	r4, r2, #1
1a001bf0:	2a00      	cmp	r2, #0
1a001bf2:	d03e      	beq.n	1a001c72 <memset+0x8a>
1a001bf4:	b2ca      	uxtb	r2, r1
1a001bf6:	4603      	mov	r3, r0
1a001bf8:	e002      	b.n	1a001c00 <memset+0x18>
1a001bfa:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a001bfe:	d338      	bcc.n	1a001c72 <memset+0x8a>
1a001c00:	f803 2b01 	strb.w	r2, [r3], #1
1a001c04:	079d      	lsls	r5, r3, #30
1a001c06:	d1f8      	bne.n	1a001bfa <memset+0x12>
1a001c08:	2c03      	cmp	r4, #3
1a001c0a:	d92b      	bls.n	1a001c64 <memset+0x7c>
1a001c0c:	b2cd      	uxtb	r5, r1
1a001c0e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a001c12:	2c0f      	cmp	r4, #15
1a001c14:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a001c18:	d916      	bls.n	1a001c48 <memset+0x60>
1a001c1a:	f1a4 0710 	sub.w	r7, r4, #16
1a001c1e:	093f      	lsrs	r7, r7, #4
1a001c20:	f103 0620 	add.w	r6, r3, #32
1a001c24:	eb06 1607 	add.w	r6, r6, r7, lsl #4
1a001c28:	f103 0210 	add.w	r2, r3, #16
1a001c2c:	e942 5504 	strd	r5, r5, [r2, #-16]
1a001c30:	e942 5502 	strd	r5, r5, [r2, #-8]
1a001c34:	3210      	adds	r2, #16
1a001c36:	42b2      	cmp	r2, r6
1a001c38:	d1f8      	bne.n	1a001c2c <memset+0x44>
1a001c3a:	f004 040f 	and.w	r4, r4, #15
1a001c3e:	3701      	adds	r7, #1
1a001c40:	2c03      	cmp	r4, #3
1a001c42:	eb03 1307 	add.w	r3, r3, r7, lsl #4
1a001c46:	d90d      	bls.n	1a001c64 <memset+0x7c>
1a001c48:	461e      	mov	r6, r3
1a001c4a:	4622      	mov	r2, r4
1a001c4c:	3a04      	subs	r2, #4
1a001c4e:	2a03      	cmp	r2, #3
1a001c50:	f846 5b04 	str.w	r5, [r6], #4
1a001c54:	d8fa      	bhi.n	1a001c4c <memset+0x64>
1a001c56:	1f22      	subs	r2, r4, #4
1a001c58:	f022 0203 	bic.w	r2, r2, #3
1a001c5c:	3204      	adds	r2, #4
1a001c5e:	4413      	add	r3, r2
1a001c60:	f004 0403 	and.w	r4, r4, #3
1a001c64:	b12c      	cbz	r4, 1a001c72 <memset+0x8a>
1a001c66:	b2c9      	uxtb	r1, r1
1a001c68:	441c      	add	r4, r3
1a001c6a:	f803 1b01 	strb.w	r1, [r3], #1
1a001c6e:	429c      	cmp	r4, r3
1a001c70:	d1fb      	bne.n	1a001c6a <memset+0x82>
1a001c72:	bcf0      	pop	{r4, r5, r6, r7}
1a001c74:	4770      	bx	lr
1a001c76:	4614      	mov	r4, r2
1a001c78:	4603      	mov	r3, r0
1a001c7a:	e7c5      	b.n	1a001c08 <memset+0x20>
1a001c7c:	64616568 	.word	0x64616568
1a001c80:	ff007265 	.word	0xff007265

1a001c84 <ExtRateIn>:
1a001c84:	00000000                                ....

1a001c88 <GpioButtons>:
1a001c88:	08000400 09010900                       ........

1a001c90 <GpioLeds>:
1a001c90:	01050005 0e000205 0c010b01              ............

1a001c9c <GpioPorts>:
1a001c9c:	03030003 0f050403 05031005 07030603     ................
1a001cac:	ffff0802                                ....

1a001cb0 <OscRateIn>:
1a001cb0:	00b71b00                                ....

1a001cb4 <InitClkStates>:
1a001cb4:	01010f01                                ....

1a001cb8 <pinmuxing>:
1a001cb8:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a001cc8:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a001cd8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a001ce8:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a001cf8:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a001d08:	00d50301 00d50401 00160107 00560207     ..............V.
1a001d18:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a001d28:	00570206                                ..W.

1a001d2c <UART_BClock>:
1a001d2c:	01a201c2 01620182                       ......b.

1a001d34 <UART_PClock>:
1a001d34:	00820081 00a200a1 08040201 0f0f0f03     ................
1a001d44:	000000ff                                ....

1a001d48 <periph_to_base>:
1a001d48:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001d58:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001d68:	000100e0 01000100 01200003 00060120     .......... . ...
1a001d78:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001d88:	01820013 00120182 01a201a2 01c20011     ................
1a001d98:	001001c2 01e201e2 0202000f 000e0202     ................
1a001da8:	02220222 0223000d 001c0223              "."...#.#...

1a001db4 <InitClkStates>:
1a001db4:	00010100 00010909 0001090a 01010701     ................
1a001dc4:	00010902 00010906 0101090c 0001090d     ................
1a001dd4:	0001090e 0001090f 00010910 00010911     ................
1a001de4:	00010912 00010913 00011114 00011119     ................
1a001df4:	0001111a 0001111b                       ........

1a001dfc <lpcUarts>:
1a001dfc:	40081000 06020406 00180205 40081000     ...@...........@
1a001e0c:	09070509 00180706 40082000 00000000     ......... .@....
1a001e1c:	00190000 400c1000 07060107 001a0602     .......@........
1a001e2c:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a001e3c:	02020302 001b0204 00061a80 0000000a     ................

1a001e4c <gpioPinsInit>:
1a001e4c:	02000104 00050701 05010d03 04080100     ................
1a001e5c:	02020002 02000304 00000403 04070002     ................
1a001e6c:	030c0300 09050402 05040103 04030208     ................
1a001e7c:	04020305 06040504 0802000c 03000b06     ................
1a001e8c:	00090607 07060503 060f0504 03030004     ................
1a001e9c:	02000404 00050404 06040502 04060200     ................
1a001eac:	0c050408 05040a04 0003010e 14010a00     ................
1a001ebc:	010f0000 0d000012 00001101 0010010c     ................
1a001ecc:	07070300 000f0300 01000001 00000000     ................
1a001edc:	000a0600 08060603 06100504 04030005     ................
1a001eec:	03000106 04090400 04010d05 010b0000     ................
1a001efc:	0200000f 00000001 00010104 02010800     ................
1a001f0c:	01090000 09010006 05040002 04010200     ................
1a001f1c:	02020105 02020504 0e00000a 01000b02     ................
1a001f2c:	000c020b ffff0c01                       ........
