<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/flow/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
</pre><pre class="rust"><code><span class="doccomment">//! Abstractions over the Flow Controller registers of the Tegra X1.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! See Chapter 17.2 in the Tegra X1 Technical Reference Manual for</span>
<span class="doccomment">//! details.</span>

<span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::FLOW</span>;

<span class="doccomment">/// A pointer to the Flow register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">FLOW</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_HALT_CPU_&lt;x&gt;_EVENTS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_CPU_EVENTS_0</span> [
        <span class="ident">MODE</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">FlowModeNone</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FlowModeRunAndInt</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">FlowModeWaitevent</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">FlowModeWaiteventAndInt</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">FlowModeStopUntilIrq</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">FlowModeStopUntilIrqAndInt</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">FlowModeStopUntilEventAndIrq</span> <span class="op">=</span> <span class="number">6</span>
        ],

        <span class="doccomment">/// Resume on JTAG activity.</span>
        <span class="ident">JTAG</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on SYSCLK cycle ticks.</span>
        <span class="ident">SCLK</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Nth X32K clock input ticks.</span>
        <span class="ident">X32K</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Nth μs clock ticks.</span>
        <span class="ident">USEC</span> <span class="ident">OFFSET</span>(<span class="number">25</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Nth ms clock ticks.</span>
        <span class="ident">MSEC</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Nth second RTC clock ticks.</span>
        <span class="ident">SEC</span> <span class="ident">OFFSET</span>(<span class="number">23</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Nth XIO.RDY Ext. IO Ready Events.</span>
        <span class="ident">X_RDY</span> <span class="ident">OFFSET</span>(<span class="number">22</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on SMP.3[1,0] Semaphore Set Events.</span>
        <span class="ident">SMP31_0</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// Resume on Nth XRQ.[D,C,B,A] External Trigger Events.</span>
        <span class="ident">XRQ_D_C_B_A</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// Resume on Nth [O,I]B[E,F] [Outbox, Inbox] [Empty, Full] Events.</span>
        <span class="ident">OBE_F_IBE_F</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// Resume on Legacy Interrupt Controller IRQ interrupt.</span>
        <span class="ident">LIC_IRQN</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on Legacy Interrupt Controller FIQ interrupt.</span>
        <span class="ident">LIC_FIQN</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on MPCore GIC IRQ interrupt.</span>
        <span class="ident">GIC_IRQN</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Resume on MPCore GIC FIQ interrupt.</span>
        <span class="ident">GIC_FIQN</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Initialized, then decremented.</span>
        <span class="ident">ZERO</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_HALT_COP_EVENTS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_COP_EVENTS_0</span> [
        <span class="ident">MODE</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">FlowModeNone</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FlowModeRunAndInt</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">FlowModeWaitevent</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">FlowModeWaiteventAndInt</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">FlowModeStopUntilIrq</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">FlowModeStopUntilIrqAndInt</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">FlowModeStopUntilEventAndIrq</span> <span class="op">=</span> <span class="number">6</span>
        ],

        <span class="ident">JTAG</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">SCLK</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">X32K</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">USEC</span> <span class="ident">OFFSET</span>(<span class="number">25</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">MSEC</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">SEC</span> <span class="ident">OFFSET</span>(<span class="number">23</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">X_RDY</span> <span class="ident">OFFSET</span>(<span class="number">22</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">SMP31</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">SMP30</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">XRQ_D</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">XRQ_C</span> <span class="ident">OFFSET</span>(<span class="number">18</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">XRQ_B</span> <span class="ident">OFFSET</span>(<span class="number">17</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">XRQ_A</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">OBE</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">OBF</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">IBE</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">IBF</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">LIC_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">LIC_FIQ</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">GIC_IRQ</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">GIC_FIQ</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">ZERO</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">9</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CPU_&lt;x&gt;_CSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU_CSR_0</span> [
        <span class="doccomment">/// Current state of the Power-Gate State Machine.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are read-only.</span>
        <span class="ident">PWR_STATE</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// Whether the CPU is waiting.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// If that is the case, it can be woken up via an event.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">WAIT_EVENT</span> <span class="ident">OFFSET</span>(<span class="number">23</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether the CPU is halted.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">HALT</span> <span class="ident">OFFSET</span>(<span class="number">22</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// `pmc2flow_ack` signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">P2F_ACK</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// `flow2pmc_pwrup` signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">F2P_PWRUP</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// `flow2pmc_req` valid.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">F2P_REQ</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether a Reset was requested for MPCore.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">F2C_MPCORE_RST</span> <span class="ident">OFFSET</span>(<span class="number">17</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether Interrupt is Active.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: To clear this bit, write `1`.</span>
        <span class="ident">INTR_FLAG</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether Event is Active.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: To clear this bit, write `1`.</span>
        <span class="ident">EVENT_FLAG</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Specifies what to power off, if `ENABLE` is set.</span>
        <span class="ident">ENABLE_EXT</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// All cores indicated in bitmap must be in `STANDBY_WFI` before CPU power-gating.</span>
        <span class="ident">WAIT_WFI_BITMAP</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// All cores indicated in bitmap must be in `STANDBY_WFE` before CpU power-gating.</span>
        <span class="ident">WAIT_WFE_BITMAP</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// If set, CPU is powered up immediately.</span>
        <span class="ident">IMMEDIATE_WAKE</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Switches the active cluster when all indicated CPUs reach `STANDBY_WFI`.</span>
        <span class="ident">SWITCH_CLUSTER</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Generates an event when the Flow Controller exits the halted state.</span>
        <span class="ident">EVENT_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Power-Gate Enable.</span>
        <span class="ident">ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_COP_CSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_COP_CSR_0</span> [
        <span class="doccomment">/// Whether Interrupt is Active.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: To clear this bit, write `1` to it.</span>
        <span class="ident">INTR_FLAG</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_XRQ_EVENTS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_XRQ_EVENTS_0</span> [
        <span class="doccomment">/// Enables event triggering for the corresponding bit in GPIO port D.</span>
        <span class="ident">XRQ_D7_XRQ_D0</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Enables event triggering for the corresponding bit in GPIO port C.</span>
        <span class="ident">XRQ_C7_XRQ_C0</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Enables event triggering for the corresponding bit in GPIO port B.</span>
        <span class="ident">XRQ_B7_XRQ_B0</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Enables event triggering for the corresponding bit in GPIO port A.</span>
        <span class="ident">XRQ_A7_XRQ_A0</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CLUSTER_CONTROL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CLUSTER_CONTROL_0</span> [
        <span class="doccomment">/// The post-switch delay.</span>
        <span class="ident">POST_SWITCH_DELAY</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) [],

        <span class="doccomment">/// The pre-switch delay.</span>
        <span class="ident">PRE_SWITCH_DELAY</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) [],

        <span class="doccomment">/// Whether Cluster Control is active.</span>
        <span class="ident">ACTIVE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CPU_PWR_CSR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU_PWR_CSR_0</span> [
        <span class="ident">DBG_STS_EN</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">DBG_C1NC_STS</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="ident">DBG_C0NC_STS</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="ident">DBG_RAIL_STS</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Whether to initialize last-CPU PG only when the other CPUs are already power-gated.</span>
        <span class="ident">CPU_RG_CFG</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// The current status of the C1NC partition.</span>
        <span class="ident">C1NC_STS</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">PartitionOff</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PgInProgress</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">PuInProgress</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">PartitionOn</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// The current status of the C0NC partition.</span>
        <span class="ident">C0NC_STS</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">PartitionOff</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PgInProgress</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">PuInProgress</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">PartitionOn</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// Whether C0NC/C1NC/CRAIL domains should be power-gated.</span>
        <span class="ident">USE_FLOW_STS</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// The current status of the CPU rail.</span>
        <span class="ident">RAIL_STS</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">RailOff</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">RgInProgress</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">RuInProgress</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">RailOn</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// Issues a CPU rail power-on request.</span>
        <span class="ident">RAIL_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_MPID_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_MPID_0</span> [
        <span class="doccomment">/// CPU-ID of CPULP.</span>
        <span class="ident">CPU_ID</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_RAM_REPAIR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_RAM_REPAIR_0</span> [
        <span class="doccomment">/// Repair done (acknowledge) from repair logic.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are read-only.</span>
        <span class="ident">DBG_STS</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Repair request for individual segments.</span>
        <span class="ident">DBG_REQ</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [],

        <span class="doccomment">/// Debug enable to be able to repair individual segments of the Cluster0 repair chain.</span>
        <span class="ident">DBG_EN</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// RAM repair bypass enable.</span>
        <span class="ident">BYPASS_EN</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates Cluster repair chain status.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">STS</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Initializes a Cluster0 RAM repair request to all segments in parallel.</span>
        <span class="ident">REQ</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FLOW_DBG_SEL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_SEL_0</span> [
        <span class="doccomment">/// Current state of Rail Gate state machine.</span>
        <span class="ident">RG_PWR_STATE</span> <span class="ident">OFFSET</span>(<span class="number">18</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// Current state of Rail Ungate state machine.</span>
        <span class="ident">RU_PWR_STATE</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// Current state of Non CPU Power Gate state machine.</span>
        <span class="ident">NC_PG_PWR_STATE</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// Current state of Non CPU Power Ungate state machine.</span>
        <span class="ident">NC_PU_PWR_STATE</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// Activity selection which would be counted by `CNT1`.</span>
        <span class="ident">CNT1_SEL</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="ident">Idle</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cpu0Pg</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Cpu1Pg</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Cpu2Pg</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Cpu3Pg</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Cpu0123Pg</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">CpulpPg</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">C0ncPg</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">C1ncPg</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">CrailOff</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">C0ToC1Switch</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">C1ToC0Switch</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">HvcEntry</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">RetentionEntry</span> <span class="op">=</span> <span class="number">13</span>
        ],

        <span class="doccomment">/// Actibity selection which would be counted by `CNT0`.</span>
        <span class="ident">CNT0_SEL</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="ident">Idle</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cpu0Pg</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Cpu1Pg</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Cpu2Pg</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Cpu3Pg</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Cpu0123Pg</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">CpulpPg</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">C0ncPg</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">C1ncPg</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">CrailOff</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">C0ToC1Switch</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">C1ToC0Switch</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">HvcEntry</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">RetentionEntry</span> <span class="op">=</span> <span class="number">13</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FLOW_DBG_CNT0_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_CNT0_0</span> [
        <span class="doccomment">/// Activity count value, based on `CNT0_SEL`.</span>
        <span class="ident">VALUE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">32</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FLOW_DBG_CNT1_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_CNT1_0</span> [
        <span class="doccomment">/// Activity count value, based on `CNT1_SEL`.</span>
        <span class="ident">VALUE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">32</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FLOW_DBG_QUAL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_QUAL_0</span> [
        <span class="doccomment">/// Qualifier for legacy IRQ.</span>
        <span class="ident">IRQ2CCPLEX_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Qualifier for legacy FIQ.</span>
        <span class="ident">FIQ2CCPLEX_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// CCPLEX AXICIF/MCCIF clock gating disable.</span>
        <span class="ident">AXICIF_CG_DIS</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

        <span class="doccomment">/// CPU PWRUPREQ qualifier.</span>
        <span class="ident">PWRUPREQ_QUAL</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [],

        <span class="doccomment">/// CPU NOPWRDWN qualifier.</span>
        <span class="ident">NOPWRDWN_QUAL</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [],

        <span class="doccomment">/// CPU DBGPWRDNREQ qualifier.</span>
        <span class="ident">PWRDNREQ_QUAL</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FLOW_CTLR_SPARE_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_CTLR_SPARE_0</span> [
        <span class="doccomment">/// The high bits of this spare register.</span>
        <span class="ident">SPARE_HI</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) [],

        <span class="doccomment">/// The low bits of this spare register.</span>
        <span class="ident">SHARE_LOW</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</span> [
        <span class="doccomment">/// If set, generates an interrupt to LIC before starting HVC sequence.</span>
        <span class="ident">INTERCEPT_HVC_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// If set, generates an interrupt to LIC after HVC state has been entered.</span>
        <span class="ident">INTERCEPT_ENTRY_CC4_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_PG_NONCPU_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_PG_NONCPU_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">18</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_RG_CPU_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">17</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_RG_CPU_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_PG_CORE0_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_PG_CORE0_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_PG_CORE1_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_PG_CORE1_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_PG_CORE2_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_PG_CORE2_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_ENTRY_PG_CORE3_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">INTERCEPT_EXIT_OG_CORE3_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending before starting non-CPU power-gating/ungating.</span>
        <span class="ident">INTERRUPT_PENDING_NONCPU</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending before starting CPU rail-gating/ungating.</span>
        <span class="ident">INTERRUPT_PENDING_CRAIL</span> <span class="ident">OFFSET</span>(<span class="number">6</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending from core0.</span>
        <span class="ident">INTERRUPT_PENDING_CORE0</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending from core1.</span>
        <span class="ident">INTERRUPT_PENDING_CORE1</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending from core2.</span>
        <span class="ident">INTERRUPT_PENDING_CORE2</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an FC interrupt pending from core3.</span>
        <span class="ident">INTERRUPT_PENDING_CORE3</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an interrupt was issued by FC to LIC after HVC state has entered.</span>
        <span class="ident">CC4_INTERRUPT_PENDING</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates an interrupt was issued by FC to LIC before starting/exiting HVC sequence.</span>
        <span class="ident">HVC_INTERRUPT_PENDING</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CC4_HVC_CONTROL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_HVC_CONTROL_0</span> [
        <span class="doccomment">/// The programmable time threshold required to enter HVC.</span>
        <span class="ident">HVC_RES_TIME_THRESHOLD</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">29</span>) [],

        <span class="doccomment">/// Indicates whether HVC entry/exit sequence has started/completed.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: These bits are read-only.</span>
        <span class="ident">CC4_HVC_STS</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [
            <span class="ident">Cc4HvcNotEntered</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cc4HvcEntryInProgress</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Cc4HvcExitInProgress</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Cc4HvcEntered</span> <span class="op">=</span> <span class="number">3</span>
        ],

        <span class="doccomment">/// Enables HVC.</span>
        <span class="ident">CC4_HVC_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CC4_RETENTION_CONTROL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_RETENTION_CONTROL_0</span> [
        <span class="doccomment">/// The programmable threshold required to enter Retention in units or microseconds.</span>
        <span class="ident">RET_RES_TIME_THRESHOLD</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">29</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CC4_FC_STATUS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_FC_STATUS_0</span> [
        <span class="doccomment">/// Allows LIC interrupts to act as Retention wake events.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: For HVC, this should always be `0`.</span>
        <span class="ident">CC4_LIC_INTR_EN</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Prevents the FC from processing wake up requests.</span>
        <span class="ident">CC4_WAKE_MASK</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates that an interrupt to FC is pending in HVC.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">INT_STATUS</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Pending</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">NotPending</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CC4_CORE_&lt;x&gt;_CTRL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_CORE_CTRL_0</span> [
        <span class="doccomment">/// Initializes a countdown that is used to determine whether to enter HVC or Retention.</span>
        <span class="ident">CORE_IDLE_TIMER</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">29</span>) [],

        <span class="doccomment">/// Allows the respective core to enter either CC3, HVC4 or CC4 Retention.</span>
        <span class="ident">TIMER_COUNTDOWN_VALID</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Allows the respective core to enter Retention and interrupt the BPMP.</span>
        <span class="ident">CORE_RET_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Allows the respective core to enter HVC.</span>
        <span class="ident">CORE_HVC_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CORE_&lt;x&gt;_IDLE_COUNTER_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CORE_IDLE_COUNTER_0</span> [
        <span class="doccomment">/// Captures the current value of the core&#39;s idle countdown counter.</span>
        <span class="ident">CORE_IDLE_COUNTER</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">29</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_CC4_HVC_RETRY_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_HVC_RETRY_0</span> [
        <span class="doccomment">/// Represents the threshold to retry HVC entry after QDENY signals are asserted.</span>
        <span class="ident">THRESHOLD</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0</span> [
        <span class="doccomment">/// Set in case of L2FLUSHREQUEST timeout.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: Software should write `1` to this bit to clear it.</span>
        <span class="ident">STATUS</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// L2FLUSH asserts timeout once the counter reaches this value.</span>
        <span class="ident">THRESHOLD</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">30</span>) [],

        <span class="doccomment">/// Enables L2FLUSH TIMEOUT counter.</span>
        <span class="ident">ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_L2FLUSH_CONTROL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_L2FLUSH_CONTROL_0</span> [
        <span class="doccomment">/// Issues software L2FLUSH request.</span>
        <span class="ident">REQ</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Enables hardware L2FLUSH handshake.</span>
        <span class="ident">ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `FLOW_CTLR_BPMP_CLUSTER_CONTROL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">FLOW_CTLR_BPMP_CLUSTER_CONTROL_0</span> [
        <span class="doccomment">/// This field can only be written by a secure write.</span>
        <span class="ident">ACTIVE_CLUSTER_LOCK</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Written by the BPMP prior to allowing master core initiate CC6.</span>
        <span class="ident">CLUSTER_SWITCH_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Written by the BPMP during cluster switch sequence.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: `ACTIVE_CLUSTER_LOCK` must be set to `0` to</span>
        <span class="doccomment">/// be able to write to this bit.</span>
        <span class="ident">ACTIVE_CLUSTER</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ]
}

<span class="macro">register_structs!</span> {
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x00</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_CPU0_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_HALT_CPU_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x04</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_COP_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_HALT_COP_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x08</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU0_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CPU_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_COP_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_COP_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x10</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_XRQ_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_XRQ_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x14</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_CPU1_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_HALT_CPU_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x18</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU1_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CPU_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_CPU2_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_HALT_CPU_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x20</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU2_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CPU_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x24</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_HALT_CPU3_EVENTS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_HALT_CPU_EVENTS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x28</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU3_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CPU_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x2C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CLUSTER_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CLUSTER_CONTROL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x30</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
        (<span class="number">0x38</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CPU_PWR_CSR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CPU_PWR_CSR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x3C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_MPID_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_MPID_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x40</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_RAM_REPAIR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_RAM_REPAIR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x44</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_SEL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FLOW_DBG_SEL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x48</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_CNT0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FLOW_DBG_CNT0_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x4C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_CNT1_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FLOW_DBG_CNT1_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x50</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_DBG_QUAL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FLOW_DBG_QUAL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x54</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FLOW_CTLR_SPARE_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FLOW_CTLR_SPARE_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x58</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
        (<span class="number">0x5C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x60</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_HVC_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_HVC_CONTROL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x64</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_RETENTION_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_RETENTION_CONTROL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x68</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_FC_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_FC_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x6C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_CORE0_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_CORE_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x70</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_CORE1_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_CORE_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x74</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_CORE2_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_CORE_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x78</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_CORE3_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_CORE_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x7C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CORE0_IDLE_COUNTER_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CORE_IDLE_COUNTER_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x80</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CORE1_IDLE_COUNTER_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CORE_IDLE_COUNTER_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x84</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CORE2_IDLE_COUNTER_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CORE_IDLE_COUNTER_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x88</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CORE3_IDLE_COUNTER_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CORE_IDLE_COUNTER_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x8C</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_CC4_HVC_RETRY_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_CC4_HVC_RETRY_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x90</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_L2FLUSH_TIMEOUT_CNTR_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x94</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_L2FLUSH_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_L2FLUSH_CONTROL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x98</span> =&gt; <span class="kw">pub</span> <span class="ident">FLOW_CTLR_BPMP_CLUSTER_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">FLOW_CTLR_BPMP_CLUSTER_CONTROL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x9C</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x9C</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>