// GENERATED FILE
// DO NOT EDIT!

#ifndef TORQ_CDMA_REGS_H_
#define TORQ_CDMA_REGS_H_

#define  REG_SIZE__TORQ_CDMA_REGS    0x00001100
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_CHINTRSTATUS0    0x00000200
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_STATUS    0x00000208
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ANYCHINTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ANYCHINTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHIDLE     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHIDLE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHSTOPPED     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHSTOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHPAUSED     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_INTR_ALLCHPAUSED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_RAZWI_0    13
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHIDLE     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHIDLE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHSTOPPED     18
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHSTOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHPAUSED     19
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_STAT_ALLCHPAUSED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUS_RAZWI_1     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUS_RAZWI_1    12
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_CTRL    0x0000020c
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ANYCHINTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ANYCHINTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHIDLE     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHIDLE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHSTOPPED     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHSTOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHPAUSED     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_INTREN_ALLCHPAUSED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_RAZWI_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_ALLCHSTOP     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_ALLCHSTOP    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_ALLCHPAUSE     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_ALLCHPAUSE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_RAZWI_1     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_RAZWI_1    17
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_DBGHALTNSRO     27
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_DBGHALTNSRO    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_DBGHALTEN     28
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_DBGHALTEN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_IDLERETEN     29
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_IDLERETEN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CTRL_DISMINPWR     30
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CTRL_DISMINPWR    2
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_CHPTR    0x00000214
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CHPTR_CHPTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CHPTR_CHPTR    6
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CHPTR_RAZWI_0     6
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CHPTR_RAZWI_0    26
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_CHCFG    0x00000218
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CHCFG_RAZWI_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CHCFG_RAZWI_0    17
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CHCFG_CHPRIV     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CHCFG_CHPRIV    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_CHCFG_RAZWI_1     18
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_CHCFG_RAZWI_1    14
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_STATUSPTR    0x000002f0
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUSPTR_NSECSTATUSPTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUSPTR_NSECSTATUSPTR    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_STATUSPTR_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_STATUSPTR_RAZWI_0    28
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_STATUSVAL    0x000002f4
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_SIGNALPTR    0x000002f8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_SIGNALPTR_NSECSIGNALPTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_SIGNALPTR_NSECSIGNALPTR    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_NSEC_SIGNALPTR_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_NSEC_SIGNALPTR_RAZWI_0    28
#define  REG_ADDR__TORQ_CDMA_REGS_NSEC_SIGNALVAL    0x000002fc
#define  REG_ADDR__TORQ_CDMA_REGS_DMA_BUILDCFG0    0x00000fb0
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_FRAMETYPE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_FRAMETYPE    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_0     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_0    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_NUM_CHANNELS     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_NUM_CHANNELS    6
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_ADDR_WIDTH     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_ADDR_WIDTH    6
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_DATA_WIDTH     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_DATA_WIDTH    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_1     19
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_1    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_CHID_WIDTH     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_CHID_WIDTH    5
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_2     25
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG0_RAZWI_2    7
#define  REG_ADDR__TORQ_CDMA_REGS_DMA_BUILDCFG1    0x00000fb4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG1_RAZWI_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG1_RAZWI_0    16
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG1_HAS_TRIGSEL     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG1_HAS_TRIGSEL    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG1_RAZWI_1     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG1_RAZWI_1    15
#define  REG_ADDR__TORQ_CDMA_REGS_DMA_BUILDCFG2    0x00000fb8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG2_RAZWI_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG2_RAZWI_0    7
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_GPOSEL     7
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_GPOSEL    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_TZ     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_TZ    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_RET     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG2_HAS_RET    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMA_BUILDCFG2_RAZWI_1     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMA_BUILDCFG2_RAZWI_1    22
#define  REG_ADDR__TORQ_CDMA_REGS_IIDR    0x00000fc8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_IIDR_IMPLEMENTER     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_IIDR_IMPLEMENTER    12
#define    REG_FIELD_POS__TORQ_CDMA_REGS_IIDR_REVISION     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_IIDR_REVISION    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_IIDR_VARIANT     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_IIDR_VARIANT    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_IIDR_PRODUCTID     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_IIDR_PRODUCTID    12
#define  REG_ADDR__TORQ_CDMA_REGS_AIDR    0x00000fcc
#define    REG_FIELD_POS__TORQ_CDMA_REGS_AIDR_ARCH_MINOR_REV     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_AIDR_ARCH_MINOR_REV    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_AIDR_ARCH_MAJOR_REV     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_AIDR_ARCH_MAJOR_REV    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_AIDR_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_AIDR_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_PIDR4    0x00000fd0
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR4_DES_2     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR4_DES_2    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR4_SIZE     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR4_SIZE    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR4_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR4_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_PIDR0    0x00000fe0
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR0_PART_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR0_PART_0    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR0_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR0_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_PIDR1    0x00000fe4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR1_PART_1     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR1_PART_1    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR1_DES_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR1_DES_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR1_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR1_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_PIDR2    0x00000fe8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR2_DES_1     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR2_DES_1    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR2_JEDEC     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR2_JEDEC    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR2_REVISION     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR2_REVISION    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR2_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR2_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_PIDR3    0x00000fec
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR3_CMOD     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR3_CMOD    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR3_REVAND     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR3_REVAND    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_PIDR3_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_PIDR3_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_CIDR0    0x00000ff0
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR0_PRMBL_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR0_PRMBL_0    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR0_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR0_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_CIDR1    0x00000ff4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR1_PRMBL_1     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR1_PRMBL_1    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR1_CLASS     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR1_CLASS    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR1_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR1_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_CIDR2    0x00000ff8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR2_PRMBL_2     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR2_PRMBL_2    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR2_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR2_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_CIDR3    0x00000ffc
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR3_PRMBL_3     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR3_PRMBL_3    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_CIDR3_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_CIDR3_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_CMD    0x00001000
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_ENABLECMD     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_ENABLECMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_CLEARCMD     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_CLEARCMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_DISABLECMD     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_DISABLECMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_STOPCMD     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_STOPCMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_PAUSECMD     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_PAUSECMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RESUMECMD     5
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RESUMECMD    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_0     6
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_0    10
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_SRCSWTRIGINREQ     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_SRCSWTRIGINREQ    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_1     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_1    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_DESSWTRIGINREQ     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_DESSWTRIGINREQ    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_2     21
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_2    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_SWTRIGOUTACK     24
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_SWTRIGOUTACK    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_3     25
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CMD_RAZWI_3    7
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_STATUS    0x00001004
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DONE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DONE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_ERR     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_ERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DISABLED     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DISABLED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_STOPPED     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_STOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_SRCTRIGINWAIT     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_SRCTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DESTRIGINWAIT     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_DESTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_TRIGOUTACKWAIT     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_INTR_TRIGOUTACKWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_1     11
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_1    5
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DONE     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DONE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_ERR     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_ERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DISABLED     18
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DISABLED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_STOPPED     19
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_STOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_PAUSED     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_PAUSED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_RESUMEWAIT     21
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_RESUMEWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_2     22
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_2    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_SRCTRIGINWAIT     24
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_SRCTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DESTRIGINWAIT     25
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_DESTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_TRIGOUTACKWAIT     26
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_STAT_TRIGOUTACKWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_3     27
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_STATUS_RAZWI_3    5
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_INTREN    0x00001008
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DONE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DONE    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_ERR     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_ERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DISABLED     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DISABLED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_STOPPED     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_STOPPED    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_RAZWI_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_SRCTRIGINWAIT     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_SRCTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DESTRIGINWAIT     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_DESTRIGINWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_TRIGOUTACKWAIT     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_INTREN_TRIGOUTACKWAIT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_RAZWI_1     11
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_INTREN_RAZWI_1    21
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_CTRL    0x0000100c
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_TRANSIZE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_TRANSIZE    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_0     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_0    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_CHPRIO     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_CHPRIO    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_1     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_1    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_XTYPE     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_XTYPE    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_2     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_2    6
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_REGRELOADTYPE     18
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_REGRELOADTYPE    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_DONETYPE     21
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_DONETYPE    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_DONEPAUSEEN     24
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_DONEPAUSEEN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USESRCTRIGIN     25
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USESRCTRIGIN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USEDESTRIGIN     26
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USEDESTRIGIN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USETRIGOUT     27
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_USETRIGOUT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_3     28
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_CTRL_RAZWI_3    4
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_SRCADDR    0x00001010
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_DESADDR    0x00001018
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_XSIZE    0x00001020
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XSIZE_SRCXSIZE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XSIZE_SRCXSIZE    16
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XSIZE_DESXSIZE     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XSIZE_DESXSIZE    16
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_XSIZEHI    0x00001024
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XSIZEHI_SRCXSIZEHI     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XSIZEHI_SRCXSIZEHI    16
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XSIZEHI_DESXSIZEHI     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XSIZEHI_DESXSIZEHI    16
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG    0x00001028
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMEMATTRLO     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMEMATTRLO    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMEMATTRHI     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMEMATTRHI    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCSHAREATTR     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCSHAREATTR    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCNONSECATTR     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCNONSECATTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCPRIVATTR     11
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCPRIVATTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_RAZWI_0     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_RAZWI_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMAXBURSTLEN     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_SRCMAXBURSTLEN    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_RAZWI_1     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRANSCFG_RAZWI_1    12
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG    0x0000102c
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMEMATTRLO     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMEMATTRLO    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMEMATTRHI     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMEMATTRHI    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESSHAREATTR     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESSHAREATTR    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESNONSECATTR     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESNONSECATTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESPRIVATTR     11
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESPRIVATTR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_RAZWI_0     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_RAZWI_0    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMAXBURSTLEN     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_DESMAXBURSTLEN    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_RAZWI_1     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRANSCFG_RAZWI_1    12
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_XADDRINC    0x00001030
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XADDRINC_SRCXADDRINC     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XADDRINC_SRCXADDRINC    16
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_XADDRINC_DESXADDRINC     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_XADDRINC_DESXADDRINC    16
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG    0x0000104c
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINSEL     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINSEL    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINTYPE     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINTYPE    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINMODE     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_SRCTRIGINMODE    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_RAZWI_0     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_SRCTRIGINCFG_RAZWI_0    20
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG    0x00001050
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINSEL     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINSEL    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINTYPE     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINTYPE    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINMODE     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_DESTRIGINMODE    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_RAZWI_0     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_DESTRIGINCFG_RAZWI_0    20
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG    0x00001054
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_RAZWI_0     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_RAZWI_0    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_TRIGOUTTYPE     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_TRIGOUTTYPE    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_RAZWI_1     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_TRIGOUTCFG_RAZWI_1    22
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR    0x00001070
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKMEMATTRLO     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKMEMATTRLO    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKMEMATTRHI     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKMEMATTRHI    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKSHAREATTR     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_LINKSHAREATTR    2
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_RAZWI_0     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKATTR_RAZWI_0    22
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG    0x00001074
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_CMDRESTARTCNT     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_CMDRESTARTCNT    16
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_CMDRESTARTINFEN     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_CMDRESTARTINFEN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_RAZWI_0     17
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AUTOCFG_RAZWI_0    15
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR    0x00001078
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_LINKADDREN     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_LINKADDREN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_RAZWI_0     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_RAZWI_0    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_LINKADDR     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_LINKADDR_LINKADDR    30
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_WRKREGPTR    0x00001088
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_WRKREGPTR_WRKREGPTR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_WRKREGPTR_WRKREGPTR    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_WRKREGPTR_RAZWI_0     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_WRKREGPTR_RAZWI_0    28
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_WRKREGVAL    0x0000108c
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO    0x00001090
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_BUSERR     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_BUSERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_CFGERR     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_CFGERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_SRCTRIGINSELERR     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_SRCTRIGINSELERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_DESTRIGINSELERR     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_DESTRIGINSELERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_TRIGOUTSELERR     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_TRIGOUTSELERR    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_RAZWI_0     5
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_RAZWI_0    11
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_ERRINFO     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ERRINFO_ERRINFO    16
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_IIDR    0x000010c8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_IMPLEMENTER     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_IMPLEMENTER    12
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_REVISION     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_REVISION    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_VARIANT     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_VARIANT    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_PRODUCTID     20
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_IIDR_PRODUCTID    12
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_AIDR    0x000010cc
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_ARCH_MINOR_REV     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_ARCH_MINOR_REV    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_ARCH_MAJOR_REV     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_ARCH_MAJOR_REV    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_RAZWI_0     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_AIDR_RAZWI_0    24
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_ISSUECAP    0x000010e8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ISSUECAP_ISSUECAP     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ISSUECAP_ISSUECAP    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_ISSUECAP_RAZWI_0     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_ISSUECAP_RAZWI_0    29
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0    0x000010f8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_DATA_BUFF_SIZE     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_DATA_BUFF_SIZE    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_CMD_BUFF_SIZE     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_CMD_BUFF_SIZE    8
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_ADDR_WIDTH     16
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_ADDR_WIDTH    6
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_DATA_WIDTH     22
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_DATA_WIDTH    3
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_RAZWI_0     25
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_RAZWI_0    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_INC_WIDTH     26
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_INC_WIDTH    4
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_RAZWI_1     30
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG0_RAZWI_1    2
#define  REG_ADDR__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1    0x000010fc
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_XSIZEHI     0
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_XSIZEHI    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_WRAP     1
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_WRAP    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_2D     2
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_2D    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TMPLT     3
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TMPLT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIG     4
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIG    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGIN     5
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGIN    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGOUT     6
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGOUT    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGSEL     7
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_TRIGSEL    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_CMDLINK     8
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_CMDLINK    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_AUTO     9
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_AUTO    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_WRKREG     10
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_WRKREG    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_STREAM     11
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_STREAM    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_STREAMSEL     12
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_STREAMSEL    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_RAZWI_0     13
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_RAZWI_0    5
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_GPOSEL     18
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_HAS_GPOSEL    1
#define    REG_FIELD_POS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_RAZWI_1     19
#define    REG_FIELD_BITS__TORQ_CDMA_REGS_DMACH0_CH_BUILDCFG1_RAZWI_1    13

#endif
