<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Neha R Rao</title>
    <link rel="stylesheet" href="styles.css">
</head>

<body>
    <div id="page">
        <header>
            <div class="logo">
                <a href="/">NRR.</a>
            </div>
            <nav>
                <ul>
                    <li><a href="#experience">Experience</a></li>
                    <li><a href="#projects">Projects</a></li>
                    <li><a href="#contact">Contact</a></li>
                </ul>
            </nav>
        </header>

        <main>
            <div id="about">
                <h1>
                    Hi, I'm Neha!
                </h1>
                <p>
                    I'm a Ph.D. student in Computer Engineering at University of North Carolina at Charlotte, specializing in FPGA development and hardware
                    acceleration.
                    I have experience working with VHDL, Python, and C++, and hands-on expertise with FPGA architectures
                    like
                    Pynq Z2 and Xilinx Vivado. My focus is on optimizing real-time data transfer and high-performance
                    computing using reconfigurable hardware solutions.
                </p>
                <div style="width: 100%; margin-top: 120px;">
                    <h2 style="width: fit-content; margin: auto;">Connect With Me!</h2>
                    <div class=""
                        style="display:flex; width: 190px; justify-content: space-between; margin: auto; margin-top: 40px; ">
                        <!-- Email -->
                        <a href="mailto:nravish24@gmail.com" target="_blank">
                            <svg height="40px" width="40px" viewBox="0 0 23 23" fill="none"
                                xmlns="http://www.w3.org/2000/svg" stroke="#000000">
                                <g id="SVGRepo_bgCarrier" stroke-width="0"></g>
                                <g id="SVGRepo_tracerCarrier" stroke-linecap="round" stroke-linejoin="round"></g>
                                <g id="SVGRepo_iconCarrier">
                                    <g id="style=linear">
                                        <g id="email">
                                            <path id="vector"
                                                d="M17 20.5H7C4 20.5 2 19 2 15.5V8.5C2 5 4 3.5 7 3.5H17C20 3.5 22 5 22 8.5V15.5C22 19 20 20.5 17 20.5Z"
                                                stroke="#ffffff" stroke-width="1.5" stroke-miterlimit="10"
                                                stroke-linecap="round" stroke-linejoin="round"></path>
                                            <path id="vector_2"
                                                d="M18.7698 7.7688L13.2228 12.0551C12.5025 12.6116 11.4973 12.6116 10.777 12.0551L5.22998 7.7688"
                                                stroke="#ffffff" stroke-width="1.5" stroke-linecap="round"></path>
                                        </g>
                                    </g>
                                </g>
                            </svg></a>
                        <!-- LINKEDIN -->
                        <a href="https://www.linkedin.com/in/neharrao/" target="_blank">
                            <svg fill="#FFFFFF" height="40px" width="40px" version="1.1" id="Icons"
                                xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
                                viewBox="0 0 32 32" xml:space="preserve">
                                <path d="M23,0H9C4,0,0,4,0,9v14c0,5,4,9,9,9h14c5,0,9-4,9-9V9C32,4,28,0,23,0z M12,25c0,0.6-0.4,1-1,1H7c-0.6,0-1-0.4-1-1V13
                           c0-0.6,0.4-1,1-1h4c0.6,0,1,0.4,1,1V25z M9,11c-1.7,0-3-1.3-3-3s1.3-3,3-3s3,1.3,3,3S10.7,11,9,11z M26,25c0,0.6-0.4,1-1,1h-3
                           c-0.6,0-1-0.4-1-1v-3.5v-1v-2c0-0.8-0.7-1.5-1.5-1.5S18,17.7,18,18.5v2v1V25c0,0.6-0.4,1-1,1h-3c-0.6,0-1-0.4-1-1V13
                           c0-0.6,0.4-1,1-1h4c0.3,0,0.5,0.1,0.7,0.3c0.6-0.2,1.2-0.3,1.8-0.3c3,0,5.5,2.5,5.5,5.5V25z" />
                            </svg></a>
                        <!-- GITHUB -->
                        <a href="https://github.com/neharrao/" target="_blank">
                            <svg width="40px" height="40px" viewBox="0 0 20 20" version="1.1"
                                xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
                                fill="#FFFFFF">
                                <g id="Page-1" stroke="none" stroke-width="1" fill-rule="evenodd">
                                    <g id="Dribbble-Light-Preview" transform="translate(-140.000000, -7559.000000)">
                                        <g id="icons" transform="translate(56.000000, 160.000000)">
                                            <path
                                                d="M94,7399 C99.523,7399 104,7403.59 104,7409.253 C104,7413.782 101.138,7417.624 97.167,7418.981 C96.66,7419.082 96.48,7418.762 96.48,7418.489 C96.48,7418.151 96.492,7417.047 96.492,7415.675 C96.492,7414.719 96.172,7414.095 95.813,7413.777 C98.04,7413.523 100.38,7412.656 100.38,7408.718 C100.38,7407.598 99.992,7406.684 99.35,7405.966 C99.454,7405.707 99.797,7404.664 99.252,7403.252 C99.252,7403.252 98.414,7402.977 96.505,7404.303 C95.706,7404.076 94.85,7403.962 94,7403.958 C93.15,7403.962 92.295,7404.076 91.497,7404.303 C89.586,7402.977 88.746,7403.252 88.746,7403.252 C88.203,7404.664 88.546,7405.707 88.649,7405.966 C88.01,7406.684 87.619,7407.598 87.619,7408.718 C87.619,7412.646 89.954,7413.526 92.175,7413.785 C91.889,7414.041 91.63,7414.493 91.54,7415.156 C90.97,7415.418 89.522,7415.871 88.63,7414.304 C88.63,7414.304 88.101,7413.319 87.097,7413.247 C87.097,7413.247 86.122,7413.234 87.029,7413.87 C87.029,7413.87 87.684,7414.185 88.139,7415.37 C88.139,7415.37 88.726,7417.2 91.508,7416.58 C91.513,7417.437 91.522,7418.245 91.522,7418.489 C91.522,7418.76 91.338,7419.077 90.839,7418.982 C86.865,7417.627 84,7413.783 84,7409.253 C84,7403.59 88.478,7399 94,7399"
                                                id="github-[#142]">

                                            </path>
                                        </g>
                                    </g>
                                </g>
                            </svg></a>

                    </div>
                    <div style="display: flex; justify-content: center; margin-top: 40px; ">
                        <a href="/resume.pdf" class="resume-button" style="color: black;" target="_blank">
                            My Resume
                        </a>
                    </div>
                </div>
            </div>

            <section id="skills">
                <h2>Skills</h2>

                <div style="display: flex; flex-wrap: wrap; justify-content: space-evenly;">
                    <div class="skill card skill_card">
                        <h3>
                            Programming Languages
                        </h3>
                        <p>
                            &bull; C, C++, Python, VHDL
                        </p>
                    </div>

                    <div class="skill card skill_card">
                        <h3>
                            FPGA and Embedded Development
                        </h3>
                        <p>
                            &bull; Pynq Z2, Basys 3, VCU128, Vivado, Vitis, Jupyter Notebook, MSP430, Raspberry Pi,
                            Arduino, SparkFun RedBot
                        </p>
                    </div>

                    <div class="skill card skill_card">
                        <h3>
                            OS and Kernel Development
                        </h3>
                        <p>
                            &bull; Linux Kernel Debugging, Embedded OS, Secure Boot
                        </p>
                    </div>

                    <div class="skill card skill_card">
                        <h3>
                            Security &amp; Networking
                        </h3>
                        <p> &bull; CISCO ASA, Checkpoint, Wireshark, Splunk, InfoBlox, Tufin, DX NetOps, Spectrum </p>
                    </div>
                    <div class="skill card skill_card">
                        <h3>
                            Testing &amp; Automation
                        </h3>
                        <p>
                            &bull; Selenium, Cucumber, Jenkins, SoapUI
                        </p>
                    </div>

                    <div class="skill card skill_card">
                        <h3>
                            Mathematical Modeling
                        </h3>
                        <p>
                            &bull; MATLAB, Simulink
                        </p>
                    </div>
                </div>
            </section>

            <section id="experience">
                <h2>Experience</h2>
                <div class="job card">
                    <h3 id="job">Teaching Assistant</h3>
                    <p class="role">UNCC, Charlotte, NC</p>
                    <p class="timeline">January 2024 – May 2025</p>
                    <p class="responsibilities">
                        &bull; Logic System Design (Jan 2025 – May 2025) <br>
                        <span style="padding-left: 25px;">- Led recitation sessions to reinforce key concepts, assigned
                            and graded homework. <br></span>
                        &bull; Computer Utilization in C++ (Aug 2024 – Dec 2024) <br>
                        <span style="padding-left: 25px;">- Conducted lab sessions, taught C++ fundamentals, guided
                            students on coding, assigned projects, and graded exams. <br></span>
                        &bull; Intro to Engineering Practice &amp; Principles II (Jul 2024 – Aug 2024) <br>
                        <span style="padding-left: 25px;">- Graded quizzes and provided detailed feedback. <br></span>
                        &bull; Computer Engr Programming II (Jul 2024 – Aug 2024) <br>
                        <span style="padding-left: 25px;">- Evaluated and graded programming projects for accuracy and
                            efficiency. <br></span>
                        &bull; Logic &amp; Networks Lab (Jan 2024 – May 2024) <br>
                        <span style="padding-left: 25px;">- Conducted lab sessions, taught theoretical concepts,
                            supervised experiments, and graded lab reports, notebooks, and practical exams. <br></span>
                    </p>
                </div>

                <div class="job card">
                    <h3 id="job">Technical Consultant (Security Analyst)</h3>
                    <p class="role">IBM, India</p>
                    <p class="timeline">January 2022 – May 2023</p>
                    <p class="responsibilities">
                        &bull; Managed firewall configurations, executing more than 200 change requests for CISCO ASA
                        and Checkpoint firewalls, ensuring 99.9% uptime. <br>
                        &bull; Streamlined monitoring workflows, reducing troubleshooting time by 30%.<br>
                        &bull; Maintained firewall health using Spectrum, proactively identifying and resolving
                        faults.<br>
                        &bull; Addressed network security incidents, resolving client issues efficiently.<br>
                    </p>
                </div>
                <div class="job card">
                    <h3 id="job">Test Specialist Trainee</h3>
                    <p class="role">IBM, India</p>
                    <p class="timeline">October 2021 – January 2022</p>
                    <p class="responsibilities">
                        &bull; Demonstrated expertise in planning, designing, managing, executing, and reporting tests
                        using testing tools and techniques.<br>
                        &bull; Produced key deliverables such as testing strategies, comprehensive test plans, test
                        cases, test reports, and quality metrics.<br>
                        &bull; Created and executed test scenarios, focusing on software usability to ensure a seamless
                        user experience.<br>
                    </p>
                </div>

                <div class="job card">
                    <h3 id="job">Intern</h3>
                    <p class="role">Bharat Sanchar Nigam Limited, India</p>
                    <p class="timeline">June 2018</p>
                    <p class="responsibilities">
                        &bull; Gained valuable insights into telecommunication architecture, understanding the
                        intricacies of network structures.<br>
                        &bull; Acquired knowledge of GSM technology, delving into the principles and protocols of mobile
                        communication.<br>
                        &bull; Explored standard telephone exchange techniques, developing a foundational understanding
                        of voice communication systems.<br>
                    </p>
                </div>
                <div class="education">
                    <h2>Education</h2>

                    <div class="school card">
                        <h3>Ph.D. in Computer Engineering</h3>
                        <p class="degree">University of North Carolina, Charlotte</p>
                        <p class="timeline">August 2024 - Present</p>
                        <p class="coursework">Relevant coursework: Intro to Interconnection Networks</p>
                    </div>

                    <div class="school card">
                        <h3>Master of Science in Computer Engineering</h3>
                        <p class="degree">University of North Carolina, Charlotte</p>
                        <p class="timeline">August 2023 - May 2025</p>
                        <p class="coursework">Relevant coursework: Computer Architecture, Embedded Operating Systems,
                            Introduction to VHDL, Reconfig Computing, Data Communication and Networking, Model and
                            Analysis for Communication, Networks, Advanced Embedded Systems, Research Tools &amp;
                            Techniques </p>
                    </div>

                    <div class="school card">
                        <h3>Bachelor of Technology in Electronics and Communication Engineering</h3>
                        <p class="degree">MITS, India</p>
                        <p class="timeline">August 2017 - May 2021</p>
                        <p class="coursework">Relevant coursework: Microprocessor &amp; Microcontrollers, Embedded
                            Systems, Computer Organization, Secure Communication, Digital Signal Processing.</p>
                    </div>
                </div>
            </section>
            <section id="projects">
                <h2>Thesis</h2>
                <div class="project card">
                    <div class="thumbnail"><img
                        src="/images/thesis.jpg"
                        alt="Project 1"></div>
                    <h3>Achieving Real-Time Dataflow and Parallelism in FPGA Systems Using Asynchronous Constructs in
                        Python</h3>
                    <p>
                        My research focuses on optimizing data movement in parallel computing environments by leveraging named memory segments and a hardware/software co-designed memory management system. 
                        This approach enables efficient data transfer scheduling, reducing memory bottlenecks in FPGA-based architectures equipped with High Bandwidth Memory (HBM). By incorporating hash-based 
                        memory addressing and asynchronous task execution, the framework enhances real-time data matching and parallelism in large-scale computations. The work has applications in network-on-chip 
                        (NoC) interconnects, AI accelerators, and high-performance FPGA computing. <br>
                       
                    </p>
                </div>
            </section>
            <section id="portfolio">
                <h2>Projects</h2>
                <div class="project card">
                    <div class="thumbnail"><a href="https://github.com/neharrao/MSP430-tic-tac-toe-gamepad"
                            target="_blank"><img src="/images/tictactoe.jpeg" alt="Project 1"></a></div>
                    <h3>Tic-Tac-Toe Gamepad</h3>
                    <p>
                        Designed and implemented a two-player Tic-Tac-Toe game using MSP430 microcontrollers, LCD
                        displays, and a wired communication interface. The game logic was written in C, ensuring
                        efficient real-time synchronization between boards. Each player used a custom-built perfboard
                        controller featuring tactile buttons for navigation and selection, an LED indicator for turn
                        tracking, and a buzzer for move confirmation. <br>
                        <a href="https://github.com/neharrao/MSP430-tic-tac-toe-gamepad" target="_blank">Link to Project</a>
                    </p>
                </div>
                <div class="project card">
                    <div class="thumbnail"><a href="https://github.com/neharrao/microprocessor_VHDL" target="_blank"><img
                                src="/images/vhdl.jpeg"
                                alt="Project 1"></a></div>
                    <h3>VHDL Microprocessor Design and Simulation</h3>
                    <p>
                        Developed an 8-bit microprocessor in VHDL, implementing basic instructions like LDA, STA, ADD,
                        JMP, and JNC. Expanded functionality with additional arithmetic operations, a pseudo-random
                        number generator (PRNG) and jump to a subroutine (JSR). <br>
                        <a href="https://github.com/neharrao/microprocessor_VHDL" target="_blank">Link to Project</a>
                    </p>
                </div>
                <div class="project card">
                    <div class="thumbnail">
                        <!-- <a href="/link-to-project" target="_blank"></a> -->
                        <img src="/images/pynqz2.jpeg"
                        alt="Project 1"></div>
                    <h3>Dual-Core Processor System on PYNQ Z2</h3>
                    <p>
                        Developed a dual-core system on the PYNQ Z1/Z2, integrating ARM Cortex A9 and Xilinx MicroBlaze
                        processors. Utilized shared AXI BRAM, custom VHDL synchronizer, and dual UARTs for
                        inter-processor communication. Implemented C/C++ programs for data exchange and processing,
                        showcasing embedded systems and FPGA development skills. <br>
                        <!-- <a href="/link-to-project" target="_blank">Link to Project</a> -->
                    </p>
                </div>
                <div class="project card">
                    <div class="thumbnail">
                        <!-- <a href="/link-to-project" target="_blank"></a> -->
                        <img
                        src="/images/image_processing.jpg"
                        alt="Project 1"></div>
                    <h3>A Priority Based Pre-threaded Image Processing Server</h3>
                    <p>
                        Developed a high-performance image processing server with a multi-threaded structure, achieving
                        a 20% speed improvement and a 25% reduction in response time through superior thread
                        prioritization. Implemented real-time scheduling for tasks completing in less than 5
                        milliseconds, handling 100+ simultaneous client requests without performance degradation.
                        Integrated OpenCV, resulting in a 15% reduction in processing time for color-to-grayscale
                        conversion. Demonstrated efficiency through live demos, showcasing the server's scalability and
                        responsiveness under varying workloads. <br>
                        <!-- <a href="/link-to-project" target="_blank">Link to Project</a> -->
                    </p>
                </div>
                <div class="project card">
                    <div class="thumbnail">
                        <!-- <a href="/link-to-project" target="_blank"></a> -->
                        <img
                        src="/images/RISCV.jpg"
                        alt="Project 1"></div>
                    <h3>Instruction Decoder and Pipelining Model of RISC-V Architecture C++</h3>
                    <p>
                        Built a processor decoder in C++ that can decode RISC-V ISA instructions using the Von Neumann
                        architecture. Each decoded instruction in the modeled and pipelined RISC-V processor updates
                        registers as it passes through four pipeline stages. Data predictions for dangers and branching
                        are verified by the module. <br>
                        <!-- <a href="/link-to-project" target="_blank">Link to Project</a> -->
                    </p>
                </div>
                <div class="project card">
                    <div class="thumbnail"><img
                        src="/images/iot.jpg"
                        alt="Project 1"></div>
                    <h3>IoT Based Water Quality Monitoring System in Sea Cage Aquaculture</h3>
                    <p>
                        Deployed an IoT-based water quality monitoring system for sea cage aquaculture achieving a 98%
                        accuracy in real-time measurements for pH, dissolved oxygen, and temperature. The system
                        operates with a monitoring frequency of every 15 minutes, responding to critical deviations
                        within 2 minutes, ensuring optimal conditions. With a system uptime of 99.5%, it provides
                        continuous monitoring, and advanced analytics algorithms improved data analysis efficiency by
                        20%, aiding in decision-making for aquatic organism health.<br>
                    </p>
                </div>
            </section>
            <section id="skills">
                <h2>More About Me</h2>
                <div style="display: flex; flex-wrap: wrap; justify-content: center; gap: 15px;">
                    <div class="skill card skill_card skill_card_2">
                        <p>
                            Treasurer, IEEE Women in Engineering Student Chapter
                        </p>
                    </div>
                    <div class="skill card skill_card skill_card_2">
                        <p>
                            Completed 5 years training in Indian Navy as Leading Sea Cadet and acquired rifle shooting,
                            sailing, swimming and parade skills.
                        </p>
                    </div>
                    <div class="skill card skill_card skill_card_2">
                        <p>
                            Participated in India Innovation Challenge Design contest 2019 organized by AICTE and Texas
                            Instruments.
                        </p>
                    </div>
                    <div class="skill card skill_card skill_card_2">
                        <p>
                            Participated in RoboRave India 2017 tournament organized by RoboRave International.
                        </p>
                    </div>
                    <div class="skill card skill_card skill_card_2">
                        <p>
                            Participated in Leadership Training Workshop in 2015 and 2013 as part of school senate.
                        </p>
                    </div>
                </div>
            </section>
            <section id="contact">
                <h2>Get in Touch!</h2>
                <p>
                    If you have a project that you'd like to discuss, please get in touch with me at
                    <a href="mailto:nravish24@gmail.com">nravish24@gmail.com</a>
                </p>
            </section>


        </main>

        <footer>
            <p>

            </p>
            <p>

            </p>
        </footer>
        <button id="scrollToTopBtn" onclick="scrollToTop()">
            <svg viewBox="-3 0 32 32" height="50px" width="50px" version="1.1" xmlns="http://www.w3.org/2000/svg"
                xmlns:xlink="http://www.w3.org/1999/xlink" fill="#000000">
                <g id="SVGRepo_bgCarrier" stroke-width="0"></g>
                <g id="SVGRepo_tracerCarrier" stroke-linecap="round" stroke-linejoin="round"></g>
                <g id="SVGRepo_iconCarrier">
                    <g id="icomoon-ignore"> </g>
                    <path
                        d="M26.221 16c0-7.243-5.871-13.113-13.113-13.113s-13.113 5.87-13.113 13.113c0 7.242 5.871 13.113 13.113 13.113s13.113-5.871 13.113-13.113zM1.045 16c0-6.652 5.412-12.064 12.064-12.064s12.064 5.412 12.064 12.064c0 6.652-5.411 12.064-12.064 12.064-6.652 0-12.064-5.412-12.064-12.064z"
                        fill="#ffffff"> </path>
                    <path
                        d="M18.746 15.204l0.742-0.742-6.379-6.379-6.378 6.379 0.742 0.742 5.112-5.112v12.727h1.049v-12.727z"
                        fill="#ffffff"> </path>
                </g>
            </svg>
        </button>

        <script src="script.js"></script>
    </div>
    <script>
        // Catch all the # links from the nav and make them scroll smoothly to their destinations
        const navLinks = document.querySelectorAll("nav ul li a");

        // loop through the links and set an onclick event to send the user to the correct section in a smooth scroll
        navLinks.forEach((link) => {
            link.onclick = (e) => {
                e.preventDefault();
                const target = document.querySelector(e.target.getAttribute("href"));
                target.scrollIntoView({
                    behavior: "smooth",
                });
                return false;
            };
        });
    </script>
</body>

</html>
