import alu_pkg::*;

module adder( // Module performs addition and subtraction on two single-precision floats, all in one module as substraction is treated as the addition of a negative number
	input clk,
	input rst_n,
	input enable,

	input logic [DATA_WIDTH-1:0] operandOne,
	input logic [DATA_WIDTH-1:0] operandTwo,
	input alu_operations_e operation,

	output logic [DATA_WIDTH-1:0] result,
	output logic done
);

	operand_format_t operandOneFormatted;
       	operand_format_t operandTwoFormatted;
	operand_format_t resultFormatted;
	
	always_ff @(posedge clk or negedge rst_n) begin // Block for deciding the sign of the result
		if (!rst_n) begin 
			resultFormatted.sign <= '0;
		end else if (enable) begin	
			if (operation == ADD) begin 
				if (operandOneFormatted.sign == operandTwoFormatted.sign) begin 
					resultFormatted.sign <= operandOneFormatted.sign;
				end else if (operandOneFormatted.sign > operandTwoFormatted.sign) begin 
					if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} > {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= operandOneFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} < {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= operandTwoFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} == {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= 1'b0;
					end
				end else if (operandOneFormatted.sign < operandTwoFormatted.sign) begin 
					if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} > {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= operandOneFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} < {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= operandTwoFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} == {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= 1'b0;
					end
				end
			end else if (operation == SUB) begin 
				if (operandOneFormatted.sign == operandTwoFormatted.sign) begin
					if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} > {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= operandOneFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} < {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= ~operandOneFormatted.sign;
					end else if ({operandOneFormatted.exponent, operandOneFormatted.mantissa} == {operandTwoFormatted.exponent, operandTwoFormatted.mantissa}) begin 
						resultFormatted.sign <= 1'b0;
					end
				end else if (operandOneFormatted.sign > operandTwoFormatted.sign) begin 
					resultFormatted.sign <= operandOneFormatted.sign;
				end else if (operandOneFormatted.sign < operandTwoFormatted.sign) begin 
					resultFormatted.sign <= operandOneFormatted.sign;
				end
			end
		end
	end

	always_comb begin
		operandOneFormatted = '0;
		operandTwoFormatted = '0;

		if (enable) begin
			operandOneFormatted.sign = operandOne[DATA_WIDTH - 1];
			operandTwoFormatted.sign = operandTwo[DATA_WIDTH - 1];

			operandOneFormatted.exponent = operandOne[DATA_WIDTH - 2 -: EXPONENT_WIDTH - 1];
			operandTwoFormatted.exponent = operandTwo[DATA_WIDTH - 2 -: EXPONENT_WIDTH - 1];

			operandOneFormatted.mantissa = operandOne[DATA_WIDTH - 2 - EXPONENT_WIDTH - 2 -: MANTISSA_WIDTH - 1];
			operandTwoFormatted.mantissa = operandTwo[DATA_WIDTH - 2 - EXPONENT_WIDTH - 2 -: MANTISSA_WIDTH - 1];
		end
	end
endmodule
