{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 22:33:02 2017 " "Info: Processing started: Fri May 26 22:33:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main_bhv " "Info: Found design unit 1: main-main_bhv" {  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-uart_bhv " "Info: Found design unit 1: uart-uart_bhv" {  } { { "uart.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/uart.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/uart.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file constant_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions " "Info: Found design unit 1: definitions" {  } { { "constant_package.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/constant_package.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "input_keyboard.vhd 2 1 " "Warning: Using design file input_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_keyboard-behave " "Info: Found design unit 1: input_keyboard-behave" {  } { { "input_keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/input_keyboard.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_keyboard " "Info: Found entity 1: input_keyboard" {  } { { "input_keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/input_keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_keyboard input_keyboard:keyboard_test " "Info: Elaborating entity \"input_keyboard\" for hierarchy \"input_keyboard:keyboard_test\"" {  } { { "main.vhd" "keyboard_test" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Keyboard.vhd 2 1 " "Warning: Using design file Keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard input_keyboard:keyboard_test\|Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"input_keyboard:keyboard_test\|Keyboard:u0\"" {  } { { "input_keyboard.vhd" "u0" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/input_keyboard.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.vhd 2 1 " "Warning: Using design file seg7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Info: Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/seg7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/seg7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 input_keyboard:keyboard_test\|seg7:u1 " "Info: Elaborating entity \"seg7\" for hierarchy \"input_keyboard:keyboard_test\|seg7:u1\"" {  } { { "input_keyboard.vhd" "u1" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/input_keyboard.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 22:33:03 2017 " "Info: Processing ended: Fri May 26 22:33:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 22:33:04 2017 " "Info: Processing started: Fri May 26 22:33:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fclk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node fclk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input_keyboard:keyboard_test\|Keyboard:u0\|fok " "Info: Destination node input_keyboard:keyboard_test\|Keyboard:u0\|fok" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { fclk } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fclk" } } } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_keyboard:keyboard_test\|Keyboard:u0\|fok  " "Info: Automatically promoted node input_keyboard:keyboard_test\|Keyboard:u0\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\] register input_keyboard:keyboard_test\|Keyboard:u0\|state.delay -2.689 ns " "Info: Slack time is -2.689 ns between source register \"input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\]\" and destination register \"input_keyboard:keyboard_test\|Keyboard:u0\|state.delay\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.101 ns   Shortest register " "Info:   Shortest clock path from clock \"fclk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns fclk~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 3 REG Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.101 ns   Longest register " "Info:   Longest clock path from clock \"fclk\" to destination register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns fclk~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 3 REG Unassigned 1 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.101 ns   Shortest register " "Info:   Shortest clock path from clock \"fclk\" to source register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns fclk~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\] 3 REG Unassigned 3 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.101 ns   Longest register " "Info:   Longest clock path from clock \"fclk\" to source register is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns fclk 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 0.987 ns fclk~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 0.987 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.133 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 3.101 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\] 3 REG Unassigned 3 " "Info: 3: + IC(1.448 ns) + CELL(0.666 ns) = 3.101 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 49.02 % ) " "Info: Total cell delay = 1.520 ns ( 49.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.581 ns ( 50.98 % ) " "Info: Total interconnect delay = 1.581 ns ( 50.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.425 ns - Longest register register " "Info: - Longest register to register delay is 3.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|code[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[7] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 1.693 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 1.693 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 2.505 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.606 ns) + CELL(0.206 ns) = 2.505 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 3.317 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2 5 COMB Unassigned 1 " "Info: 5: + IC(0.188 ns) + CELL(0.624 ns) = 3.317 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.425 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 6 REG Unassigned 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.425 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 44.20 % ) " "Info: Total cell delay = 1.514 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.911 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[7] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[7] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.425 ns register register " "Info: Estimated most critical path is register to register delay of 3.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\] 1 REG LAB_X5_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X5_Y18; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|code[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2 2 COMB LAB_X5_Y18 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[7] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 1.693 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3 3 COMB LAB_X5_Y18 2 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 1.693 ns; Loc. = LAB_X5_Y18; Fanout = 2; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 2.505 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1 4 COMB LAB_X5_Y18 1 " "Info: 4: + IC(0.606 ns) + CELL(0.206 ns) = 2.505 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 3.317 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2 5 COMB LAB_X5_Y18 1 " "Info: 5: + IC(0.188 ns) + CELL(0.624 ns) = 3.317 ns; Loc. = LAB_X5_Y18; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.425 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 6 REG LAB_X5_Y18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.425 ns; Loc. = LAB_X5_Y18; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.514 ns ( 44.20 % ) " "Info: Total cell delay = 1.514 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 55.80 % ) " "Info: Total interconnect delay = 1.911 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.425 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[7] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y13 X11_Y25 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y13 to location X11_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[0\] 0 " "Info: Pin \"seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[1\] 0 " "Info: Pin \"seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[2\] 0 " "Info: Pin \"seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[3\] 0 " "Info: Pin \"seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[4\] 0 " "Info: Pin \"seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[5\] 0 " "Info: Pin \"seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[6\] 0 " "Info: Pin \"seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Info: Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Info: Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Info: Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Info: Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Info: Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Info: Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Info: Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.fit.smsg " "Info: Generated suppressed messages file C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Info: Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 22:33:12 2017 " "Info: Processing ended: Fri May 26 22:33:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 22:33:13 2017 " "Info: Processing started: Fri May 26 22:33:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Info: Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 22:33:17 2017 " "Info: Processing ended: Fri May 26 22:33:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 26 22:33:18 2017 " "Info: Processing started: Fri May 26 22:33:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fclk " "Info: Assuming node \"fclk\" is an undefined clock" {  } { { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "input_keyboard:keyboard_test\|Keyboard:u0\|fok " "Info: Detected ripple clock \"input_keyboard:keyboard_test\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "input_keyboard:keyboard_test\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fclk register input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\] register input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 221.73 MHz 4.51 ns Internal " "Info: Clock \"fclk\" has Internal fmax of 221.73 MHz between source register \"input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\]\" and destination register \"input_keyboard:keyboard_test\|Keyboard:u0\|state.delay\" (period= 4.51 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.246 ns + Longest register register " "Info: + Longest register to register delay is 4.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\] 1 REG LCFF_X5_Y18_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y18_N5; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|code[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.650 ns) 1.474 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2 2 COMB LCCOMB_X5_Y18_N18 1 " "Info: 2: + IC(0.824 ns) + CELL(0.650 ns) = 1.474 ns; Loc. = LCCOMB_X5_Y18_N18; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[6] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.623 ns) 2.521 ns input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3 3 COMB LCCOMB_X5_Y18_N8 2 " "Info: 3: + IC(0.424 ns) + CELL(0.623 ns) = 2.521 ns; Loc. = LCCOMB_X5_Y18_N8; Fanout = 2; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|process_0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.206 ns) 3.392 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1 4 COMB LCCOMB_X5_Y18_N20 1 " "Info: 4: + IC(0.665 ns) + CELL(0.206 ns) = 3.392 ns; Loc. = LCCOMB_X5_Y18_N20; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 4.138 ns input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2 5 COMB LCCOMB_X5_Y18_N30 1 " "Info: 5: + IC(0.376 ns) + CELL(0.370 ns) = 4.138 ns; Loc. = LCCOMB_X5_Y18_N30; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|Selector0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.246 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 6 REG LCFF_X5_Y18_N31 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.246 ns; Loc. = LCFF_X5_Y18_N31; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 46.09 % ) " "Info: Total cell delay = 1.957 ns ( 46.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.289 ns ( 53.91 % ) " "Info: Total interconnect delay = 2.289 ns ( 53.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[6] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[6] {} input_keyboard:keyboard_test|Keyboard:u0|process_0~2 {} input_keyboard:keyboard_test|Keyboard:u0|process_0~3 {} input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 {} input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 {} input_keyboard:keyboard_test|Keyboard:u0|state.delay {} } { 0.000ns 0.824ns 0.424ns 0.665ns 0.376ns 0.000ns } { 0.000ns 0.650ns 0.623ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.312 ns + Shortest register " "Info: + Shortest clock path from clock \"fclk\" to destination register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 3.312 ns input_keyboard:keyboard_test\|Keyboard:u0\|state.delay 3 REG LCFF_X5_Y18_N31 1 " "Info: 3: + IC(1.411 ns) + CELL(0.666 ns) = 3.312 ns; Loc. = LCFF_X5_Y18_N31; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|state.delay'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.32 % ) " "Info: Total cell delay = 1.766 ns ( 53.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 46.68 % ) " "Info: Total interconnect delay = 1.546 ns ( 46.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.312 ns - Longest register " "Info: - Longest clock path from clock \"fclk\" to source register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 3.312 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\] 3 REG LCFF_X5_Y18_N5 3 " "Info: 3: + IC(1.411 ns) + CELL(0.666 ns) = 3.312 ns; Loc. = LCFF_X5_Y18_N5; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.32 % ) " "Info: Total cell delay = 1.766 ns ( 53.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 46.68 % ) " "Info: Total interconnect delay = 1.546 ns ( 46.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[6] input_keyboard:keyboard_test|Keyboard:u0|process_0~2 input_keyboard:keyboard_test|Keyboard:u0|process_0~3 input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.246 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[6] {} input_keyboard:keyboard_test|Keyboard:u0|process_0~2 {} input_keyboard:keyboard_test|Keyboard:u0|process_0~3 {} input_keyboard:keyboard_test|Keyboard:u0|Selector0~1 {} input_keyboard:keyboard_test|Keyboard:u0|Selector0~2 {} input_keyboard:keyboard_test|Keyboard:u0|state.delay {} } { 0.000ns 0.824ns 0.424ns 0.665ns 0.376ns 0.000ns } { 0.000ns 0.650ns 0.623ns 0.206ns 0.370ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|state.delay } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|state.delay {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[6] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "fclk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"fclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\] input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\] fclk 1.489 ns " "Info: Found hold time violation between source  pin or register \"input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\]\" and destination pin or register \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\]\" for clock \"fclk\" (Hold time is 1.489 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.647 ns + Largest " "Info: + Largest clock skew is 4.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 7.959 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 7.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.970 ns) 3.788 ns input_keyboard:keyboard_test\|Keyboard:u0\|fok 2 REG LCFF_X4_Y18_N5 1 " "Info: 2: + IC(1.718 ns) + CELL(0.970 ns) = 3.788 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.000 ns) 5.789 ns input_keyboard:keyboard_test\|Keyboard:u0\|fok~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.001 ns) + CELL(0.000 ns) = 5.789 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.206 ns) 7.959 ns input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\] 4 REG LCCOMB_X13_Y4_N26 7 " "Info: 4: + IC(1.964 ns) + CELL(0.206 ns) = 7.959 ns; Loc. = LCCOMB_X13_Y4_N26; Fanout = 7; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 28.60 % ) " "Info: Total cell delay = 2.276 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.683 ns ( 71.40 % ) " "Info: Total interconnect delay = 5.683 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { fclk {} fclk~combout {} input_keyboard:keyboard_test|Keyboard:u0|fok {} input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 1.718ns 2.001ns 1.964ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 3.312 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to source register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 3.312 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\] 3 REG LCFF_X5_Y18_N13 3 " "Info: 3: + IC(1.411 ns) + CELL(0.666 ns) = 3.312 ns; Loc. = LCFF_X5_Y18_N13; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.32 % ) " "Info: Total cell delay = 1.766 ns ( 53.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 46.68 % ) " "Info: Total interconnect delay = 1.546 ns ( 46.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { fclk {} fclk~combout {} input_keyboard:keyboard_test|Keyboard:u0|fok {} input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 1.718ns 2.001ns 1.964ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.854 ns - Shortest register register " "Info: - Shortest register to register delay is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\] 1 REG LCFF_X5_Y18_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y18_N13; Fanout = 3; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|code\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.488 ns) + CELL(0.366 ns) 2.854 ns input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\] 2 REG LCCOMB_X13_Y4_N26 7 " "Info: 2: + IC(2.488 ns) + CELL(0.366 ns) = 2.854 ns; Loc. = LCCOMB_X13_Y4_N26; Fanout = 7; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[2] input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 12.82 % ) " "Info: Total cell delay = 0.366 ns ( 12.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 87.18 % ) " "Info: Total interconnect delay = 2.488 ns ( 87.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[2] input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[2] {} input_keyboard:keyboard_test|Keyboard:u0|scancode[2] {} } { 0.000ns 2.488ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 18 -1 0 } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.959 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.959 ns" { fclk {} fclk~combout {} input_keyboard:keyboard_test|Keyboard:u0|fok {} input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|scancode[2] {} } { 0.000ns 0.000ns 1.718ns 2.001ns 1.964ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|code[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[2] input_keyboard:keyboard_test|Keyboard:u0|scancode[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { input_keyboard:keyboard_test|Keyboard:u0|code[2] {} input_keyboard:keyboard_test|Keyboard:u0|scancode[2] {} } { 0.000ns 2.488ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_keyboard:keyboard_test\|Keyboard:u0\|data i_KB_Data fclk 4.842 ns register " "Info: tsu for register \"input_keyboard:keyboard_test\|Keyboard:u0\|data\" (data pin = \"i_KB_Data\", clock pin = \"fclk\") is 4.842 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.194 ns + Longest pin register " "Info: + Longest pin to register delay is 8.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns i_KB_Data 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'i_KB_Data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_KB_Data } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.810 ns) + CELL(0.460 ns) 8.194 ns input_keyboard:keyboard_test\|Keyboard:u0\|data 2 REG LCFF_X5_Y18_N9 13 " "Info: 2: + IC(6.810 ns) + CELL(0.460 ns) = 8.194 ns; Loc. = LCFF_X5_Y18_N9; Fanout = 13; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.270 ns" { i_KB_Data input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.89 % ) " "Info: Total cell delay = 1.384 ns ( 16.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.810 ns ( 83.11 % ) " "Info: Total interconnect delay = 6.810 ns ( 83.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.194 ns" { i_KB_Data input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.194 ns" { i_KB_Data {} i_KB_Data~combout {} input_keyboard:keyboard_test|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.810ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.312 ns - Shortest register " "Info: - Shortest clock path from clock \"fclk\" to destination register is 3.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.666 ns) 3.312 ns input_keyboard:keyboard_test\|Keyboard:u0\|data 3 REG LCFF_X5_Y18_N9 13 " "Info: 3: + IC(1.411 ns) + CELL(0.666 ns) = 3.312 ns; Loc. = LCFF_X5_Y18_N9; Fanout = 13; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.077 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.32 % ) " "Info: Total cell delay = 1.766 ns ( 53.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.546 ns ( 46.68 % ) " "Info: Total interconnect delay = 1.546 ns ( 46.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.194 ns" { i_KB_Data input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.194 ns" { i_KB_Data {} i_KB_Data~combout {} input_keyboard:keyboard_test|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.810ns } { 0.000ns 0.924ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.312 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.312 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.411ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fclk seg1\[6\] input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\] 14.628 ns register " "Info: tco from clock \"fclk\" to destination pin \"seg1\[6\]\" through register \"input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\]\" is 14.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk source 7.970 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to source register is 7.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.970 ns) 3.788 ns input_keyboard:keyboard_test\|Keyboard:u0\|fok 2 REG LCFF_X4_Y18_N5 1 " "Info: 2: + IC(1.718 ns) + CELL(0.970 ns) = 3.788 ns; Loc. = LCFF_X4_Y18_N5; Fanout = 1; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(0.000 ns) 5.789 ns input_keyboard:keyboard_test\|Keyboard:u0\|fok~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.001 ns) + CELL(0.000 ns) = 5.789 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.206 ns) 7.970 ns input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\] 4 REG LCCOMB_X23_Y4_N26 7 " "Info: 4: + IC(1.975 ns) + CELL(0.206 ns) = 7.970 ns; Loc. = LCCOMB_X23_Y4_N26; Fanout = 7; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 28.56 % ) " "Info: Total cell delay = 2.276 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.694 ns ( 71.44 % ) " "Info: Total interconnect delay = 5.694 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { fclk {} fclk~combout {} input_keyboard:keyboard_test|Keyboard:u0|fok {} input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|scancode[6] {} } { 0.000ns 0.000ns 1.718ns 2.001ns 1.975ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.658 ns + Longest register pin " "Info: + Longest register to pin delay is 6.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\] 1 REG LCCOMB_X23_Y4_N26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y4_N26; Fanout = 7; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|scancode\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.651 ns) 1.441 ns input_keyboard:keyboard_test\|seg7:u2\|Mux0~0 2 COMB LCCOMB_X23_Y4_N28 1 " "Info: 2: + IC(0.790 ns) + CELL(0.651 ns) = 1.441 ns; Loc. = LCCOMB_X23_Y4_N28; Fanout = 1; COMB Node = 'input_keyboard:keyboard_test\|seg7:u2\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] input_keyboard:keyboard_test|seg7:u2|Mux0~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/seg7.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(3.236 ns) 6.658 ns seg1\[6\] 3 PIN PIN_AE9 0 " "Info: 3: + IC(1.981 ns) + CELL(3.236 ns) = 6.658 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'seg1\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { input_keyboard:keyboard_test|seg7:u2|Mux0~0 seg1[6] } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.887 ns ( 58.38 % ) " "Info: Total cell delay = 3.887 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.771 ns ( 41.62 % ) " "Info: Total interconnect delay = 2.771 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] input_keyboard:keyboard_test|seg7:u2|Mux0~0 seg1[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] {} input_keyboard:keyboard_test|seg7:u2|Mux0~0 {} seg1[6] {} } { 0.000ns 0.790ns 1.981ns } { 0.000ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.970 ns" { fclk input_keyboard:keyboard_test|Keyboard:u0|fok input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl input_keyboard:keyboard_test|Keyboard:u0|scancode[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.970 ns" { fclk {} fclk~combout {} input_keyboard:keyboard_test|Keyboard:u0|fok {} input_keyboard:keyboard_test|Keyboard:u0|fok~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|scancode[6] {} } { 0.000ns 0.000ns 1.718ns 2.001ns 1.975ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] input_keyboard:keyboard_test|seg7:u2|Mux0~0 seg1[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { input_keyboard:keyboard_test|Keyboard:u0|scancode[6] {} input_keyboard:keyboard_test|seg7:u2|Mux0~0 {} seg1[6] {} } { 0.000ns 0.790ns 1.981ns } { 0.000ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_keyboard:keyboard_test\|Keyboard:u0\|clk1 clkin fclk -4.564 ns register " "Info: th for register \"input_keyboard:keyboard_test\|Keyboard:u0\|clk1\" (data pin = \"clkin\", clock pin = \"fclk\") is -4.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fclk destination 3.310 ns + Longest register " "Info: + Longest clock path from clock \"fclk\" to destination register is 3.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns fclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'fclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fclk } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns fclk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'fclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { fclk fclk~clkctrl } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 3.310 ns input_keyboard:keyboard_test\|Keyboard:u0\|clk1 3 REG LCFF_X4_Y18_N31 5 " "Info: 3: + IC(1.409 ns) + CELL(0.666 ns) = 3.310 ns; Loc. = LCFF_X4_Y18_N31; Fanout = 5; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.35 % ) " "Info: Total cell delay = 1.766 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.544 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.544 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.409ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.180 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clkin 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'clkin'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "main.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/main.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.796 ns) + CELL(0.460 ns) 8.180 ns input_keyboard:keyboard_test\|Keyboard:u0\|clk1 2 REG LCFF_X4_Y18_N31 5 " "Info: 2: + IC(6.796 ns) + CELL(0.460 ns) = 8.180 ns; Loc. = LCFF_X4_Y18_N31; Fanout = 5; REG Node = 'input_keyboard:keyboard_test\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.256 ns" { clkin input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "C:/Users/bill125/Desktop/BigProject/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 16.92 % ) " "Info: Total cell delay = 1.384 ns ( 16.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 83.08 % ) " "Info: Total interconnect delay = 6.796 ns ( 83.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.180 ns" { clkin input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.180 ns" { clkin {} clkin~combout {} input_keyboard:keyboard_test|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.796ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { fclk fclk~clkctrl input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { fclk {} fclk~combout {} fclk~clkctrl {} input_keyboard:keyboard_test|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.409ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.180 ns" { clkin input_keyboard:keyboard_test|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.180 ns" { clkin {} clkin~combout {} input_keyboard:keyboard_test|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.796ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 26 22:33:18 2017 " "Info: Processing ended: Fri May 26 22:33:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Info: Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
