$date
	Wed Nov 14 20:43:24 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module Mealy00ResetTester $end
$var wire 1 ! out $end
$var wire 1 " clk $end
$var reg 1 # dummy $end
$var reg 513 $ dumpfile_path [512:0] $end
$var reg 1 % in $end
$var reg 64 & resetSeq [64:1] $end
$var reg 1 ' resetn $end
$var reg 64 ( sequence [64:1] $end
$var integer 32 ) i [31:0] $end
$scope module myClock $end
$var reg 1 " clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module myMealy $end
$var wire 1 " Clock $end
$var wire 1 ' Resetn $end
$var wire 1 % w $end
$var reg 3 * Y [3:1] $end
$var reg 3 + y [3:1] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b1010001101010111010111101110100110110110111110101001111110111010 (
1'
b1111111111001101111110111101110100111111011101111100101111010100 &
0%
b110110101100101011000010110110001111001010100100110010101110011011001010111010000101110011101100110001101100100 $
0#
0"
0!
$end
#5
b1 *
1%
b1 )
1"
#10
0"
#15
b0 *
b1 +
0%
b10 )
1"
#20
0"
#25
b1 *
b0 +
1%
b11 )
1"
#30
0"
#35
b0 *
b1 +
0%
b100 )
1"
#40
0"
#45
b0 +
b101 )
1"
#50
0"
#55
b110 )
1"
#60
0"
#65
b1 *
1%
b111 )
1"
#70
0"
#75
b10 *
b1 +
b1000 )
1"
#80
0"
#85
b11 *
b10 +
0%
b1001 )
1"
#90
0"
#95
b100 *
1!
b11 +
1%
b1010 )
1"
#100
0"
#105
b0 *
0!
b0 +
0'
0%
b1011 )
1"
#110
0"
#115
b1 *
1%
b1100 )
1"
#120
0"
#125
b0 *
1'
0%
b1101 )
1"
#130
0"
#135
b1 *
1%
b1110 )
1"
#140
0"
#145
b1 *
b0 +
0'
b1111 )
1"
#150
0"
#155
1'
b10000 )
1"
#160
0"
#165
b0 *
b1 +
0%
b10001 )
1"
#170
0"
#175
b1 *
b0 +
1%
b10010 )
1"
#180
0"
#185
b0 *
b1 +
0%
b10011 )
1"
#190
0"
#195
b1 *
b0 +
1%
b10100 )
1"
#200
0"
#205
b10 *
b1 +
b10101 )
1"
#210
0"
#215
b1 *
b0 +
0'
b10110 )
1"
#220
0"
#225
1'
b10111 )
1"
#230
0"
#235
b0 *
b1 +
0%
b11000 )
1"
#240
0"
#245
b1 *
b0 +
1%
b11001 )
1"
#250
0"
#255
b10 *
b1 +
b11010 )
1"
#260
0"
#265
b1 *
b0 +
0'
b11011 )
1"
#270
0"
#275
b0 *
1'
0%
b11100 )
1"
#280
0"
#285
b1 *
1%
b11101 )
1"
#290
0"
#295
b0 *
b1 +
0%
b11110 )
1"
#300
0"
#305
b0 +
0'
b11111 )
1"
#310
0"
#315
b1 *
1'
1%
b100000 )
1"
#320
0"
#325
b1 *
b0 +
0'
b100001 )
1"
#330
0"
#335
b0 *
0%
b100010 )
1"
#340
0"
#345
b1 *
1'
1%
b100011 )
1"
#350
0"
#355
b10 *
b1 +
b100100 )
1"
#360
0"
#365
b11 *
b10 +
0%
b100101 )
1"
#370
0"
#375
b100 *
1!
b11 +
1%
b100110 )
1"
#380
0"
#385
b10 *
0!
b100 +
b100111 )
1"
#390
0"
#395
b11 *
b10 +
0%
b101000 )
1"
#400
0"
#405
b1 *
0!
b0 +
0'
1%
b101001 )
1"
#410
0"
#415
1'
b101010 )
1"
#420
0"
#425
b10 *
b1 +
b101011 )
1"
#430
0"
#435
b10 +
b101100 )
1"
#440
0"
#445
b1 *
b0 +
0'
b101101 )
1"
#450
0"
#455
b0 *
1'
0%
b101110 )
1"
#460
0"
#465
b1 *
1%
b101111 )
1"
#470
0"
#475
b0 *
b1 +
0%
b110000 )
1"
#480
0"
#485
b1 *
b0 +
1%
b110001 )
1"
#490
0"
#495
b0 *
b1 +
0%
b110010 )
1"
#500
0"
#505
b0 +
0'
b110011 )
1"
#510
0"
#515
b1 *
1%
b110100 )
1"
#520
0"
#525
1'
b110101 )
1"
#530
0"
#535
b1 *
b0 +
0'
b110110 )
1"
#540
0"
#545
1'
b110111 )
1"
#550
0"
#555
b10 *
b1 +
b111000 )
1"
#560
0"
#565
b10 +
b111001 )
1"
#570
0"
#575
b11 *
0%
b111010 )
1"
#580
0"
#585
b1 *
0!
b0 +
0'
1%
b111011 )
1"
#590
0"
#595
1'
b111100 )
1"
#600
0"
#605
b1 *
b0 +
0'
b111101 )
1"
#610
0"
#615
b0 *
1'
0%
b111110 )
1"
#620
0"
#625
b1 *
0'
1%
b111111 )
1"
#630
0"
#635
b0 *
0%
b1000000 )
1"
#640
0"
