module Register_File_tb;
reg clk = 0;              // Clock signal intialised to 0
reg RegWrite;             // Write Enabling
reg [4:0] RA1, RA2;  // Read Addresses
reg [4:0] WriteRegister;       // Write Address
reg [31:0] WD;      // Write Data
wire [31:0] RD1, RD2; // Read Data Outputs
