Analysis & Synthesis report for ball
Mon Nov 26 10:57:16 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ball|control:c0|current_state_all
 12. State Machine - |ball|control:c0|button_taken
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated
 18. Source assignments for main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated
 19. Source assignments for final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated
 20. Source assignments for drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated
 21. Source assignments for mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated
 22. Source assignments for txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated
 23. Source assignments for txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated
 24. Source assignments for txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated
 25. Source assignments for txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated
 26. Source assignments for txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated
 27. Source assignments for txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated
 28. Source assignments for txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated
 29. Source assignments for txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated
 30. Source assignments for txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated
 31. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated
 32. Parameter Settings for User Entity Instance: cave_rom:lol|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: main_rom:please|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: final_rom:char1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: drunk_rom:char2|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: mainchar_rom:char3|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: txtz_1:z1|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: txtz_2:z2|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: txtz_3:z3|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: txtn_1:n1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: txt_n2:n2|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: txt_t1:t1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: txt_d1:d1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: txt_f1:f1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: txt_stage:ss|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: vga_adapter:VGA
 47. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 48. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 49. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 50. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 51. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 52. Parameter Settings for Inferred Entity Instance: control:c0|lpm_divide:Mod0
 53. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2
 55. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3
 56. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1
 57. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5
 58. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4
 59. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7
 60. Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6
 61. altsyncram Parameter Settings by Entity Instance
 62. altpll Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 64. Port Connectivity Checks: "bosses:b0"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 10:57:15 2018           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; ball                                            ;
; Top-level Entity Name           ; ball                                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 640                                             ;
; Total pins                      ; 101                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,880,450                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ball               ; ball               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; ROMS/backgrounds/cave/cave_rom.v          ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/backgrounds/cave/cave_rom.v           ;         ;
; ROMS/backgrounds/main/main_rom.v          ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/backgrounds/main/main_rom.v           ;         ;
; ROMS/char/drunk/drunk_rom.v               ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/char/drunk/drunk_rom.v                ;         ;
; ROMS/char/final/final_rom.v               ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/char/final/final_rom.v                ;         ;
; ROMS/char/mainchar/mainchar_rom.v         ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/char/mainchar/mainchar_rom.v          ;         ;
; ROMS/txtboxall/txtz_1.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_1.v                    ;         ;
; ROMS/txtboxall/txtz_2.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_2.v                    ;         ;
; ROMS/txtboxall/txtz_3.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_3.v                    ;         ;
; ROMS/txtboxall/txt_stage.v                ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txt_stage.v                 ;         ;
; ROMS/txtboxall/txtn_1.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txtn_1.v                    ;         ;
; ROMS/txtboxall/txt_n2.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txt_n2.v                    ;         ;
; ROMS/txtboxall/txt_t1.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txt_t1.v                    ;         ;
; ROMS/txtboxall/txt_d1.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txt_d1.v                    ;         ;
; ROMS/txtboxall/txt_f1.v                   ; yes             ; User Wizard-Generated File             ; W:/quartuslabs/finally/final/ROMS/txtboxall/txt_f1.v                    ;         ;
; ball.v                                    ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/finally/final/ball.v                                     ;         ;
; vga_adapter/vga_adapter.v                 ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v                  ;         ;
; vga_adapter/vga_address_translator.v      ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/finally/final/vga_adapter/vga_address_translator.v       ;         ;
; vga_adapter/vga_controller.v              ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/finally/final/vga_adapter/vga_controller.v               ;         ;
; vga_adapter/vga_pll.v                     ; yes             ; Auto-Found Verilog HDL File            ; W:/quartuslabs/finally/final/vga_adapter/vga_pll.v                      ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                              ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3hi1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_3hi1.tdf                     ;         ;
; backgrounds/mif/cave/cave2bit.mif         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/backgrounds/mif/cave/cave2bit.mif          ;         ;
; db/decode_g2a.tdf                         ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/decode_g2a.tdf                          ;         ;
; db/mux_5hb.tdf                            ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/mux_5hb.tdf                             ;         ;
; db/altsyncram_dej1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_dej1.tdf                     ;         ;
; backgrounds/mif/main/mainmenupongrena.mif ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/backgrounds/mif/main/mainmenupongrena.mif  ;         ;
; db/altsyncram_j8h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_j8h1.tdf                     ;         ;
; chars/finalboss.mif                       ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/chars/finalboss.mif                        ;         ;
; db/decode_01a.tdf                         ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/decode_01a.tdf                          ;         ;
; db/mux_lfb.tdf                            ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/mux_lfb.tdf                             ;         ;
; db/altsyncram_mrg1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_mrg1.tdf                     ;         ;
; chars/drunk.mif                           ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/chars/drunk.mif                            ;         ;
; db/altsyncram_iog1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_iog1.tdf                     ;         ;
; chars/zero.mif                            ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/chars/zero.mif                             ;         ;
; db/altsyncram_q0h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_q0h1.tdf                     ;         ;
; txt/zero/txt1.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/zero/txt1.mif                          ;         ;
; db/altsyncram_r0h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_r0h1.tdf                     ;         ;
; txt/zero/txt2.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/zero/txt2.mif                          ;         ;
; db/altsyncram_s0h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_s0h1.tdf                     ;         ;
; txt/zero/txt3.mif                         ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/zero/txt3.mif                          ;         ;
; db/altsyncram_o9h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_o9h1.tdf                     ;         ;
; txt/nobs/txt_n_1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/nobs/txt_n_1.mif                       ;         ;
; db/altsyncram_p9h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_p9h1.tdf                     ;         ;
; txt/nobs/txt_n_2.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/nobs/txt_n_2.mif                       ;         ;
; db/altsyncram_u9h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_u9h1.tdf                     ;         ;
; txt/nobs/txt_t_1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/nobs/txt_t_1.mif                       ;         ;
; db/altsyncram_e9h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_e9h1.tdf                     ;         ;
; txt/nobs/txt_d_1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/nobs/txt_d_1.mif                       ;         ;
; db/altsyncram_g9h1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_g9h1.tdf                     ;         ;
; txt/nobs/txt_f_1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/nobs/txt_f_1.mif                       ;         ;
; db/altsyncram_doh1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_doh1.tdf                     ;         ;
; txt/txt_stage select.mif                  ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/txt/txt_stage select.mif                   ;         ;
; db/altsyncram_9dn1.tdf                    ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altsyncram_9dn1.tdf                     ;         ;
; mainmenupongrena.mif                      ; yes             ; Auto-Found Memory Initialization File  ; W:/quartuslabs/finally/final/mainmenupongrena.mif                       ;         ;
; db/decode_nma.tdf                         ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/decode_nma.tdf                          ;         ;
; altpll.tdf                                ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                         ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/altpll_80u.tdf                          ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_12m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_12m.tdf                      ;         ;
; db/sign_div_unsign_4kh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_4kh.tdf                 ;         ;
; db/alt_u_div_ese.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_ese.tdf                       ;         ;
; db/lpm_divide_82m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_82m.tdf                      ;         ;
; db/sign_div_unsign_bkh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_bkh.tdf                 ;         ;
; db/alt_u_div_sse.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_sse.tdf                       ;         ;
; db/lpm_divide_22m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_22m.tdf                      ;         ;
; db/sign_div_unsign_5kh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_5kh.tdf                 ;         ;
; db/alt_u_div_gse.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_gse.tdf                       ;         ;
; db/lpm_divide_92m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_92m.tdf                      ;         ;
; db/sign_div_unsign_ckh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_ckh.tdf                 ;         ;
; db/alt_u_div_use.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_use.tdf                       ;         ;
; db/lpm_divide_62m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_62m.tdf                      ;         ;
; db/sign_div_unsign_9kh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_9kh.tdf                 ;         ;
; db/alt_u_div_ose.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_ose.tdf                       ;         ;
; db/lpm_divide_j3m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_j3m.tdf                      ;         ;
; db/sign_div_unsign_mlh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_mlh.tdf                 ;         ;
; db/alt_u_div_ive.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_ive.tdf                       ;         ;
; db/lpm_divide_l3m.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/lpm_divide_l3m.tdf                      ;         ;
; db/sign_div_unsign_olh.tdf                ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/sign_div_unsign_olh.tdf                 ;         ;
; db/alt_u_div_mve.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/quartuslabs/finally/final/db/alt_u_div_mve.tdf                       ;         ;
+-------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1969           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3397           ;
;     -- 7 input functions                    ; 38             ;
;     -- 6 input functions                    ; 484            ;
;     -- 5 input functions                    ; 593            ;
;     -- 4 input functions                    ; 410            ;
;     -- <=3 input functions                  ; 1872           ;
;                                             ;                ;
; Dedicated logic registers                   ; 640            ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2880450        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1003           ;
; Total fan-out                               ; 21150          ;
; Average fan-out                             ; 4.56           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |ball                                                   ; 3397 (142)          ; 640 (30)                  ; 2880450           ; 2          ; 101  ; 0            ; |ball                                                                                                            ; ball                   ; work         ;
;    |bosses:b0|                                          ; 938 (559)           ; 42 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0                                                                                                  ; bosses                 ; work         ;
;       |lfsr_counter:r0|                                 ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lfsr_counter:r0                                                                                  ; lfsr_counter           ; work         ;
;       |lpm_divide:Mod0|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod1|                                 ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_92m:auto_generated|                ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated                                                    ; lpm_divide_92m         ; work         ;
;             |sign_div_unsign_ckh:divider|               ; 46 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider                        ; sign_div_unsign_ckh    ; work         ;
;                |alt_u_div_use:divider|                  ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod1|lpm_divide_92m:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_use:divider  ; alt_u_div_use          ; work         ;
;       |lpm_divide:Mod2|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod2|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod3|                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_22m:auto_generated|                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated                                                    ; lpm_divide_22m         ; work         ;
;             |sign_div_unsign_5kh:divider|               ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider                        ; sign_div_unsign_5kh    ; work         ;
;                |alt_u_div_gse:divider|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod3|lpm_divide_22m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_gse:divider  ; alt_u_div_gse          ; work         ;
;       |lpm_divide:Mod4|                                 ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_82m:auto_generated|                ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated                                                    ; lpm_divide_82m         ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 50 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                        ; sign_div_unsign_bkh    ; work         ;
;                |alt_u_div_sse:divider|                  ; 50 (50)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod4|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider  ; alt_u_div_sse          ; work         ;
;       |lpm_divide:Mod5|                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_62m:auto_generated|                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated                                                    ; lpm_divide_62m         ; work         ;
;             |sign_div_unsign_9kh:divider|               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                        ; sign_div_unsign_9kh    ; work         ;
;                |alt_u_div_ose:divider|                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod5|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider  ; alt_u_div_ose          ; work         ;
;       |lpm_divide:Mod6|                                 ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_l3m:auto_generated|                ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated                                                    ; lpm_divide_l3m         ; work         ;
;             |sign_div_unsign_olh:divider|               ; 90 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                        ; sign_div_unsign_olh    ; work         ;
;                |alt_u_div_mve:divider|                  ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod6|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider  ; alt_u_div_mve          ; work         ;
;       |lpm_divide:Mod7|                                 ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7                                                                                  ; lpm_divide             ; work         ;
;          |lpm_divide_j3m:auto_generated|                ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated                                                    ; lpm_divide_j3m         ; work         ;
;             |sign_div_unsign_mlh:divider|               ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                        ; sign_div_unsign_mlh    ; work         ;
;                |alt_u_div_ive:divider|                  ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|bosses:b0|lpm_divide:Mod7|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider  ; alt_u_div_ive          ; work         ;
;    |cave_rom:lol|                                       ; 2 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol                                                                                               ; cave_rom               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 2 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component                                                               ; altsyncram             ; work         ;
;          |altsyncram_3hi1:auto_generated|               ; 2 (0)               ; 0 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated                                ; altsyncram_3hi1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|decode_g2a:rden_decode         ; decode_g2a             ; work         ;
;    |control:c0|                                         ; 1057 (1049)         ; 331 (331)                 ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0                                                                                                 ; control                ; work         ;
;       |lpm_divide:Mod0|                                 ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_12m:auto_generated|                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0|lpm_divide:Mod0|lpm_divide_12m:auto_generated                                                   ; lpm_divide_12m         ; work         ;
;             |sign_div_unsign_4kh:divider|               ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0|lpm_divide:Mod0|lpm_divide_12m:auto_generated|sign_div_unsign_4kh:divider                       ; sign_div_unsign_4kh    ; work         ;
;                |alt_u_div_ese:divider|                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|control:c0|lpm_divide:Mod0|lpm_divide_12m:auto_generated|sign_div_unsign_4kh:divider|alt_u_div_ese:divider ; alt_u_div_ese          ; work         ;
;    |datapath:d0|                                        ; 1107 (1107)         ; 195 (195)                 ; 0                 ; 2          ; 0    ; 0            ; |ball|datapath:d0                                                                                                ; datapath               ; work         ;
;    |drunk_rom:char2|                                    ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunk_rom:char2                                                                                            ; drunk_rom              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunk_rom:char2|altsyncram:altsyncram_component                                                            ; altsyncram             ; work         ;
;          |altsyncram_mrg1:auto_generated|               ; 7 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated                             ; altsyncram_mrg1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|decode_01a:rden_decode      ; decode_01a             ; work         ;
;             |mux_lfb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|mux_lfb:mux2                ; mux_lfb                ; work         ;
;    |final_rom:char1|                                    ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|final_rom:char1                                                                                            ; final_rom              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|final_rom:char1|altsyncram:altsyncram_component                                                            ; altsyncram             ; work         ;
;          |altsyncram_j8h1:auto_generated|               ; 6 (0)               ; 0 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated                             ; altsyncram_j8h1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|decode_01a:rden_decode      ; decode_01a             ; work         ;
;             |mux_lfb:mux2|                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|mux_lfb:mux2                ; mux_lfb                ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h1                                                                                             ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|hex_decoder:h2                                                                                             ; hex_decoder            ; work         ;
;    |main_rom:please|                                    ; 14 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|main_rom:please                                                                                            ; main_rom               ; work         ;
;       |altsyncram:altsyncram_component|                 ; 14 (0)              ; 4 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|main_rom:please|altsyncram:altsyncram_component                                                            ; altsyncram             ; work         ;
;          |altsyncram_dej1:auto_generated|               ; 14 (0)              ; 4 (4)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated                             ; altsyncram_dej1        ; work         ;
;             |decode_g2a:rden_decode|                    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|decode_g2a:rden_decode      ; decode_g2a             ; work         ;
;             |mux_5hb:mux2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|mux_5hb:mux2                ; mux_5hb                ; work         ;
;    |mainchar_rom:char3|                                 ; 6 (0)               ; 2 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|mainchar_rom:char3                                                                                         ; mainchar_rom           ; work         ;
;       |altsyncram:altsyncram_component|                 ; 6 (0)               ; 2 (0)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|mainchar_rom:char3|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;          |altsyncram_iog1:auto_generated|               ; 6 (0)               ; 2 (2)                     ; 108750            ; 0          ; 0    ; 0            ; |ball|mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated                          ; altsyncram_iog1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|decode_01a:rden_decode   ; decode_01a             ; work         ;
;             |mux_lfb:mux2|                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|mux_lfb:mux2             ; mux_lfb                ; work         ;
;    |txt_d1:d1|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_d1:d1                                                                                                  ; txt_d1                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_d1:d1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_e9h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated                                   ; altsyncram_e9h1        ; work         ;
;    |txt_f1:f1|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_f1:f1                                                                                                  ; txt_f1                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_f1:f1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_g9h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated                                   ; altsyncram_g9h1        ; work         ;
;    |txt_n2:n2|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_n2:n2                                                                                                  ; txt_n2                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_n2:n2|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_p9h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated                                   ; altsyncram_p9h1        ; work         ;
;    |txt_stage:ss|                                       ; 1 (0)               ; 2 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_stage:ss                                                                                               ; txt_stage              ; work         ;
;       |altsyncram:altsyncram_component|                 ; 1 (0)               ; 2 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_stage:ss|altsyncram:altsyncram_component                                                               ; altsyncram             ; work         ;
;          |altsyncram_doh1:auto_generated|               ; 1 (0)               ; 2 (2)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated                                ; altsyncram_doh1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|decode_01a:rden_decode         ; decode_01a             ; work         ;
;    |txt_t1:t1|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_t1:t1                                                                                                  ; txt_t1                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_t1:t1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_u9h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated                                   ; altsyncram_u9h1        ; work         ;
;    |txtn_1:n1|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtn_1:n1                                                                                                  ; txtn_1                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtn_1:n1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_o9h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated                                   ; altsyncram_o9h1        ; work         ;
;    |txtz_1:z1|                                          ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_1:z1                                                                                                  ; txtz_1                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_1:z1|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_q0h1:auto_generated|               ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated                                   ; altsyncram_q0h1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated|decode_01a:rden_decode            ; decode_01a             ; work         ;
;    |txtz_2:z2|                                          ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_2:z2                                                                                                  ; txtz_2                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_2:z2|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_r0h1:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated                                   ; altsyncram_r0h1        ; work         ;
;    |txtz_3:z3|                                          ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_3:z3                                                                                                  ; txtz_3                 ; work         ;
;       |altsyncram:altsyncram_component|                 ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_3:z3|altsyncram:altsyncram_component                                                                  ; altsyncram             ; work         ;
;          |altsyncram_s0h1:auto_generated|               ; 1 (0)               ; 0 (0)                     ; 130200            ; 0          ; 0    ; 0            ; |ball|txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated                                   ; altsyncram_s0h1        ; work         ;
;             |decode_01a:rden_decode|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated|decode_01a:rden_decode            ; decode_01a             ; work         ;
;    |vga_adapter:VGA|                                    ; 101 (2)             ; 34 (0)                    ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA                                                                                            ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 45 (0)              ; 8 (0)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory                                                                     ; altsyncram             ; work         ;
;          |altsyncram_9dn1:auto_generated|               ; 45 (0)              ; 8 (8)                     ; 460800            ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated                                      ; altsyncram_9dn1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|decode_g2a:rden_decode_b             ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|decode_nma:decode2                   ; decode_nma             ; work         ;
;             |mux_5hb:mux3|                              ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|mux_5hb:mux3                         ; mux_5hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_address_translator:user_input_translator                                               ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller                                                                  ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                     ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll                                                                              ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                      ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                            ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                         ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; ./Backgrounds/mif/Cave/cave2bit.mif         ;
; drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; ./Chars/drunk.mif                           ;
; final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; ./Chars/FinalBoss.mif                       ;
; main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 76800        ; 6            ; --           ; --           ; 460800 ; ./Backgrounds/mif/Main/MainMenuPongrena.mif ;
; mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 18125        ; 6            ; --           ; --           ; 108750 ; ./Chars/ZERO.mif                            ;
; txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/nobs/txt_d_1.mif                      ;
; txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/nobs/txt_f_1.mif                      ;
; txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/nobs/txt_n_2.mif                      ;
; txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/txt_Stage Select.mif                  ;
; txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/nobs/txt_t_1.mif                      ;
; txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/nobs/txt_n_1.mif                      ;
; txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/Zero/txt1.mif                         ;
; txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/Zero/txt2.mif                         ;
; txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 21700        ; 6            ; --           ; --           ; 130200 ; ./Txt/Zero/txt3.mif                         ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 76800        ; 6            ; 76800        ; 6            ; 460800 ; MainMenuPongrena.mif                        ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|final_rom:char1    ; ROMS/char/final/final_rom.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|drunk_rom:char2    ; ROMS/char/drunk/drunk_rom.v       ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|mainchar_rom:char3 ; ROMS/char/mainchar/mainchar_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txt_d1:d1          ; ROMS/txtboxall/txt_d1.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txt_f1:f1          ; ROMS/txtboxall/txt_f1.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|cave_rom:lol       ; ROMS/backgrounds/cave/cave_rom.v  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtn_1:n1          ; ROMS/txtboxall/txtn_1.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txt_n2:n2          ; ROMS/txtboxall/txt_n2.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|main_rom:please    ; ROMS/backgrounds/main/main_rom.v  ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txt_stage:ss       ; ROMS/txtboxall/txt_stage.v        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txt_t1:t1          ; ROMS/txtboxall/txt_t1.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtz_1:z1          ; ROMS/txtboxall/txtz_1.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtz_2:z2          ; ROMS/txtboxall/txtz_2.v           ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |ball|txtz_3:z3          ; ROMS/txtboxall/txtz_3.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ball|control:c0|current_state_all                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; Name                                    ; current_state_all.GAME_CYCLE_CHOOSE ; current_state_all.GAME_USER_WAIT ; current_state_all.GAME_CYCLE_TXTBOX ; current_state_all.GAME_CYCLE_CHAR ; current_state_all.GAME_CYCLE_X ; current_state_all.GAME_CYCLE_SCENARIO ; current_state_all.SPL_CYCLE_X ; current_state_all.SPL_CYCLE_FIRE ; current_state_all.SPL_CYCLE_M ; current_state_all.SPL_CYCLE_C ; current_state_all.SPL_CYCLE_EFFECT ; current_state_all.SPL_CYCLE_D ; current_state_all.SPR_CYCLE_X ; current_state_all.SPR_CYCLE_FIRE ; current_state_all.SPR_CYCLE_M ; current_state_all.SPR_CYCLE_C ; current_state_all.SPR_CYCLE_EFFECT ; current_state_all.SPR_CYCLE_D ; current_state_all.GAME_CYCLE_DRAWBG ; current_state_all.PONG_CYCLE_GAMEOVER ; current_state_all.PONG_CYCLE_PAUSE ; current_state_all.PONG_CYCLE_SCORE ; current_state_all.PONG_CYCLE_DELETE ; current_state_all.PR_CYCLE_C ; current_state_all.PR_CYCLE_M ; current_state_all.PR_CYCLE_X ; current_state_all.PR_CYCLE_D ; current_state_all.PL_CYCLE_C ; current_state_all.PL_CYCLE_M ; current_state_all.PL_CYCLE_X ; current_state_all.PL_CYCLE_D ; current_state_all.PONG_CYCLE_WAIT ; current_state_all.B_CYCLE_C ; current_state_all.B_CYCLE_M ; current_state_all.B_CYCLE_X ; current_state_all.B_CYCLE_D ; current_state_all.PONG_CYCLE_START_WAIT ; current_state_all.PONG_CYCLE_START ; current_state_all.GAME_CYCLE_MAIN ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+
; current_state_all.GAME_CYCLE_MAIN       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 0                                 ;
; current_state_all.PONG_CYCLE_START      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 1                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_START_WAIT ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 1                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_D             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 1                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_X             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 1                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_M             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 1                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.B_CYCLE_C             ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 1                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_WAIT       ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PL_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_D            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_X            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_M            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PR_CYCLE_C            ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 1                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_DELETE     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 1                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_SCORE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 1                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_PAUSE      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 1                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.PONG_CYCLE_GAMEOVER   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 1                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_DRAWBG     ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 1                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_D           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 1                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_EFFECT      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 1                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_C           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 1                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_M           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 1                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_FIRE        ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 1                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPR_CYCLE_X           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 1                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_D           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 1                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_EFFECT      ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 1                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_C           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 1                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_M           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 1                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_FIRE        ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 1                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.SPL_CYCLE_X           ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 1                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_SCENARIO   ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 1                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_X          ; 0                                   ; 0                                ; 0                                   ; 0                                 ; 1                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHAR       ; 0                                   ; 0                                ; 0                                   ; 1                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_TXTBOX     ; 0                                   ; 0                                ; 1                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_USER_WAIT        ; 0                                   ; 1                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
; current_state_all.GAME_CYCLE_CHOOSE     ; 1                                   ; 0                                ; 0                                   ; 0                                 ; 0                              ; 0                                     ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                             ; 0                                ; 0                             ; 0                             ; 0                                  ; 0                             ; 0                                   ; 0                                     ; 0                                  ; 0                                  ; 0                                   ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                            ; 0                                 ; 0                           ; 0                           ; 0                           ; 0                           ; 0                                       ; 0                                  ; 1                                 ;
+-----------------------------------------+-------------------------------------+----------------------------------+-------------------------------------+-----------------------------------+--------------------------------+---------------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------+----------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------+-------------------------------------+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+-----------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ball|control:c0|button_taken                         ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; button_taken.00 ; button_taken.10 ; button_taken.01 ;
+-----------------+-----------------+-----------------+-----------------+
; button_taken.00 ; 0               ; 0               ; 0               ;
; button_taken.01 ; 1               ; 0               ; 1               ;
; button_taken.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-------------------------------------------------------+------------------------+------------------------+
; Latch Name                                            ; Latch Enable Signal    ; Free of Timing Hazards ;
+-------------------------------------------------------+------------------------+------------------------+
; control:c0|next_state_all.PONG_CYCLE_START_12841      ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_EFFECT_12002      ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_X_12738             ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_EFFECT_12182      ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_MAIN_12872       ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_X_11820          ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_D_12032           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_FIRE_11912        ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_SCORE_12348      ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_D_12768             ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_M_12708             ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_D_12212           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_FIRE_12092        ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHOOSE_11673     ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_SCENARIO_11852   ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_D_12498            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_M_11942           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_X_11882           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_M_12438            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_M_12122           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_X_12062           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_M_12558            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_USER_WAIT_11711        ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_TXTBOX_11752     ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_CHAR_11790       ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.GAME_CYCLE_DRAWBG_12258     ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.B_CYCLE_C_12678             ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_D_12618            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_C_12528            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_C_12408            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPR_CYCLE_C_12152           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.SPL_CYCLE_C_11972           ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_START_WAIT_12798 ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_DELETE_12378     ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PR_CYCLE_X_12468            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_WAIT_12648       ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PL_CYCLE_X_12588            ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_GAMEOVER_12288   ; control:c0|Selector138 ; yes                    ;
; control:c0|next_state_all.PONG_CYCLE_PAUSE_12318      ; control:c0|Selector138 ; yes                    ;
; Number of user-specified and inferred latches = 39    ;                        ;                        ;
+-------------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal                                                                                             ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; bg_id_r[3]                                                                                      ; Stuck at GND due to stuck port data_in                                                                         ;
; datapath:d0|x_rp[1]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_lp[0,5,8]                                                                         ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_rp[6]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_lp[3,6]                                                                           ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_rp[7]                                                                             ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_lp[2,4,7]                                                                         ; Merged with datapath:d0|x_rp[0]                                                                                ;
; datapath:d0|x_rp[3,4]                                                                           ; Merged with datapath:d0|x_rp[2]                                                                                ;
; datapath:d0|x_lp[1]                                                                             ; Merged with datapath:d0|x_rp[2]                                                                                ;
; datapath:d0|x_rp[5,8]                                                                           ; Merged with datapath:d0|x_rp[2]                                                                                ;
; control:c0|c_spl[1]                                                                             ; Merged with control:c0|c_spl[0]                                                                                ;
; control:c0|c_spl[3]                                                                             ; Merged with control:c0|c_spl[2]                                                                                ;
; control:c0|c_spr[1]                                                                             ; Merged with control:c0|c_spr[0]                                                                                ;
; control:c0|c_spr[3]                                                                             ; Merged with control:c0|c_spr[2]                                                                                ;
; control:c0|dy_r[6,7]                                                                            ; Merged with control:c0|dy_r[5]                                                                                 ;
; txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated|address_reg_a[1]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[1]       ;
; txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated|address_reg_a[0]       ; Merged with txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated|address_reg_a[0]       ;
; final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|address_reg_a[1] ; Merged with mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|address_reg_a[1] ;
; drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|address_reg_a[1] ; Merged with mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|address_reg_a[1] ;
; final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|address_reg_a[0] ; Merged with mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|address_reg_a[0] ;
; drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|address_reg_a[0] ; Merged with mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated|address_reg_a[0] ;
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|address_reg_a[3]    ; Merged with main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|address_reg_a[3]    ;
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|address_reg_a[2]    ; Merged with main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|address_reg_a[2]    ;
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|address_reg_a[1]    ; Merged with main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|address_reg_a[1]    ;
; cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|address_reg_a[0]    ; Merged with main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated|address_reg_a[0]    ;
; datapath:d0|c_o[2]                                                                              ; Merged with datapath:d0|c_o[3]                                                                                 ;
; c_o_r[3]                                                                                        ; Merged with c_o_r[2]                                                                                           ;
; control:c0|done[4]                                                                              ; Merged with control:c0|done[3]                                                                                 ;
; c_o_r[1]                                                                                        ; Merged with c_o_r[0]                                                                                           ;
; datapath:d0|c_o[1]                                                                              ; Merged with datapath:d0|c_o[0]                                                                                 ;
; control:c0|dy_l[3..7]                                                                           ; Merged with control:c0|dy_l[2]                                                                                 ;
; control:c0|x_char[8]                                                                            ; Merged with control:c0|x_char[6]                                                                               ;
; control:c0|y_char[1,2,5..7]                                                                     ; Merged with control:c0|x_char[6]                                                                               ;
; control:c0|x_char[1,3,5,7]                                                                      ; Merged with control:c0|x_char[0]                                                                               ;
; control:c0|x_char[4]                                                                            ; Merged with control:c0|character_id[1]                                                                         ;
; control:c0|y_char[0,3,4]                                                                        ; Merged with control:c0|x_char[2]                                                                               ;
; datapath:d0|x_rp[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                         ;
; control:c0|x_char[6]                                                                            ; Stuck at GND due to stuck port data_in                                                                         ;
; control:c0|x_char[2]                                                                            ; Stuck at VCC due to stuck port data_in                                                                         ;
; control:c0|textbox_id[4]                                                                        ; Stuck at GND due to stuck port data_in                                                                         ;
; datapath:d0|x_rp[2]                                                                             ; Stuck at VCC due to stuck port data_in                                                                         ;
; control:c0|button_taken.00                                                                      ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~2                                                                  ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~3                                                                  ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~4                                                                  ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~5                                                                  ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~6                                                                  ; Lost fanout                                                                                                    ;
; control:c0|current_state_all~7                                                                  ; Lost fanout                                                                                                    ;
; Total Number of Removed Registers = 83                                                          ;                                                                                                                ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 640   ;
; Number of registers using Synchronous Clear  ; 275   ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 28    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 355   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|bosses:b0|hold_y_lp[1]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_left[2]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|datapath:d0|paddle_r_floor                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_spl_left[4]                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|dx[2]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|control:c0|dx[1]                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ball|control:c0|dy_spr_ai_r[7]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ball|datapath:d0|y_diff_spr_left[1]                                                                             ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |ball|control:c0|go_count_ball[13]                                                                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |ball|control:c0|go_count_lp[1]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|control:c0|debuffed_rp[1]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ball|control:c0|debuffed_lp[1]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_rp[3]                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|datapath:d0|y_lp[3]                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |ball|control:c0|ability_rp_r[0]                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ball|control:c0|go_count_rp[23]                                                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ball|control:c0|go_count_spr_debuff[1]                                                                          ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |ball|control:c0|go_count_spl_debuff[0]                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ball|control:c0|ability_lp_r[0]                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|x_char[2]                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_spr[7]                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|y_spl[2]                                                                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|datapath:d0|x[5]                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |ball|datapath:d0|x[7]                                                                                           ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ball|control:c0|game_scenario_id[3]                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |ball|control:c0|textbox_id[2]                                                                                   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |ball|control:c0|go_count_rp[3]                                                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ball|control:c0|c_spr[0]                                                                                        ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ball|control:c0|c_spl[4]                                                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ball|control:c0|textbox_id[1]                                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ball|datapath:d0|bg_address[2]                                                                                  ;
; 10:1               ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |ball|datapath:d0|bg_address[15]                                                                                 ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[3]                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ball|datapath:d0|x_spr[7]                                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ball|datapath:d0|x_spl[5]                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ball|datapath:d0|x_spl[7]                                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |ball|control:c0|dx_spr[7]                                                                                       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; Yes        ; |ball|control:c0|dx_spl[4]                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ball|control:c0|score_l[3]                                                                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|goTime_ai[0]                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ball|control:c0|score_r[2]                                                                                      ;
; 24:1               ; 2 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |ball|control:c0|x_char[0]                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ball|datapath:d0|x_r[6]                                                                                         ;
; 14:1               ; 5 bits    ; 45 LEs        ; 35 LEs               ; 10 LEs                 ; Yes        ; |ball|datapath:d0|x_r[4]                                                                                         ;
; 15:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |ball|datapath:d0|c_o[4]                                                                                         ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ball|datapath:d0|y_r[3]                                                                                         ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball|control:c0|dy_r[1]                                                                                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |ball|control:c0|dy_l[0]                                                                                         ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |ball|bosses:b0|dy_spr_ai[4]                                                                                     ;
; 26:1               ; 3 bits    ; 51 LEs        ; 42 LEs               ; 9 LEs                  ; Yes        ; |ball|datapath:d0|colour_id[2]                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|dy_spr_ai[1]                                                                                     ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |ball|control:c0|dy_spl[4]                                                                                       ;
; 24:1               ; 7 bits    ; 112 LEs       ; 91 LEs               ; 21 LEs                 ; Yes        ; |ball|control:c0|dy_spr[6]                                                                                       ;
; 25:1               ; 6 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |ball|control:c0|dy[3]                                                                                           ;
; 33:1               ; 2 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |ball|bosses:b0|down_r                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|mux_lfb:mux2|result_node[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add41                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add31                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|button_taken                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|next_state_all                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ball|control:c0|next_state_all                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |ball|control:c0|Add15                                                                                           ;
; 9:1                ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|mux_5hb:mux3|l4_w2_n0_mux_dataout    ;
; 51:1               ; 2 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |ball|Mux19                                                                                                      ;
; 51:1               ; 4 bits    ; 136 LEs       ; 136 LEs              ; 0 LEs                  ; No         ; |ball|Mux23                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cave_rom:lol|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                 ; Untyped        ;
; WIDTH_A                            ; 6                                   ; Signed Integer ;
; WIDTHAD_A                          ; 17                                  ; Signed Integer ;
; NUMWORDS_A                         ; 76800                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 1                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; ./Backgrounds/mif/Cave/cave2bit.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_3hi1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_rom:please|altsyncram:altsyncram_component      ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                         ; Untyped        ;
; WIDTH_A                            ; 6                                           ; Signed Integer ;
; WIDTHAD_A                          ; 17                                          ; Signed Integer ;
; NUMWORDS_A                         ; 76800                                       ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 1                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; ./Backgrounds/mif/Main/MainMenuPongrena.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dej1                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_rom:char1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------+
; Parameter Name                     ; Value                 ; Type                            ;
+------------------------------------+-----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                         ;
; OPERATION_MODE                     ; ROM                   ; Untyped                         ;
; WIDTH_A                            ; 6                     ; Signed Integer                  ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 18125                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                         ;
; WIDTH_B                            ; 1                     ; Untyped                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                         ;
; INIT_FILE                          ; ./Chars/FinalBoss.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_j8h1       ; Untyped                         ;
+------------------------------------+-----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: drunk_rom:char2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ./Chars/drunk.mif    ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_mrg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainchar_rom:char3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 6                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 18125                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ./Chars/ZERO.mif     ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_iog1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtz_1:z1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 6                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 21700                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./Txt/Zero/txt1.mif  ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_q0h1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtz_2:z2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 6                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 21700                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./Txt/Zero/txt2.mif  ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_r0h1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtz_3:z3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 6                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 21700                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./Txt/Zero/txt3.mif  ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_s0h1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txtn_1:n1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------+
; Parameter Name                     ; Value                  ; Type                     ;
+------------------------------------+------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                  ;
; OPERATION_MODE                     ; ROM                    ; Untyped                  ;
; WIDTH_A                            ; 6                      ; Signed Integer           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer           ;
; NUMWORDS_A                         ; 21700                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WIDTH_B                            ; 1                      ; Untyped                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; INIT_FILE                          ; ./Txt/nobs/txt_n_1.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_o9h1        ; Untyped                  ;
+------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txt_n2:n2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------+
; Parameter Name                     ; Value                  ; Type                     ;
+------------------------------------+------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                  ;
; OPERATION_MODE                     ; ROM                    ; Untyped                  ;
; WIDTH_A                            ; 6                      ; Signed Integer           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer           ;
; NUMWORDS_A                         ; 21700                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WIDTH_B                            ; 1                      ; Untyped                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; INIT_FILE                          ; ./Txt/nobs/txt_n_2.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_p9h1        ; Untyped                  ;
+------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txt_t1:t1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------+
; Parameter Name                     ; Value                  ; Type                     ;
+------------------------------------+------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                  ;
; OPERATION_MODE                     ; ROM                    ; Untyped                  ;
; WIDTH_A                            ; 6                      ; Signed Integer           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer           ;
; NUMWORDS_A                         ; 21700                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WIDTH_B                            ; 1                      ; Untyped                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; INIT_FILE                          ; ./Txt/nobs/txt_t_1.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_u9h1        ; Untyped                  ;
+------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txt_d1:d1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------+
; Parameter Name                     ; Value                  ; Type                     ;
+------------------------------------+------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                  ;
; OPERATION_MODE                     ; ROM                    ; Untyped                  ;
; WIDTH_A                            ; 6                      ; Signed Integer           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer           ;
; NUMWORDS_A                         ; 21700                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WIDTH_B                            ; 1                      ; Untyped                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; INIT_FILE                          ; ./Txt/nobs/txt_d_1.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_e9h1        ; Untyped                  ;
+------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txt_f1:f1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+--------------------------+
; Parameter Name                     ; Value                  ; Type                     ;
+------------------------------------+------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                  ;
; OPERATION_MODE                     ; ROM                    ; Untyped                  ;
; WIDTH_A                            ; 6                      ; Signed Integer           ;
; WIDTHAD_A                          ; 15                     ; Signed Integer           ;
; NUMWORDS_A                         ; 21700                  ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                  ;
; WIDTH_B                            ; 1                      ; Untyped                  ;
; WIDTHAD_B                          ; 1                      ; Untyped                  ;
; NUMWORDS_B                         ; 1                      ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                  ;
; BYTE_SIZE                          ; 8                      ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                  ;
; INIT_FILE                          ; ./Txt/nobs/txt_f_1.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_g9h1        ; Untyped                  ;
+------------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: txt_stage:ss|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------+
; Parameter Name                     ; Value                      ; Type                    ;
+------------------------------------+----------------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                 ;
; OPERATION_MODE                     ; ROM                        ; Untyped                 ;
; WIDTH_A                            ; 6                          ; Signed Integer          ;
; WIDTHAD_A                          ; 15                         ; Signed Integer          ;
; NUMWORDS_A                         ; 21700                      ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                 ;
; WIDTH_B                            ; 1                          ; Untyped                 ;
; WIDTHAD_B                          ; 1                          ; Untyped                 ;
; NUMWORDS_B                         ; 1                          ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                 ;
; BYTE_SIZE                          ; 8                          ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                 ;
; INIT_FILE                          ; ./Txt/txt_Stage Select.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_doh1            ; Untyped                 ;
+------------------------------------+----------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA    ;
+-------------------------+----------------------+----------------+
; Parameter Name          ; Value                ; Type           ;
+-------------------------+----------------------+----------------+
; BITS_PER_COLOUR_CHANNEL ; 2                    ; Signed Integer ;
; MONOCHROME              ; FALSE                ; String         ;
; RESOLUTION              ; 320x240              ; String         ;
; BACKGROUND_IMAGE        ; MainMenuPongrena.mif ; String         ;
+-------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; MainMenuPongrena.mif ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9dn1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control:c0|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                           ;
; LPM_WIDTHD             ; 2              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_12m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                          ;
; LPM_WIDTHD             ; 3              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_22m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 5              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_92m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod7 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 2              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bosses:b0|lpm_divide:Mod6 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 4              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 15                                                 ;
; Entity Instance                           ; cave_rom:lol|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 76800                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; main_rom:please|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 76800                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; final_rom:char1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; drunk_rom:char2|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; mainchar_rom:char3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 18125                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txtz_1:z1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txtz_2:z2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txtz_3:z3|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txtn_1:n1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txt_n2:n2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txt_t1:t1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txt_d1:d1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txt_f1:f1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; txt_stage:ss|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 21700                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 6                                                  ;
;     -- NUMWORDS_A                         ; 76800                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 6                                                  ;
;     -- NUMWORDS_B                         ; 76800                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bosses:b0"                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; random[7..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 640                         ;
;     CLR SCLR          ; 18                          ;
;     ENA               ; 154                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 140                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 68                          ;
;     SCLR SLD          ; 21                          ;
;     SLD               ; 8                           ;
;     plain             ; 170                         ;
; arriav_lcell_comb     ; 3400                        ;
;     arith             ; 1145                        ;
;         0 data inputs ; 72                          ;
;         1 data inputs ; 748                         ;
;         2 data inputs ; 174                         ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 51                          ;
;         5 data inputs ; 21                          ;
;     extend            ; 38                          ;
;         7 data inputs ; 38                          ;
;     normal            ; 2052                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 323                         ;
;         3 data inputs ; 299                         ;
;         4 data inputs ; 359                         ;
;         5 data inputs ; 572                         ;
;         6 data inputs ; 484                         ;
;     shared            ; 165                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 97                          ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 3                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 101                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 396                         ;
;                       ;                             ;
; Max LUT depth         ; 17.30                       ;
; Average LUT depth     ; 6.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:41     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Nov 26 10:54:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ball -c ball
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file roms/backgrounds/cave/cave_rom.v
    Info (12023): Found entity 1: cave_rom File: W:/quartuslabs/finally/final/ROMS/backgrounds/cave/cave_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/backgrounds/main/main_rom.v
    Info (12023): Found entity 1: main_rom File: W:/quartuslabs/finally/final/ROMS/backgrounds/main/main_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/char/drunk/drunk_rom.v
    Info (12023): Found entity 1: drunk_rom File: W:/quartuslabs/finally/final/ROMS/char/drunk/drunk_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/char/final/final_rom.v
    Info (12023): Found entity 1: final_rom File: W:/quartuslabs/finally/final/ROMS/char/final/final_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/char/mainchar/mainchar_rom.v
    Info (12023): Found entity 1: mainchar_rom File: W:/quartuslabs/finally/final/ROMS/char/mainchar/mainchar_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_1.v
    Info (12023): Found entity 1: txtz_1 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_2.v
    Info (12023): Found entity 1: txtz_2 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_3.v
    Info (12023): Found entity 1: txtz_3 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_4.v
    Info (12023): Found entity 1: txtz_4 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_5.v
    Info (12023): Found entity 1: txtz_5 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtz_6.v
    Info (12023): Found entity 1: txtz_6 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_6.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txt_stage.v
    Info (12023): Found entity 1: txt_stage File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_stage.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txtn_1.v
    Info (12023): Found entity 1: txtn_1 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtn_1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txt_n2.v
    Info (12023): Found entity 1: txt_n2 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_n2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txt_t1.v
    Info (12023): Found entity 1: txt_t1 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_t1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txt_d1.v
    Info (12023): Found entity 1: txt_d1 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_d1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file roms/txtboxall/txt_f1.v
    Info (12023): Found entity 1: txt_f1 File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_f1.v Line: 39
Warning (12125): Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project
    Info (12023): Found entity 1: vga_adapter File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 78
    Info (12023): Found entity 2: vga_address_translator File: W:/quartuslabs/finally/final/vga_adapter/vga_address_translator.v Line: 4
    Info (12023): Found entity 3: vga_controller File: W:/quartuslabs/finally/final/vga_adapter/vga_controller.v Line: 9
    Info (12023): Found entity 4: vga_pll File: W:/quartuslabs/finally/final/vga_adapter/vga_pll.v Line: 36
    Info (12023): Found entity 5: ball File: W:/quartuslabs/finally/final/ball.v Line: 12
    Info (12023): Found entity 6: control File: W:/quartuslabs/finally/final/ball.v Line: 488
    Info (12023): Found entity 7: datapath File: W:/quartuslabs/finally/final/ball.v Line: 2111
    Info (12023): Found entity 8: bosses File: W:/quartuslabs/finally/final/ball.v Line: 2774
    Info (12023): Found entity 9: lfsr_counter File: W:/quartuslabs/finally/final/ball.v Line: 3525
    Info (12023): Found entity 10: gameAI File: W:/quartuslabs/finally/final/ball.v Line: 3550
    Info (12023): Found entity 11: hex_decoder File: W:/quartuslabs/finally/final/ball.v Line: 3554
Info (12127): Elaborating entity "ball" for the top level hierarchy
Warning (10858): Verilog HDL warning at ball.v(217): object txt_z4_colour used but never assigned File: W:/quartuslabs/finally/final/ball.v Line: 217
Warning (10858): Verilog HDL warning at ball.v(217): object txt_z5_colour used but never assigned File: W:/quartuslabs/finally/final/ball.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at ball.v(288): variable "c_o_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 288
Warning (10235): Verilog HDL Always Construct warning at ball.v(291): variable "char_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at ball.v(292): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 292
Warning (10235): Verilog HDL Always Construct warning at ball.v(293): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 293
Warning (10235): Verilog HDL Always Construct warning at ball.v(294): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 294
Warning (10235): Verilog HDL Always Construct warning at ball.v(295): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 295
Warning (10235): Verilog HDL Always Construct warning at ball.v(296): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 296
Warning (10235): Verilog HDL Always Construct warning at ball.v(297): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 297
Warning (10235): Verilog HDL Always Construct warning at ball.v(298): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 298
Warning (10235): Verilog HDL Always Construct warning at ball.v(301): variable "char_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 301
Warning (10235): Verilog HDL Always Construct warning at ball.v(304): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 304
Warning (10235): Verilog HDL Always Construct warning at ball.v(305): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 305
Warning (10235): Verilog HDL Always Construct warning at ball.v(306): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 306
Warning (10235): Verilog HDL Always Construct warning at ball.v(307): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 307
Warning (10235): Verilog HDL Always Construct warning at ball.v(308): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 308
Warning (10235): Verilog HDL Always Construct warning at ball.v(309): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at ball.v(310): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 310
Warning (10235): Verilog HDL Always Construct warning at ball.v(311): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 311
Warning (10235): Verilog HDL Always Construct warning at ball.v(314): variable "char_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 314
Warning (10235): Verilog HDL Always Construct warning at ball.v(317): variable "char_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 317
Warning (10235): Verilog HDL Always Construct warning at ball.v(318): variable "bg_id_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 318
Warning (10235): Verilog HDL Always Construct warning at ball.v(319): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 319
Warning (10235): Verilog HDL Always Construct warning at ball.v(320): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 320
Warning (10235): Verilog HDL Always Construct warning at ball.v(321): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 321
Warning (10235): Verilog HDL Always Construct warning at ball.v(322): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 322
Warning (10235): Verilog HDL Always Construct warning at ball.v(323): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at ball.v(324): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 324
Warning (10235): Verilog HDL Always Construct warning at ball.v(327): variable "char_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 327
Warning (10235): Verilog HDL Always Construct warning at ball.v(329): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 329
Warning (10235): Verilog HDL Always Construct warning at ball.v(330): variable "bg_1v1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 330
Warning (10235): Verilog HDL Always Construct warning at ball.v(331): variable "bg_tracker_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 331
Warning (10235): Verilog HDL Always Construct warning at ball.v(332): variable "bg_drunk_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 332
Warning (10235): Verilog HDL Always Construct warning at ball.v(333): variable "bg_finalboss_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 333
Warning (10235): Verilog HDL Always Construct warning at ball.v(334): variable "txt_n1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 334
Warning (10235): Verilog HDL Always Construct warning at ball.v(335): variable "txt_t1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at ball.v(336): variable "txt_d1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 336
Warning (10235): Verilog HDL Always Construct warning at ball.v(337): variable "txt_f1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 337
Warning (10235): Verilog HDL Always Construct warning at ball.v(338): variable "txt_select_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 338
Warning (10235): Verilog HDL Always Construct warning at ball.v(339): variable "txt_n2_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 339
Warning (10235): Verilog HDL Always Construct warning at ball.v(340): variable "txt_z1_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 340
Warning (10235): Verilog HDL Always Construct warning at ball.v(341): variable "txt_z2_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at ball.v(342): variable "txt_z3_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 342
Warning (10235): Verilog HDL Always Construct warning at ball.v(343): variable "txt_z4_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 343
Warning (10235): Verilog HDL Always Construct warning at ball.v(344): variable "txt_z5_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 344
Warning (10235): Verilog HDL Always Construct warning at ball.v(346): variable "bg_main_colour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: W:/quartuslabs/finally/final/ball.v Line: 346
Warning (10030): Net "txt_z4_colour" at ball.v(217) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/finally/final/ball.v Line: 217
Warning (10030): Net "txt_z5_colour" at ball.v(217) has no driver or initial value, using a default initial value '0' File: W:/quartuslabs/finally/final/ball.v Line: 217
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: W:/quartuslabs/finally/final/ball.v Line: 91
Info (12128): Elaborating entity "cave_rom" for hierarchy "cave_rom:lol" File: W:/quartuslabs/finally/final/ball.v Line: 145
Info (12128): Elaborating entity "altsyncram" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/backgrounds/cave/cave_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "cave_rom:lol|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/backgrounds/cave/cave_rom.v Line: 81
Info (12133): Instantiated megafunction "cave_rom:lol|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/backgrounds/cave/cave_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Backgrounds/mif/Cave/cave2bit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3hi1.tdf
    Info (12023): Found entity 1: altsyncram_3hi1 File: W:/quartuslabs/finally/final/db/altsyncram_3hi1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_3hi1" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: W:/quartuslabs/finally/final/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|decode_g2a:rden_decode" File: W:/quartuslabs/finally/final/db/altsyncram_3hi1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: W:/quartuslabs/finally/final/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "cave_rom:lol|altsyncram:altsyncram_component|altsyncram_3hi1:auto_generated|mux_5hb:mux2" File: W:/quartuslabs/finally/final/db/altsyncram_3hi1.tdf Line: 40
Info (12128): Elaborating entity "main_rom" for hierarchy "main_rom:please" File: W:/quartuslabs/finally/final/ball.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "main_rom:please|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/backgrounds/main/main_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "main_rom:please|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/backgrounds/main/main_rom.v Line: 81
Info (12133): Instantiated megafunction "main_rom:please|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/backgrounds/main/main_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Backgrounds/mif/Main/MainMenuPongrena.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dej1.tdf
    Info (12023): Found entity 1: altsyncram_dej1 File: W:/quartuslabs/finally/final/db/altsyncram_dej1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dej1" for hierarchy "main_rom:please|altsyncram:altsyncram_component|altsyncram_dej1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_rom" for hierarchy "final_rom:char1" File: W:/quartuslabs/finally/final/ball.v Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_rom:char1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/final/final_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "final_rom:char1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/final/final_rom.v Line: 81
Info (12133): Instantiated megafunction "final_rom:char1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/char/final/final_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Chars/FinalBoss.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8h1.tdf
    Info (12023): Found entity 1: altsyncram_j8h1 File: W:/quartuslabs/finally/final/db/altsyncram_j8h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_j8h1" for hierarchy "final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: W:/quartuslabs/finally/final/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|decode_01a:rden_decode" File: W:/quartuslabs/finally/final/db/altsyncram_j8h1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: W:/quartuslabs/finally/final/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "final_rom:char1|altsyncram:altsyncram_component|altsyncram_j8h1:auto_generated|mux_lfb:mux2" File: W:/quartuslabs/finally/final/db/altsyncram_j8h1.tdf Line: 40
Info (12128): Elaborating entity "drunk_rom" for hierarchy "drunk_rom:char2" File: W:/quartuslabs/finally/final/ball.v Line: 160
Info (12128): Elaborating entity "altsyncram" for hierarchy "drunk_rom:char2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/drunk/drunk_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "drunk_rom:char2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/drunk/drunk_rom.v Line: 81
Info (12133): Instantiated megafunction "drunk_rom:char2|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/char/drunk/drunk_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Chars/drunk.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mrg1.tdf
    Info (12023): Found entity 1: altsyncram_mrg1 File: W:/quartuslabs/finally/final/db/altsyncram_mrg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_mrg1" for hierarchy "drunk_rom:char2|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mainchar_rom" for hierarchy "mainchar_rom:char3" File: W:/quartuslabs/finally/final/ball.v Line: 165
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainchar_rom:char3|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/mainchar/mainchar_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "mainchar_rom:char3|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/char/mainchar/mainchar_rom.v Line: 81
Info (12133): Instantiated megafunction "mainchar_rom:char3|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/char/mainchar/mainchar_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Chars/ZERO.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "18125"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iog1.tdf
    Info (12023): Found entity 1: altsyncram_iog1 File: W:/quartuslabs/finally/final/db/altsyncram_iog1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_iog1" for hierarchy "mainchar_rom:char3|altsyncram:altsyncram_component|altsyncram_iog1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtz_1" for hierarchy "txtz_1:z1" File: W:/quartuslabs/finally/final/ball.v Line: 171
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtz_1:z1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_1.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtz_1:z1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_1.v Line: 81
Info (12133): Instantiated megafunction "txtz_1:z1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/Zero/txt1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q0h1.tdf
    Info (12023): Found entity 1: altsyncram_q0h1 File: W:/quartuslabs/finally/final/db/altsyncram_q0h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_q0h1" for hierarchy "txtz_1:z1|altsyncram:altsyncram_component|altsyncram_q0h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtz_2" for hierarchy "txtz_2:z2" File: W:/quartuslabs/finally/final/ball.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtz_2:z2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_2.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtz_2:z2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_2.v Line: 81
Info (12133): Instantiated megafunction "txtz_2:z2|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/Zero/txt2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0h1.tdf
    Info (12023): Found entity 1: altsyncram_r0h1 File: W:/quartuslabs/finally/final/db/altsyncram_r0h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_r0h1" for hierarchy "txtz_2:z2|altsyncram:altsyncram_component|altsyncram_r0h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtz_3" for hierarchy "txtz_3:z3" File: W:/quartuslabs/finally/final/ball.v Line: 179
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtz_3:z3|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_3.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtz_3:z3|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_3.v Line: 81
Info (12133): Instantiated megafunction "txtz_3:z3|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtz_3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/Zero/txt3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0h1.tdf
    Info (12023): Found entity 1: altsyncram_s0h1 File: W:/quartuslabs/finally/final/db/altsyncram_s0h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_s0h1" for hierarchy "txtz_3:z3|altsyncram:altsyncram_component|altsyncram_s0h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txtn_1" for hierarchy "txtn_1:n1" File: W:/quartuslabs/finally/final/ball.v Line: 195
Info (12128): Elaborating entity "altsyncram" for hierarchy "txtn_1:n1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtn_1.v Line: 81
Info (12130): Elaborated megafunction instantiation "txtn_1:n1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtn_1.v Line: 81
Info (12133): Instantiated megafunction "txtn_1:n1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txtn_1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/nobs/txt_n_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9h1.tdf
    Info (12023): Found entity 1: altsyncram_o9h1 File: W:/quartuslabs/finally/final/db/altsyncram_o9h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_o9h1" for hierarchy "txtn_1:n1|altsyncram:altsyncram_component|altsyncram_o9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txt_n2" for hierarchy "txt_n2:n2" File: W:/quartuslabs/finally/final/ball.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "txt_n2:n2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_n2.v Line: 81
Info (12130): Elaborated megafunction instantiation "txt_n2:n2|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_n2.v Line: 81
Info (12133): Instantiated megafunction "txt_n2:n2|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_n2.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/nobs/txt_n_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9h1.tdf
    Info (12023): Found entity 1: altsyncram_p9h1 File: W:/quartuslabs/finally/final/db/altsyncram_p9h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_p9h1" for hierarchy "txt_n2:n2|altsyncram:altsyncram_component|altsyncram_p9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txt_t1" for hierarchy "txt_t1:t1" File: W:/quartuslabs/finally/final/ball.v Line: 203
Info (12128): Elaborating entity "altsyncram" for hierarchy "txt_t1:t1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_t1.v Line: 81
Info (12130): Elaborated megafunction instantiation "txt_t1:t1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_t1.v Line: 81
Info (12133): Instantiated megafunction "txt_t1:t1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_t1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/nobs/txt_t_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9h1.tdf
    Info (12023): Found entity 1: altsyncram_u9h1 File: W:/quartuslabs/finally/final/db/altsyncram_u9h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_u9h1" for hierarchy "txt_t1:t1|altsyncram:altsyncram_component|altsyncram_u9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txt_d1" for hierarchy "txt_d1:d1" File: W:/quartuslabs/finally/final/ball.v Line: 207
Info (12128): Elaborating entity "altsyncram" for hierarchy "txt_d1:d1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_d1.v Line: 81
Info (12130): Elaborated megafunction instantiation "txt_d1:d1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_d1.v Line: 81
Info (12133): Instantiated megafunction "txt_d1:d1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_d1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/nobs/txt_d_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf
    Info (12023): Found entity 1: altsyncram_e9h1 File: W:/quartuslabs/finally/final/db/altsyncram_e9h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_e9h1" for hierarchy "txt_d1:d1|altsyncram:altsyncram_component|altsyncram_e9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txt_f1" for hierarchy "txt_f1:f1" File: W:/quartuslabs/finally/final/ball.v Line: 211
Info (12128): Elaborating entity "altsyncram" for hierarchy "txt_f1:f1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_f1.v Line: 81
Info (12130): Elaborated megafunction instantiation "txt_f1:f1|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_f1.v Line: 81
Info (12133): Instantiated megafunction "txt_f1:f1|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_f1.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/nobs/txt_f_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9h1.tdf
    Info (12023): Found entity 1: altsyncram_g9h1 File: W:/quartuslabs/finally/final/db/altsyncram_g9h1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_g9h1" for hierarchy "txt_f1:f1|altsyncram:altsyncram_component|altsyncram_g9h1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "txt_stage" for hierarchy "txt_stage:ss" File: W:/quartuslabs/finally/final/ball.v Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "txt_stage:ss|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_stage.v Line: 81
Info (12130): Elaborated megafunction instantiation "txt_stage:ss|altsyncram:altsyncram_component" File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_stage.v Line: 81
Info (12133): Instantiated megafunction "txt_stage:ss|altsyncram:altsyncram_component" with the following parameter: File: W:/quartuslabs/finally/final/ROMS/txtboxall/txt_stage.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Txt/txt_Stage Select.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "21700"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_doh1.tdf
    Info (12023): Found entity 1: altsyncram_doh1 File: W:/quartuslabs/finally/final/db/altsyncram_doh1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_doh1" for hierarchy "txt_stage:ss|altsyncram:altsyncram_component|altsyncram_doh1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "bosses" for hierarchy "bosses:b0" File: W:/quartuslabs/finally/final/ball.v Line: 363
Warning (10230): Verilog HDL assignment warning at ball.v(3121): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3121
Warning (10230): Verilog HDL assignment warning at ball.v(3122): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3122
Warning (10230): Verilog HDL assignment warning at ball.v(3139): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3139
Warning (10230): Verilog HDL assignment warning at ball.v(3140): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3140
Warning (10230): Verilog HDL assignment warning at ball.v(3450): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3450
Warning (10230): Verilog HDL assignment warning at ball.v(3452): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3452
Warning (10230): Verilog HDL assignment warning at ball.v(3454): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3454
Warning (10230): Verilog HDL assignment warning at ball.v(3468): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3468
Warning (10230): Verilog HDL assignment warning at ball.v(3470): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3470
Warning (10230): Verilog HDL assignment warning at ball.v(3472): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3472
Warning (10230): Verilog HDL assignment warning at ball.v(3488): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3488
Warning (10230): Verilog HDL assignment warning at ball.v(3502): truncated value with size 32 to match size of target (8) File: W:/quartuslabs/finally/final/ball.v Line: 3502
Info (12128): Elaborating entity "lfsr_counter" for hierarchy "bosses:b0|lfsr_counter:r0" File: W:/quartuslabs/finally/final/ball.v Line: 2790
Warning (10036): Verilog HDL or VHDL warning at ball.v(3531): object "lfsr_done" assigned a value but never read File: W:/quartuslabs/finally/final/ball.v Line: 3531
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: W:/quartuslabs/finally/final/ball.v Line: 413
Warning (10036): Verilog HDL or VHDL warning at ball.v(665): object "check" assigned a value but never read File: W:/quartuslabs/finally/final/ball.v Line: 665
Warning (10036): Verilog HDL or VHDL warning at ball.v(665): object "check_l" assigned a value but never read File: W:/quartuslabs/finally/final/ball.v Line: 665
Warning (10036): Verilog HDL or VHDL warning at ball.v(665): object "check_r" assigned a value but never read File: W:/quartuslabs/finally/final/ball.v Line: 665
Warning (10270): Verilog HDL Case Statement warning at ball.v(764): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 764
Warning (10270): Verilog HDL Case Statement warning at ball.v(772): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 772
Warning (10270): Verilog HDL Case Statement warning at ball.v(779): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 779
Warning (10270): Verilog HDL Case Statement warning at ball.v(788): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 788
Warning (10270): Verilog HDL Case Statement warning at ball.v(797): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 797
Warning (10270): Verilog HDL Case Statement warning at ball.v(804): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 804
Warning (10270): Verilog HDL Case Statement warning at ball.v(808): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 808
Warning (10270): Verilog HDL Case Statement warning at ball.v(812): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 812
Warning (10270): Verilog HDL Case Statement warning at ball.v(816): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 816
Warning (10270): Verilog HDL Case Statement warning at ball.v(820): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 820
Warning (10270): Verilog HDL Case Statement warning at ball.v(824): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 824
Warning (10270): Verilog HDL Case Statement warning at ball.v(828): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 828
Warning (10270): Verilog HDL Case Statement warning at ball.v(763): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 763
Warning (10240): Verilog HDL Always Construct warning at ball.v(689): inferring latch(es) for variable "next_state_all", which holds its previous value in one or more paths through the always construct File: W:/quartuslabs/finally/final/ball.v Line: 689
Warning (10230): Verilog HDL assignment warning at ball.v(862): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/finally/final/ball.v Line: 862
Warning (10230): Verilog HDL assignment warning at ball.v(891): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/finally/final/ball.v Line: 891
Warning (10230): Verilog HDL assignment warning at ball.v(922): truncated value with size 32 to match size of target (24) File: W:/quartuslabs/finally/final/ball.v Line: 922
Warning (10230): Verilog HDL assignment warning at ball.v(945): truncated value with size 3 to match size of target (2) File: W:/quartuslabs/finally/final/ball.v Line: 945
Warning (10230): Verilog HDL assignment warning at ball.v(950): truncated value with size 3 to match size of target (2) File: W:/quartuslabs/finally/final/ball.v Line: 950
Warning (10230): Verilog HDL assignment warning at ball.v(956): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 956
Warning (10230): Verilog HDL assignment warning at ball.v(974): truncated value with size 3 to match size of target (2) File: W:/quartuslabs/finally/final/ball.v Line: 974
Warning (10230): Verilog HDL assignment warning at ball.v(979): truncated value with size 3 to match size of target (2) File: W:/quartuslabs/finally/final/ball.v Line: 979
Warning (10230): Verilog HDL assignment warning at ball.v(985): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 985
Warning (10270): Verilog HDL Case Statement warning at ball.v(1078): incomplete case statement has no default case item File: W:/quartuslabs/finally/final/ball.v Line: 1078
Info (10264): Verilog HDL Case Statement information at ball.v(1078): all case item expressions in this case statement are onehot File: W:/quartuslabs/finally/final/ball.v Line: 1078
Warning (10230): Verilog HDL assignment warning at ball.v(1242): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1242
Warning (10230): Verilog HDL assignment warning at ball.v(1246): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1246
Warning (10230): Verilog HDL assignment warning at ball.v(1692): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 1692
Warning (10230): Verilog HDL assignment warning at ball.v(1698): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 1698
Warning (10230): Verilog HDL assignment warning at ball.v(1704): truncated value with size 32 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 1704
Warning (10230): Verilog HDL assignment warning at ball.v(1728): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1728
Warning (10230): Verilog HDL assignment warning at ball.v(1733): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1733
Warning (10230): Verilog HDL assignment warning at ball.v(1738): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1738
Warning (10230): Verilog HDL assignment warning at ball.v(1750): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1750
Warning (10230): Verilog HDL assignment warning at ball.v(1755): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1755
Warning (10230): Verilog HDL assignment warning at ball.v(1760): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 1760
Warning (10230): Verilog HDL assignment warning at ball.v(1841): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1841
Warning (10230): Verilog HDL assignment warning at ball.v(1845): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1845
Warning (10230): Verilog HDL assignment warning at ball.v(1850): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1850
Warning (10230): Verilog HDL assignment warning at ball.v(1852): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1852
Warning (10230): Verilog HDL assignment warning at ball.v(1855): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1855
Warning (10230): Verilog HDL assignment warning at ball.v(1863): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1863
Warning (10230): Verilog HDL assignment warning at ball.v(1867): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1867
Warning (10230): Verilog HDL assignment warning at ball.v(1869): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1869
Warning (10230): Verilog HDL assignment warning at ball.v(1872): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1872
Warning (10230): Verilog HDL assignment warning at ball.v(1879): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1879
Warning (10230): Verilog HDL assignment warning at ball.v(1885): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1885
Warning (10230): Verilog HDL assignment warning at ball.v(1890): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1890
Warning (10230): Verilog HDL assignment warning at ball.v(1893): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1893
Warning (10230): Verilog HDL assignment warning at ball.v(1895): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1895
Warning (10230): Verilog HDL assignment warning at ball.v(1898): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1898
Warning (10230): Verilog HDL assignment warning at ball.v(1907): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1907
Warning (10230): Verilog HDL assignment warning at ball.v(1913): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1913
Warning (10230): Verilog HDL assignment warning at ball.v(1918): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1918
Warning (10230): Verilog HDL assignment warning at ball.v(1921): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1921
Warning (10230): Verilog HDL assignment warning at ball.v(1923): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1923
Warning (10230): Verilog HDL assignment warning at ball.v(1926): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1926
Warning (10230): Verilog HDL assignment warning at ball.v(1933): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1933
Warning (10230): Verilog HDL assignment warning at ball.v(1938): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1938
Warning (10230): Verilog HDL assignment warning at ball.v(1943): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1943
Warning (10230): Verilog HDL assignment warning at ball.v(1946): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1946
Warning (10230): Verilog HDL assignment warning at ball.v(1955): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1955
Warning (10230): Verilog HDL assignment warning at ball.v(1964): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1964
Warning (10230): Verilog HDL assignment warning at ball.v(1973): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1973
Warning (10230): Verilog HDL assignment warning at ball.v(1982): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1982
Warning (10230): Verilog HDL assignment warning at ball.v(1991): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1991
Warning (10230): Verilog HDL assignment warning at ball.v(1999): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 1999
Warning (10230): Verilog HDL assignment warning at ball.v(2006): truncated value with size 32 to match size of target (5) File: W:/quartuslabs/finally/final/ball.v Line: 2006
Warning (10230): Verilog HDL assignment warning at ball.v(2031): truncated value with size 32 to match size of target (4) File: W:/quartuslabs/finally/final/ball.v Line: 2031
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHOOSE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_USER_WAIT" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_TXTBOX" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_CHAR" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_SCENARIO" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_FIRE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_M" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_C" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_EFFECT" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPL_CYCLE_D" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_FIRE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_M" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_C" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_EFFECT" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.SPR_CYCLE_D" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_DRAWBG" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_GAMEOVER" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_PAUSE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_SCORE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_DELETE" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_C" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_M" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PR_CYCLE_D" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_C" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_M" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PL_CYCLE_D" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_WAIT" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.B_CYCLE_C" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.B_CYCLE_M" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.B_CYCLE_X" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.B_CYCLE_D" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START_WAIT" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.PONG_CYCLE_START" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (10041): Inferred latch for "next_state_all.GAME_CYCLE_MAIN" at ball.v(689) File: W:/quartuslabs/finally/final/ball.v Line: 689
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: W:/quartuslabs/finally/final/ball.v Line: 462
Warning (10230): Verilog HDL assignment warning at ball.v(2231): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2231
Warning (10230): Verilog HDL assignment warning at ball.v(2232): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2232
Warning (10230): Verilog HDL assignment warning at ball.v(2233): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2233
Warning (10230): Verilog HDL assignment warning at ball.v(2234): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2234
Warning (10230): Verilog HDL assignment warning at ball.v(2235): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2235
Warning (10230): Verilog HDL assignment warning at ball.v(2236): truncated value with size 5 to match size of target (3) File: W:/quartuslabs/finally/final/ball.v Line: 2236
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: W:/quartuslabs/finally/final/ball.v Line: 479
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "MainMenuPongrena.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9dn1.tdf
    Info (12023): Found entity 1: altsyncram_9dn1 File: W:/quartuslabs/finally/final/db/altsyncram_9dn1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_9dn1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: W:/quartuslabs/finally/final/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9dn1:auto_generated|decode_nma:decode2" File: W:/quartuslabs/finally/final/db/altsyncram_9dn1.tdf Line: 46
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/finally/final/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: W:/quartuslabs/finally/final/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: W:/quartuslabs/finally/final/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: W:/quartuslabs/finally/final/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: W:/quartuslabs/finally/final/vga_adapter/vga_adapter.v Line: 262
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "control:c0|Mod0" File: W:/quartuslabs/finally/final/ball.v Line: 1704
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod0" File: W:/quartuslabs/finally/final/ball.v Line: 3118
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod2" File: W:/quartuslabs/finally/final/ball.v Line: 3356
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod3" File: W:/quartuslabs/finally/final/ball.v Line: 3439
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod1" File: W:/quartuslabs/finally/final/ball.v Line: 3122
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod5" File: W:/quartuslabs/finally/final/ball.v Line: 3454
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod4" File: W:/quartuslabs/finally/final/ball.v Line: 3452
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod7" File: W:/quartuslabs/finally/final/ball.v Line: 3472
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "bosses:b0|Mod6" File: W:/quartuslabs/finally/final/ball.v Line: 3470
Info (12130): Elaborated megafunction instantiation "control:c0|lpm_divide:Mod0" File: W:/quartuslabs/finally/final/ball.v Line: 1704
Info (12133): Instantiated megafunction "control:c0|lpm_divide:Mod0" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 1704
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_12m.tdf
    Info (12023): Found entity 1: lpm_divide_12m File: W:/quartuslabs/finally/final/db/lpm_divide_12m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4kh File: W:/quartuslabs/finally/final/db/sign_div_unsign_4kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ese.tdf
    Info (12023): Found entity 1: alt_u_div_ese File: W:/quartuslabs/finally/final/db/alt_u_div_ese.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod0" File: W:/quartuslabs/finally/final/ball.v Line: 3118
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod0" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3118
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: W:/quartuslabs/finally/final/db/lpm_divide_82m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: W:/quartuslabs/finally/final/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: W:/quartuslabs/finally/final/db/alt_u_div_sse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod2" File: W:/quartuslabs/finally/final/ball.v Line: 3356
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod2" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3356
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod3" File: W:/quartuslabs/finally/final/ball.v Line: 3439
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod3" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3439
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf
    Info (12023): Found entity 1: lpm_divide_22m File: W:/quartuslabs/finally/final/db/lpm_divide_22m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: W:/quartuslabs/finally/final/db/sign_div_unsign_5kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf
    Info (12023): Found entity 1: alt_u_div_gse File: W:/quartuslabs/finally/final/db/alt_u_div_gse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod1" File: W:/quartuslabs/finally/final/ball.v Line: 3122
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod1" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3122
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf
    Info (12023): Found entity 1: lpm_divide_92m File: W:/quartuslabs/finally/final/db/lpm_divide_92m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ckh File: W:/quartuslabs/finally/final/db/sign_div_unsign_ckh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf
    Info (12023): Found entity 1: alt_u_div_use File: W:/quartuslabs/finally/final/db/alt_u_div_use.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod5" File: W:/quartuslabs/finally/final/ball.v Line: 3454
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod5" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3454
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: W:/quartuslabs/finally/final/db/lpm_divide_62m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: W:/quartuslabs/finally/final/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: W:/quartuslabs/finally/final/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod4" File: W:/quartuslabs/finally/final/ball.v Line: 3452
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod4" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3452
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod7" File: W:/quartuslabs/finally/final/ball.v Line: 3472
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod7" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3472
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: W:/quartuslabs/finally/final/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: W:/quartuslabs/finally/final/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: W:/quartuslabs/finally/final/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "bosses:b0|lpm_divide:Mod6" File: W:/quartuslabs/finally/final/ball.v Line: 3470
Info (12133): Instantiated megafunction "bosses:b0|lpm_divide:Mod6" with the following parameter: File: W:/quartuslabs/finally/final/ball.v Line: 3470
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: W:/quartuslabs/finally/final/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: W:/quartuslabs/finally/final/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: W:/quartuslabs/finally/final/db/alt_u_div_mve.tdf Line: 22
Warning (13012): Latch control:c0|next_state_all.PONG_CYCLE_START_12841 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/finally/final/ball.v Line: 663
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_MAIN_12872 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/finally/final/ball.v Line: 1202
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHOOSE_11673 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/finally/final/ball.v Line: 1202
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_SCENARIO_11852 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/finally/final/ball.v Line: 1202
Warning (13012): Latch control:c0|next_state_all.GAME_USER_WAIT_11711 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/finally/final/ball.v Line: 1202
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_TXTBOX_11752 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/finally/final/ball.v Line: 663
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_CHAR_11790 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|game_scenario_id[3] File: W:/quartuslabs/finally/final/ball.v Line: 1202
Warning (13012): Latch control:c0|next_state_all.GAME_CYCLE_DRAWBG_12258 has unsafe behavior File: W:/quartuslabs/finally/final/ball.v Line: 689
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state_all.GAME_CYCLE_X File: W:/quartuslabs/finally/final/ball.v Line: 663
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: W:/quartuslabs/finally/final/ball.v Line: 43
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file W:/quartuslabs/finally/final/output_files/ball.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: W:/quartuslabs/finally/final/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: W:/quartuslabs/finally/final/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[2]" File: W:/quartuslabs/finally/final/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[3]" File: W:/quartuslabs/finally/final/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[4]" File: W:/quartuslabs/finally/final/ball.v Line: 34
    Warning (15610): No output dependent on input pin "SW[5]" File: W:/quartuslabs/finally/final/ball.v Line: 34
    Warning (15610): No output dependent on input pin "KEY[4]" File: W:/quartuslabs/finally/final/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[5]" File: W:/quartuslabs/finally/final/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[6]" File: W:/quartuslabs/finally/final/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[7]" File: W:/quartuslabs/finally/final/ball.v Line: 33
    Warning (15610): No output dependent on input pin "KEY[8]" File: W:/quartuslabs/finally/final/ball.v Line: 33
Info (21057): Implemented 4046 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 3546 logic cells
    Info (21064): Implemented 396 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 585 warnings
    Info: Peak virtual memory: 821 megabytes
    Info: Processing ended: Mon Nov 26 10:57:17 2018
    Info: Elapsed time: 00:02:59
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/quartuslabs/finally/final/output_files/ball.map.smsg.


