$date
	Fri Mar 31 08:48:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut1 $end
$var wire 4 ! RES_AND [3:0] $end
$var wire 4 " RES_OR [3:0] $end
$var wire 4 # a [3:0] $end
$var wire 4 $ b [3:0] $end
$var wire 2 % cmd [1:0] $end
$var wire 4 & out [3:0] $end
$var wire 4 ' RES_SUB [3:0] $end
$var wire 4 ( RES_ADD [3:0] $end
$var wire 1 ) C_OUT $end
$var wire 1 * B_OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#100
b1000 &
b1000 (
0)
b1110 '
1*
b1 !
b111 "
b101 $
b11 #
b10 %
#200
b1 &
b0 %
#300
b111 &
b1 %
#400
b1110 &
b11 %
#500
b101 &
b0 !
b1111 "
b1111 (
b101 '
0*
b1010 #
#600
b1011 &
b1010 !
b1001 (
1)
b1011 '
1*
b1111 $
#700
b101 &
b101 '
0*
b1010 $
b1111 #
#1000
