// Seed: 3785822997
module module_0 (
    input wor id_0
);
  wire id_2;
  assign id_2 = -1 + 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd36,
    parameter id_5 = 32'd42
) (
    output logic   id_0 [id_2 : 1 'b0],
    input  uwire   _id_1,
    input  supply1 _id_2,
    input  supply1 id_3
);
  for (_id_5 = 'b0; 1; id_0 = id_5) begin : LABEL_0
    wire id_6 = id_3.id_3;
  end
  wire id_7;
  ;
  if (1) wand [id_5 : id_1] id_8, id_9;
  else begin : LABEL_1
    assign id_9 = -1;
  end
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
  logic id_10;
endmodule
