!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A;                                 \/*!< Pin select for A signal                                               *\/$/;"	m	struct:__anon250
A	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A;                                 \/*!< Pin select for A signal                                               *\/$/;"	m	struct:__anon329
A	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A;                                 \/*!< Pin select for A signal                                               *\/$/;"	m	struct:__anon398
A0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon33
A0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t A0;           \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon31
A0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon32
A0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A0;                                \/*!< Slope definition A0.                                                  *\/$/;"	m	struct:__anon225
A0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A0;                                \/*!< Slope of 1st piece wise linear function                               *\/$/;"	m	struct:__anon287
A0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A0;                                \/*!< Slope definition A0                                                   *\/$/;"	m	struct:__anon309
A0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A0;                                \/*!< Slope of 1st piece wise linear function                               *\/$/;"	m	struct:__anon352
A0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A0;                                \/*!< Slope definition A0                                                   *\/$/;"	m	struct:__anon370
A0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A0;                                \/*!< Slope of 1st piece wise linear function                               *\/$/;"	m	struct:__anon445
A1	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon33
A1	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t A1;$/;"	m	struct:__anon31
A1	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon32
A1	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon31
A1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A1;                                \/*!< Slope definition A1.                                                  *\/$/;"	m	struct:__anon225
A1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A1;                                \/*!< Slope of 2nd piece wise linear function                               *\/$/;"	m	struct:__anon287
A1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A1;                                \/*!< Slope definition A1                                                   *\/$/;"	m	struct:__anon309
A1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A1;                                \/*!< Slope of 2nd piece wise linear function                               *\/$/;"	m	struct:__anon352
A1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A1;                                \/*!< Slope definition A1                                                   *\/$/;"	m	struct:__anon370
A1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A1;                                \/*!< Slope of 2nd piece wise linear function                               *\/$/;"	m	struct:__anon445
A2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon33
A2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t A2;$/;"	m	struct:__anon31
A2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon32
A2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A2;                                \/*!< Slope definition A2.                                                  *\/$/;"	m	struct:__anon225
A2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A2;                                \/*!< Slope of 3rd piece wise linear function                               *\/$/;"	m	struct:__anon287
A2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A2;                                \/*!< Slope definition A2                                                   *\/$/;"	m	struct:__anon309
A2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A2;                                \/*!< Slope of 3rd piece wise linear function                               *\/$/;"	m	struct:__anon352
A2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A2;                                \/*!< Slope definition A2                                                   *\/$/;"	m	struct:__anon370
A2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A2;                                \/*!< Slope of 3rd piece wise linear function                               *\/$/;"	m	struct:__anon445
A3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A3;                                \/*!< Slope definition A3.                                                  *\/$/;"	m	struct:__anon225
A3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A3;                                \/*!< Slope of 4th piece wise linear function                               *\/$/;"	m	struct:__anon287
A3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A3;                                \/*!< Slope definition A3                                                   *\/$/;"	m	struct:__anon309
A3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A3;                                \/*!< Slope of 4th piece wise linear function                               *\/$/;"	m	struct:__anon352
A3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A3;                                \/*!< Slope definition A3                                                   *\/$/;"	m	struct:__anon370
A3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A3;                                \/*!< Slope of 4th piece wise linear function                               *\/$/;"	m	struct:__anon445
A4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A4;                                \/*!< Slope definition A4.                                                  *\/$/;"	m	struct:__anon225
A4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A4;                                \/*!< Slope of 5th piece wise linear function                               *\/$/;"	m	struct:__anon287
A4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A4;                                \/*!< Slope definition A4                                                   *\/$/;"	m	struct:__anon309
A4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A4;                                \/*!< Slope of 5th piece wise linear function                               *\/$/;"	m	struct:__anon352
A4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A4;                                \/*!< Slope definition A4                                                   *\/$/;"	m	struct:__anon370
A4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A4;                                \/*!< Slope of 5th piece wise linear function                               *\/$/;"	m	struct:__anon445
A5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  A5;                                \/*!< Slope definition A5.                                                  *\/$/;"	m	struct:__anon225
A5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  A5;                                \/*!< Slope of 6th piece wise linear function                               *\/$/;"	m	struct:__anon287
A5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  A5;                                \/*!< Slope definition A5                                                   *\/$/;"	m	struct:__anon309
A5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  A5;                                \/*!< Slope of 6th piece wise linear function                               *\/$/;"	m	struct:__anon352
A5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  A5;                                \/*!< Slope definition A5                                                   *\/$/;"	m	struct:__anon370
A5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  A5;                                \/*!< Slope of 6th piece wise linear function                               *\/$/;"	m	struct:__anon445
AAR_ADDRPTR_ADDRPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	159;"	d
AAR_ADDRPTR_ADDRPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	124;"	d
AAR_ADDRPTR_ADDRPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	124;"	d
AAR_ADDRPTR_ADDRPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	158;"	d
AAR_ADDRPTR_ADDRPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	123;"	d
AAR_ADDRPTR_ADDRPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	123;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	65;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	65;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	65;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	65;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	65;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	72;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	80;"	d
AAR_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	82;"	d
AAR_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	102;"	d
AAR_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	137;"	d
AAR_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	102;"	d
AAR_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	102;"	d
AAR_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	103;"	d
AAR_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	138;"	d
AAR_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	103;"	d
AAR_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	103;"	d
AAR_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	101;"	d
AAR_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	136;"	d
AAR_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	101;"	d
AAR_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	101;"	d
AAR_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	100;"	d
AAR_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	135;"	d
AAR_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	100;"	d
AAR_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	100;"	d
AAR_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	60;"	d
AAR_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	59;"	d
AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	74;"	d
AAR_EVENTS_NOTRESOLVED_EVENTS_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	73;"	d
AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	67;"	d
AAR_EVENTS_RESOLVED_EVENTS_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	66;"	d
AAR_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	87;"	d
AAR_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	122;"	d
AAR_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	87;"	d
AAR_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	87;"	d
AAR_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	85;"	d
AAR_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	120;"	d
AAR_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	85;"	d
AAR_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	85;"	d
AAR_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	86;"	d
AAR_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	121;"	d
AAR_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	86;"	d
AAR_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	86;"	d
AAR_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	84;"	d
AAR_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	119;"	d
AAR_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	84;"	d
AAR_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	84;"	d
AAR_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	83;"	d
AAR_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	118;"	d
AAR_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	83;"	d
AAR_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	83;"	d
AAR_INTENCLR_NOTRESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	73;"	d
AAR_INTENCLR_NOTRESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	108;"	d
AAR_INTENCLR_NOTRESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	73;"	d
AAR_INTENCLR_NOTRESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	73;"	d
AAR_INTENCLR_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	71;"	d
AAR_INTENCLR_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	106;"	d
AAR_INTENCLR_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	71;"	d
AAR_INTENCLR_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	71;"	d
AAR_INTENCLR_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	72;"	d
AAR_INTENCLR_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	107;"	d
AAR_INTENCLR_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	72;"	d
AAR_INTENCLR_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	72;"	d
AAR_INTENCLR_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	70;"	d
AAR_INTENCLR_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	105;"	d
AAR_INTENCLR_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	70;"	d
AAR_INTENCLR_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	70;"	d
AAR_INTENCLR_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	69;"	d
AAR_INTENCLR_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	104;"	d
AAR_INTENCLR_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	69;"	d
AAR_INTENCLR_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	69;"	d
AAR_INTENCLR_RESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	80;"	d
AAR_INTENCLR_RESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	115;"	d
AAR_INTENCLR_RESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	80;"	d
AAR_INTENCLR_RESOLVED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	80;"	d
AAR_INTENCLR_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	78;"	d
AAR_INTENCLR_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	113;"	d
AAR_INTENCLR_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	78;"	d
AAR_INTENCLR_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	78;"	d
AAR_INTENCLR_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	79;"	d
AAR_INTENCLR_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	114;"	d
AAR_INTENCLR_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	79;"	d
AAR_INTENCLR_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	79;"	d
AAR_INTENCLR_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	77;"	d
AAR_INTENCLR_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	112;"	d
AAR_INTENCLR_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	77;"	d
AAR_INTENCLR_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	77;"	d
AAR_INTENCLR_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	76;"	d
AAR_INTENCLR_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	111;"	d
AAR_INTENCLR_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	76;"	d
AAR_INTENCLR_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	76;"	d
AAR_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	61;"	d
AAR_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	96;"	d
AAR_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	61;"	d
AAR_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	61;"	d
AAR_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	62;"	d
AAR_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	97;"	d
AAR_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	62;"	d
AAR_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	62;"	d
AAR_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	60;"	d
AAR_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	95;"	d
AAR_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	60;"	d
AAR_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	60;"	d
AAR_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	59;"	d
AAR_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	94;"	d
AAR_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	59;"	d
AAR_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	59;"	d
AAR_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	63;"	d
AAR_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	98;"	d
AAR_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	63;"	d
AAR_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	63;"	d
AAR_INTENSET_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	47;"	d
AAR_INTENSET_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	82;"	d
AAR_INTENSET_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	47;"	d
AAR_INTENSET_NOTRESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	47;"	d
AAR_INTENSET_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	48;"	d
AAR_INTENSET_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	83;"	d
AAR_INTENSET_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	48;"	d
AAR_INTENSET_NOTRESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	48;"	d
AAR_INTENSET_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	46;"	d
AAR_INTENSET_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	81;"	d
AAR_INTENSET_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	46;"	d
AAR_INTENSET_NOTRESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	46;"	d
AAR_INTENSET_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	45;"	d
AAR_INTENSET_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	80;"	d
AAR_INTENSET_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	45;"	d
AAR_INTENSET_NOTRESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	45;"	d
AAR_INTENSET_NOTRESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	49;"	d
AAR_INTENSET_NOTRESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	84;"	d
AAR_INTENSET_NOTRESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	49;"	d
AAR_INTENSET_NOTRESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	49;"	d
AAR_INTENSET_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	54;"	d
AAR_INTENSET_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	89;"	d
AAR_INTENSET_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	54;"	d
AAR_INTENSET_RESOLVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	54;"	d
AAR_INTENSET_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	55;"	d
AAR_INTENSET_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	90;"	d
AAR_INTENSET_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	55;"	d
AAR_INTENSET_RESOLVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	55;"	d
AAR_INTENSET_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	53;"	d
AAR_INTENSET_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	88;"	d
AAR_INTENSET_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	53;"	d
AAR_INTENSET_RESOLVED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	53;"	d
AAR_INTENSET_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	52;"	d
AAR_INTENSET_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	87;"	d
AAR_INTENSET_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	52;"	d
AAR_INTENSET_RESOLVED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	52;"	d
AAR_INTENSET_RESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	56;"	d
AAR_INTENSET_RESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	91;"	d
AAR_INTENSET_RESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	56;"	d
AAR_INTENSET_RESOLVED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	56;"	d
AAR_IRKPTR_IRKPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	152;"	d
AAR_IRKPTR_IRKPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	117;"	d
AAR_IRKPTR_IRKPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	117;"	d
AAR_IRKPTR_IRKPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	151;"	d
AAR_IRKPTR_IRKPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	116;"	d
AAR_IRKPTR_IRKPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	116;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	67;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	67;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	67;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	67;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	67;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	74;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	82;"	d
AAR_MAX_IRK_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	84;"	d
AAR_NIRK_NIRK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	110;"	d
AAR_NIRK_NIRK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	145;"	d
AAR_NIRK_NIRK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	110;"	d
AAR_NIRK_NIRK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	110;"	d
AAR_NIRK_NIRK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	109;"	d
AAR_NIRK_NIRK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	144;"	d
AAR_NIRK_NIRK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	109;"	d
AAR_NIRK_NIRK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	109;"	d
AAR_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	118;"	d
AAR_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	119;"	d
AAR_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	117;"	d
AAR_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	116;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	64;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	64;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	64;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	64;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	64;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	71;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	79;"	d
AAR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	81;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	166;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	131;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	131;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	165;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	130;"	d
AAR_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	130;"	d
AAR_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	94;"	d
AAR_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	129;"	d
AAR_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	94;"	d
AAR_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	94;"	d
AAR_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	93;"	d
AAR_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	128;"	d
AAR_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	93;"	d
AAR_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	93;"	d
AAR_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	46;"	d
AAR_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	45;"	d
AAR_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	53;"	d
AAR_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	52;"	d
ABFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ABFSR;                  \/*!< Offset: 0x2A8 (R\/W)  Auxiliary Bus Fault Status Register *\/$/;"	m	struct:__anon150
ACC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  int32_t   ACC;                               \/*!< Accumulated valid transitions register.                               *\/$/;"	m	struct:__anon212
ACC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  int32_t   ACC;                               \/*!< Register accumulating the valid transitions                           *\/$/;"	m	struct:__anon293
ACC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  int32_t   ACC;                               \/*!< Register accumulating the valid transitions                           *\/$/;"	m	struct:__anon358
ACC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  int32_t   ACC;                               \/*!< Register accumulating the valid transitions                           *\/$/;"	m	struct:__anon451
ACCDBL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  ACCDBL;                            \/*!< Accumulated double (error) transitions register.                      *\/$/;"	m	struct:__anon212
ACCDBL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  ACCDBL;                            \/*!< Register accumulating the number of detected double transitions       *\/$/;"	m	struct:__anon293
ACCDBL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  ACCDBL;                            \/*!< Register accumulating the number of detected double transitions       *\/$/;"	m	struct:__anon358
ACCDBL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  ACCDBL;                            \/*!< Register accumulating the number of detected double transitions       *\/$/;"	m	struct:__anon451
ACCDBLREAD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  ACCDBLREAD;                        \/*!< Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC$/;"	m	struct:__anon212
ACCDBLREAD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  ACCDBLREAD;                        \/*!< Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL$/;"	m	struct:__anon293
ACCDBLREAD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  ACCDBLREAD;                        \/*!< Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL$/;"	m	struct:__anon358
ACCDBLREAD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  ACCDBLREAD;                        \/*!< Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL$/;"	m	struct:__anon451
ACCREAD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  int32_t   ACCREAD;                           \/*!< Snapshot of ACC register. Value generated by the TASKS_READCLEACC$/;"	m	struct:__anon212
ACCREAD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  int32_t   ACCREAD;                           \/*!< Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC$/;"	m	struct:__anon293
ACCREAD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  int32_t   ACCREAD;                           \/*!< Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC$/;"	m	struct:__anon358
ACCREAD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  int32_t   ACCREAD;                           \/*!< Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC$/;"	m	struct:__anon451
ACL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  ACL_ACL_Type ACL[8];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon460
ACL_ACL_ADDR_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	142;"	d
ACL_ACL_ADDR_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	141;"	d
ACL_ACL_PERM_READ_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	158;"	d
ACL_ACL_PERM_READ_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	157;"	d
ACL_ACL_PERM_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	156;"	d
ACL_ACL_PERM_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	155;"	d
ACL_ACL_PERM_WRITE_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	164;"	d
ACL_ACL_PERM_WRITE_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	163;"	d
ACL_ACL_PERM_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	162;"	d
ACL_ACL_PERM_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	161;"	d
ACL_ACL_SIZE_SIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	149;"	d
ACL_ACL_SIZE_SIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	148;"	d
ACL_ACL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} ACL_ACL_Type;$/;"	t	typeref:struct:__anon403
ACL_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	70;"	d
ACL_REGIONS_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	72;"	d
ACPR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon119
ACPR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon137
ACPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon156
ACPR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ACPR;                   \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon188
ACTLR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register *\/$/;"	m	struct:__anon114
ACTLR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register *\/$/;"	m	struct:__anon132
ACTLR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register *\/$/;"	m	struct:__anon151
ACTLR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ACTLR;                  \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register *\/$/;"	m	struct:__anon170
ADC_BUSY_BUSY_Busy	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	152;"	d
ADC_BUSY_BUSY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	150;"	d
ADC_BUSY_BUSY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	149;"	d
ADC_BUSY_BUSY_Ready	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	151;"	d
ADC_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	293;"	d
ADC_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	293;"	d
ADC_CONFIG_DEBUG_COLOR	.\sdk_config.h	293;"	d
ADC_CONFIG_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	170;"	d
ADC_CONFIG_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	171;"	d
ADC_CONFIG_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	168;"	d
ADC_CONFIG_EXTREFSEL_None	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	169;"	d
ADC_CONFIG_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	167;"	d
ADC_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	277;"	d
ADC_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	277;"	d
ADC_CONFIG_INFO_COLOR	.\sdk_config.h	277;"	d
ADC_CONFIG_INPSEL_AnalogInputNoPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	197;"	d
ADC_CONFIG_INPSEL_AnalogInputOneThirdPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	199;"	d
ADC_CONFIG_INPSEL_AnalogInputTwoThirdsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	198;"	d
ADC_CONFIG_INPSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	196;"	d
ADC_CONFIG_INPSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	195;"	d
ADC_CONFIG_INPSEL_SupplyOneThirdPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	201;"	d
ADC_CONFIG_INPSEL_SupplyTwoThirdsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	200;"	d
ADC_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	243;"	d
ADC_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	243;"	d
ADC_CONFIG_IRQ_PRIORITY	.\sdk_config.h	243;"	d
ADC_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	249;"	d
ADC_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	249;"	d
ADC_CONFIG_LOG_ENABLED	.\sdk_config.h	249;"	d
ADC_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	261;"	d
ADC_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	261;"	d
ADC_CONFIG_LOG_LEVEL	.\sdk_config.h	261;"	d
ADC_CONFIG_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	177;"	d
ADC_CONFIG_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	178;"	d
ADC_CONFIG_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	179;"	d
ADC_CONFIG_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	180;"	d
ADC_CONFIG_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	181;"	d
ADC_CONFIG_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	182;"	d
ADC_CONFIG_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	183;"	d
ADC_CONFIG_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	184;"	d
ADC_CONFIG_PSEL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	176;"	d
ADC_CONFIG_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	175;"	d
ADC_CONFIG_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	174;"	d
ADC_CONFIG_REFSEL_External	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	190;"	d
ADC_CONFIG_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	188;"	d
ADC_CONFIG_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	187;"	d
ADC_CONFIG_REFSEL_SupplyOneHalfPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	191;"	d
ADC_CONFIG_REFSEL_SupplyOneThirdPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	192;"	d
ADC_CONFIG_REFSEL_VBG	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	189;"	d
ADC_CONFIG_RES_10bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	208;"	d
ADC_CONFIG_RES_8bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	206;"	d
ADC_CONFIG_RES_9bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	207;"	d
ADC_CONFIG_RES_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	205;"	d
ADC_CONFIG_RES_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	204;"	d
ADC_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	140;"	d
ADC_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	140;"	d
ADC_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	140;"	d
ADC_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	140;"	d
ADC_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	140;"	d
ADC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	230;"	d
ADC_ENABLED	.\app\inc\sdk_config.h	230;"	d
ADC_ENABLED	.\sdk_config.h	230;"	d
ADC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	160;"	d
ADC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	161;"	d
ADC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	159;"	d
ADC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	158;"	d
ADC_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	143;"	d
ADC_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	141;"	d
ADC_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	142;"	d
ADC_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	140;"	d
ADC_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	139;"	d
ADC_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	131;"	d
ADC_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	132;"	d
ADC_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	130;"	d
ADC_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	129;"	d
ADC_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	133;"	d
ADC_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^ADC_IRQHandler$/;"	l
ADC_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^ADC_IRQHandler$/;"	l
ADC_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^ADC_IRQHandler$/;"	l
ADC_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	49;"	d
ADC_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	49;"	d
ADC_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^ADC_IRQHandler:$/;"	l
ADC_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  ADC_IRQn                      =   7,              \/*!<   7  ADC                                                              *\/$/;"	e	enum:__anon191
ADC_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	61;"	d
ADC_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	61;"	d
ADC_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	223;"	d
ADC_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	224;"	d
ADC_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	222;"	d
ADC_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	221;"	d
ADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	139;"	d
ADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	139;"	d
ADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	139;"	d
ADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	139;"	d
ADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	139;"	d
ADC_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	215;"	d
ADC_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	214;"	d
ADDR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDR;                              \/*!< Description cluster[0]: Configure the word-aligned start address$/;"	m	struct:__anon403
ADDRCONF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDRCONF;                          \/*!< Extended address configuration.                                       *\/$/;"	m	struct:__anon466
ADDRESS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the two-wire transfer.                                *\/$/;"	m	struct:__anon200
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the TWI transfer                                      *\/$/;"	m	struct:__anon278
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the TWI transfer                                      *\/$/;"	m	struct:__anon281
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ADDRESS[2];                        \/*!< Description collection[0]: TWI slave address 0                        *\/$/;"	m	struct:__anon279
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the TWI transfer                                      *\/$/;"	m	struct:__anon344
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ADDRESS[2];                        \/*!< Description collection[0]: TWI slave address 0                        *\/$/;"	m	struct:__anon345
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the TWI transfer                                      *\/$/;"	m	struct:__anon436
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDRESS;                           \/*!< Address used in the TWI transfer                                      *\/$/;"	m	struct:__anon439
ADDRESS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDRESS[2];                        \/*!< Description collection[0]: TWI slave address 0                        *\/$/;"	m	struct:__anon437
ADDRPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ADDRPTR;                           \/*!< Pointer to the resolvable address (6 bytes).                          *\/$/;"	m	struct:__anon209
ADDRPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ADDRPTR;                           \/*!< Pointer to the resolvable address                                     *\/$/;"	m	struct:__anon291
ADDRPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ADDRPTR;                           \/*!< Pointer to the resolvable address                                     *\/$/;"	m	struct:__anon356
ADDRPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ADDRPTR;                           \/*!< Pointer to the resolvable address                                     *\/$/;"	m	struct:__anon449
ADR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register *\/$/;"	m	struct:__anon113
ADR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register *\/$/;"	m	struct:__anon131
ADR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t ADR;                    \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register *\/$/;"	m	struct:__anon182
ADVERTISING_DIRECTED_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	30;"	d	file:
ADVERTISING_DIRECTED_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	30;"	d	file:
ADVERTISING_DIRECTED_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	34;"	d	file:
ADVERTISING_DIRECTED_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	29;"	d	file:
ADVERTISING_DIRECTED_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	29;"	d	file:
ADVERTISING_DIRECTED_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	33;"	d	file:
ADVERTISING_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	27;"	d	file:
ADVERTISING_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	27;"	d	file:
ADVERTISING_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	31;"	d	file:
ADVERTISING_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	26;"	d	file:
ADVERTISING_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	26;"	d	file:
ADVERTISING_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	30;"	d	file:
ADVERTISING_SLOW_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	36;"	d	file:
ADVERTISING_SLOW_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	36;"	d	file:
ADVERTISING_SLOW_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	40;"	d	file:
ADVERTISING_SLOW_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	35;"	d	file:
ADVERTISING_SLOW_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	35;"	d	file:
ADVERTISING_SLOW_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	39;"	d	file:
ADVERTISING_WHITELIST_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	33;"	d	file:
ADVERTISING_WHITELIST_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	33;"	d	file:
ADVERTISING_WHITELIST_LED_OFF_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	37;"	d	file:
ADVERTISING_WHITELIST_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	32;"	d	file:
ADVERTISING_WHITELIST_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	32;"	d	file:
ADVERTISING_WHITELIST_LED_ON_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	36;"	d	file:
ADV_AD_DATA_OFFSET	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	34;"	d
ADV_AD_DATA_OFFSET	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	34;"	d
ADV_AD_DATA_OFFSET	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	34;"	d
ADV_AD_TYPE_FIELD_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	33;"	d
ADV_AD_TYPE_FIELD_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	33;"	d
ADV_AD_TYPE_FIELD_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	33;"	d
ADV_LENGTH_FIELD_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	32;"	d
ADV_LENGTH_FIELD_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	32;"	d
ADV_LENGTH_FIELD_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	32;"	d
AD_TYPE_APPEARANCE_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	47;"	d
AD_TYPE_APPEARANCE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	47;"	d
AD_TYPE_APPEARANCE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	47;"	d
AD_TYPE_APPEARANCE_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	48;"	d
AD_TYPE_APPEARANCE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	48;"	d
AD_TYPE_APPEARANCE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	48;"	d
AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	43;"	d
AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	43;"	d
AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	43;"	d
AD_TYPE_BLE_DEVICE_ADDR_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	45;"	d
AD_TYPE_BLE_DEVICE_ADDR_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	45;"	d
AD_TYPE_BLE_DEVICE_ADDR_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	45;"	d
AD_TYPE_BLE_DEVICE_ADDR_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	23;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	23;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	21;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	24;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	24;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	22;"	d	file:
AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	42;"	d
AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	42;"	d
AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	42;"	d
AD_TYPE_CONN_INT_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	56;"	d
AD_TYPE_CONN_INT_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	56;"	d
AD_TYPE_CONN_INT_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	56;"	d
AD_TYPE_CONN_INT_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	57;"	d
AD_TYPE_CONN_INT_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	57;"	d
AD_TYPE_CONN_INT_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	57;"	d
AD_TYPE_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	50;"	d
AD_TYPE_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	50;"	d
AD_TYPE_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	50;"	d
AD_TYPE_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	51;"	d
AD_TYPE_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	51;"	d
AD_TYPE_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	51;"	d
AD_TYPE_LE_ROLE_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	39;"	d
AD_TYPE_LE_ROLE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	39;"	d
AD_TYPE_LE_ROLE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	39;"	d
AD_TYPE_LE_ROLE_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	40;"	d
AD_TYPE_LE_ROLE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	40;"	d
AD_TYPE_LE_ROLE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	40;"	d
AD_TYPE_MANUF_SPEC_DATA_ID_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	59;"	d
AD_TYPE_MANUF_SPEC_DATA_ID_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	59;"	d
AD_TYPE_MANUF_SPEC_DATA_ID_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	59;"	d
AD_TYPE_OOB_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	61;"	d
AD_TYPE_OOB_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	61;"	d
AD_TYPE_OOB_FLAGS_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	61;"	d
AD_TYPE_OOB_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	62;"	d
AD_TYPE_OOB_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	62;"	d
AD_TYPE_OOB_FLAGS_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	62;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	70;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	70;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_PUBLIC	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	70;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	71;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	71;"	d
AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_RANDOM	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	71;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_ADDRESS_TYPE_POS	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	72;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_ADDRESS_TYPE_POS	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	72;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_ADDRESS_TYPE_POS	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	72;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_CLEAR	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	66;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_CLEAR	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	66;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_CLEAR	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	66;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_DATA_PRESENT_POS	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	67;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_DATA_PRESENT_POS	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	67;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_DATA_PRESENT_POS	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	67;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_LE_SUPPORTED_POS	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	68;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_LE_SUPPORTED_POS	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	68;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_OOB_LE_SUPPORTED_POS	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	68;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SET	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	65;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SET	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	65;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SET	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	65;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SIM_LE_AND_EP_POS	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	69;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SIM_LE_AND_EP_POS	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	69;"	d
AD_TYPE_SEC_MGR_OOB_FLAG_SIM_LE_AND_EP_POS	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	69;"	d
AD_TYPE_SERV_DATA_16BIT_UUID_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	60;"	d
AD_TYPE_SERV_DATA_16BIT_UUID_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	60;"	d
AD_TYPE_SERV_DATA_16BIT_UUID_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	60;"	d
AD_TYPE_TK_VALUE_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	36;"	d
AD_TYPE_TK_VALUE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	36;"	d
AD_TYPE_TK_VALUE_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	36;"	d
AD_TYPE_TK_VALUE_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	37;"	d
AD_TYPE_TK_VALUE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	37;"	d
AD_TYPE_TK_VALUE_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	37;"	d
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	53;"	d
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	53;"	d
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	53;"	d
AD_TYPE_TX_POWER_LEVEL_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	54;"	d
AD_TYPE_TX_POWER_LEVEL_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	54;"	d
AD_TYPE_TX_POWER_LEVEL_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	54;"	d
AFSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register *\/$/;"	m	struct:__anon113
AFSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register *\/$/;"	m	struct:__anon131
AFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register *\/$/;"	m	struct:__anon150
AFSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t AFSR;                   \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register *\/$/;"	m	struct:__anon182
AHBPCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t AHBPCR;                 \/*!< Offset: 0x298 (R\/W)  AHBP Control Register *\/$/;"	m	struct:__anon150
AHBSCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t AHBSCR;                 \/*!< Offset: 0x2A0 (R\/W)  AHB Slave Control Register *\/$/;"	m	struct:__anon150
AIRCR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon90
AIRCR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon101
AIRCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon113
AIRCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon131
AIRCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon150
AIRCR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon169
AIRCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon182
ALERT_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	46;"	d	file:
ALERT_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	46;"	d	file:
ALERT_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	50;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	108;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	110;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	108;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	110;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	112;"	d	file:
ALERT_LED_MASK	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	114;"	d	file:
ALIGN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ALIGN;                             \/*!< Alignment of sample within a frame.                                   *\/$/;"	m	struct:__anon263
ALIGN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ALIGN;                             \/*!< Alignment of sample within a frame.                                   *\/$/;"	m	struct:__anon412
ALIGN4	.\CMSIS_4\CMSIS\Include\arm_math.h	360;"	d
ALIGN4	.\CMSIS_4\CMSIS\Include\arm_math.h	363;"	d
ALIGN4	.\CMSIS_4\CMSIS\Include\arm_math.h	365;"	d
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of buffer words transferred since last START                   *\/$/;"	m	struct:__anon249
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes received in last granted transaction                  *\/$/;"	m	struct:__anon235
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last RXD transaction               *\/$/;"	m	struct:__anon241
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last TXD transaction               *\/$/;"	m	struct:__anon242
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon229
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon230
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon232
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon233
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon238
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon239
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transmitted in last granted transaction               *\/$/;"	m	struct:__anon236
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Size of last incoming frame                                           *\/$/;"	m	struct:__anon246
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  AMOUNT;                            \/*!< Size of outgoing frame                                                *\/$/;"	m	struct:__anon245
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of buffer words transferred since last START                   *\/$/;"	m	struct:__anon328
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes received in last granted transaction                  *\/$/;"	m	struct:__anon324
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last RXD transaction               *\/$/;"	m	struct:__anon318
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last TXD transaction               *\/$/;"	m	struct:__anon319
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon312
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon313
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon315
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon316
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon321
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon322
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transmitted in last granted transaction               *\/$/;"	m	struct:__anon325
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Description cluster[0]: Number of bytes transferred in the last$/;"	m	struct:__anon419
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Description cluster[0]: Number of bytes transferred in the last$/;"	m	struct:__anon421
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of buffer words transferred since last START                   *\/$/;"	m	struct:__anon397
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes received in last granted transaction                  *\/$/;"	m	struct:__anon382
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last RXD transaction               *\/$/;"	m	struct:__anon388
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last TXD transaction               *\/$/;"	m	struct:__anon389
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon374
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon375
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon378
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon379
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon385
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon386
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon420
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transferred in the last transaction                   *\/$/;"	m	struct:__anon422
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Number of bytes transmitted in last granted transaction               *\/$/;"	m	struct:__anon383
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  AMOUNT;                            \/*!< Size of last incoming frame                                           *\/$/;"	m	struct:__anon394
AMOUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  AMOUNT;                            \/*!< Size of outgoing frame                                                *\/$/;"	m	struct:__anon393
AMOUNTRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  AMOUNTRX;                          \/*!< Number of bytes received in last granted transaction.                 *\/$/;"	m	struct:__anon201
AMOUNTRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	104;"	d
AMOUNTRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	88;"	d
AMOUNTRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	104;"	d
AMOUNTTX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  AMOUNTTX;                          \/*!< Number of bytes transmitted in last granted transaction.              *\/$/;"	m	struct:__anon201
AMOUNTTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	115;"	d
AMOUNTTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	99;"	d
AMOUNTTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	115;"	d
ANADETECT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ANADETECT;                         \/*!< Analog detect configuration.                                          *\/$/;"	m	struct:__anon213
ANADETECT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ANADETECT;                         \/*!< Analog detect configuration                                           *\/$/;"	m	struct:__anon295
ANADETECT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ANADETECT;                         \/*!< Analog detect configuration                                           *\/$/;"	m	struct:__anon453
APPROTECT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  APPROTECT;                         \/*!< Access Port protection                                                *\/$/;"	m	struct:__anon269
APPROTECT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  APPROTECT;                         \/*!< Access port protection                                                *\/$/;"	m	struct:__anon338
APPROTECT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  APPROTECT;                         \/*!< Access port protection                                                *\/$/;"	m	struct:__anon428
APP_BUTTON_ACTIVE_HIGH	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	47;"	d
APP_BUTTON_ACTIVE_HIGH	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	47;"	d
APP_BUTTON_ACTIVE_HIGH	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	47;"	d
APP_BUTTON_ACTIVE_LOW	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	48;"	d
APP_BUTTON_ACTIVE_LOW	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	48;"	d
APP_BUTTON_ACTIVE_LOW	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	48;"	d
APP_BUTTON_H__	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	37;"	d
APP_BUTTON_H__	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	37;"	d
APP_BUTTON_H__	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	37;"	d
APP_BUTTON_PUSH	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	45;"	d
APP_BUTTON_PUSH	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	45;"	d
APP_BUTTON_PUSH	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	45;"	d
APP_BUTTON_RELEASE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	46;"	d
APP_BUTTON_RELEASE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	46;"	d
APP_BUTTON_RELEASE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	46;"	d
APP_ENTRY_POINT	.\thumb_crt0.s	/^#define APP_ENTRY_POINT main$/;"	d
APP_ERROR_CHECK	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.h	58;"	d
APP_ERROR_CHECK	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.h	58;"	d
APP_ERROR_CHECK	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	152;"	d
APP_ERROR_CHECK_BOOL	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.h	72;"	d
APP_ERROR_CHECK_BOOL	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.h	72;"	d
APP_ERROR_CHECK_BOOL	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	166;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.h	42;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.h	48;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.h	42;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.h	48;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	136;"	d
APP_ERROR_HANDLER	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	142;"	d
APP_ERROR_H__	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.h	23;"	d
APP_ERROR_H__	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.h	23;"	d
APP_ERROR_H__	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	23;"	d
APP_FIFO_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2939;"	d
APP_FIFO_ENABLED	.\app\inc\sdk_config.h	2939;"	d
APP_FIFO_ENABLED	.\sdk_config.h	2939;"	d
APP_FIFO_H__	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	23;"	d
APP_FIFO_H__	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	23;"	d
APP_GPIOTE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2946;"	d
APP_GPIOTE_ENABLED	.\app\inc\sdk_config.h	2946;"	d
APP_GPIOTE_ENABLED	.\sdk_config.h	2946;"	d
APP_HIGH_USER_ID	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	32;"	d	file:
APP_HIGH_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	32;"	d	file:
APP_HIGH_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	32;"	d	file:
APP_LOW_USER_ID	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	33;"	d	file:
APP_LOW_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	33;"	d	file:
APP_LOW_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	33;"	d	file:
APP_PWM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2953;"	d
APP_PWM_ENABLED	.\app\inc\sdk_config.h	2953;"	d
APP_PWM_ENABLED	.\sdk_config.h	2953;"	d
APP_ROUTINE_IRQ	.\app\src\ws_timeslot.c	16;"	d	file:
APP_SCHEDULER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2959;"	d
APP_SCHEDULER_ENABLED	.\app\inc\sdk_config.h	2959;"	d
APP_SCHEDULER_ENABLED	.\sdk_config.h	2959;"	d
APP_SCHEDULER_WITH_PAUSE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2966;"	d
APP_SCHEDULER_WITH_PAUSE	.\app\inc\sdk_config.h	2966;"	d
APP_SCHEDULER_WITH_PAUSE	.\sdk_config.h	2966;"	d
APP_SCHEDULER_WITH_PROFILER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2973;"	d
APP_SCHEDULER_WITH_PROFILER	.\app\inc\sdk_config.h	2973;"	d
APP_SCHEDULER_WITH_PROFILER	.\sdk_config.h	2973;"	d
APP_TIMER_BUF_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	66;"	d
APP_TIMER_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	66;"	d
APP_TIMER_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	66;"	d
APP_TIMER_CLOCK_FREQ	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	50;"	d
APP_TIMER_CLOCK_FREQ	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	50;"	d
APP_TIMER_CLOCK_FREQ	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	50;"	d
APP_TIMER_DEF	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	107;"	d
APP_TIMER_DEF	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	107;"	d
APP_TIMER_DEF	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	107;"	d
APP_TIMER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2982;"	d
APP_TIMER_ENABLED	.\app\inc\sdk_config.h	2982;"	d
APP_TIMER_ENABLED	.\sdk_config.h	2982;"	d
APP_TIMER_H__	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	41;"	d
APP_TIMER_H__	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	41;"	d
APP_TIMER_H__	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	41;"	d
APP_TIMER_INIT	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	148;"	d
APP_TIMER_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	148;"	d
APP_TIMER_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	148;"	d
APP_TIMER_INT_LEVELS	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	56;"	d
APP_TIMER_INT_LEVELS	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	56;"	d
APP_TIMER_INT_LEVELS	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	56;"	d
APP_TIMER_KEEPS_RTC_ACTIVE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2999;"	d
APP_TIMER_KEEPS_RTC_ACTIVE	.\app\inc\sdk_config.h	2999;"	d
APP_TIMER_KEEPS_RTC_ACTIVE	.\sdk_config.h	2999;"	d
APP_TIMER_MIN_TIMEOUT_TICKS	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	51;"	d
APP_TIMER_MIN_TIMEOUT_TICKS	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	51;"	d
APP_TIMER_MIN_TIMEOUT_TICKS	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	51;"	d
APP_TIMER_MODE_REPEATED	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^    APP_TIMER_MODE_REPEATED                     \/**< The timer will restart each time it expires. *\/$/;"	e	enum:__anon560
APP_TIMER_MODE_REPEATED	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^    APP_TIMER_MODE_REPEATED                     \/**< The timer will restart each time it expires. *\/$/;"	e	enum:__anon570
APP_TIMER_MODE_REPEATED	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^    APP_TIMER_MODE_REPEATED                     \/**< The timer will restart each time it expires. *\/$/;"	e	enum:__anon586
APP_TIMER_MODE_SINGLE_SHOT	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^    APP_TIMER_MODE_SINGLE_SHOT,                 \/**< The timer will expire only once. *\/$/;"	e	enum:__anon560
APP_TIMER_MODE_SINGLE_SHOT	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^    APP_TIMER_MODE_SINGLE_SHOT,                 \/**< The timer will expire only once. *\/$/;"	e	enum:__anon570
APP_TIMER_MODE_SINGLE_SHOT	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^    APP_TIMER_MODE_SINGLE_SHOT,                 \/**< The timer will expire only once. *\/$/;"	e	enum:__anon586
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^STATIC_ASSERT(sizeof(timer_node_t) == APP_TIMER_NODE_SIZE);$/;"	v
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	53;"	d
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^STATIC_ASSERT(sizeof(timer_node_t) == APP_TIMER_NODE_SIZE);$/;"	v
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	53;"	d
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^STATIC_ASSERT(sizeof(timer_node_t) == APP_TIMER_NODE_SIZE);$/;"	v
APP_TIMER_NODE_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	53;"	d
APP_TIMER_TICKS	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	93;"	d
APP_TIMER_TICKS	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	93;"	d
APP_TIMER_TICKS	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	93;"	d
APP_TIMER_USER_OP_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	54;"	d
APP_TIMER_USER_OP_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	54;"	d
APP_TIMER_USER_OP_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	54;"	d
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^STATIC_ASSERT(sizeof(timer_user_t) == APP_TIMER_USER_SIZE);$/;"	v
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	55;"	d
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^STATIC_ASSERT(sizeof(timer_user_t) == APP_TIMER_USER_SIZE);$/;"	v
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	55;"	d
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^STATIC_ASSERT(sizeof(timer_user_t) == APP_TIMER_USER_SIZE);$/;"	v
APP_TIMER_USER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	55;"	d
APP_TIMER_WAIT_FOR_QUEUE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	39;"	d	file:
APP_TIMER_WITH_PROFILER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2989;"	d
APP_TIMER_WITH_PROFILER	.\app\inc\sdk_config.h	2989;"	d
APP_TIMER_WITH_PROFILER	.\sdk_config.h	2989;"	d
APP_TWI_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3009;"	d
APP_TWI_ENABLED	.\app\inc\sdk_config.h	3009;"	d
APP_TWI_ENABLED	.\sdk_config.h	3009;"	d
APP_TWI_H__	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	14;"	d
APP_TWI_H__	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	14;"	d
APP_TWI_H__	.\app\inc\app_twi.h	14;"	d
APP_TWI_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	187;"	d
APP_TWI_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	187;"	d
APP_TWI_INIT	.\app\inc\app_twi.h	187;"	d
APP_TWI_INSTANCE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	166;"	d
APP_TWI_INSTANCE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	166;"	d
APP_TWI_INSTANCE	.\app\inc\app_twi.h	166;"	d
APP_TWI_IS_READ_OP	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	84;"	d
APP_TWI_IS_READ_OP	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	84;"	d
APP_TWI_IS_READ_OP	.\app\inc\app_twi.h	84;"	d
APP_TWI_NO_STOP	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	39;"	d
APP_TWI_NO_STOP	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	39;"	d
APP_TWI_NO_STOP	.\app\inc\app_twi.h	39;"	d
APP_TWI_OP_ADDRESS	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	88;"	d
APP_TWI_OP_ADDRESS	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	88;"	d
APP_TWI_OP_ADDRESS	.\app\inc\app_twi.h	88;"	d
APP_TWI_READ	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	60;"	d
APP_TWI_READ	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	60;"	d
APP_TWI_READ	.\app\inc\app_twi.h	60;"	d
APP_TWI_READ_OP	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	80;"	d
APP_TWI_READ_OP	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	80;"	d
APP_TWI_READ_OP	.\app\inc\app_twi.h	80;"	d
APP_TWI_TRANSFER	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	66;"	d
APP_TWI_TRANSFER	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	66;"	d
APP_TWI_TRANSFER	.\app\inc\app_twi.h	66;"	d
APP_TWI_WRITE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	49;"	d
APP_TWI_WRITE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	49;"	d
APP_TWI_WRITE	.\app\inc\app_twi.h	49;"	d
APP_TWI_WRITE_OP	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	76;"	d
APP_TWI_WRITE_OP	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	76;"	d
APP_TWI_WRITE_OP	.\app\inc\app_twi.h	76;"	d
APP_UART_COMMUNICATION_ERROR	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_COMMUNICATION_ERROR, \/**< An communication error has occured during reception. The error is stored in app_uart_evt_t.data.error_communication field. *\/$/;"	e	enum:__anon505
APP_UART_COMMUNICATION_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_COMMUNICATION_ERROR, \/**< An communication error has occured during reception. The error is stored in app_uart_evt_t.data.error_communication field. *\/$/;"	e	enum:__anon519
APP_UART_COMMUNICATION_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_COMMUNICATION_ERROR, \/**< An communication error has occured during reception. The error is stored in app_uart_evt_t.data.error_communication field. *\/$/;"	e	enum:__anon537
APP_UART_COMMUNICATION_ERROR	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_COMMUNICATION_ERROR, \/**< An communication error has occured during reception. The error is stored in app_uart_evt_t.data.error_communication field. *\/$/;"	e	enum:__anon8
APP_UART_DATA	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_DATA,                \/**< An event indicating that UART data has been received, and data is present in data field. This event is only used when no FIFO is configured. *\/$/;"	e	enum:__anon505
APP_UART_DATA	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_DATA,                \/**< An event indicating that UART data has been received, and data is present in data field. This event is only used when no FIFO is configured. *\/$/;"	e	enum:__anon519
APP_UART_DATA	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_DATA,                \/**< An event indicating that UART data has been received, and data is present in data field. This event is only used when no FIFO is configured. *\/$/;"	e	enum:__anon537
APP_UART_DATA	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_DATA,                \/**< An event indicating that UART data has been received, and data is present in data field. This event is only used when no FIFO is configured. *\/$/;"	e	enum:__anon8
APP_UART_DATA_READY	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_DATA_READY,          \/**< An event indicating that UART data has been received. The data is available in the FIFO and can be fetched using @ref app_uart_get. *\/$/;"	e	enum:__anon505
APP_UART_DATA_READY	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_DATA_READY,          \/**< An event indicating that UART data has been received. The data is available in the FIFO and can be fetched using @ref app_uart_get. *\/$/;"	e	enum:__anon519
APP_UART_DATA_READY	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_DATA_READY,          \/**< An event indicating that UART data has been received. The data is available in the FIFO and can be fetched using @ref app_uart_get. *\/$/;"	e	enum:__anon537
APP_UART_DATA_READY	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_DATA_READY,          \/**< An event indicating that UART data has been received. The data is available in the FIFO and can be fetched using @ref app_uart_get. *\/$/;"	e	enum:__anon8
APP_UART_DRIVER_INSTANCE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3023;"	d
APP_UART_DRIVER_INSTANCE	.\app\inc\sdk_config.h	3023;"	d
APP_UART_DRIVER_INSTANCE	.\sdk_config.h	3023;"	d
APP_UART_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3015;"	d
APP_UART_ENABLED	.\app\inc\sdk_config.h	3015;"	d
APP_UART_ENABLED	.\sdk_config.h	3015;"	d
APP_UART_FIFO_ERROR	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_FIFO_ERROR,          \/**< An error in the FIFO module used by the app_uart module has occured. The FIFO error code is stored in app_uart_evt_t.data.error_code field. *\/$/;"	e	enum:__anon505
APP_UART_FIFO_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_FIFO_ERROR,          \/**< An error in the FIFO module used by the app_uart module has occured. The FIFO error code is stored in app_uart_evt_t.data.error_code field. *\/$/;"	e	enum:__anon519
APP_UART_FIFO_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_FIFO_ERROR,          \/**< An error in the FIFO module used by the app_uart module has occured. The FIFO error code is stored in app_uart_evt_t.data.error_code field. *\/$/;"	e	enum:__anon537
APP_UART_FIFO_ERROR	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_FIFO_ERROR,          \/**< An error in the FIFO module used by the app_uart module has occured. The FIFO error code is stored in app_uart_evt_t.data.error_code field. *\/$/;"	e	enum:__anon8
APP_UART_FIFO_INIT	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	117;"	d
APP_UART_FIFO_INIT	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	117;"	d
APP_UART_FIFO_INIT	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	117;"	d
APP_UART_FIFO_INIT	.\app\nRF51822_xxAC\app_uart.h	117;"	d
APP_UART_FLOW_CONTROL_DISABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_DISABLED, \/**< UART Hw Flow Control is disabled. *\/$/;"	e	enum:__anon502
APP_UART_FLOW_CONTROL_DISABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_FLOW_CONTROL_DISABLED, \/**< UART Hw Flow Control is disabled. *\/$/;"	e	enum:__anon516
APP_UART_FLOW_CONTROL_DISABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_DISABLED, \/**< UART Hw Flow Control is disabled. *\/$/;"	e	enum:__anon534
APP_UART_FLOW_CONTROL_DISABLED	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_DISABLED, \/**< UART Hw Flow Control is disabled. *\/$/;"	e	enum:__anon5
APP_UART_FLOW_CONTROL_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_ENABLED,  \/**< Standard UART Hw Flow Control is enabled. *\/$/;"	e	enum:__anon502
APP_UART_FLOW_CONTROL_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_FLOW_CONTROL_ENABLED,  \/**< Standard UART Hw Flow Control is enabled. *\/$/;"	e	enum:__anon516
APP_UART_FLOW_CONTROL_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_ENABLED,  \/**< Standard UART Hw Flow Control is enabled. *\/$/;"	e	enum:__anon534
APP_UART_FLOW_CONTROL_ENABLED	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_ENABLED,  \/**< Standard UART Hw Flow Control is enabled. *\/$/;"	e	enum:__anon5
APP_UART_FLOW_CONTROL_LOW_POWER	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_LOW_POWER \/**< Specialized UART Hw Flow Control is used. The Low Power setting allows the \\nRFXX to Power Off the UART module when CTS is in-active, and re-enabling the UART when the CTS signal becomes active. This allows the \\nRFXX to safe power by only using the UART module when it is needed by the remote site. *\/$/;"	e	enum:__anon502
APP_UART_FLOW_CONTROL_LOW_POWER	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_FLOW_CONTROL_LOW_POWER \/**< Specialized UART Hw Flow Control is used. The Low Power setting allows the \\nRFXX to Power Off the UART module when CTS is in-active, and re-enabling the UART when the CTS signal becomes active. This allows the \\nRFXX to safe power by only using the UART module when it is needed by the remote site. *\/$/;"	e	enum:__anon516
APP_UART_FLOW_CONTROL_LOW_POWER	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_LOW_POWER \/**< Specialized UART Hw Flow Control is used. The Low Power setting allows the \\nRFXX to Power Off the UART module when CTS is in-active, and re-enabling the UART when the CTS signal becomes active. This allows the \\nRFXX to safe power by only using the UART module when it is needed by the remote site. *\/$/;"	e	enum:__anon534
APP_UART_FLOW_CONTROL_LOW_POWER	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_FLOW_CONTROL_LOW_POWER \/**< Specialized UART Hw Flow Control is used. The Low Power setting allows the \\nRFXX to Power Off the UART module when CTS is in-active, and re-enabling the UART when the CTS signal becomes active. This allows the \\nRFXX to safe power by only using the UART module when it is needed by the remote site. *\/$/;"	e	enum:__anon5
APP_UART_H__	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	23;"	d
APP_UART_H__	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	23;"	d
APP_UART_H__	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	23;"	d
APP_UART_H__	.\app\nRF51822_xxAC\app_uart.h	23;"	d
APP_UART_INIT	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	143;"	d
APP_UART_INIT	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	143;"	d
APP_UART_INIT	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	143;"	d
APP_UART_INIT	.\app\nRF51822_xxAC\app_uart.h	143;"	d
APP_UART_TX_EMPTY	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    APP_UART_TX_EMPTY,            \/**< An event indicating that UART has completed transmission of all available data in the TX FIFO. *\/$/;"	e	enum:__anon505
APP_UART_TX_EMPTY	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    APP_UART_TX_EMPTY,            \/**< An event indicating that UART has completed transmission of all available data in the TX FIFO. *\/$/;"	e	enum:__anon519
APP_UART_TX_EMPTY	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    APP_UART_TX_EMPTY,            \/**< An event indicating that UART has completed transmission of all available data in the TX FIFO. *\/$/;"	e	enum:__anon537
APP_UART_TX_EMPTY	.\app\nRF51822_xxAC\app_uart.h	/^    APP_UART_TX_EMPTY,            \/**< An event indicating that UART has completed transmission of all available data in the TX FIFO. *\/$/;"	e	enum:__anon8
APP_USBD_CDC_ACM_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3464;"	d
APP_USBD_CDC_ACM_LOG_ENABLED	.\app\inc\sdk_config.h	3464;"	d
APP_USBD_CDC_ACM_LOG_ENABLED	.\sdk_config.h	3464;"	d
APP_USBD_CLASS_AUDIO_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3033;"	d
APP_USBD_CLASS_AUDIO_ENABLED	.\app\inc\sdk_config.h	3033;"	d
APP_USBD_CLASS_AUDIO_ENABLED	.\sdk_config.h	3033;"	d
APP_USBD_CLASS_CDC_ACM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3457;"	d
APP_USBD_CLASS_CDC_ACM_ENABLED	.\app\inc\sdk_config.h	3457;"	d
APP_USBD_CLASS_CDC_ACM_ENABLED	.\sdk_config.h	3457;"	d
APP_USBD_CLASS_HID_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3040;"	d
APP_USBD_CLASS_HID_ENABLED	.\app\inc\sdk_config.h	3040;"	d
APP_USBD_CLASS_HID_ENABLED	.\sdk_config.h	3040;"	d
APP_USBD_CLASS_MSC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3477;"	d
APP_USBD_CLASS_MSC_ENABLED	.\app\inc\sdk_config.h	3477;"	d
APP_USBD_CLASS_MSC_ENABLED	.\sdk_config.h	3477;"	d
APP_USBD_DEVICE_VER_MAJOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	332;"	d
APP_USBD_DEVICE_VER_MAJOR	.\app\inc\sdk_config.h	332;"	d
APP_USBD_DEVICE_VER_MAJOR	.\sdk_config.h	332;"	d
APP_USBD_DEVICE_VER_MINOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	341;"	d
APP_USBD_DEVICE_VER_MINOR	.\app\inc\sdk_config.h	341;"	d
APP_USBD_DEVICE_VER_MINOR	.\sdk_config.h	341;"	d
APP_USBD_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	305;"	d
APP_USBD_ENABLED	.\app\inc\sdk_config.h	305;"	d
APP_USBD_ENABLED	.\sdk_config.h	305;"	d
APP_USBD_HID_GENERIC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3047;"	d
APP_USBD_HID_GENERIC_ENABLED	.\app\inc\sdk_config.h	3047;"	d
APP_USBD_HID_GENERIC_ENABLED	.\sdk_config.h	3047;"	d
APP_USBD_HID_KBD_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3054;"	d
APP_USBD_HID_KBD_ENABLED	.\app\inc\sdk_config.h	3054;"	d
APP_USBD_HID_KBD_ENABLED	.\sdk_config.h	3054;"	d
APP_USBD_HID_MOUSE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3061;"	d
APP_USBD_HID_MOUSE_ENABLED	.\app\inc\sdk_config.h	3061;"	d
APP_USBD_HID_MOUSE_ENABLED	.\sdk_config.h	3061;"	d
APP_USBD_MSC_CLASS_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3484;"	d
APP_USBD_MSC_CLASS_LOG_ENABLED	.\app\inc\sdk_config.h	3484;"	d
APP_USBD_MSC_CLASS_LOG_ENABLED	.\sdk_config.h	3484;"	d
APP_USBD_PID	.\RTE\_nrf51822_xxac_s130\sdk_config.h	323;"	d
APP_USBD_PID	.\app\inc\sdk_config.h	323;"	d
APP_USBD_PID	.\sdk_config.h	323;"	d
APP_USBD_VID	.\RTE\_nrf51822_xxac_s130\sdk_config.h	314;"	d
APP_USBD_VID	.\app\inc\sdk_config.h	314;"	d
APP_USBD_VID	.\sdk_config.h	314;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	268;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	279;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	276;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	332;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	347;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	274;"	d
APSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	276;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	267;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	278;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	275;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	331;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	346;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	273;"	d
APSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	275;"	d
APSR_GE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	341;"	d
APSR_GE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	356;"	d
APSR_GE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	340;"	d
APSR_GE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	355;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	262;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	273;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	270;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	326;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	341;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	268;"	d
APSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	270;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	261;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	272;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	269;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	325;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	340;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	267;"	d
APSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	269;"	d
APSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	282;"	d
APSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	338;"	d
APSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	353;"	d
APSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	282;"	d
APSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	281;"	d
APSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	337;"	d
APSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	352;"	d
APSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	281;"	d
APSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon81
APSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} APSR_Type;$/;"	t	typeref:union:__anon92
APSR_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon104
APSR_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon122
APSR_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} APSR_Type;$/;"	t	typeref:union:__anon141
APSR_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} APSR_Type;$/;"	t	typeref:union:__anon160
APSR_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} APSR_Type;$/;"	t	typeref:union:__anon173
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	271;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	282;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	279;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	335;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	350;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	277;"	d
APSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	279;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	270;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	281;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	278;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	334;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	349;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	276;"	d
APSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	278;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	265;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	276;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	273;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	329;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	344;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	271;"	d
APSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	273;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	264;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	275;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	272;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	328;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	343;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	270;"	d
APSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	272;"	d
ARGSSPACE	.\thumb_crt0.s	/^#define ARGSSPACE 128$/;"	d
ARMBITREVINDEXTABLE1024_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	96;"	d
ARMBITREVINDEXTABLE2048_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	97;"	d
ARMBITREVINDEXTABLE4096_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	98;"	d
ARMBITREVINDEXTABLE_128_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	93;"	d
ARMBITREVINDEXTABLE_256_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	94;"	d
ARMBITREVINDEXTABLE_512_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	95;"	d
ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	117;"	d
ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	118;"	d
ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	119;"	d
ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	114;"	d
ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	115;"	d
ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	116;"	d
ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	111;"	d
ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	112;"	d
ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	113;"	d
ARMBITREVINDEXTABLE__16_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	90;"	d
ARMBITREVINDEXTABLE__32_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	91;"	d
ARMBITREVINDEXTABLE__64_TABLE_LENGTH	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	92;"	d
ARM_MATH_ARGUMENT_ERROR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_ARGUMENT_ERROR = -1,        \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon19
ARM_MATH_CM0_FAMILY	.\CMSIS_4\CMSIS\Include\arm_math.h	309;"	d
ARM_MATH_CM0_FAMILY	.\CMSIS_4\CMSIS\Include\arm_math.h	312;"	d
ARM_MATH_LENGTH_ERROR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_LENGTH_ERROR = -2,          \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon19
ARM_MATH_NANINF	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_NANINF = -4,                \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon19
ARM_MATH_SINGULAR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_SINGULAR = -5,              \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon19
ARM_MATH_SIZE_MISMATCH	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_SIZE_MISMATCH = -3,         \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon19
ARM_MATH_SUCCESS	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_SUCCESS = 0,                \/**< No error *\/$/;"	e	enum:__anon19
ARM_MATH_TEST_FAILURE	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    ARM_MATH_TEST_FAILURE = -6           \/**< Test Failed  *\/$/;"	e	enum:__anon19
ASSERT	.\RTE\nRF_Libraries\nRF51422_xxAC\nrf_assert.h	46;"	d
ASSERT	.\RTE\nRF_Libraries\nRF51422_xxAC\nrf_assert.h	55;"	d
ASSERT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_assert.h	46;"	d
ASSERT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_assert.h	55;"	d
ASSERT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_assert.h	47;"	d
ASSERT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_assert.h	56;"	d
AUTOCOLRESCONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  AUTOCOLRESCONFIG;                  \/*!< Controls the auto collision resolution function. This setting$/;"	m	struct:__anon440
B	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B;                                 \/*!< Pin select for B signal                                               *\/$/;"	m	struct:__anon250
B	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B;                                 \/*!< Pin select for B signal                                               *\/$/;"	m	struct:__anon329
B	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B;                                 \/*!< Pin select for B signal                                               *\/$/;"	m	struct:__anon398
B0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B0;                                \/*!< y-intercept B0.                                                       *\/$/;"	m	struct:__anon225
B0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B0;                                \/*!< y-intercept of 1st piece wise linear function                         *\/$/;"	m	struct:__anon287
B0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B0;                                \/*!< Y-intercept B0                                                        *\/$/;"	m	struct:__anon309
B0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B0;                                \/*!< y-intercept of 1st piece wise linear function                         *\/$/;"	m	struct:__anon352
B0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B0;                                \/*!< Y-intercept B0                                                        *\/$/;"	m	struct:__anon370
B0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B0;                                \/*!< y-intercept of 1st piece wise linear function                         *\/$/;"	m	struct:__anon445
B1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B1;                                \/*!< y-intercept B1.                                                       *\/$/;"	m	struct:__anon225
B1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B1;                                \/*!< y-intercept of 2nd piece wise linear function                         *\/$/;"	m	struct:__anon287
B1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B1;                                \/*!< Y-intercept B1                                                        *\/$/;"	m	struct:__anon309
B1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B1;                                \/*!< y-intercept of 2nd piece wise linear function                         *\/$/;"	m	struct:__anon352
B1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B1;                                \/*!< Y-intercept B1                                                        *\/$/;"	m	struct:__anon370
B1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B1;                                \/*!< y-intercept of 2nd piece wise linear function                         *\/$/;"	m	struct:__anon445
B2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B2;                                \/*!< y-intercept B2.                                                       *\/$/;"	m	struct:__anon225
B2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B2;                                \/*!< y-intercept of 3rd piece wise linear function                         *\/$/;"	m	struct:__anon287
B2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B2;                                \/*!< Y-intercept B2                                                        *\/$/;"	m	struct:__anon309
B2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B2;                                \/*!< y-intercept of 3rd piece wise linear function                         *\/$/;"	m	struct:__anon352
B2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B2;                                \/*!< Y-intercept B2                                                        *\/$/;"	m	struct:__anon370
B2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B2;                                \/*!< y-intercept of 3rd piece wise linear function                         *\/$/;"	m	struct:__anon445
B3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B3;                                \/*!< y-intercept B3.                                                       *\/$/;"	m	struct:__anon225
B3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B3;                                \/*!< y-intercept of 4th piece wise linear function                         *\/$/;"	m	struct:__anon287
B3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B3;                                \/*!< Y-intercept B3                                                        *\/$/;"	m	struct:__anon309
B3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B3;                                \/*!< y-intercept of 4th piece wise linear function                         *\/$/;"	m	struct:__anon352
B3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B3;                                \/*!< Y-intercept B3                                                        *\/$/;"	m	struct:__anon370
B3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B3;                                \/*!< y-intercept of 4th piece wise linear function                         *\/$/;"	m	struct:__anon445
B4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B4;                                \/*!< y-intercept B4.                                                       *\/$/;"	m	struct:__anon225
B4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B4;                                \/*!< y-intercept of 5th piece wise linear function                         *\/$/;"	m	struct:__anon287
B4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B4;                                \/*!< Y-intercept B4                                                        *\/$/;"	m	struct:__anon309
B4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B4;                                \/*!< y-intercept of 5th piece wise linear function                         *\/$/;"	m	struct:__anon352
B4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B4;                                \/*!< Y-intercept B4                                                        *\/$/;"	m	struct:__anon370
B4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B4;                                \/*!< y-intercept of 5th piece wise linear function                         *\/$/;"	m	struct:__anon445
B5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  B5;                                \/*!< y-intercept B5.                                                       *\/$/;"	m	struct:__anon225
B5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  B5;                                \/*!< y-intercept of 6th piece wise linear function                         *\/$/;"	m	struct:__anon287
B5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  B5;                                \/*!< Y-intercept B5                                                        *\/$/;"	m	struct:__anon309
B5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  B5;                                \/*!< y-intercept of 6th piece wise linear function                         *\/$/;"	m	struct:__anon352
B5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  B5;                                \/*!< Y-intercept B5                                                        *\/$/;"	m	struct:__anon370
B5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  B5;                                \/*!< y-intercept of 6th piece wise linear function                         *\/$/;"	m	struct:__anon445
BASE0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  BASE0;                             \/*!< Radio base address 0. Decision point: START task.                     *\/$/;"	m	struct:__anon197
BASE0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BASE0;                             \/*!< Base address 0                                                        *\/$/;"	m	struct:__anon273
BASE0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  BASE0;                             \/*!< Base address 0                                                        *\/$/;"	m	struct:__anon342
BASE0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BASE0;                             \/*!< Base address 0                                                        *\/$/;"	m	struct:__anon431
BASE1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  BASE1;                             \/*!< Radio base address 1. Decision point: START task.                     *\/$/;"	m	struct:__anon197
BASE1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BASE1;                             \/*!< Base address 1                                                        *\/$/;"	m	struct:__anon273
BASE1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  BASE1;                             \/*!< Base address 1                                                        *\/$/;"	m	struct:__anon342
BASE1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BASE1;                             \/*!< Base address 1                                                        *\/$/;"	m	struct:__anon431
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< UART Baudrate.                                                        *\/$/;"	m	struct:__anon198
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< Baud rate                                                             *\/$/;"	m	struct:__anon275
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< Baud rate. Accuracy depends on the HFCLK source selected.             *\/$/;"	m	struct:__anon274
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< Baud rate. Accuracy depends on the HFCLK source selected.             *\/$/;"	m	struct:__anon343
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< Baud rate. Accuracy depends on the HFCLK source selected.             *\/$/;"	m	struct:__anon432
BAUDRATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BAUDRATE;                          \/*!< Baud rate. Accuracy depends on the HFCLK source selected.             *\/$/;"	m	struct:__anon433
BCC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  BCC;                               \/*!< Bit counter compare.                                                  *\/$/;"	m	struct:__anon197
BCC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BCC;                               \/*!< Bit counter compare                                                   *\/$/;"	m	struct:__anon273
BCC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  BCC;                               \/*!< Bit counter compare                                                   *\/$/;"	m	struct:__anon342
BCC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BCC;                               \/*!< Bit counter compare                                                   *\/$/;"	m	struct:__anon431
BFAR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register *\/$/;"	m	struct:__anon113
BFAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register *\/$/;"	m	struct:__anon131
BFAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register *\/$/;"	m	struct:__anon150
BFAR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t BFAR;                   \/*!< Offset: 0x038 (R\/W)  BusFault Address Register *\/$/;"	m	struct:__anon182
BITMODE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  BITMODE;                           \/*!< Sets timer behaviour.                                                 *\/$/;"	m	struct:__anon204
BITMODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  BITMODE;                           \/*!< Configure the number of bits used by the TIMER                        *\/$/;"	m	struct:__anon285
BITMODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  BITMODE;                           \/*!< Configure the number of bits used by the TIMER                        *\/$/;"	m	struct:__anon350
BITMODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  BITMODE;                           \/*!< Configure the number of bits used by the TIMER                        *\/$/;"	m	struct:__anon443
BLE_1MBIT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  BLE_1MBIT[5];                      \/*!< Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit$/;"	m	struct:__anon218
BLE_ADVDATA_FULL_NAME	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_FULL_NAME                                             \/**< Include full device name in advertising data. *\/$/;"	e	enum:__anon471
BLE_ADVDATA_FULL_NAME	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_FULL_NAME                                             \/**< Include full device name in advertising data. *\/$/;"	e	enum:__anon482
BLE_ADVDATA_FULL_NAME	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_FULL_NAME                                             \/**< Include full device name in advertising data. *\/$/;"	e	enum:__anon493
BLE_ADVDATA_H__	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	23;"	d
BLE_ADVDATA_H__	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	23;"	d
BLE_ADVDATA_H__	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	23;"	d
BLE_ADVDATA_NO_NAME	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_NO_NAME,                                              \/**< Include no device name in advertising data. *\/$/;"	e	enum:__anon471
BLE_ADVDATA_NO_NAME	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_NO_NAME,                                              \/**< Include no device name in advertising data. *\/$/;"	e	enum:__anon482
BLE_ADVDATA_NO_NAME	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_NO_NAME,                                              \/**< Include no device name in advertising data. *\/$/;"	e	enum:__anon493
BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED                           \/**< Peripheral and Central Role supported. Central Role preferred for connection establishment *\/$/;"	e	enum:__anon470
BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED                           \/**< Peripheral and Central Role supported. Central Role preferred for connection establishment *\/$/;"	e	enum:__anon481
BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED                           \/**< Peripheral and Central Role supported. Central Role preferred for connection establishment *\/$/;"	e	enum:__anon492
BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED,                           \/**< Peripheral and Central Role supported. Peripheral Role preferred for connection establishment. *\/$/;"	e	enum:__anon470
BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED,                           \/**< Peripheral and Central Role supported. Peripheral Role preferred for connection establishment. *\/$/;"	e	enum:__anon481
BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED,                           \/**< Peripheral and Central Role supported. Peripheral Role preferred for connection establishment. *\/$/;"	e	enum:__anon492
BLE_ADVDATA_ROLE_NOT_PRESENT	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_NOT_PRESENT = 0,                                 \/**< LE Role AD structure not present. *\/$/;"	e	enum:__anon470
BLE_ADVDATA_ROLE_NOT_PRESENT	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_ROLE_NOT_PRESENT = 0,                                 \/**< LE Role AD structure not present. *\/$/;"	e	enum:__anon481
BLE_ADVDATA_ROLE_NOT_PRESENT	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_NOT_PRESENT = 0,                                 \/**< LE Role AD structure not present. *\/$/;"	e	enum:__anon492
BLE_ADVDATA_ROLE_ONLY_CENTRAL	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_CENTRAL,                                    \/**< Only Central Role supported. *\/$/;"	e	enum:__anon470
BLE_ADVDATA_ROLE_ONLY_CENTRAL	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_CENTRAL,                                    \/**< Only Central Role supported. *\/$/;"	e	enum:__anon481
BLE_ADVDATA_ROLE_ONLY_CENTRAL	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_CENTRAL,                                    \/**< Only Central Role supported. *\/$/;"	e	enum:__anon492
BLE_ADVDATA_ROLE_ONLY_PERIPH	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_PERIPH,                                     \/**< Only Peripheral Role supported. *\/$/;"	e	enum:__anon470
BLE_ADVDATA_ROLE_ONLY_PERIPH	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_PERIPH,                                     \/**< Only Peripheral Role supported. *\/$/;"	e	enum:__anon481
BLE_ADVDATA_ROLE_ONLY_PERIPH	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_ROLE_ONLY_PERIPH,                                     \/**< Only Peripheral Role supported. *\/$/;"	e	enum:__anon492
BLE_ADVDATA_SHORT_NAME	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    BLE_ADVDATA_SHORT_NAME,                                           \/**< Include short device name in advertising data. *\/$/;"	e	enum:__anon471
BLE_ADVDATA_SHORT_NAME	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    BLE_ADVDATA_SHORT_NAME,                                           \/**< Include short device name in advertising data. *\/$/;"	e	enum:__anon482
BLE_ADVDATA_SHORT_NAME	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    BLE_ADVDATA_SHORT_NAME,                                           \/**< Include short device name in advertising data. *\/$/;"	e	enum:__anon493
BLE_ADVERTISING_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	16;"	d
BLE_ADVERTISING_ENABLED	.\app\inc\sdk_config.h	16;"	d
BLE_ADVERTISING_ENABLED	.\sdk_config.h	16;"	d
BLE_ANCS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	64;"	d
BLE_ANCS_C_ENABLED	.\app\inc\sdk_config.h	64;"	d
BLE_ANCS_C_ENABLED	.\sdk_config.h	64;"	d
BLE_ANS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	71;"	d
BLE_ANS_C_ENABLED	.\app\inc\sdk_config.h	71;"	d
BLE_ANS_C_ENABLED	.\sdk_config.h	71;"	d
BLE_BAS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	78;"	d
BLE_BAS_C_ENABLED	.\app\inc\sdk_config.h	78;"	d
BLE_BAS_C_ENABLED	.\sdk_config.h	78;"	d
BLE_BAS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	85;"	d
BLE_BAS_ENABLED	.\app\inc\sdk_config.h	85;"	d
BLE_BAS_ENABLED	.\sdk_config.h	85;"	d
BLE_CONN_PARAMS_EVT_FAILED	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_FAILED   ,                                  \/**< Negotiation procedure failed. *\/$/;"	e	enum:__anon477
BLE_CONN_PARAMS_EVT_FAILED	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_FAILED   ,                                  \/**< Negotiation procedure failed. *\/$/;"	e	enum:__anon488
BLE_CONN_PARAMS_EVT_FAILED	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_FAILED   ,                                  \/**< Negotiation procedure failed. *\/$/;"	e	enum:__anon499
BLE_CONN_PARAMS_EVT_SUCCEEDED	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_SUCCEEDED                                   \/**< Negotiation procedure succeeded. *\/$/;"	e	enum:__anon477
BLE_CONN_PARAMS_EVT_SUCCEEDED	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_SUCCEEDED                                   \/**< Negotiation procedure succeeded. *\/$/;"	e	enum:__anon488
BLE_CONN_PARAMS_EVT_SUCCEEDED	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    BLE_CONN_PARAMS_EVT_SUCCEEDED                                   \/**< Negotiation procedure succeeded. *\/$/;"	e	enum:__anon499
BLE_CONN_PARAMS_H__	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	22;"	d
BLE_CONN_PARAMS_H__	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	22;"	d
BLE_CONN_PARAMS_H__	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	22;"	d
BLE_CSCS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	92;"	d
BLE_CSCS_ENABLED	.\app\inc\sdk_config.h	92;"	d
BLE_CSCS_ENABLED	.\sdk_config.h	92;"	d
BLE_CTS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	99;"	d
BLE_CTS_C_ENABLED	.\app\inc\sdk_config.h	99;"	d
BLE_CTS_C_ENABLED	.\sdk_config.h	99;"	d
BLE_DB_DISCOVERY_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	23;"	d
BLE_DB_DISCOVERY_ENABLED	.\app\inc\sdk_config.h	23;"	d
BLE_DB_DISCOVERY_ENABLED	.\sdk_config.h	23;"	d
BLE_DIS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	106;"	d
BLE_DIS_ENABLED	.\app\inc\sdk_config.h	106;"	d
BLE_DIS_ENABLED	.\sdk_config.h	106;"	d
BLE_DTM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	30;"	d
BLE_DTM_ENABLED	.\app\inc\sdk_config.h	30;"	d
BLE_DTM_ENABLED	.\sdk_config.h	30;"	d
BLE_GLS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	113;"	d
BLE_GLS_ENABLED	.\app\inc\sdk_config.h	113;"	d
BLE_GLS_ENABLED	.\sdk_config.h	113;"	d
BLE_HIDS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	120;"	d
BLE_HIDS_ENABLED	.\app\inc\sdk_config.h	120;"	d
BLE_HIDS_ENABLED	.\sdk_config.h	120;"	d
BLE_HRS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	126;"	d
BLE_HRS_C_ENABLED	.\app\inc\sdk_config.h	126;"	d
BLE_HRS_C_ENABLED	.\sdk_config.h	126;"	d
BLE_HRS_C_RR_INTERVALS_MAX_CNT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	131;"	d
BLE_HRS_C_RR_INTERVALS_MAX_CNT	.\app\inc\sdk_config.h	131;"	d
BLE_HRS_C_RR_INTERVALS_MAX_CNT	.\sdk_config.h	131;"	d
BLE_HRS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	141;"	d
BLE_HRS_ENABLED	.\app\inc\sdk_config.h	141;"	d
BLE_HRS_ENABLED	.\sdk_config.h	141;"	d
BLE_HTS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	148;"	d
BLE_HTS_ENABLED	.\app\inc\sdk_config.h	148;"	d
BLE_HTS_ENABLED	.\sdk_config.h	148;"	d
BLE_IAS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	155;"	d
BLE_IAS_C_ENABLED	.\app\inc\sdk_config.h	155;"	d
BLE_IAS_C_ENABLED	.\sdk_config.h	155;"	d
BLE_IAS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	162;"	d
BLE_IAS_ENABLED	.\app\inc\sdk_config.h	162;"	d
BLE_IAS_ENABLED	.\sdk_config.h	162;"	d
BLE_LBS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	169;"	d
BLE_LBS_C_ENABLED	.\app\inc\sdk_config.h	169;"	d
BLE_LBS_C_ENABLED	.\sdk_config.h	169;"	d
BLE_LBS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	176;"	d
BLE_LBS_ENABLED	.\app\inc\sdk_config.h	176;"	d
BLE_LBS_ENABLED	.\sdk_config.h	176;"	d
BLE_LLS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	183;"	d
BLE_LLS_ENABLED	.\app\inc\sdk_config.h	183;"	d
BLE_LLS_ENABLED	.\sdk_config.h	183;"	d
BLE_NUS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	190;"	d
BLE_NUS_C_ENABLED	.\app\inc\sdk_config.h	190;"	d
BLE_NUS_C_ENABLED	.\sdk_config.h	190;"	d
BLE_NUS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	197;"	d
BLE_NUS_ENABLED	.\app\inc\sdk_config.h	197;"	d
BLE_NUS_ENABLED	.\sdk_config.h	197;"	d
BLE_RACP_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	37;"	d
BLE_RACP_ENABLED	.\app\inc\sdk_config.h	37;"	d
BLE_RACP_ENABLED	.\sdk_config.h	37;"	d
BLE_RSCS_C_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	204;"	d
BLE_RSCS_C_ENABLED	.\app\inc\sdk_config.h	204;"	d
BLE_RSCS_C_ENABLED	.\sdk_config.h	204;"	d
BLE_RSCS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	211;"	d
BLE_RSCS_ENABLED	.\app\inc\sdk_config.h	211;"	d
BLE_RSCS_ENABLED	.\sdk_config.h	211;"	d
BLE_TPS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	218;"	d
BLE_TPS_ENABLED	.\app\inc\sdk_config.h	218;"	d
BLE_TPS_ENABLED	.\sdk_config.h	218;"	d
BLOCK_COUNT_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	87;"	d	file:
BLOCK_COUNT_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	87;"	d	file:
BLOCK_COUNT_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	87;"	d	file:
BLOCK_COUNT_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	82;"	d	file:
BLOCK_COUNT_CHECK	.\app\nRF51822_xxAC\pstorage.c	87;"	d	file:
BLOCK_COUNT_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	82;"	d	file:
BLOCK_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	70;"	d	file:
BLOCK_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	70;"	d	file:
BLOCK_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	70;"	d	file:
BLOCK_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	55;"	d	file:
BLOCK_ID_RANGE_CHECK	.\app\nRF51822_xxAC\pstorage.c	70;"	d	file:
BLOCK_ID_RANGE_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	55;"	d	file:
BLOCK_SIZE_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	79;"	d	file:
BLOCK_SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	79;"	d	file:
BLOCK_SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	79;"	d	file:
BLOCK_SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	75;"	d	file:
BLOCK_SIZE_CHECK	.\app\nRF51822_xxAC\pstorage.c	79;"	d	file:
BLOCK_SIZE_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	75;"	d	file:
BMREQUESTTYPE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  BMREQUESTTYPE;                     \/*!< SETUP data, byte 0, bmRequestType                                     *\/$/;"	m	struct:__anon465
BONDING_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	38;"	d	file:
BONDING_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	38;"	d	file:
BONDING_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	42;"	d	file:
BOOTLOADERADDR	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __IO uint32_t  BOOTLOADERADDR;                  \/*!< Bootloader start address.                                             *\/$/;"	m	union:__anon220::__anon221
BOOTLOADER_ADDRESS	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	34;"	d
BOOTLOADER_ADDRESS	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	36;"	d
BOOTLOADER_ADDRESS	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	34;"	d
BOOTLOADER_ADDRESS	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	36;"	d
BPROT_CONFIG0_REGION0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	364;"	d
BPROT_CONFIG0_REGION0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	329;"	d
BPROT_CONFIG0_REGION0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	365;"	d
BPROT_CONFIG0_REGION0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	330;"	d
BPROT_CONFIG0_REGION0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	363;"	d
BPROT_CONFIG0_REGION0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	328;"	d
BPROT_CONFIG0_REGION0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	362;"	d
BPROT_CONFIG0_REGION0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	327;"	d
BPROT_CONFIG0_REGION10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	304;"	d
BPROT_CONFIG0_REGION10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	269;"	d
BPROT_CONFIG0_REGION10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	305;"	d
BPROT_CONFIG0_REGION10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	270;"	d
BPROT_CONFIG0_REGION10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	303;"	d
BPROT_CONFIG0_REGION10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	268;"	d
BPROT_CONFIG0_REGION10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	302;"	d
BPROT_CONFIG0_REGION10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	267;"	d
BPROT_CONFIG0_REGION11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	298;"	d
BPROT_CONFIG0_REGION11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	263;"	d
BPROT_CONFIG0_REGION11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	299;"	d
BPROT_CONFIG0_REGION11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	264;"	d
BPROT_CONFIG0_REGION11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	297;"	d
BPROT_CONFIG0_REGION11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	262;"	d
BPROT_CONFIG0_REGION11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	296;"	d
BPROT_CONFIG0_REGION11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	261;"	d
BPROT_CONFIG0_REGION12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	292;"	d
BPROT_CONFIG0_REGION12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	257;"	d
BPROT_CONFIG0_REGION12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	293;"	d
BPROT_CONFIG0_REGION12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	258;"	d
BPROT_CONFIG0_REGION12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	291;"	d
BPROT_CONFIG0_REGION12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	256;"	d
BPROT_CONFIG0_REGION12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	290;"	d
BPROT_CONFIG0_REGION12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	255;"	d
BPROT_CONFIG0_REGION13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	286;"	d
BPROT_CONFIG0_REGION13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	251;"	d
BPROT_CONFIG0_REGION13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	287;"	d
BPROT_CONFIG0_REGION13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	252;"	d
BPROT_CONFIG0_REGION13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	285;"	d
BPROT_CONFIG0_REGION13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	250;"	d
BPROT_CONFIG0_REGION13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	284;"	d
BPROT_CONFIG0_REGION13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	249;"	d
BPROT_CONFIG0_REGION14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	280;"	d
BPROT_CONFIG0_REGION14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	245;"	d
BPROT_CONFIG0_REGION14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	281;"	d
BPROT_CONFIG0_REGION14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	246;"	d
BPROT_CONFIG0_REGION14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	279;"	d
BPROT_CONFIG0_REGION14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	244;"	d
BPROT_CONFIG0_REGION14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	278;"	d
BPROT_CONFIG0_REGION14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	243;"	d
BPROT_CONFIG0_REGION15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	274;"	d
BPROT_CONFIG0_REGION15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	239;"	d
BPROT_CONFIG0_REGION15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	275;"	d
BPROT_CONFIG0_REGION15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	240;"	d
BPROT_CONFIG0_REGION15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	273;"	d
BPROT_CONFIG0_REGION15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	238;"	d
BPROT_CONFIG0_REGION15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	272;"	d
BPROT_CONFIG0_REGION15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	237;"	d
BPROT_CONFIG0_REGION16_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	268;"	d
BPROT_CONFIG0_REGION16_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	233;"	d
BPROT_CONFIG0_REGION16_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	269;"	d
BPROT_CONFIG0_REGION16_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	234;"	d
BPROT_CONFIG0_REGION16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	267;"	d
BPROT_CONFIG0_REGION16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	232;"	d
BPROT_CONFIG0_REGION16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	266;"	d
BPROT_CONFIG0_REGION16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	231;"	d
BPROT_CONFIG0_REGION17_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	262;"	d
BPROT_CONFIG0_REGION17_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	227;"	d
BPROT_CONFIG0_REGION17_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	263;"	d
BPROT_CONFIG0_REGION17_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	228;"	d
BPROT_CONFIG0_REGION17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	261;"	d
BPROT_CONFIG0_REGION17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	226;"	d
BPROT_CONFIG0_REGION17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	260;"	d
BPROT_CONFIG0_REGION17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	225;"	d
BPROT_CONFIG0_REGION18_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	256;"	d
BPROT_CONFIG0_REGION18_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	221;"	d
BPROT_CONFIG0_REGION18_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	257;"	d
BPROT_CONFIG0_REGION18_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	222;"	d
BPROT_CONFIG0_REGION18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	255;"	d
BPROT_CONFIG0_REGION18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	220;"	d
BPROT_CONFIG0_REGION18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	254;"	d
BPROT_CONFIG0_REGION18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	219;"	d
BPROT_CONFIG0_REGION19_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	250;"	d
BPROT_CONFIG0_REGION19_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	215;"	d
BPROT_CONFIG0_REGION19_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	251;"	d
BPROT_CONFIG0_REGION19_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	216;"	d
BPROT_CONFIG0_REGION19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	249;"	d
BPROT_CONFIG0_REGION19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	214;"	d
BPROT_CONFIG0_REGION19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	248;"	d
BPROT_CONFIG0_REGION19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	213;"	d
BPROT_CONFIG0_REGION1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	358;"	d
BPROT_CONFIG0_REGION1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	323;"	d
BPROT_CONFIG0_REGION1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	359;"	d
BPROT_CONFIG0_REGION1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	324;"	d
BPROT_CONFIG0_REGION1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	357;"	d
BPROT_CONFIG0_REGION1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	322;"	d
BPROT_CONFIG0_REGION1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	356;"	d
BPROT_CONFIG0_REGION1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	321;"	d
BPROT_CONFIG0_REGION20_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	244;"	d
BPROT_CONFIG0_REGION20_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	209;"	d
BPROT_CONFIG0_REGION20_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	245;"	d
BPROT_CONFIG0_REGION20_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	210;"	d
BPROT_CONFIG0_REGION20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	243;"	d
BPROT_CONFIG0_REGION20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	208;"	d
BPROT_CONFIG0_REGION20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	242;"	d
BPROT_CONFIG0_REGION20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	207;"	d
BPROT_CONFIG0_REGION21_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	238;"	d
BPROT_CONFIG0_REGION21_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	203;"	d
BPROT_CONFIG0_REGION21_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	239;"	d
BPROT_CONFIG0_REGION21_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	204;"	d
BPROT_CONFIG0_REGION21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	237;"	d
BPROT_CONFIG0_REGION21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	202;"	d
BPROT_CONFIG0_REGION21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	236;"	d
BPROT_CONFIG0_REGION21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	201;"	d
BPROT_CONFIG0_REGION22_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	232;"	d
BPROT_CONFIG0_REGION22_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	197;"	d
BPROT_CONFIG0_REGION22_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	233;"	d
BPROT_CONFIG0_REGION22_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	198;"	d
BPROT_CONFIG0_REGION22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	231;"	d
BPROT_CONFIG0_REGION22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	196;"	d
BPROT_CONFIG0_REGION22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	230;"	d
BPROT_CONFIG0_REGION22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	195;"	d
BPROT_CONFIG0_REGION23_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	226;"	d
BPROT_CONFIG0_REGION23_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	191;"	d
BPROT_CONFIG0_REGION23_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	227;"	d
BPROT_CONFIG0_REGION23_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	192;"	d
BPROT_CONFIG0_REGION23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	225;"	d
BPROT_CONFIG0_REGION23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	190;"	d
BPROT_CONFIG0_REGION23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	224;"	d
BPROT_CONFIG0_REGION23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	189;"	d
BPROT_CONFIG0_REGION24_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	220;"	d
BPROT_CONFIG0_REGION24_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	185;"	d
BPROT_CONFIG0_REGION24_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	221;"	d
BPROT_CONFIG0_REGION24_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	186;"	d
BPROT_CONFIG0_REGION24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	219;"	d
BPROT_CONFIG0_REGION24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	184;"	d
BPROT_CONFIG0_REGION24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	218;"	d
BPROT_CONFIG0_REGION24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	183;"	d
BPROT_CONFIG0_REGION25_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	214;"	d
BPROT_CONFIG0_REGION25_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	179;"	d
BPROT_CONFIG0_REGION25_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	215;"	d
BPROT_CONFIG0_REGION25_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	180;"	d
BPROT_CONFIG0_REGION25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	213;"	d
BPROT_CONFIG0_REGION25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	178;"	d
BPROT_CONFIG0_REGION25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	212;"	d
BPROT_CONFIG0_REGION25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	177;"	d
BPROT_CONFIG0_REGION26_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	208;"	d
BPROT_CONFIG0_REGION26_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	173;"	d
BPROT_CONFIG0_REGION26_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	209;"	d
BPROT_CONFIG0_REGION26_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	174;"	d
BPROT_CONFIG0_REGION26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	207;"	d
BPROT_CONFIG0_REGION26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	172;"	d
BPROT_CONFIG0_REGION26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	206;"	d
BPROT_CONFIG0_REGION26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	171;"	d
BPROT_CONFIG0_REGION27_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	202;"	d
BPROT_CONFIG0_REGION27_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	167;"	d
BPROT_CONFIG0_REGION27_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	203;"	d
BPROT_CONFIG0_REGION27_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	168;"	d
BPROT_CONFIG0_REGION27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	201;"	d
BPROT_CONFIG0_REGION27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	166;"	d
BPROT_CONFIG0_REGION27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	200;"	d
BPROT_CONFIG0_REGION27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	165;"	d
BPROT_CONFIG0_REGION28_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	196;"	d
BPROT_CONFIG0_REGION28_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	161;"	d
BPROT_CONFIG0_REGION28_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	197;"	d
BPROT_CONFIG0_REGION28_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	162;"	d
BPROT_CONFIG0_REGION28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	195;"	d
BPROT_CONFIG0_REGION28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	160;"	d
BPROT_CONFIG0_REGION28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	194;"	d
BPROT_CONFIG0_REGION28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	159;"	d
BPROT_CONFIG0_REGION29_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	190;"	d
BPROT_CONFIG0_REGION29_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	155;"	d
BPROT_CONFIG0_REGION29_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	191;"	d
BPROT_CONFIG0_REGION29_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	156;"	d
BPROT_CONFIG0_REGION29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	189;"	d
BPROT_CONFIG0_REGION29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	154;"	d
BPROT_CONFIG0_REGION29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	188;"	d
BPROT_CONFIG0_REGION29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	153;"	d
BPROT_CONFIG0_REGION2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	352;"	d
BPROT_CONFIG0_REGION2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	317;"	d
BPROT_CONFIG0_REGION2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	353;"	d
BPROT_CONFIG0_REGION2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	318;"	d
BPROT_CONFIG0_REGION2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	351;"	d
BPROT_CONFIG0_REGION2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	316;"	d
BPROT_CONFIG0_REGION2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	350;"	d
BPROT_CONFIG0_REGION2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	315;"	d
BPROT_CONFIG0_REGION30_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	184;"	d
BPROT_CONFIG0_REGION30_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	149;"	d
BPROT_CONFIG0_REGION30_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	185;"	d
BPROT_CONFIG0_REGION30_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	150;"	d
BPROT_CONFIG0_REGION30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	183;"	d
BPROT_CONFIG0_REGION30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	148;"	d
BPROT_CONFIG0_REGION30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	182;"	d
BPROT_CONFIG0_REGION30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	147;"	d
BPROT_CONFIG0_REGION31_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	178;"	d
BPROT_CONFIG0_REGION31_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	143;"	d
BPROT_CONFIG0_REGION31_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	179;"	d
BPROT_CONFIG0_REGION31_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	144;"	d
BPROT_CONFIG0_REGION31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	177;"	d
BPROT_CONFIG0_REGION31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	142;"	d
BPROT_CONFIG0_REGION31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	176;"	d
BPROT_CONFIG0_REGION31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	141;"	d
BPROT_CONFIG0_REGION3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	346;"	d
BPROT_CONFIG0_REGION3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	311;"	d
BPROT_CONFIG0_REGION3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	347;"	d
BPROT_CONFIG0_REGION3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	312;"	d
BPROT_CONFIG0_REGION3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	345;"	d
BPROT_CONFIG0_REGION3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	310;"	d
BPROT_CONFIG0_REGION3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	344;"	d
BPROT_CONFIG0_REGION3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	309;"	d
BPROT_CONFIG0_REGION4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	340;"	d
BPROT_CONFIG0_REGION4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	305;"	d
BPROT_CONFIG0_REGION4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	341;"	d
BPROT_CONFIG0_REGION4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	306;"	d
BPROT_CONFIG0_REGION4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	339;"	d
BPROT_CONFIG0_REGION4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	304;"	d
BPROT_CONFIG0_REGION4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	338;"	d
BPROT_CONFIG0_REGION4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	303;"	d
BPROT_CONFIG0_REGION5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	334;"	d
BPROT_CONFIG0_REGION5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	299;"	d
BPROT_CONFIG0_REGION5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	335;"	d
BPROT_CONFIG0_REGION5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	300;"	d
BPROT_CONFIG0_REGION5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	333;"	d
BPROT_CONFIG0_REGION5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	298;"	d
BPROT_CONFIG0_REGION5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	332;"	d
BPROT_CONFIG0_REGION5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	297;"	d
BPROT_CONFIG0_REGION6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	328;"	d
BPROT_CONFIG0_REGION6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	293;"	d
BPROT_CONFIG0_REGION6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	329;"	d
BPROT_CONFIG0_REGION6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	294;"	d
BPROT_CONFIG0_REGION6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	327;"	d
BPROT_CONFIG0_REGION6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	292;"	d
BPROT_CONFIG0_REGION6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	326;"	d
BPROT_CONFIG0_REGION6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	291;"	d
BPROT_CONFIG0_REGION7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	322;"	d
BPROT_CONFIG0_REGION7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	287;"	d
BPROT_CONFIG0_REGION7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	323;"	d
BPROT_CONFIG0_REGION7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	288;"	d
BPROT_CONFIG0_REGION7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	321;"	d
BPROT_CONFIG0_REGION7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	286;"	d
BPROT_CONFIG0_REGION7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	320;"	d
BPROT_CONFIG0_REGION7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	285;"	d
BPROT_CONFIG0_REGION8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	316;"	d
BPROT_CONFIG0_REGION8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	281;"	d
BPROT_CONFIG0_REGION8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	317;"	d
BPROT_CONFIG0_REGION8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	282;"	d
BPROT_CONFIG0_REGION8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	315;"	d
BPROT_CONFIG0_REGION8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	280;"	d
BPROT_CONFIG0_REGION8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	314;"	d
BPROT_CONFIG0_REGION8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	279;"	d
BPROT_CONFIG0_REGION9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	310;"	d
BPROT_CONFIG0_REGION9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	275;"	d
BPROT_CONFIG0_REGION9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	311;"	d
BPROT_CONFIG0_REGION9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	276;"	d
BPROT_CONFIG0_REGION9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	309;"	d
BPROT_CONFIG0_REGION9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	274;"	d
BPROT_CONFIG0_REGION9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	308;"	d
BPROT_CONFIG0_REGION9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	273;"	d
BPROT_CONFIG1_REGION32_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	463;"	d
BPROT_CONFIG1_REGION32_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	524;"	d
BPROT_CONFIG1_REGION32_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	464;"	d
BPROT_CONFIG1_REGION32_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	525;"	d
BPROT_CONFIG1_REGION32_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	462;"	d
BPROT_CONFIG1_REGION32_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	523;"	d
BPROT_CONFIG1_REGION32_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	461;"	d
BPROT_CONFIG1_REGION32_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	522;"	d
BPROT_CONFIG1_REGION33_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	457;"	d
BPROT_CONFIG1_REGION33_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	518;"	d
BPROT_CONFIG1_REGION33_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	458;"	d
BPROT_CONFIG1_REGION33_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	519;"	d
BPROT_CONFIG1_REGION33_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	456;"	d
BPROT_CONFIG1_REGION33_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	517;"	d
BPROT_CONFIG1_REGION33_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	455;"	d
BPROT_CONFIG1_REGION33_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	516;"	d
BPROT_CONFIG1_REGION34_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	451;"	d
BPROT_CONFIG1_REGION34_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	512;"	d
BPROT_CONFIG1_REGION34_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	452;"	d
BPROT_CONFIG1_REGION34_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	513;"	d
BPROT_CONFIG1_REGION34_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	450;"	d
BPROT_CONFIG1_REGION34_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	511;"	d
BPROT_CONFIG1_REGION34_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	449;"	d
BPROT_CONFIG1_REGION34_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	510;"	d
BPROT_CONFIG1_REGION35_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	445;"	d
BPROT_CONFIG1_REGION35_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	506;"	d
BPROT_CONFIG1_REGION35_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	446;"	d
BPROT_CONFIG1_REGION35_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	507;"	d
BPROT_CONFIG1_REGION35_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	444;"	d
BPROT_CONFIG1_REGION35_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	505;"	d
BPROT_CONFIG1_REGION35_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	443;"	d
BPROT_CONFIG1_REGION35_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	504;"	d
BPROT_CONFIG1_REGION36_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	439;"	d
BPROT_CONFIG1_REGION36_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	500;"	d
BPROT_CONFIG1_REGION36_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	440;"	d
BPROT_CONFIG1_REGION36_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	501;"	d
BPROT_CONFIG1_REGION36_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	438;"	d
BPROT_CONFIG1_REGION36_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	499;"	d
BPROT_CONFIG1_REGION36_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	437;"	d
BPROT_CONFIG1_REGION36_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	498;"	d
BPROT_CONFIG1_REGION37_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	433;"	d
BPROT_CONFIG1_REGION37_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	494;"	d
BPROT_CONFIG1_REGION37_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	434;"	d
BPROT_CONFIG1_REGION37_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	495;"	d
BPROT_CONFIG1_REGION37_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	432;"	d
BPROT_CONFIG1_REGION37_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	493;"	d
BPROT_CONFIG1_REGION37_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	431;"	d
BPROT_CONFIG1_REGION37_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	492;"	d
BPROT_CONFIG1_REGION38_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	427;"	d
BPROT_CONFIG1_REGION38_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	488;"	d
BPROT_CONFIG1_REGION38_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	428;"	d
BPROT_CONFIG1_REGION38_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	489;"	d
BPROT_CONFIG1_REGION38_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	426;"	d
BPROT_CONFIG1_REGION38_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	487;"	d
BPROT_CONFIG1_REGION38_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	425;"	d
BPROT_CONFIG1_REGION38_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	486;"	d
BPROT_CONFIG1_REGION39_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	421;"	d
BPROT_CONFIG1_REGION39_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	482;"	d
BPROT_CONFIG1_REGION39_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	422;"	d
BPROT_CONFIG1_REGION39_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	483;"	d
BPROT_CONFIG1_REGION39_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	420;"	d
BPROT_CONFIG1_REGION39_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	481;"	d
BPROT_CONFIG1_REGION39_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	419;"	d
BPROT_CONFIG1_REGION39_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	480;"	d
BPROT_CONFIG1_REGION40_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	415;"	d
BPROT_CONFIG1_REGION40_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	476;"	d
BPROT_CONFIG1_REGION40_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	416;"	d
BPROT_CONFIG1_REGION40_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	477;"	d
BPROT_CONFIG1_REGION40_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	414;"	d
BPROT_CONFIG1_REGION40_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	475;"	d
BPROT_CONFIG1_REGION40_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	413;"	d
BPROT_CONFIG1_REGION40_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	474;"	d
BPROT_CONFIG1_REGION41_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	409;"	d
BPROT_CONFIG1_REGION41_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	470;"	d
BPROT_CONFIG1_REGION41_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	410;"	d
BPROT_CONFIG1_REGION41_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	471;"	d
BPROT_CONFIG1_REGION41_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	408;"	d
BPROT_CONFIG1_REGION41_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	469;"	d
BPROT_CONFIG1_REGION41_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	407;"	d
BPROT_CONFIG1_REGION41_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	468;"	d
BPROT_CONFIG1_REGION42_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	403;"	d
BPROT_CONFIG1_REGION42_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	464;"	d
BPROT_CONFIG1_REGION42_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	404;"	d
BPROT_CONFIG1_REGION42_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	465;"	d
BPROT_CONFIG1_REGION42_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	402;"	d
BPROT_CONFIG1_REGION42_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	463;"	d
BPROT_CONFIG1_REGION42_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	401;"	d
BPROT_CONFIG1_REGION42_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	462;"	d
BPROT_CONFIG1_REGION43_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	397;"	d
BPROT_CONFIG1_REGION43_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	458;"	d
BPROT_CONFIG1_REGION43_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	398;"	d
BPROT_CONFIG1_REGION43_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	459;"	d
BPROT_CONFIG1_REGION43_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	396;"	d
BPROT_CONFIG1_REGION43_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	457;"	d
BPROT_CONFIG1_REGION43_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	395;"	d
BPROT_CONFIG1_REGION43_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	456;"	d
BPROT_CONFIG1_REGION44_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	391;"	d
BPROT_CONFIG1_REGION44_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	452;"	d
BPROT_CONFIG1_REGION44_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	392;"	d
BPROT_CONFIG1_REGION44_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	453;"	d
BPROT_CONFIG1_REGION44_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	390;"	d
BPROT_CONFIG1_REGION44_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	451;"	d
BPROT_CONFIG1_REGION44_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	389;"	d
BPROT_CONFIG1_REGION44_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	450;"	d
BPROT_CONFIG1_REGION45_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	385;"	d
BPROT_CONFIG1_REGION45_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	446;"	d
BPROT_CONFIG1_REGION45_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	386;"	d
BPROT_CONFIG1_REGION45_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	447;"	d
BPROT_CONFIG1_REGION45_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	384;"	d
BPROT_CONFIG1_REGION45_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	445;"	d
BPROT_CONFIG1_REGION45_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	383;"	d
BPROT_CONFIG1_REGION45_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	444;"	d
BPROT_CONFIG1_REGION46_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	379;"	d
BPROT_CONFIG1_REGION46_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	440;"	d
BPROT_CONFIG1_REGION46_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	380;"	d
BPROT_CONFIG1_REGION46_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	441;"	d
BPROT_CONFIG1_REGION46_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	378;"	d
BPROT_CONFIG1_REGION46_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	439;"	d
BPROT_CONFIG1_REGION46_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	377;"	d
BPROT_CONFIG1_REGION46_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	438;"	d
BPROT_CONFIG1_REGION47_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	373;"	d
BPROT_CONFIG1_REGION47_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	434;"	d
BPROT_CONFIG1_REGION47_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	374;"	d
BPROT_CONFIG1_REGION47_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	435;"	d
BPROT_CONFIG1_REGION47_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	372;"	d
BPROT_CONFIG1_REGION47_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	433;"	d
BPROT_CONFIG1_REGION47_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	371;"	d
BPROT_CONFIG1_REGION47_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	432;"	d
BPROT_CONFIG1_REGION48_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	428;"	d
BPROT_CONFIG1_REGION48_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	429;"	d
BPROT_CONFIG1_REGION48_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	427;"	d
BPROT_CONFIG1_REGION48_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	426;"	d
BPROT_CONFIG1_REGION49_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	422;"	d
BPROT_CONFIG1_REGION49_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	423;"	d
BPROT_CONFIG1_REGION49_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	421;"	d
BPROT_CONFIG1_REGION49_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	420;"	d
BPROT_CONFIG1_REGION50_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	416;"	d
BPROT_CONFIG1_REGION50_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	417;"	d
BPROT_CONFIG1_REGION50_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	415;"	d
BPROT_CONFIG1_REGION50_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	414;"	d
BPROT_CONFIG1_REGION51_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	410;"	d
BPROT_CONFIG1_REGION51_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	411;"	d
BPROT_CONFIG1_REGION51_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	409;"	d
BPROT_CONFIG1_REGION51_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	408;"	d
BPROT_CONFIG1_REGION52_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	404;"	d
BPROT_CONFIG1_REGION52_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	405;"	d
BPROT_CONFIG1_REGION52_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	403;"	d
BPROT_CONFIG1_REGION52_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	402;"	d
BPROT_CONFIG1_REGION53_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	398;"	d
BPROT_CONFIG1_REGION53_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	399;"	d
BPROT_CONFIG1_REGION53_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	397;"	d
BPROT_CONFIG1_REGION53_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	396;"	d
BPROT_CONFIG1_REGION54_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	392;"	d
BPROT_CONFIG1_REGION54_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	393;"	d
BPROT_CONFIG1_REGION54_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	391;"	d
BPROT_CONFIG1_REGION54_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	390;"	d
BPROT_CONFIG1_REGION55_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	386;"	d
BPROT_CONFIG1_REGION55_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	387;"	d
BPROT_CONFIG1_REGION55_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	385;"	d
BPROT_CONFIG1_REGION55_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	384;"	d
BPROT_CONFIG1_REGION56_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	380;"	d
BPROT_CONFIG1_REGION56_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	381;"	d
BPROT_CONFIG1_REGION56_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	379;"	d
BPROT_CONFIG1_REGION56_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	378;"	d
BPROT_CONFIG1_REGION57_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	374;"	d
BPROT_CONFIG1_REGION57_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	375;"	d
BPROT_CONFIG1_REGION57_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	373;"	d
BPROT_CONFIG1_REGION57_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	372;"	d
BPROT_CONFIG1_REGION58_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	368;"	d
BPROT_CONFIG1_REGION58_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	369;"	d
BPROT_CONFIG1_REGION58_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	367;"	d
BPROT_CONFIG1_REGION58_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	366;"	d
BPROT_CONFIG1_REGION59_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	362;"	d
BPROT_CONFIG1_REGION59_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	363;"	d
BPROT_CONFIG1_REGION59_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	361;"	d
BPROT_CONFIG1_REGION59_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	360;"	d
BPROT_CONFIG1_REGION60_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	356;"	d
BPROT_CONFIG1_REGION60_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	357;"	d
BPROT_CONFIG1_REGION60_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	355;"	d
BPROT_CONFIG1_REGION60_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	354;"	d
BPROT_CONFIG1_REGION61_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	350;"	d
BPROT_CONFIG1_REGION61_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	351;"	d
BPROT_CONFIG1_REGION61_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	349;"	d
BPROT_CONFIG1_REGION61_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	348;"	d
BPROT_CONFIG1_REGION62_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	344;"	d
BPROT_CONFIG1_REGION62_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	345;"	d
BPROT_CONFIG1_REGION62_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	343;"	d
BPROT_CONFIG1_REGION62_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	342;"	d
BPROT_CONFIG1_REGION63_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	338;"	d
BPROT_CONFIG1_REGION63_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	339;"	d
BPROT_CONFIG1_REGION63_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	337;"	d
BPROT_CONFIG1_REGION63_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	336;"	d
BPROT_CONFIG2_REGION64_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	728;"	d
BPROT_CONFIG2_REGION64_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	729;"	d
BPROT_CONFIG2_REGION64_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	727;"	d
BPROT_CONFIG2_REGION64_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	726;"	d
BPROT_CONFIG2_REGION65_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	722;"	d
BPROT_CONFIG2_REGION65_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	723;"	d
BPROT_CONFIG2_REGION65_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	721;"	d
BPROT_CONFIG2_REGION65_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	720;"	d
BPROT_CONFIG2_REGION66_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	716;"	d
BPROT_CONFIG2_REGION66_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	717;"	d
BPROT_CONFIG2_REGION66_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	715;"	d
BPROT_CONFIG2_REGION66_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	714;"	d
BPROT_CONFIG2_REGION67_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	710;"	d
BPROT_CONFIG2_REGION67_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	711;"	d
BPROT_CONFIG2_REGION67_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	709;"	d
BPROT_CONFIG2_REGION67_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	708;"	d
BPROT_CONFIG2_REGION68_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	704;"	d
BPROT_CONFIG2_REGION68_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	705;"	d
BPROT_CONFIG2_REGION68_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	703;"	d
BPROT_CONFIG2_REGION68_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	702;"	d
BPROT_CONFIG2_REGION69_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	698;"	d
BPROT_CONFIG2_REGION69_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	699;"	d
BPROT_CONFIG2_REGION69_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	697;"	d
BPROT_CONFIG2_REGION69_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	696;"	d
BPROT_CONFIG2_REGION70_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	692;"	d
BPROT_CONFIG2_REGION70_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	693;"	d
BPROT_CONFIG2_REGION70_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	691;"	d
BPROT_CONFIG2_REGION70_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	690;"	d
BPROT_CONFIG2_REGION71_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	686;"	d
BPROT_CONFIG2_REGION71_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	687;"	d
BPROT_CONFIG2_REGION71_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	685;"	d
BPROT_CONFIG2_REGION71_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	684;"	d
BPROT_CONFIG2_REGION72_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	680;"	d
BPROT_CONFIG2_REGION72_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	681;"	d
BPROT_CONFIG2_REGION72_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	679;"	d
BPROT_CONFIG2_REGION72_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	678;"	d
BPROT_CONFIG2_REGION73_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	674;"	d
BPROT_CONFIG2_REGION73_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	675;"	d
BPROT_CONFIG2_REGION73_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	673;"	d
BPROT_CONFIG2_REGION73_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	672;"	d
BPROT_CONFIG2_REGION74_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	668;"	d
BPROT_CONFIG2_REGION74_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	669;"	d
BPROT_CONFIG2_REGION74_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	667;"	d
BPROT_CONFIG2_REGION74_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	666;"	d
BPROT_CONFIG2_REGION75_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	662;"	d
BPROT_CONFIG2_REGION75_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	663;"	d
BPROT_CONFIG2_REGION75_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	661;"	d
BPROT_CONFIG2_REGION75_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	660;"	d
BPROT_CONFIG2_REGION76_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	656;"	d
BPROT_CONFIG2_REGION76_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	657;"	d
BPROT_CONFIG2_REGION76_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	655;"	d
BPROT_CONFIG2_REGION76_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	654;"	d
BPROT_CONFIG2_REGION77_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	650;"	d
BPROT_CONFIG2_REGION77_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	651;"	d
BPROT_CONFIG2_REGION77_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	649;"	d
BPROT_CONFIG2_REGION77_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	648;"	d
BPROT_CONFIG2_REGION78_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	644;"	d
BPROT_CONFIG2_REGION78_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	645;"	d
BPROT_CONFIG2_REGION78_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	643;"	d
BPROT_CONFIG2_REGION78_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	642;"	d
BPROT_CONFIG2_REGION79_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	638;"	d
BPROT_CONFIG2_REGION79_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	639;"	d
BPROT_CONFIG2_REGION79_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	637;"	d
BPROT_CONFIG2_REGION79_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	636;"	d
BPROT_CONFIG2_REGION80_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	632;"	d
BPROT_CONFIG2_REGION80_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	633;"	d
BPROT_CONFIG2_REGION80_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	631;"	d
BPROT_CONFIG2_REGION80_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	630;"	d
BPROT_CONFIG2_REGION81_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	626;"	d
BPROT_CONFIG2_REGION81_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	627;"	d
BPROT_CONFIG2_REGION81_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	625;"	d
BPROT_CONFIG2_REGION81_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	624;"	d
BPROT_CONFIG2_REGION82_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	620;"	d
BPROT_CONFIG2_REGION82_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	621;"	d
BPROT_CONFIG2_REGION82_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	619;"	d
BPROT_CONFIG2_REGION82_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	618;"	d
BPROT_CONFIG2_REGION83_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	614;"	d
BPROT_CONFIG2_REGION83_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	615;"	d
BPROT_CONFIG2_REGION83_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	613;"	d
BPROT_CONFIG2_REGION83_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	612;"	d
BPROT_CONFIG2_REGION84_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	608;"	d
BPROT_CONFIG2_REGION84_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	609;"	d
BPROT_CONFIG2_REGION84_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	607;"	d
BPROT_CONFIG2_REGION84_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	606;"	d
BPROT_CONFIG2_REGION85_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	602;"	d
BPROT_CONFIG2_REGION85_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	603;"	d
BPROT_CONFIG2_REGION85_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	601;"	d
BPROT_CONFIG2_REGION85_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	600;"	d
BPROT_CONFIG2_REGION86_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	596;"	d
BPROT_CONFIG2_REGION86_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	597;"	d
BPROT_CONFIG2_REGION86_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	595;"	d
BPROT_CONFIG2_REGION86_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	594;"	d
BPROT_CONFIG2_REGION87_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	590;"	d
BPROT_CONFIG2_REGION87_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	591;"	d
BPROT_CONFIG2_REGION87_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	589;"	d
BPROT_CONFIG2_REGION87_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	588;"	d
BPROT_CONFIG2_REGION88_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	584;"	d
BPROT_CONFIG2_REGION88_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	585;"	d
BPROT_CONFIG2_REGION88_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	583;"	d
BPROT_CONFIG2_REGION88_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	582;"	d
BPROT_CONFIG2_REGION89_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	578;"	d
BPROT_CONFIG2_REGION89_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	579;"	d
BPROT_CONFIG2_REGION89_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	577;"	d
BPROT_CONFIG2_REGION89_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	576;"	d
BPROT_CONFIG2_REGION90_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	572;"	d
BPROT_CONFIG2_REGION90_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	573;"	d
BPROT_CONFIG2_REGION90_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	571;"	d
BPROT_CONFIG2_REGION90_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	570;"	d
BPROT_CONFIG2_REGION91_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	566;"	d
BPROT_CONFIG2_REGION91_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	567;"	d
BPROT_CONFIG2_REGION91_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	565;"	d
BPROT_CONFIG2_REGION91_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	564;"	d
BPROT_CONFIG2_REGION92_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	560;"	d
BPROT_CONFIG2_REGION92_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	561;"	d
BPROT_CONFIG2_REGION92_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	559;"	d
BPROT_CONFIG2_REGION92_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	558;"	d
BPROT_CONFIG2_REGION93_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	554;"	d
BPROT_CONFIG2_REGION93_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	555;"	d
BPROT_CONFIG2_REGION93_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	553;"	d
BPROT_CONFIG2_REGION93_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	552;"	d
BPROT_CONFIG2_REGION94_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	548;"	d
BPROT_CONFIG2_REGION94_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	549;"	d
BPROT_CONFIG2_REGION94_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	547;"	d
BPROT_CONFIG2_REGION94_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	546;"	d
BPROT_CONFIG2_REGION95_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	542;"	d
BPROT_CONFIG2_REGION95_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	543;"	d
BPROT_CONFIG2_REGION95_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	541;"	d
BPROT_CONFIG2_REGION95_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	540;"	d
BPROT_CONFIG3_REGION100_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	899;"	d
BPROT_CONFIG3_REGION100_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	900;"	d
BPROT_CONFIG3_REGION100_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	898;"	d
BPROT_CONFIG3_REGION100_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	897;"	d
BPROT_CONFIG3_REGION101_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	893;"	d
BPROT_CONFIG3_REGION101_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	894;"	d
BPROT_CONFIG3_REGION101_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	892;"	d
BPROT_CONFIG3_REGION101_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	891;"	d
BPROT_CONFIG3_REGION102_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	887;"	d
BPROT_CONFIG3_REGION102_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	888;"	d
BPROT_CONFIG3_REGION102_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	886;"	d
BPROT_CONFIG3_REGION102_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	885;"	d
BPROT_CONFIG3_REGION103_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	881;"	d
BPROT_CONFIG3_REGION103_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	882;"	d
BPROT_CONFIG3_REGION103_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	880;"	d
BPROT_CONFIG3_REGION103_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	879;"	d
BPROT_CONFIG3_REGION104_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	875;"	d
BPROT_CONFIG3_REGION104_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	876;"	d
BPROT_CONFIG3_REGION104_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	874;"	d
BPROT_CONFIG3_REGION104_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	873;"	d
BPROT_CONFIG3_REGION105_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	869;"	d
BPROT_CONFIG3_REGION105_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	870;"	d
BPROT_CONFIG3_REGION105_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	868;"	d
BPROT_CONFIG3_REGION105_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	867;"	d
BPROT_CONFIG3_REGION106_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	863;"	d
BPROT_CONFIG3_REGION106_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	864;"	d
BPROT_CONFIG3_REGION106_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	862;"	d
BPROT_CONFIG3_REGION106_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	861;"	d
BPROT_CONFIG3_REGION107_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	857;"	d
BPROT_CONFIG3_REGION107_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	858;"	d
BPROT_CONFIG3_REGION107_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	856;"	d
BPROT_CONFIG3_REGION107_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	855;"	d
BPROT_CONFIG3_REGION108_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	851;"	d
BPROT_CONFIG3_REGION108_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	852;"	d
BPROT_CONFIG3_REGION108_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	850;"	d
BPROT_CONFIG3_REGION108_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	849;"	d
BPROT_CONFIG3_REGION109_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	845;"	d
BPROT_CONFIG3_REGION109_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	846;"	d
BPROT_CONFIG3_REGION109_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	844;"	d
BPROT_CONFIG3_REGION109_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	843;"	d
BPROT_CONFIG3_REGION110_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	839;"	d
BPROT_CONFIG3_REGION110_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	840;"	d
BPROT_CONFIG3_REGION110_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	838;"	d
BPROT_CONFIG3_REGION110_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	837;"	d
BPROT_CONFIG3_REGION111_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	833;"	d
BPROT_CONFIG3_REGION111_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	834;"	d
BPROT_CONFIG3_REGION111_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	832;"	d
BPROT_CONFIG3_REGION111_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	831;"	d
BPROT_CONFIG3_REGION112_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	827;"	d
BPROT_CONFIG3_REGION112_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	828;"	d
BPROT_CONFIG3_REGION112_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	826;"	d
BPROT_CONFIG3_REGION112_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	825;"	d
BPROT_CONFIG3_REGION113_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	821;"	d
BPROT_CONFIG3_REGION113_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	822;"	d
BPROT_CONFIG3_REGION113_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	820;"	d
BPROT_CONFIG3_REGION113_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	819;"	d
BPROT_CONFIG3_REGION114_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	815;"	d
BPROT_CONFIG3_REGION114_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	816;"	d
BPROT_CONFIG3_REGION114_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	814;"	d
BPROT_CONFIG3_REGION114_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	813;"	d
BPROT_CONFIG3_REGION115_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	809;"	d
BPROT_CONFIG3_REGION115_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	810;"	d
BPROT_CONFIG3_REGION115_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	808;"	d
BPROT_CONFIG3_REGION115_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	807;"	d
BPROT_CONFIG3_REGION116_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	803;"	d
BPROT_CONFIG3_REGION116_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	804;"	d
BPROT_CONFIG3_REGION116_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	802;"	d
BPROT_CONFIG3_REGION116_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	801;"	d
BPROT_CONFIG3_REGION117_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	797;"	d
BPROT_CONFIG3_REGION117_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	798;"	d
BPROT_CONFIG3_REGION117_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	796;"	d
BPROT_CONFIG3_REGION117_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	795;"	d
BPROT_CONFIG3_REGION118_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	791;"	d
BPROT_CONFIG3_REGION118_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	792;"	d
BPROT_CONFIG3_REGION118_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	790;"	d
BPROT_CONFIG3_REGION118_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	789;"	d
BPROT_CONFIG3_REGION119_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	785;"	d
BPROT_CONFIG3_REGION119_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	786;"	d
BPROT_CONFIG3_REGION119_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	784;"	d
BPROT_CONFIG3_REGION119_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	783;"	d
BPROT_CONFIG3_REGION120_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	779;"	d
BPROT_CONFIG3_REGION120_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	780;"	d
BPROT_CONFIG3_REGION120_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	778;"	d
BPROT_CONFIG3_REGION120_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	777;"	d
BPROT_CONFIG3_REGION121_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	773;"	d
BPROT_CONFIG3_REGION121_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	774;"	d
BPROT_CONFIG3_REGION121_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	772;"	d
BPROT_CONFIG3_REGION121_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	771;"	d
BPROT_CONFIG3_REGION122_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	767;"	d
BPROT_CONFIG3_REGION122_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	768;"	d
BPROT_CONFIG3_REGION122_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	766;"	d
BPROT_CONFIG3_REGION122_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	765;"	d
BPROT_CONFIG3_REGION123_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	761;"	d
BPROT_CONFIG3_REGION123_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	762;"	d
BPROT_CONFIG3_REGION123_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	760;"	d
BPROT_CONFIG3_REGION123_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	759;"	d
BPROT_CONFIG3_REGION124_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	755;"	d
BPROT_CONFIG3_REGION124_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	756;"	d
BPROT_CONFIG3_REGION124_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	754;"	d
BPROT_CONFIG3_REGION124_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	753;"	d
BPROT_CONFIG3_REGION125_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	749;"	d
BPROT_CONFIG3_REGION125_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	750;"	d
BPROT_CONFIG3_REGION125_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	748;"	d
BPROT_CONFIG3_REGION125_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	747;"	d
BPROT_CONFIG3_REGION126_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	743;"	d
BPROT_CONFIG3_REGION126_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	744;"	d
BPROT_CONFIG3_REGION126_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	742;"	d
BPROT_CONFIG3_REGION126_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	741;"	d
BPROT_CONFIG3_REGION127_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	737;"	d
BPROT_CONFIG3_REGION127_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	738;"	d
BPROT_CONFIG3_REGION127_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	736;"	d
BPROT_CONFIG3_REGION127_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	735;"	d
BPROT_CONFIG3_REGION96_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	923;"	d
BPROT_CONFIG3_REGION96_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	924;"	d
BPROT_CONFIG3_REGION96_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	922;"	d
BPROT_CONFIG3_REGION96_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	921;"	d
BPROT_CONFIG3_REGION97_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	917;"	d
BPROT_CONFIG3_REGION97_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	918;"	d
BPROT_CONFIG3_REGION97_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	916;"	d
BPROT_CONFIG3_REGION97_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	915;"	d
BPROT_CONFIG3_REGION98_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	911;"	d
BPROT_CONFIG3_REGION98_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	912;"	d
BPROT_CONFIG3_REGION98_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	910;"	d
BPROT_CONFIG3_REGION98_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	909;"	d
BPROT_CONFIG3_REGION99_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	905;"	d
BPROT_CONFIG3_REGION99_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	906;"	d
BPROT_CONFIG3_REGION99_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	904;"	d
BPROT_CONFIG3_REGION99_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	903;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	473;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	534;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	472;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	533;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	471;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	532;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	470;"	d
BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	531;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	54;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	54;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	54;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	54;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	54;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	59;"	d
BPROT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	67;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	57;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	57;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	57;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	57;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	57;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	62;"	d
BPROT_REGIONS_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	70;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	56;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	56;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	56;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	56;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	56;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	61;"	d
BPROT_REGIONS_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	69;"	d
BREQUEST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  BREQUEST;                          \/*!< SETUP data, byte 1, bRequest                                          *\/$/;"	m	struct:__anon465
BSP_MS_TO_TICK	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	105;"	d	file:
BSP_MS_TO_TICK	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	105;"	d	file:
BSP_MS_TO_TICK	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	109;"	d	file:
BTN_ACTION_DISCONNECT	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	18;"	d	file:
BTN_ACTION_DISCONNECT	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	18;"	d	file:
BTN_ACTION_DISCONNECT	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	18;"	d	file:
BTN_ACTION_SLEEP	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	17;"	d	file:
BTN_ACTION_SLEEP	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	17;"	d	file:
BTN_ACTION_SLEEP	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	17;"	d	file:
BTN_ACTION_WHITELIST_OFF	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	19;"	d	file:
BTN_ACTION_WHITELIST_OFF	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	19;"	d	file:
BTN_ACTION_WHITELIST_OFF	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	19;"	d	file:
BTN_ID_DISCONNECT	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	13;"	d	file:
BTN_ID_DISCONNECT	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	13;"	d	file:
BTN_ID_DISCONNECT	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	13;"	d	file:
BTN_ID_SLEEP	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	12;"	d	file:
BTN_ID_SLEEP	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	12;"	d	file:
BTN_ID_SLEEP	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	12;"	d	file:
BTN_ID_WAKEUP	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	11;"	d	file:
BTN_ID_WAKEUP	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	11;"	d	file:
BTN_ID_WAKEUP	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	11;"	d	file:
BTN_ID_WAKEUP_BOND_DELETE	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	14;"	d	file:
BTN_ID_WAKEUP_BOND_DELETE	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	14;"	d	file:
BTN_ID_WAKEUP_BOND_DELETE	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	14;"	d	file:
BTN_ID_WHITELIST_OFF	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	15;"	d	file:
BTN_ID_WHITELIST_OFF	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	15;"	d	file:
BTN_ID_WHITELIST_OFF	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	15;"	d	file:
BUFFER_SIZE_DOWN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	72;"	d	file:
BUFFER_SIZE_DOWN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	37;"	d
BUFFER_SIZE_DOWN	.\SEGGER_RTT.c	86;"	d	file:
BUFFER_SIZE_DOWN	.\SEGGER_RTT_Conf.h	69;"	d
BUFFER_SIZE_UP	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	68;"	d	file:
BUFFER_SIZE_UP	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	36;"	d
BUFFER_SIZE_UP	.\SEGGER_RTT.c	82;"	d	file:
BUFFER_SIZE_UP	.\SEGGER_RTT_Conf.h	68;"	d
BUSSTATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  BUSSTATE;                          \/*!< Provides the logic state of the D+ and D- lines                       *\/$/;"	m	struct:__anon465
BUSY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  BUSY;                              \/*!< ADC busy register.                                                    *\/$/;"	m	struct:__anon203
BUTTON_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3068;"	d
BUTTON_ENABLED	.\app\inc\sdk_config.h	3068;"	d
BUTTON_ENABLED	.\sdk_config.h	3068;"	d
BufferSize	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^  unsigned  BufferSize;$/;"	m	struct:__anon594	file:
BusFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  BusFault_IRQn                 = -11,              \/*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address\/memory$/;"	e	enum:__anon223
BusFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  BusFault_IRQn                 = -11,              \/*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address\/memory$/;"	e	enum:__anon307
BusFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  BusFault_IRQn                 = -11,              \/*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address\/memory$/;"	e	enum:__anon368
C	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon81::__anon82
C	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon85::__anon86
C	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon92::__anon93
C	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon96::__anon97
C	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon104::__anon105
C	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon108::__anon109
C	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon122::__anon123
C	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon126::__anon127
C	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon141::__anon142
C	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon145::__anon146
C	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon160::__anon161
C	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon164::__anon165
C	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon173::__anon174
C	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon177::__anon178
CACR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CACR;                   \/*!< Offset: 0x29C (R\/W)  L1 Cache Control Register *\/$/;"	m	struct:__anon150
CAFE_RX_HANDLE_IRQHandler	.\app\src\ws_timeslot.c	27;"	d	file:
CAFE_RX_HANDLE_IRQPriority	.\app\src\ws_timeslot.c	28;"	d	file:
CAFE_RX_HANDLE_IRQn	.\app\src\ws_timeslot.c	26;"	d	file:
CALIB	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon91
CALIB	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon102
CALIB	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon115
CALIB	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon133
CALIB	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon152
CALIB	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon171
CALIB	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon184
CALL_HANDLER_ON_ERROR	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	68;"	d	file:
CALL_HANDLER_ON_ERROR	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	68;"	d	file:
CALL_HANDLER_ON_ERROR	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	68;"	d	file:
CC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CC[4];                             \/*!< Capture\/compare registers.                                            *\/$/;"	m	struct:__anon204
CC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CC[4];                             \/*!< Capture\/compare registers.                                            *\/$/;"	m	struct:__anon205
CC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CC[4];                             \/*!< Description collection[0]: Compare register 0                         *\/$/;"	m	struct:__anon286
CC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CC[6];                             \/*!< Description collection[0]: Capture\/Compare register 0                 *\/$/;"	m	struct:__anon285
CC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CC[4];                             \/*!< Description collection[0]: Compare register 0                         *\/$/;"	m	struct:__anon351
CC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CC[6];                             \/*!< Description collection[0]: Capture\/Compare register 0                 *\/$/;"	m	struct:__anon350
CC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CC[4];                             \/*!< Description collection[0]: Compare register 0                         *\/$/;"	m	struct:__anon444
CC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CC[6];                             \/*!< Description collection[0]: Capture\/Compare register 0                 *\/$/;"	m	struct:__anon443
CCACTRL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CCACTRL;                           \/*!< IEEE 802.15.4 Clear Channel Assessment Control                        *\/$/;"	m	struct:__anon431
CCM_AAR_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^CCM_AAR_IRQHandler$/;"	l
CCM_AAR_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^CCM_AAR_IRQHandler$/;"	l
CCM_AAR_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^CCM_AAR_IRQHandler$/;"	l
CCM_AAR_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^CCM_AAR_IRQHandler:$/;"	l
CCM_AAR_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  CCM_AAR_IRQn                  =  15,              \/*!<  15  CCM_AAR                                                          *\/$/;"	e	enum:__anon191
CCM_AAR_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  CCM_AAR_IRQn                  =  15,              \/*!<  15  CCM_AAR                                                          *\/$/;"	e	enum:__anon223
CCM_AAR_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  CCM_AAR_IRQn                  =  15,              \/*!<  15  CCM_AAR                                                          *\/$/;"	e	enum:__anon307
CCM_AAR_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  CCM_AAR_IRQn                  =  15,              \/*!<  15  CCM_AAR                                                          *\/$/;"	e	enum:__anon368
CCM_CNFPTR_CNFPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	631;"	d
CCM_CNFPTR_CNFPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	273;"	d
CCM_CNFPTR_CNFPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1031;"	d
CCM_CNFPTR_CNFPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	630;"	d
CCM_CNFPTR_CNFPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	272;"	d
CCM_CNFPTR_CNFPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1030;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	75;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	75;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	75;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	75;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	75;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	82;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	90;"	d
CCM_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	92;"	d
CCM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	302;"	d
CCM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	600;"	d
CCM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	242;"	d
CCM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1002;"	d
CCM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	303;"	d
CCM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	601;"	d
CCM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	243;"	d
CCM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1003;"	d
CCM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	301;"	d
CCM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	599;"	d
CCM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	241;"	d
CCM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1001;"	d
CCM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	300;"	d
CCM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	598;"	d
CCM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	240;"	d
CCM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1000;"	d
CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	519;"	d
CCM_EVENTS_ENDCRYPT_EVENTS_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	518;"	d
CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	512;"	d
CCM_EVENTS_ENDKSGEN_EVENTS_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	511;"	d
CCM_EVENTS_ERROR_EVENTS_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	526;"	d
CCM_EVENTS_ERROR_EVENTS_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	525;"	d
CCM_INPTR_INPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	638;"	d
CCM_INPTR_INPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	280;"	d
CCM_INPTR_INPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1038;"	d
CCM_INPTR_INPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	637;"	d
CCM_INPTR_INPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	279;"	d
CCM_INPTR_INPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1037;"	d
CCM_INTENCLR_ENDCRYPT_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	278;"	d
CCM_INTENCLR_ENDCRYPT_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	576;"	d
CCM_INTENCLR_ENDCRYPT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	218;"	d
CCM_INTENCLR_ENDCRYPT_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	978;"	d
CCM_INTENCLR_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	276;"	d
CCM_INTENCLR_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	574;"	d
CCM_INTENCLR_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	216;"	d
CCM_INTENCLR_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	976;"	d
CCM_INTENCLR_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	277;"	d
CCM_INTENCLR_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	575;"	d
CCM_INTENCLR_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	217;"	d
CCM_INTENCLR_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	977;"	d
CCM_INTENCLR_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	275;"	d
CCM_INTENCLR_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	573;"	d
CCM_INTENCLR_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	215;"	d
CCM_INTENCLR_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	975;"	d
CCM_INTENCLR_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	274;"	d
CCM_INTENCLR_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	572;"	d
CCM_INTENCLR_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	214;"	d
CCM_INTENCLR_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	974;"	d
CCM_INTENCLR_ENDKSGEN_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	285;"	d
CCM_INTENCLR_ENDKSGEN_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	583;"	d
CCM_INTENCLR_ENDKSGEN_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	225;"	d
CCM_INTENCLR_ENDKSGEN_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	985;"	d
CCM_INTENCLR_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	283;"	d
CCM_INTENCLR_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	581;"	d
CCM_INTENCLR_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	223;"	d
CCM_INTENCLR_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	983;"	d
CCM_INTENCLR_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	284;"	d
CCM_INTENCLR_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	582;"	d
CCM_INTENCLR_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	224;"	d
CCM_INTENCLR_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	984;"	d
CCM_INTENCLR_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	282;"	d
CCM_INTENCLR_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	580;"	d
CCM_INTENCLR_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	222;"	d
CCM_INTENCLR_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	982;"	d
CCM_INTENCLR_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	281;"	d
CCM_INTENCLR_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	579;"	d
CCM_INTENCLR_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	221;"	d
CCM_INTENCLR_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	981;"	d
CCM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	271;"	d
CCM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	569;"	d
CCM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	211;"	d
CCM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	971;"	d
CCM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	269;"	d
CCM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	567;"	d
CCM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	209;"	d
CCM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	969;"	d
CCM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	270;"	d
CCM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	568;"	d
CCM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	210;"	d
CCM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	970;"	d
CCM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	268;"	d
CCM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	566;"	d
CCM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	208;"	d
CCM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	968;"	d
CCM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	267;"	d
CCM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	565;"	d
CCM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	207;"	d
CCM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	967;"	d
CCM_INTENSET_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	252;"	d
CCM_INTENSET_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	550;"	d
CCM_INTENSET_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	192;"	d
CCM_INTENSET_ENDCRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	952;"	d
CCM_INTENSET_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	253;"	d
CCM_INTENSET_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	551;"	d
CCM_INTENSET_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	193;"	d
CCM_INTENSET_ENDCRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	953;"	d
CCM_INTENSET_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	251;"	d
CCM_INTENSET_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	549;"	d
CCM_INTENSET_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	191;"	d
CCM_INTENSET_ENDCRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	951;"	d
CCM_INTENSET_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	250;"	d
CCM_INTENSET_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	548;"	d
CCM_INTENSET_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	190;"	d
CCM_INTENSET_ENDCRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	950;"	d
CCM_INTENSET_ENDCRYPT_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	254;"	d
CCM_INTENSET_ENDCRYPT_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	552;"	d
CCM_INTENSET_ENDCRYPT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	194;"	d
CCM_INTENSET_ENDCRYPT_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	954;"	d
CCM_INTENSET_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	259;"	d
CCM_INTENSET_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	557;"	d
CCM_INTENSET_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	199;"	d
CCM_INTENSET_ENDKSGEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	959;"	d
CCM_INTENSET_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	260;"	d
CCM_INTENSET_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	558;"	d
CCM_INTENSET_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	200;"	d
CCM_INTENSET_ENDKSGEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	960;"	d
CCM_INTENSET_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	258;"	d
CCM_INTENSET_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	556;"	d
CCM_INTENSET_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	198;"	d
CCM_INTENSET_ENDKSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	958;"	d
CCM_INTENSET_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	257;"	d
CCM_INTENSET_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	555;"	d
CCM_INTENSET_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	197;"	d
CCM_INTENSET_ENDKSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	957;"	d
CCM_INTENSET_ENDKSGEN_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	261;"	d
CCM_INTENSET_ENDKSGEN_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	559;"	d
CCM_INTENSET_ENDKSGEN_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	201;"	d
CCM_INTENSET_ENDKSGEN_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	961;"	d
CCM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	245;"	d
CCM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	543;"	d
CCM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	185;"	d
CCM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	945;"	d
CCM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	246;"	d
CCM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	544;"	d
CCM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	186;"	d
CCM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	946;"	d
CCM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	244;"	d
CCM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	542;"	d
CCM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	184;"	d
CCM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	944;"	d
CCM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	243;"	d
CCM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	541;"	d
CCM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	183;"	d
CCM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	943;"	d
CCM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	247;"	d
CCM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	545;"	d
CCM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	187;"	d
CCM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	947;"	d
CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	659;"	d
CCM_MAXPACKETSIZE_MAXPACKETSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	301;"	d
CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	658;"	d
CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	300;"	d
CCM_MICSTATUS_MICSTATUS_CheckFailed	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	293;"	d
CCM_MICSTATUS_MICSTATUS_CheckFailed	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	591;"	d
CCM_MICSTATUS_MICSTATUS_CheckFailed	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	233;"	d
CCM_MICSTATUS_MICSTATUS_CheckFailed	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	993;"	d
CCM_MICSTATUS_MICSTATUS_CheckPassed	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	294;"	d
CCM_MICSTATUS_MICSTATUS_CheckPassed	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	592;"	d
CCM_MICSTATUS_MICSTATUS_CheckPassed	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	234;"	d
CCM_MICSTATUS_MICSTATUS_CheckPassed	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	994;"	d
CCM_MICSTATUS_MICSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	292;"	d
CCM_MICSTATUS_MICSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	590;"	d
CCM_MICSTATUS_MICSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	232;"	d
CCM_MICSTATUS_MICSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	992;"	d
CCM_MICSTATUS_MICSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	291;"	d
CCM_MICSTATUS_MICSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	589;"	d
CCM_MICSTATUS_MICSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	231;"	d
CCM_MICSTATUS_MICSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	991;"	d
CCM_MODE_DATARATE_125Kbps	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	617;"	d
CCM_MODE_DATARATE_125Kbps	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	259;"	d
CCM_MODE_DATARATE_1Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	615;"	d
CCM_MODE_DATARATE_1Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	257;"	d
CCM_MODE_DATARATE_1Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1017;"	d
CCM_MODE_DATARATE_2Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	616;"	d
CCM_MODE_DATARATE_2Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	258;"	d
CCM_MODE_DATARATE_2Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1018;"	d
CCM_MODE_DATARATE_500Kbps	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	618;"	d
CCM_MODE_DATARATE_500Kbps	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	260;"	d
CCM_MODE_DATARATE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	614;"	d
CCM_MODE_DATARATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	256;"	d
CCM_MODE_DATARATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1016;"	d
CCM_MODE_DATARATE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	613;"	d
CCM_MODE_DATARATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	255;"	d
CCM_MODE_DATARATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1015;"	d
CCM_MODE_LENGTH_Default	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	609;"	d
CCM_MODE_LENGTH_Default	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	251;"	d
CCM_MODE_LENGTH_Default	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1011;"	d
CCM_MODE_LENGTH_Extended	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	610;"	d
CCM_MODE_LENGTH_Extended	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	252;"	d
CCM_MODE_LENGTH_Extended	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1012;"	d
CCM_MODE_LENGTH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	608;"	d
CCM_MODE_LENGTH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	250;"	d
CCM_MODE_LENGTH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1010;"	d
CCM_MODE_LENGTH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	607;"	d
CCM_MODE_LENGTH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	249;"	d
CCM_MODE_LENGTH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1009;"	d
CCM_MODE_MODE_Decryption	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	312;"	d
CCM_MODE_MODE_Decryption	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	624;"	d
CCM_MODE_MODE_Decryption	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	266;"	d
CCM_MODE_MODE_Decryption	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1024;"	d
CCM_MODE_MODE_Encryption	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	311;"	d
CCM_MODE_MODE_Encryption	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	623;"	d
CCM_MODE_MODE_Encryption	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	265;"	d
CCM_MODE_MODE_Encryption	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1023;"	d
CCM_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	310;"	d
CCM_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	622;"	d
CCM_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	264;"	d
CCM_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1022;"	d
CCM_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	309;"	d
CCM_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	621;"	d
CCM_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	263;"	d
CCM_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1021;"	d
CCM_OUTPTR_OUTPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	645;"	d
CCM_OUTPTR_OUTPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	287;"	d
CCM_OUTPTR_OUTPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1045;"	d
CCM_OUTPTR_OUTPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	644;"	d
CCM_OUTPTR_OUTPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	286;"	d
CCM_OUTPTR_OUTPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1044;"	d
CCM_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	320;"	d
CCM_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	321;"	d
CCM_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	319;"	d
CCM_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	318;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	74;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	74;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	74;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	74;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	74;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	81;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	89;"	d
CCM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	91;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	669;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_125Kbps	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	311;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	667;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_1Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	309;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	668;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_2Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	310;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	670;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_500Kbps	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	312;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	666;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	308;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	665;"	d
CCM_RATEOVERRIDE_RATEOVERRIDE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	307;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	652;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	294;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1052;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	651;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	293;"	d
CCM_SCRATCHPTR_SCRATCHPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1051;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	236;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	534;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	176;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	936;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	237;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	535;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	177;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	937;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	235;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	533;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	175;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	935;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	234;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	532;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	174;"	d
CCM_SHORTS_ENDKSGEN_CRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	934;"	d
CCM_TASKS_CRYPT_TASKS_CRYPT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	491;"	d
CCM_TASKS_CRYPT_TASKS_CRYPT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	490;"	d
CCM_TASKS_KSGEN_TASKS_KSGEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	484;"	d
CCM_TASKS_KSGEN_TASKS_KSGEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	483;"	d
CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	505;"	d
CCM_TASKS_RATEOVERRIDE_TASKS_RATEOVERRIDE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	504;"	d
CCM_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	498;"	d
CCM_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	497;"	d
CCR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon90
CCR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon101
CCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon113
CCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon131
CCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon150
CCR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon169
CCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon182
CCSIDR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CCSIDR;                 \/*!< Offset: 0x080 (R\/ )  Cache Size ID Register *\/$/;"	m	struct:__anon150
CCSIDR_SETS	.\CMSIS_4\CMSIS\Include\core_cm7.h	2066;"	d
CCSIDR_WAYS	.\CMSIS_4\CMSIS\Include\core_cm7.h	2065;"	d
CFSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register *\/$/;"	m	struct:__anon113
CFSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register *\/$/;"	m	struct:__anon131
CFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register *\/$/;"	m	struct:__anon150
CFSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CFSR;                   \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register *\/$/;"	m	struct:__anon182
CH	.\nRF\CMSIS\Device\Include\nrf51.h	/^  PPI_CH_Type CH[16];                               \/*!< PPI Channel.                                                          *\/$/;"	m	struct:__anon217
CH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PPI_CH_Type CH[20];                               \/*!< PPI Channel                                                           *\/$/;"	m	struct:__anon302
CH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SAADC_CH_Type CH[8];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon284
CH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PPI_CH_Type CH[20];                               \/*!< PPI Channel                                                           *\/$/;"	m	struct:__anon366
CH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SAADC_CH_Type CH[8];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon349
CH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PPI_CH_Type CH[20];                               \/*!< PPI Channel                                                           *\/$/;"	m	struct:__anon461
CH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SAADC_CH_Type CH[8];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon442
CH0_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	142;"	d
CH0_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	588;"	d
CH0_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	157;"	d
CH0_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	203;"	d
CH0_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	143;"	d
CH0_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	589;"	d
CH0_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	158;"	d
CH0_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	204;"	d
CH10_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	162;"	d
CH10_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	608;"	d
CH10_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	177;"	d
CH10_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	223;"	d
CH10_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	163;"	d
CH10_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	609;"	d
CH10_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	178;"	d
CH10_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	224;"	d
CH11_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	164;"	d
CH11_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	610;"	d
CH11_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	179;"	d
CH11_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	225;"	d
CH11_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	165;"	d
CH11_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	611;"	d
CH11_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	180;"	d
CH11_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	226;"	d
CH12_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	166;"	d
CH12_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	612;"	d
CH12_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	181;"	d
CH12_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	227;"	d
CH12_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	167;"	d
CH12_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	613;"	d
CH12_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	182;"	d
CH12_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	228;"	d
CH13_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	168;"	d
CH13_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	614;"	d
CH13_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	183;"	d
CH13_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	229;"	d
CH13_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	169;"	d
CH13_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	615;"	d
CH13_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	184;"	d
CH13_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	230;"	d
CH14_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	170;"	d
CH14_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	616;"	d
CH14_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	185;"	d
CH14_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	231;"	d
CH14_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	171;"	d
CH14_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	617;"	d
CH14_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	186;"	d
CH14_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	232;"	d
CH15_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	172;"	d
CH15_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	618;"	d
CH15_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	187;"	d
CH15_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	233;"	d
CH15_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	173;"	d
CH15_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	619;"	d
CH15_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	188;"	d
CH15_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	234;"	d
CH1_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	144;"	d
CH1_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	590;"	d
CH1_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	159;"	d
CH1_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	205;"	d
CH1_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	145;"	d
CH1_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	591;"	d
CH1_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	160;"	d
CH1_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	206;"	d
CH2_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	146;"	d
CH2_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	592;"	d
CH2_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	161;"	d
CH2_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	207;"	d
CH2_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	147;"	d
CH2_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	593;"	d
CH2_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	162;"	d
CH2_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	208;"	d
CH3_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	148;"	d
CH3_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	594;"	d
CH3_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	163;"	d
CH3_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	209;"	d
CH3_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	149;"	d
CH3_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	595;"	d
CH3_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	164;"	d
CH3_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	210;"	d
CH4_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	150;"	d
CH4_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	596;"	d
CH4_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	165;"	d
CH4_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	211;"	d
CH4_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	151;"	d
CH4_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	597;"	d
CH4_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	166;"	d
CH4_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	212;"	d
CH5_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	152;"	d
CH5_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	598;"	d
CH5_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	167;"	d
CH5_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	213;"	d
CH5_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	153;"	d
CH5_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	599;"	d
CH5_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	168;"	d
CH5_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	214;"	d
CH6_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	154;"	d
CH6_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	600;"	d
CH6_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	169;"	d
CH6_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	215;"	d
CH6_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	155;"	d
CH6_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	601;"	d
CH6_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	170;"	d
CH6_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	216;"	d
CH7_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	156;"	d
CH7_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	602;"	d
CH7_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	171;"	d
CH7_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	217;"	d
CH7_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	157;"	d
CH7_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	603;"	d
CH7_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	172;"	d
CH7_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	218;"	d
CH8_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	158;"	d
CH8_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	604;"	d
CH8_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	173;"	d
CH8_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	219;"	d
CH8_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	159;"	d
CH8_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	605;"	d
CH8_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	174;"	d
CH8_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	220;"	d
CH9_EEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	160;"	d
CH9_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	606;"	d
CH9_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	175;"	d
CH9_EEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	221;"	d
CH9_TEP	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	161;"	d
CH9_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	607;"	d
CH9_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	176;"	d
CH9_TEP	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	222;"	d
CHANNELS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CHANNELS;                          \/*!< Enable channels.                                                      *\/$/;"	m	struct:__anon263
CHANNELS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CHANNELS;                          \/*!< Enable channels.                                                      *\/$/;"	m	struct:__anon412
CHEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CHEN;                              \/*!< Channel enable.                                                       *\/$/;"	m	struct:__anon217
CHEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CHEN;                              \/*!< Channel enable register                                               *\/$/;"	m	struct:__anon302
CHEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CHEN;                              \/*!< Channel enable register                                               *\/$/;"	m	struct:__anon366
CHEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CHEN;                              \/*!< Channel enable register                                               *\/$/;"	m	struct:__anon461
CHENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CHENCLR;                           \/*!< Channel enable clear.                                                 *\/$/;"	m	struct:__anon217
CHENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CHENCLR;                           \/*!< Channel enable clear register                                         *\/$/;"	m	struct:__anon302
CHENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CHENCLR;                           \/*!< Channel enable clear register                                         *\/$/;"	m	struct:__anon366
CHENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CHENCLR;                           \/*!< Channel enable clear register                                         *\/$/;"	m	struct:__anon461
CHENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CHENSET;                           \/*!< Channel enable set.                                                   *\/$/;"	m	struct:__anon217
CHENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CHENSET;                           \/*!< Channel enable set register                                           *\/$/;"	m	struct:__anon302
CHENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CHENSET;                           \/*!< Channel enable set register                                           *\/$/;"	m	struct:__anon366
CHENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CHENSET;                           \/*!< Channel enable set register                                           *\/$/;"	m	struct:__anon461
CHG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CHG[4];                            \/*!< Channel group configuration.                                          *\/$/;"	m	struct:__anon217
CHG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CHG[6];                            \/*!< Description collection[0]: Channel group 0                            *\/$/;"	m	struct:__anon302
CHG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CHG[6];                            \/*!< Description collection[0]: Channel group 0                            *\/$/;"	m	struct:__anon366
CHG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CHG[6];                            \/*!< Description collection[0]: Channel group 0                            *\/$/;"	m	struct:__anon461
CHG0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	175;"	d
CHG0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	622;"	d
CHG0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	191;"	d
CHG0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	237;"	d
CHG1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	176;"	d
CHG1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	623;"	d
CHG1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	192;"	d
CHG1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	238;"	d
CHG2	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	177;"	d
CHG2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	624;"	d
CHG2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	193;"	d
CHG2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	239;"	d
CHG3	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	178;"	d
CHG3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	625;"	d
CHG3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	194;"	d
CHG3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	240;"	d
CID0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon116
CID0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon134
CID0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon153
CID0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CID0;                   \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon185
CID1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon116
CID1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon134
CID1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon153
CID1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CID1;                   \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon185
CID2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon116
CID2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon134
CID2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon153
CID2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CID2;                   \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon185
CID3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon116
CID3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon134
CID3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon153
CID3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CID3;                   \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon185
CINSTRCONF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CINSTRCONF;                        \/*!< Custom instruction configuration register.                            *\/$/;"	m	struct:__anon466
CINSTRDAT0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CINSTRDAT0;                        \/*!< Custom instruction data register 0.                                   *\/$/;"	m	struct:__anon466
CINSTRDAT1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CINSTRDAT1;                        \/*!< Custom instruction data register 1.                                   *\/$/;"	m	struct:__anon466
CLAIMCLR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon119
CLAIMCLR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon137
CLAIMCLR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon156
CLAIMCLR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CLAIMCLR;               \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon188
CLAIMSET	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon119
CLAIMSET	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon137
CLAIMSET	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon156
CLAIMSET	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CLAIMSET;               \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon188
CLENR0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  CLENR0;                            \/*!< Length of code region 0 in bytes.                                     *\/$/;"	m	struct:__anon218
CLENR0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CLENR0;                            \/*!< Length of code region 0.                                              *\/$/;"	m	struct:__anon220
CLIDR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CLIDR;                  \/*!< Offset: 0x078 (R\/ )  Cache Level ID register *\/$/;"	m	struct:__anon150
CLK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CLK;                               \/*!< Pin number configuration for PDM CLK signal                           *\/$/;"	m	struct:__anon253
CLK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CLK;                               \/*!< Pin number configuration for PDM CLK signal                           *\/$/;"	m	struct:__anon332
CLK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CLK;                               \/*!< Pin number configuration for PDM CLK signal                           *\/$/;"	m	struct:__anon401
CLOCK_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	433;"	d
CLOCK_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	433;"	d
CLOCK_CONFIG_DEBUG_COLOR	.\sdk_config.h	433;"	d
CLOCK_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	417;"	d
CLOCK_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	417;"	d
CLOCK_CONFIG_INFO_COLOR	.\sdk_config.h	417;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	383;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	20;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	20;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	35;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	383;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	35;"	d
CLOCK_CONFIG_IRQ_PRIORITY	.\sdk_config.h	383;"	d
CLOCK_CONFIG_LF_RC_CAL_INTERVAL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	19;"	d
CLOCK_CONFIG_LF_RC_CAL_INTERVAL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	19;"	d
CLOCK_CONFIG_LF_SRC	.\RTE\_nrf51822_xxac_s130\sdk_config.h	370;"	d
CLOCK_CONFIG_LF_SRC	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	18;"	d
CLOCK_CONFIG_LF_SRC	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	18;"	d
CLOCK_CONFIG_LF_SRC	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	34;"	d
CLOCK_CONFIG_LF_SRC	.\app\inc\sdk_config.h	370;"	d
CLOCK_CONFIG_LF_SRC	.\app\nRF51822_xxAC\nrf_drv_config.h	34;"	d
CLOCK_CONFIG_LF_SRC	.\sdk_config.h	370;"	d
CLOCK_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	389;"	d
CLOCK_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	389;"	d
CLOCK_CONFIG_LOG_ENABLED	.\sdk_config.h	389;"	d
CLOCK_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	401;"	d
CLOCK_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	401;"	d
CLOCK_CONFIG_LOG_LEVEL	.\sdk_config.h	401;"	d
CLOCK_CONFIG_XTAL_FREQ	.\RTE\_nrf51822_xxac_s130\sdk_config.h	360;"	d
CLOCK_CONFIG_XTAL_FREQ	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	17;"	d
CLOCK_CONFIG_XTAL_FREQ	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	17;"	d
CLOCK_CONFIG_XTAL_FREQ	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	33;"	d
CLOCK_CONFIG_XTAL_FREQ	.\app\inc\sdk_config.h	360;"	d
CLOCK_CONFIG_XTAL_FREQ	.\app\nRF51822_xxAC\nrf_drv_config.h	33;"	d
CLOCK_CONFIG_XTAL_FREQ	.\sdk_config.h	360;"	d
CLOCK_CTIV_CTIV_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	463;"	d
CLOCK_CTIV_CTIV_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	901;"	d
CLOCK_CTIV_CTIV_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	501;"	d
CLOCK_CTIV_CTIV_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1206;"	d
CLOCK_CTIV_CTIV_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	462;"	d
CLOCK_CTIV_CTIV_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	900;"	d
CLOCK_CTIV_CTIV_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	500;"	d
CLOCK_CTIV_CTIV_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1205;"	d
CLOCK_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	350;"	d
CLOCK_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	30;"	d
CLOCK_ENABLED	.\app\inc\sdk_config.h	350;"	d
CLOCK_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	30;"	d
CLOCK_ENABLED	.\sdk_config.h	350;"	d
CLOCK_EVENTS_CTTO_EVENTS_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	751;"	d
CLOCK_EVENTS_CTTO_EVENTS_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	750;"	d
CLOCK_EVENTS_DONE_EVENTS_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	744;"	d
CLOCK_EVENTS_DONE_EVENTS_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	743;"	d
CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	730;"	d
CLOCK_EVENTS_HFCLKSTARTED_EVENTS_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	729;"	d
CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	737;"	d
CLOCK_EVENTS_LFCLKSTARTED_EVENTS_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	736;"	d
CLOCK_HFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	394;"	d
CLOCK_HFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	820;"	d
CLOCK_HFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	413;"	d
CLOCK_HFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1125;"	d
CLOCK_HFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	395;"	d
CLOCK_HFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	821;"	d
CLOCK_HFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	414;"	d
CLOCK_HFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1126;"	d
CLOCK_HFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	393;"	d
CLOCK_HFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	819;"	d
CLOCK_HFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	412;"	d
CLOCK_HFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1124;"	d
CLOCK_HFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	396;"	d
CLOCK_HFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	822;"	d
CLOCK_HFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	415;"	d
CLOCK_HFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1127;"	d
CLOCK_HFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	409;"	d
CLOCK_HFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	835;"	d
CLOCK_HFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	428;"	d
CLOCK_HFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1140;"	d
CLOCK_HFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	408;"	d
CLOCK_HFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	834;"	d
CLOCK_HFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	427;"	d
CLOCK_HFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1139;"	d
CLOCK_HFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	410;"	d
CLOCK_HFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	836;"	d
CLOCK_HFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	429;"	d
CLOCK_HFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1141;"	d
CLOCK_HFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	411;"	d
CLOCK_HFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	837;"	d
CLOCK_HFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	430;"	d
CLOCK_HFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1142;"	d
CLOCK_HFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	403;"	d
CLOCK_HFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	829;"	d
CLOCK_HFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	422;"	d
CLOCK_HFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1134;"	d
CLOCK_HFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	404;"	d
CLOCK_HFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	830;"	d
CLOCK_HFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	423;"	d
CLOCK_HFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1135;"	d
CLOCK_HFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	402;"	d
CLOCK_HFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	828;"	d
CLOCK_HFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	421;"	d
CLOCK_HFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1133;"	d
CLOCK_HFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	405;"	d
CLOCK_HFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	831;"	d
CLOCK_HFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	424;"	d
CLOCK_HFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1136;"	d
CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	494;"	d
CLOCK_HFXODEBOUNCE_HFXODEBOUNCE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	493;"	d
CLOCK_INTENCLR_CTSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	378;"	d
CLOCK_INTENCLR_CTSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	376;"	d
CLOCK_INTENCLR_CTSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	377;"	d
CLOCK_INTENCLR_CTSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	375;"	d
CLOCK_INTENCLR_CTSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	374;"	d
CLOCK_INTENCLR_CTSTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	371;"	d
CLOCK_INTENCLR_CTSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	369;"	d
CLOCK_INTENCLR_CTSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	370;"	d
CLOCK_INTENCLR_CTSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	368;"	d
CLOCK_INTENCLR_CTSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	367;"	d
CLOCK_INTENCLR_CTTO_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	366;"	d
CLOCK_INTENCLR_CTTO_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	792;"	d
CLOCK_INTENCLR_CTTO_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	385;"	d
CLOCK_INTENCLR_CTTO_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1097;"	d
CLOCK_INTENCLR_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	364;"	d
CLOCK_INTENCLR_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	790;"	d
CLOCK_INTENCLR_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	383;"	d
CLOCK_INTENCLR_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1095;"	d
CLOCK_INTENCLR_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	365;"	d
CLOCK_INTENCLR_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	791;"	d
CLOCK_INTENCLR_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	384;"	d
CLOCK_INTENCLR_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1096;"	d
CLOCK_INTENCLR_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	363;"	d
CLOCK_INTENCLR_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	789;"	d
CLOCK_INTENCLR_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	382;"	d
CLOCK_INTENCLR_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1094;"	d
CLOCK_INTENCLR_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	362;"	d
CLOCK_INTENCLR_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	788;"	d
CLOCK_INTENCLR_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	381;"	d
CLOCK_INTENCLR_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1093;"	d
CLOCK_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	373;"	d
CLOCK_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	799;"	d
CLOCK_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	392;"	d
CLOCK_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1104;"	d
CLOCK_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	371;"	d
CLOCK_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	797;"	d
CLOCK_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	390;"	d
CLOCK_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1102;"	d
CLOCK_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	372;"	d
CLOCK_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	798;"	d
CLOCK_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	391;"	d
CLOCK_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1103;"	d
CLOCK_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	370;"	d
CLOCK_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	796;"	d
CLOCK_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	389;"	d
CLOCK_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1101;"	d
CLOCK_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	369;"	d
CLOCK_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	795;"	d
CLOCK_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	388;"	d
CLOCK_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1100;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	387;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	813;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	406;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1118;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	385;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	811;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	404;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1116;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	386;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	812;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	405;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1117;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	384;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	810;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	403;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1115;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	383;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	809;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	402;"	d
CLOCK_INTENCLR_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1114;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	380;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	806;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	399;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1111;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	378;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	804;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	397;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1109;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	379;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	805;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	398;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1110;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	377;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	803;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	396;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1108;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	376;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	802;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	395;"	d
CLOCK_INTENCLR_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1107;"	d
CLOCK_INTENSET_CTSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	331;"	d
CLOCK_INTENSET_CTSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	332;"	d
CLOCK_INTENSET_CTSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	330;"	d
CLOCK_INTENSET_CTSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	329;"	d
CLOCK_INTENSET_CTSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	333;"	d
CLOCK_INTENSET_CTSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	324;"	d
CLOCK_INTENSET_CTSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	325;"	d
CLOCK_INTENSET_CTSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	323;"	d
CLOCK_INTENSET_CTSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	322;"	d
CLOCK_INTENSET_CTSTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	326;"	d
CLOCK_INTENSET_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	333;"	d
CLOCK_INTENSET_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	759;"	d
CLOCK_INTENSET_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	338;"	d
CLOCK_INTENSET_CTTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1064;"	d
CLOCK_INTENSET_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	334;"	d
CLOCK_INTENSET_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	760;"	d
CLOCK_INTENSET_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	339;"	d
CLOCK_INTENSET_CTTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1065;"	d
CLOCK_INTENSET_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	332;"	d
CLOCK_INTENSET_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	758;"	d
CLOCK_INTENSET_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	337;"	d
CLOCK_INTENSET_CTTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1063;"	d
CLOCK_INTENSET_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	331;"	d
CLOCK_INTENSET_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	757;"	d
CLOCK_INTENSET_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	336;"	d
CLOCK_INTENSET_CTTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1062;"	d
CLOCK_INTENSET_CTTO_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	335;"	d
CLOCK_INTENSET_CTTO_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	761;"	d
CLOCK_INTENSET_CTTO_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	340;"	d
CLOCK_INTENSET_CTTO_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1066;"	d
CLOCK_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	340;"	d
CLOCK_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	766;"	d
CLOCK_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	345;"	d
CLOCK_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1071;"	d
CLOCK_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	341;"	d
CLOCK_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	767;"	d
CLOCK_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	346;"	d
CLOCK_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1072;"	d
CLOCK_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	339;"	d
CLOCK_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	765;"	d
CLOCK_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	344;"	d
CLOCK_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1070;"	d
CLOCK_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	338;"	d
CLOCK_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	764;"	d
CLOCK_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	343;"	d
CLOCK_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1069;"	d
CLOCK_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	342;"	d
CLOCK_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	768;"	d
CLOCK_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	347;"	d
CLOCK_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1073;"	d
CLOCK_INTENSET_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	354;"	d
CLOCK_INTENSET_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	780;"	d
CLOCK_INTENSET_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	359;"	d
CLOCK_INTENSET_HFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1085;"	d
CLOCK_INTENSET_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	355;"	d
CLOCK_INTENSET_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	781;"	d
CLOCK_INTENSET_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	360;"	d
CLOCK_INTENSET_HFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1086;"	d
CLOCK_INTENSET_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	353;"	d
CLOCK_INTENSET_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	779;"	d
CLOCK_INTENSET_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	358;"	d
CLOCK_INTENSET_HFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1084;"	d
CLOCK_INTENSET_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	352;"	d
CLOCK_INTENSET_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	778;"	d
CLOCK_INTENSET_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	357;"	d
CLOCK_INTENSET_HFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1083;"	d
CLOCK_INTENSET_HFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	356;"	d
CLOCK_INTENSET_HFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	782;"	d
CLOCK_INTENSET_HFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	361;"	d
CLOCK_INTENSET_HFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1087;"	d
CLOCK_INTENSET_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	347;"	d
CLOCK_INTENSET_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	773;"	d
CLOCK_INTENSET_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	352;"	d
CLOCK_INTENSET_LFCLKSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1078;"	d
CLOCK_INTENSET_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	348;"	d
CLOCK_INTENSET_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	774;"	d
CLOCK_INTENSET_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	353;"	d
CLOCK_INTENSET_LFCLKSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1079;"	d
CLOCK_INTENSET_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	346;"	d
CLOCK_INTENSET_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	772;"	d
CLOCK_INTENSET_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	351;"	d
CLOCK_INTENSET_LFCLKSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1077;"	d
CLOCK_INTENSET_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	345;"	d
CLOCK_INTENSET_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	771;"	d
CLOCK_INTENSET_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	350;"	d
CLOCK_INTENSET_LFCLKSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1076;"	d
CLOCK_INTENSET_LFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	349;"	d
CLOCK_INTENSET_LFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	775;"	d
CLOCK_INTENSET_LFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	354;"	d
CLOCK_INTENSET_LFCLKSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1080;"	d
CLOCK_LFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	418;"	d
CLOCK_LFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	844;"	d
CLOCK_LFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	437;"	d
CLOCK_LFCLKRUN_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1149;"	d
CLOCK_LFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	419;"	d
CLOCK_LFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	845;"	d
CLOCK_LFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	438;"	d
CLOCK_LFCLKRUN_STATUS_NotTriggered	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1150;"	d
CLOCK_LFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	417;"	d
CLOCK_LFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	843;"	d
CLOCK_LFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	436;"	d
CLOCK_LFCLKRUN_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1148;"	d
CLOCK_LFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	420;"	d
CLOCK_LFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	846;"	d
CLOCK_LFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	439;"	d
CLOCK_LFCLKRUN_STATUS_Triggered	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1151;"	d
CLOCK_LFCLKSRCCOPY_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	443;"	d
CLOCK_LFCLKSRCCOPY_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	869;"	d
CLOCK_LFCLKSRCCOPY_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	462;"	d
CLOCK_LFCLKSRCCOPY_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1174;"	d
CLOCK_LFCLKSRCCOPY_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	442;"	d
CLOCK_LFCLKSRCCOPY_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	868;"	d
CLOCK_LFCLKSRCCOPY_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	461;"	d
CLOCK_LFCLKSRCCOPY_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1173;"	d
CLOCK_LFCLKSRCCOPY_SRC_RC	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	444;"	d
CLOCK_LFCLKSRCCOPY_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	870;"	d
CLOCK_LFCLKSRCCOPY_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	463;"	d
CLOCK_LFCLKSRCCOPY_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1175;"	d
CLOCK_LFCLKSRCCOPY_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	446;"	d
CLOCK_LFCLKSRCCOPY_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	872;"	d
CLOCK_LFCLKSRCCOPY_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	465;"	d
CLOCK_LFCLKSRCCOPY_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1177;"	d
CLOCK_LFCLKSRCCOPY_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	445;"	d
CLOCK_LFCLKSRCCOPY_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	871;"	d
CLOCK_LFCLKSRCCOPY_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	464;"	d
CLOCK_LFCLKSRCCOPY_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1176;"	d
CLOCK_LFCLKSRC_BYPASS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	886;"	d
CLOCK_LFCLKSRC_BYPASS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	479;"	d
CLOCK_LFCLKSRC_BYPASS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1191;"	d
CLOCK_LFCLKSRC_BYPASS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	887;"	d
CLOCK_LFCLKSRC_BYPASS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	480;"	d
CLOCK_LFCLKSRC_BYPASS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1192;"	d
CLOCK_LFCLKSRC_BYPASS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	885;"	d
CLOCK_LFCLKSRC_BYPASS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	478;"	d
CLOCK_LFCLKSRC_BYPASS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1190;"	d
CLOCK_LFCLKSRC_BYPASS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	884;"	d
CLOCK_LFCLKSRC_BYPASS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	477;"	d
CLOCK_LFCLKSRC_BYPASS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1189;"	d
CLOCK_LFCLKSRC_EXTERNAL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	880;"	d
CLOCK_LFCLKSRC_EXTERNAL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	473;"	d
CLOCK_LFCLKSRC_EXTERNAL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1185;"	d
CLOCK_LFCLKSRC_EXTERNAL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	881;"	d
CLOCK_LFCLKSRC_EXTERNAL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	474;"	d
CLOCK_LFCLKSRC_EXTERNAL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1186;"	d
CLOCK_LFCLKSRC_EXTERNAL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	879;"	d
CLOCK_LFCLKSRC_EXTERNAL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	472;"	d
CLOCK_LFCLKSRC_EXTERNAL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1184;"	d
CLOCK_LFCLKSRC_EXTERNAL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	878;"	d
CLOCK_LFCLKSRC_EXTERNAL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	471;"	d
CLOCK_LFCLKSRC_EXTERNAL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1183;"	d
CLOCK_LFCLKSRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	453;"	d
CLOCK_LFCLKSRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	891;"	d
CLOCK_LFCLKSRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	484;"	d
CLOCK_LFCLKSRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1196;"	d
CLOCK_LFCLKSRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	452;"	d
CLOCK_LFCLKSRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	890;"	d
CLOCK_LFCLKSRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	483;"	d
CLOCK_LFCLKSRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1195;"	d
CLOCK_LFCLKSRC_SRC_RC	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	454;"	d
CLOCK_LFCLKSRC_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	892;"	d
CLOCK_LFCLKSRC_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	485;"	d
CLOCK_LFCLKSRC_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1197;"	d
CLOCK_LFCLKSRC_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	456;"	d
CLOCK_LFCLKSRC_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	894;"	d
CLOCK_LFCLKSRC_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	487;"	d
CLOCK_LFCLKSRC_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1199;"	d
CLOCK_LFCLKSRC_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	455;"	d
CLOCK_LFCLKSRC_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	893;"	d
CLOCK_LFCLKSRC_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	486;"	d
CLOCK_LFCLKSRC_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1198;"	d
CLOCK_LFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	433;"	d
CLOCK_LFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	859;"	d
CLOCK_LFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	452;"	d
CLOCK_LFCLKSTAT_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1164;"	d
CLOCK_LFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	432;"	d
CLOCK_LFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	858;"	d
CLOCK_LFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	451;"	d
CLOCK_LFCLKSTAT_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1163;"	d
CLOCK_LFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	434;"	d
CLOCK_LFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	860;"	d
CLOCK_LFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	453;"	d
CLOCK_LFCLKSTAT_SRC_RC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1165;"	d
CLOCK_LFCLKSTAT_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	436;"	d
CLOCK_LFCLKSTAT_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	862;"	d
CLOCK_LFCLKSTAT_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	455;"	d
CLOCK_LFCLKSTAT_SRC_Synth	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1167;"	d
CLOCK_LFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	435;"	d
CLOCK_LFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	861;"	d
CLOCK_LFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	454;"	d
CLOCK_LFCLKSTAT_SRC_Xtal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1166;"	d
CLOCK_LFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	427;"	d
CLOCK_LFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	853;"	d
CLOCK_LFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	446;"	d
CLOCK_LFCLKSTAT_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1158;"	d
CLOCK_LFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	428;"	d
CLOCK_LFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	854;"	d
CLOCK_LFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	447;"	d
CLOCK_LFCLKSTAT_STATE_NotRunning	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1159;"	d
CLOCK_LFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	426;"	d
CLOCK_LFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	852;"	d
CLOCK_LFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	445;"	d
CLOCK_LFCLKSTAT_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1157;"	d
CLOCK_LFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	429;"	d
CLOCK_LFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	855;"	d
CLOCK_LFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	448;"	d
CLOCK_LFCLKSTAT_STATE_Running	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1160;"	d
CLOCK_LFRCMODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	532;"	d
CLOCK_LFRCMODE_MODE_Normal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	533;"	d
CLOCK_LFRCMODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	531;"	d
CLOCK_LFRCMODE_MODE_ULP	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	534;"	d
CLOCK_LFRCMODE_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	526;"	d
CLOCK_LFRCMODE_STATUS_Normal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	527;"	d
CLOCK_LFRCMODE_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	525;"	d
CLOCK_LFRCMODE_STATUS_ULP	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	528;"	d
CLOCK_TASKS_CAL_TASKS_CAL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	709;"	d
CLOCK_TASKS_CAL_TASKS_CAL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	708;"	d
CLOCK_TASKS_CTSTART_TASKS_CTSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	716;"	d
CLOCK_TASKS_CTSTART_TASKS_CTSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	715;"	d
CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	723;"	d
CLOCK_TASKS_CTSTOP_TASKS_CTSTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	722;"	d
CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	681;"	d
CLOCK_TASKS_HFCLKSTART_TASKS_HFCLKSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	680;"	d
CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	688;"	d
CLOCK_TASKS_HFCLKSTOP_TASKS_HFCLKSTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	687;"	d
CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	695;"	d
CLOCK_TASKS_LFCLKSTART_TASKS_LFCLKSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	694;"	d
CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	702;"	d
CLOCK_TASKS_LFCLKSTOP_TASKS_LFCLKSTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	701;"	d
CLOCK_TRACECONFIG_TRACEMUX_GPIO	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	509;"	d
CLOCK_TRACECONFIG_TRACEMUX_GPIO	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1214;"	d
CLOCK_TRACECONFIG_TRACEMUX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	508;"	d
CLOCK_TRACECONFIG_TRACEMUX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1213;"	d
CLOCK_TRACECONFIG_TRACEMUX_Parallel	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	511;"	d
CLOCK_TRACECONFIG_TRACEMUX_Parallel	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1216;"	d
CLOCK_TRACECONFIG_TRACEMUX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	507;"	d
CLOCK_TRACECONFIG_TRACEMUX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1212;"	d
CLOCK_TRACECONFIG_TRACEMUX_Serial	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	510;"	d
CLOCK_TRACECONFIG_TRACEMUX_Serial	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1215;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	517;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1222;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	516;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1221;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	519;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1224;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	518;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1223;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	515;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1220;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	514;"	d
CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1219;"	d
CLOCK_XTALFREQ_XTALFREQ_16MHz	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	472;"	d
CLOCK_XTALFREQ_XTALFREQ_32MHz	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	471;"	d
CLOCK_XTALFREQ_XTALFREQ_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	470;"	d
CLOCK_XTALFREQ_XTALFREQ_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	469;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	419;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	423;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	427;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	431;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	435;"	d
CMSIS_UNUSED	.\CMSIS_4\CMSIS\Include\arm_math.h	439;"	d
CMSIS_device_header	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_nrf51822_xxab\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_nrf52832\RTE_Components.h	17;"	d
CMSIS_device_header	.\RTE\_s312_hex\RTE_Components.h	17;"	d
CNFPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CNFPTR;                            \/*!< Pointer to a data structure holding AES key and NONCE vector.         *\/$/;"	m	struct:__anon210
CNFPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CNFPTR;                            \/*!< Pointer to data structure holding AES key and NONCE vector            *\/$/;"	m	struct:__anon290
CNFPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CNFPTR;                            \/*!< Pointer to data structure holding AES key and NONCE vector            *\/$/;"	m	struct:__anon355
CNFPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CNFPTR;                            \/*!< Pointer to data structure holding AES key and NONCE vector            *\/$/;"	m	struct:__anon448
CNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CNT;                               \/*!< Description cluster[0]: Amount of values (duty cycles) in this$/;"	m	struct:__anon251
CNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CNT;                               \/*!< Description cluster[0]: Amount of values (duty cycles) in this$/;"	m	struct:__anon330
CNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CNT;                               \/*!< Description cluster[0]: Amount of values (duty cycles) in this$/;"	m	struct:__anon399
CNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CNT;                               \/*!< Read transfer length                                                  *\/$/;"	m	struct:__anon423
CNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CNT;                               \/*!< Write transfer length                                                 *\/$/;"	m	struct:__anon424
CODEPAGESIZE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  CODEPAGESIZE;                      \/*!< Code memory page size in bytes.                                       *\/$/;"	m	struct:__anon218
CODEPAGESIZE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  CODEPAGESIZE;                      \/*!< Code memory page size                                                 *\/$/;"	m	struct:__anon268
CODEPAGESIZE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  CODEPAGESIZE;                      \/*!< Code memory page size                                                 *\/$/;"	m	struct:__anon337
CODEPAGESIZE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  CODEPAGESIZE;                      \/*!< Code memory page size                                                 *\/$/;"	m	struct:__anon427
CODESIZE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  CODESIZE;                          \/*!< Code memory size in pages.                                            *\/$/;"	m	struct:__anon218
CODESIZE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  CODESIZE;                          \/*!< Code memory size                                                      *\/$/;"	m	struct:__anon268
CODESIZE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  CODESIZE;                          \/*!< Code memory size                                                      *\/$/;"	m	struct:__anon337
CODESIZE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  CODESIZE;                          \/*!< Code memory size                                                      *\/$/;"	m	struct:__anon427
COMMON_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1209;"	d
COMMON_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1209;"	d
COMMON_CONFIG_DEBUG_COLOR	.\sdk_config.h	1209;"	d
COMMON_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1193;"	d
COMMON_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1193;"	d
COMMON_CONFIG_INFO_COLOR	.\sdk_config.h	1193;"	d
COMMON_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1165;"	d
COMMON_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1165;"	d
COMMON_CONFIG_LOG_ENABLED	.\sdk_config.h	1165;"	d
COMMON_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1177;"	d
COMMON_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1177;"	d
COMMON_CONFIG_LOG_LEVEL	.\sdk_config.h	1177;"	d
COMP0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon118
COMP0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon136
COMP0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon155
COMP0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t COMP0;                  \/*!< Offset: 0x020 (R\/W)  Comparator Register 0 *\/$/;"	m	struct:__anon187
COMP1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon118
COMP1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon136
COMP1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon155
COMP1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t COMP1;                  \/*!< Offset: 0x030 (R\/W)  Comparator Register 1 *\/$/;"	m	struct:__anon187
COMP2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon118
COMP2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon136
COMP2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon155
COMP2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t COMP2;                  \/*!< Offset: 0x040 (R\/W)  Comparator Register 2 *\/$/;"	m	struct:__anon187
COMP3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon118
COMP3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon136
COMP3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon155
COMP3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t COMP3;                  \/*!< Offset: 0x050 (R\/W)  Comparator Register 3 *\/$/;"	m	struct:__anon187
COMP_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	574;"	d
COMP_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	574;"	d
COMP_CONFIG_DEBUG_COLOR	.\sdk_config.h	574;"	d
COMP_CONFIG_HYST	.\RTE\_nrf51822_xxac_s130\sdk_config.h	485;"	d
COMP_CONFIG_HYST	.\app\inc\sdk_config.h	485;"	d
COMP_CONFIG_HYST	.\sdk_config.h	485;"	d
COMP_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	558;"	d
COMP_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	558;"	d
COMP_CONFIG_INFO_COLOR	.\sdk_config.h	558;"	d
COMP_CONFIG_INPUT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	511;"	d
COMP_CONFIG_INPUT	.\app\inc\sdk_config.h	511;"	d
COMP_CONFIG_INPUT	.\sdk_config.h	511;"	d
COMP_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	524;"	d
COMP_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	524;"	d
COMP_CONFIG_IRQ_PRIORITY	.\sdk_config.h	524;"	d
COMP_CONFIG_ISOURCE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	496;"	d
COMP_CONFIG_ISOURCE	.\app\inc\sdk_config.h	496;"	d
COMP_CONFIG_ISOURCE	.\sdk_config.h	496;"	d
COMP_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	530;"	d
COMP_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	530;"	d
COMP_CONFIG_LOG_ENABLED	.\sdk_config.h	530;"	d
COMP_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	542;"	d
COMP_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	542;"	d
COMP_CONFIG_LOG_LEVEL	.\sdk_config.h	542;"	d
COMP_CONFIG_MAIN_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	466;"	d
COMP_CONFIG_MAIN_MODE	.\app\inc\sdk_config.h	466;"	d
COMP_CONFIG_MAIN_MODE	.\sdk_config.h	466;"	d
COMP_CONFIG_REF	.\RTE\_nrf51822_xxac_s130\sdk_config.h	457;"	d
COMP_CONFIG_REF	.\app\inc\sdk_config.h	457;"	d
COMP_CONFIG_REF	.\sdk_config.h	457;"	d
COMP_CONFIG_SPEED_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	476;"	d
COMP_CONFIG_SPEED_MODE	.\app\inc\sdk_config.h	476;"	d
COMP_CONFIG_SPEED_MODE	.\sdk_config.h	476;"	d
COMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	186;"	d
COMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	239;"	d
COMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	245;"	d
COMP_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	445;"	d
COMP_ENABLED	.\app\inc\sdk_config.h	445;"	d
COMP_ENABLED	.\sdk_config.h	445;"	d
COMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1093;"	d
COMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	677;"	d
COMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1367;"	d
COMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1094;"	d
COMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	678;"	d
COMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1368;"	d
COMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1092;"	d
COMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	676;"	d
COMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1366;"	d
COMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1091;"	d
COMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	675;"	d
COMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1365;"	d
COMP_EVENTS_CROSS_EVENTS_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	954;"	d
COMP_EVENTS_CROSS_EVENTS_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	953;"	d
COMP_EVENTS_DOWN_EVENTS_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	940;"	d
COMP_EVENTS_DOWN_EVENTS_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	939;"	d
COMP_EVENTS_READY_EVENTS_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	933;"	d
COMP_EVENTS_READY_EVENTS_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	932;"	d
COMP_EVENTS_UP_EVENTS_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	947;"	d
COMP_EVENTS_UP_EVENTS_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	946;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1129;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	713;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1403;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1130;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	714;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1404;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1131;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	715;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference3	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1132;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	716;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1133;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	717;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference5	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1134;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	718;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference6	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1135;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	719;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference7	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1136;"	d
COMP_EXTREFSEL_EXTREFSEL_AnalogReference7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	720;"	d
COMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1128;"	d
COMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	712;"	d
COMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1402;"	d
COMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1127;"	d
COMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	711;"	d
COMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1401;"	d
COMP_HYST_HYST_Hyst50mV	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1172;"	d
COMP_HYST_HYST_Hyst50mV	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	756;"	d
COMP_HYST_HYST_Hyst50mV	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1440;"	d
COMP_HYST_HYST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1170;"	d
COMP_HYST_HYST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	754;"	d
COMP_HYST_HYST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1438;"	d
COMP_HYST_HYST_NoHyst	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1171;"	d
COMP_HYST_HYST_NoHyst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	755;"	d
COMP_HYST_HYST_NoHyst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1439;"	d
COMP_HYST_HYST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1169;"	d
COMP_HYST_HYST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	753;"	d
COMP_HYST_HYST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1437;"	d
COMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1055;"	d
COMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	639;"	d
COMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1329;"	d
COMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1053;"	d
COMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	637;"	d
COMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1327;"	d
COMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1054;"	d
COMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	638;"	d
COMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1328;"	d
COMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1052;"	d
COMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	636;"	d
COMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1326;"	d
COMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1051;"	d
COMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	635;"	d
COMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1325;"	d
COMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1069;"	d
COMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	653;"	d
COMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1343;"	d
COMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1067;"	d
COMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	651;"	d
COMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1341;"	d
COMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1068;"	d
COMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	652;"	d
COMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1342;"	d
COMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1066;"	d
COMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	650;"	d
COMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1340;"	d
COMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1065;"	d
COMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	649;"	d
COMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1339;"	d
COMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1076;"	d
COMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	660;"	d
COMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1350;"	d
COMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1074;"	d
COMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	658;"	d
COMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1348;"	d
COMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1075;"	d
COMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	659;"	d
COMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1349;"	d
COMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1073;"	d
COMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	657;"	d
COMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1347;"	d
COMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1072;"	d
COMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	656;"	d
COMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1346;"	d
COMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1062;"	d
COMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	646;"	d
COMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1336;"	d
COMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1060;"	d
COMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	644;"	d
COMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1334;"	d
COMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1061;"	d
COMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	645;"	d
COMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1335;"	d
COMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1059;"	d
COMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	643;"	d
COMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1333;"	d
COMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1058;"	d
COMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	642;"	d
COMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1332;"	d
COMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1022;"	d
COMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	606;"	d
COMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1296;"	d
COMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1023;"	d
COMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	607;"	d
COMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1297;"	d
COMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1021;"	d
COMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	605;"	d
COMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1295;"	d
COMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1020;"	d
COMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	604;"	d
COMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1294;"	d
COMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1024;"	d
COMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	608;"	d
COMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1298;"	d
COMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1036;"	d
COMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	620;"	d
COMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1310;"	d
COMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1037;"	d
COMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	621;"	d
COMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1311;"	d
COMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1035;"	d
COMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	619;"	d
COMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1309;"	d
COMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1034;"	d
COMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	618;"	d
COMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1308;"	d
COMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1038;"	d
COMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	622;"	d
COMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1312;"	d
COMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1043;"	d
COMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	627;"	d
COMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1317;"	d
COMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1044;"	d
COMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	628;"	d
COMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1318;"	d
COMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1042;"	d
COMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	626;"	d
COMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1316;"	d
COMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1041;"	d
COMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	625;"	d
COMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1315;"	d
COMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1045;"	d
COMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	629;"	d
COMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1319;"	d
COMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1029;"	d
COMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	613;"	d
COMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1303;"	d
COMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1030;"	d
COMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	614;"	d
COMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1304;"	d
COMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1028;"	d
COMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	612;"	d
COMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1302;"	d
COMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1027;"	d
COMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	611;"	d
COMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1301;"	d
COMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1031;"	d
COMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	615;"	d
COMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1305;"	d
COMP_INTEN_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	995;"	d
COMP_INTEN_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	579;"	d
COMP_INTEN_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1269;"	d
COMP_INTEN_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	996;"	d
COMP_INTEN_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	580;"	d
COMP_INTEN_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1270;"	d
COMP_INTEN_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	994;"	d
COMP_INTEN_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	578;"	d
COMP_INTEN_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1268;"	d
COMP_INTEN_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	993;"	d
COMP_INTEN_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	577;"	d
COMP_INTEN_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1267;"	d
COMP_INTEN_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1007;"	d
COMP_INTEN_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	591;"	d
COMP_INTEN_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1281;"	d
COMP_INTEN_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1008;"	d
COMP_INTEN_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	592;"	d
COMP_INTEN_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1282;"	d
COMP_INTEN_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1006;"	d
COMP_INTEN_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	590;"	d
COMP_INTEN_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1280;"	d
COMP_INTEN_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1005;"	d
COMP_INTEN_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	589;"	d
COMP_INTEN_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1279;"	d
COMP_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1013;"	d
COMP_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	597;"	d
COMP_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1287;"	d
COMP_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1014;"	d
COMP_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	598;"	d
COMP_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1288;"	d
COMP_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1012;"	d
COMP_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	596;"	d
COMP_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1286;"	d
COMP_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1011;"	d
COMP_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	595;"	d
COMP_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1285;"	d
COMP_INTEN_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1001;"	d
COMP_INTEN_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	585;"	d
COMP_INTEN_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1275;"	d
COMP_INTEN_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1002;"	d
COMP_INTEN_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	586;"	d
COMP_INTEN_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1276;"	d
COMP_INTEN_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1000;"	d
COMP_INTEN_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	584;"	d
COMP_INTEN_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1274;"	d
COMP_INTEN_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	999;"	d
COMP_INTEN_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	583;"	d
COMP_INTEN_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1273;"	d
COMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  COMP_IRQn                     =  19,              \/*!<  19  COMP                                                             *\/$/;"	e	enum:__anon307
COMP_ISOURCE_ISOURCE_Ien10mA	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1451;"	d
COMP_ISOURCE_ISOURCE_Ien2mA5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1449;"	d
COMP_ISOURCE_ISOURCE_Ien5mA	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1450;"	d
COMP_ISOURCE_ISOURCE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1447;"	d
COMP_ISOURCE_ISOURCE_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1448;"	d
COMP_ISOURCE_ISOURCE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1446;"	d
COMP_LPCOMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	48;"	d
COMP_LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  COMP_LPCOMP_IRQn              =  19,              \/*!<  19  COMP_LPCOMP                                                      *\/$/;"	e	enum:__anon223
COMP_LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  COMP_LPCOMP_IRQn              =  19,              \/*!<  19  COMP_LPCOMP                                                      *\/$/;"	e	enum:__anon368
COMP_LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	57;"	d
COMP_MODE_MAIN_Diff	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1156;"	d
COMP_MODE_MAIN_Diff	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	740;"	d
COMP_MODE_MAIN_Diff	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1424;"	d
COMP_MODE_MAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1154;"	d
COMP_MODE_MAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	738;"	d
COMP_MODE_MAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1422;"	d
COMP_MODE_MAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1153;"	d
COMP_MODE_MAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	737;"	d
COMP_MODE_MAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1421;"	d
COMP_MODE_MAIN_SE	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1155;"	d
COMP_MODE_MAIN_SE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	739;"	d
COMP_MODE_MAIN_SE	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1423;"	d
COMP_MODE_SP_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1163;"	d
COMP_MODE_SP_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	747;"	d
COMP_MODE_SP_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1431;"	d
COMP_MODE_SP_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1161;"	d
COMP_MODE_SP_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	745;"	d
COMP_MODE_SP_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1429;"	d
COMP_MODE_SP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1160;"	d
COMP_MODE_SP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	744;"	d
COMP_MODE_SP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1428;"	d
COMP_MODE_SP_Normal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1162;"	d
COMP_MODE_SP_Normal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	746;"	d
COMP_MODE_SP_Normal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1430;"	d
COMP_MODE_SP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1159;"	d
COMP_MODE_SP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	743;"	d
COMP_MODE_SP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1427;"	d
COMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	185;"	d
COMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	238;"	d
COMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	244;"	d
COMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1102;"	d
COMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	686;"	d
COMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1376;"	d
COMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1103;"	d
COMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	687;"	d
COMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1377;"	d
COMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1104;"	d
COMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	688;"	d
COMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1378;"	d
COMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1105;"	d
COMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	689;"	d
COMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1379;"	d
COMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1106;"	d
COMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	690;"	d
COMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1380;"	d
COMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1107;"	d
COMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	691;"	d
COMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1381;"	d
COMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1108;"	d
COMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	692;"	d
COMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1382;"	d
COMP_PSEL_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	693;"	d
COMP_PSEL_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1383;"	d
COMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1101;"	d
COMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	685;"	d
COMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1375;"	d
COMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1100;"	d
COMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	684;"	d
COMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1374;"	d
COMP_PSEL_PSEL_VddDiv2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1109;"	d
COMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1121;"	d
COMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	705;"	d
COMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1395;"	d
COMP_REFSEL_REFSEL_Int1V2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1117;"	d
COMP_REFSEL_REFSEL_Int1V2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	701;"	d
COMP_REFSEL_REFSEL_Int1V2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1391;"	d
COMP_REFSEL_REFSEL_Int1V8	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1118;"	d
COMP_REFSEL_REFSEL_Int1V8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	702;"	d
COMP_REFSEL_REFSEL_Int1V8	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1392;"	d
COMP_REFSEL_REFSEL_Int2V4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1119;"	d
COMP_REFSEL_REFSEL_Int2V4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	703;"	d
COMP_REFSEL_REFSEL_Int2V4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1393;"	d
COMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1116;"	d
COMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	700;"	d
COMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1390;"	d
COMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1115;"	d
COMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	699;"	d
COMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1389;"	d
COMP_REFSEL_REFSEL_VDD	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1120;"	d
COMP_REFSEL_REFSEL_VDD	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	704;"	d
COMP_REFSEL_REFSEL_VDD	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1394;"	d
COMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1085;"	d
COMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	669;"	d
COMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1359;"	d
COMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1084;"	d
COMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	668;"	d
COMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1358;"	d
COMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1083;"	d
COMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	667;"	d
COMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1357;"	d
COMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1082;"	d
COMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	666;"	d
COMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1356;"	d
COMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	962;"	d
COMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	546;"	d
COMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1236;"	d
COMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	963;"	d
COMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	547;"	d
COMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1237;"	d
COMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	961;"	d
COMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	545;"	d
COMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1235;"	d
COMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	960;"	d
COMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	544;"	d
COMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1234;"	d
COMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	974;"	d
COMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	558;"	d
COMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1248;"	d
COMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	975;"	d
COMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	559;"	d
COMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1249;"	d
COMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	973;"	d
COMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	557;"	d
COMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1247;"	d
COMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	972;"	d
COMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	556;"	d
COMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1246;"	d
COMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	986;"	d
COMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	570;"	d
COMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1260;"	d
COMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	987;"	d
COMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	571;"	d
COMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1261;"	d
COMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	985;"	d
COMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	569;"	d
COMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1259;"	d
COMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	984;"	d
COMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	568;"	d
COMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1258;"	d
COMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	980;"	d
COMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	564;"	d
COMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1254;"	d
COMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	981;"	d
COMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	565;"	d
COMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1255;"	d
COMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	979;"	d
COMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	563;"	d
COMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1253;"	d
COMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	978;"	d
COMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	562;"	d
COMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1252;"	d
COMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	968;"	d
COMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	552;"	d
COMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1242;"	d
COMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	969;"	d
COMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	553;"	d
COMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1243;"	d
COMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	967;"	d
COMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	551;"	d
COMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1241;"	d
COMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	966;"	d
COMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	550;"	d
COMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1240;"	d
COMP_TASKS_SAMPLE_TASKS_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	926;"	d
COMP_TASKS_SAMPLE_TASKS_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	925;"	d
COMP_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	912;"	d
COMP_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	911;"	d
COMP_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	919;"	d
COMP_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	918;"	d
COMP_TH_THDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1147;"	d
COMP_TH_THDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	731;"	d
COMP_TH_THDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1415;"	d
COMP_TH_THDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1146;"	d
COMP_TH_THDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	730;"	d
COMP_TH_THDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1414;"	d
COMP_TH_THUP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1143;"	d
COMP_TH_THUP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	727;"	d
COMP_TH_THUP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1411;"	d
COMP_TH_THUP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1142;"	d
COMP_TH_THUP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	726;"	d
COMP_TH_THUP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1410;"	d
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< ADC configuration register.                                           *\/$/;"	m	struct:__anon203
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control register.           *\/$/;"	m	struct:__anon198
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register.                                               *\/$/;"	m	struct:__anon199
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register.                                               *\/$/;"	m	struct:__anon201
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register.                                               *\/$/;"	m	struct:__anon207
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register.                                               *\/$/;"	m	struct:__anon211
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register.                                               *\/$/;"	m	struct:__anon215
CONFIG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CONFIG[4];                         \/*!< Channel configuration registers.                                      *\/$/;"	m	struct:__anon202
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_CONFIG_Type CONFIG;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon304
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control                     *\/$/;"	m	struct:__anon274
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control                     *\/$/;"	m	struct:__anon275
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon276
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon277
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon280
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon288
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon292
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon300
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register for the address match mechanism                *\/$/;"	m	struct:__anon279
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG;                            \/*!< Description cluster[0]: Input configuration for CH[0]                 *\/$/;"	m	struct:__anon248
CONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG[8];                         \/*!< Description collection[0]: Configuration for OUT[n], SET[n]$/;"	m	struct:__anon283
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control                     *\/$/;"	m	struct:__anon343
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon346
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon347
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon353
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon357
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon364
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register for the address match mechanism                *\/$/;"	m	struct:__anon345
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG;                            \/*!< Description cluster[0]: Input configuration for CH[0]                 *\/$/;"	m	struct:__anon327
CONFIG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG[8];                         \/*!< Description collection[0]: Configuration for OUT[n], SET[n]$/;"	m	struct:__anon348
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_CONFIG_Type CONFIG;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon463
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control                     *\/$/;"	m	struct:__anon432
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration of parity and hardware flow control                     *\/$/;"	m	struct:__anon433
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon434
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon435
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon438
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon446
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon450
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register                                                *\/$/;"	m	struct:__anon458
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Configuration register for the address match mechanism                *\/$/;"	m	struct:__anon437
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG;                            \/*!< Description cluster[0]: Input configuration for CH[0]                 *\/$/;"	m	struct:__anon396
CONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CONFIG[8];                         \/*!< Description collection[0]: Configuration for OUT[n], SET[n]$/;"	m	struct:__anon441
CONFIG0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG0;                           \/*!< Block protect configuration register 0                                *\/$/;"	m	struct:__anon270
CONFIG0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG0;                           \/*!< Block protect configuration register 0                                *\/$/;"	m	struct:__anon339
CONFIG1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG1;                           \/*!< Block protect configuration register 1                                *\/$/;"	m	struct:__anon270
CONFIG1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CONFIG1;                           \/*!< Block protect configuration register 1                                *\/$/;"	m	struct:__anon339
CONFIG2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG2;                           \/*!< Block protect configuration register 2                                *\/$/;"	m	struct:__anon270
CONFIG3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CONFIG3;                           \/*!< Block protect configuration register 3                                *\/$/;"	m	struct:__anon270
CONFIGID	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  CONFIGID;                          \/*!< Configuration identifier.                                             *\/$/;"	m	struct:__anon218
CONTEXT_QUEUE_SIZE_MAX	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	124;"	d	file:
CONTEXT_QUEUE_SIZE_MAX	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	124;"	d	file:
CONTEXT_QUEUE_SIZE_MAX	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	124;"	d	file:
CONTROLLER_Q31_SHIFT	.\CMSIS_4\CMSIS\Include\arm_math.h	344;"	d
CONTROL_FPCA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	430;"	d
CONTROL_FPCA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	445;"	d
CONTROL_FPCA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	429;"	d
CONTROL_FPCA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	444;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	347;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	358;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	365;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	433;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	448;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	353;"	d
CONTROL_SPSEL_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	365;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	346;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	357;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	364;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	432;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	447;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	352;"	d
CONTROL_SPSEL_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	364;"	d
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon87
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon98
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon110
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon128
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon147
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon166
CONTROL_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon179
CONTROL_nPRIV_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	361;"	d
CONTROL_nPRIV_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	368;"	d
CONTROL_nPRIV_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	436;"	d
CONTROL_nPRIV_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	451;"	d
CONTROL_nPRIV_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	368;"	d
CONTROL_nPRIV_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	360;"	d
CONTROL_nPRIV_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	367;"	d
CONTROL_nPRIV_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	435;"	d
CONTROL_nPRIV_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	450;"	d
CONTROL_nPRIV_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	367;"	d
COUNTER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  COUNTER;                           \/*!< Current COUNTER value.                                                *\/$/;"	m	struct:__anon205
COUNTER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  COUNTER;                           \/*!< Current COUNTER value                                                 *\/$/;"	m	struct:__anon286
COUNTER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  COUNTER;                           \/*!< Current COUNTER value                                                 *\/$/;"	m	struct:__anon351
COUNTER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  COUNTER;                           \/*!< Current COUNTER value                                                 *\/$/;"	m	struct:__anon444
COUNTERTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  COUNTERTOP;                        \/*!< Value up to which the pulse generator counter counts                  *\/$/;"	m	struct:__anon298
COUNTERTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  COUNTERTOP;                        \/*!< Value up to which the pulse generator counter counts                  *\/$/;"	m	struct:__anon362
COUNTERTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  COUNTERTOP;                        \/*!< Value up to which the pulse generator counter counts                  *\/$/;"	m	struct:__anon456
CPACR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register *\/$/;"	m	struct:__anon113
CPACR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register *\/$/;"	m	struct:__anon131
CPACR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register *\/$/;"	m	struct:__anon150
CPACR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CPACR;                  \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register *\/$/;"	m	struct:__anon182
CPICNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon118
CPICNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon136
CPICNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon155
CPICNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CPICNT;                 \/*!< Offset: 0x008 (R\/W)  CPI Count Register *\/$/;"	m	struct:__anon187
CPUID	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon90
CPUID	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon101
CPUID	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon113
CPUID	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon131
CPUID	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon150
CPUID	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon169
CPUID	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon182
CRC16_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3075;"	d
CRC16_ENABLED	.\app\inc\sdk_config.h	3075;"	d
CRC16_ENABLED	.\sdk_config.h	3075;"	d
CRC32_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3082;"	d
CRC32_ENABLED	.\app\inc\sdk_config.h	3082;"	d
CRC32_ENABLED	.\sdk_config.h	3082;"	d
CRCCNF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CRCCNF;                            \/*!< CRC configuration.                                                    *\/$/;"	m	struct:__anon197
CRCCNF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CRCCNF;                            \/*!< CRC configuration                                                     *\/$/;"	m	struct:__anon273
CRCCNF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CRCCNF;                            \/*!< CRC configuration                                                     *\/$/;"	m	struct:__anon342
CRCCNF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CRCCNF;                            \/*!< CRC configuration                                                     *\/$/;"	m	struct:__anon431
CRCINIT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CRCINIT;                           \/*!< CRC initial value.                                                    *\/$/;"	m	struct:__anon197
CRCINIT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CRCINIT;                           \/*!< CRC initial value                                                     *\/$/;"	m	struct:__anon273
CRCINIT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CRCINIT;                           \/*!< CRC initial value                                                     *\/$/;"	m	struct:__anon342
CRCINIT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CRCINIT;                           \/*!< CRC initial value                                                     *\/$/;"	m	struct:__anon431
CRCPOLY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CRCPOLY;                           \/*!< CRC polynomial.                                                       *\/$/;"	m	struct:__anon197
CRCPOLY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CRCPOLY;                           \/*!< CRC polynomial                                                        *\/$/;"	m	struct:__anon273
CRCPOLY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CRCPOLY;                           \/*!< CRC polynomial                                                        *\/$/;"	m	struct:__anon342
CRCPOLY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CRCPOLY;                           \/*!< CRC polynomial                                                        *\/$/;"	m	struct:__anon431
CRCSTATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  CRCSTATUS;                         \/*!< CRC status of received packet.                                        *\/$/;"	m	struct:__anon197
CRCSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  CRCSTATUS;                         \/*!< CRC status                                                            *\/$/;"	m	struct:__anon273
CRCSTATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  CRCSTATUS;                         \/*!< CRC status                                                            *\/$/;"	m	struct:__anon342
CRCSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  CRCSTATUS;                         \/*!< CRC status                                                            *\/$/;"	m	struct:__anon431
CRV	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CRV;                               \/*!< Counter reload value in number of 32kiHz clock cycles.                *\/$/;"	m	struct:__anon211
CRV	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CRV;                               \/*!< Counter reload value                                                  *\/$/;"	m	struct:__anon292
CRV	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CRV;                               \/*!< Counter reload value                                                  *\/$/;"	m	struct:__anon357
CRV	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CRV;                               \/*!< Counter reload value                                                  *\/$/;"	m	struct:__anon450
CRYPTOCELL_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	281;"	d
CRYPTOCELL_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	768;"	d
CRYPTOCELL_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	769;"	d
CRYPTOCELL_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	767;"	d
CRYPTOCELL_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	766;"	d
CRYPTOCELL_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  CRYPTOCELL_IRQn               =  42,              \/*!<  42  CRYPTOCELL                                                       *\/$/;"	e	enum:__anon368
CRYPTOCELL_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	280;"	d
CSN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CSN;                               \/*!< Pin select for CSN signal                                             *\/$/;"	m	struct:__anon234
CSN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CSN;                               \/*!< Pin select for CSN signal                                             *\/$/;"	m	struct:__anon323
CSN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CSN;                               \/*!< Pin select for CSN                                                    *\/$/;"	m	struct:__anon377
CSN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CSN;                               \/*!< Pin select for CSN signal                                             *\/$/;"	m	struct:__anon381
CSN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CSN;                               \/*!< Pin select for chip select signal CSN.                                *\/$/;"	m	struct:__anon426
CSNDUR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CSNDUR;                            \/*!< Minimum duration between edge of CSN and edge of SCK and minimum$/;"	m	struct:__anon380
CSNPOL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CSNPOL;                            \/*!< Polarity of CSN output                                                *\/$/;"	m	struct:__anon434
CSPSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon119
CSPSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon137
CSPSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon156
CSPSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CSPSR;                  \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon188
CSSELR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CSSELR;                 \/*!< Offset: 0x084 (R\/W)  Cache Size Selection Register *\/$/;"	m	struct:__anon150
CTIV	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CTIV;                              \/*!< Calibration timer interval.                                           *\/$/;"	m	struct:__anon195
CTIV	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CTIV;                              \/*!< Calibration timer interval                                            *\/$/;"	m	struct:__anon272
CTIV	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CTIV;                              \/*!< Calibration timer interval                                            *\/$/;"	m	struct:__anon341
CTIV	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CTIV;                              \/*!< Calibration timer interval                                            *\/$/;"	m	struct:__anon430
CTR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t CTR;                    \/*!< Offset: 0x07C (R\/ )  Cache Type register *\/$/;"	m	struct:__anon150
CTRL	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon91
CTRL	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon102
CTRL	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon103
CTRL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon118
CTRL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon115
CTRL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon120
CTRL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon136
CTRL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon133
CTRL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon138
CTRL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon155
CTRL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon152
CTRL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon157
CTRL	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon171
CTRL	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon172
CTRL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  Control Register *\/$/;"	m	struct:__anon187
CTRL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon184
CTRL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x004 (R\/W)  MPU Control Register *\/$/;"	m	struct:__anon189
CTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CTS;                               \/*!< Pin select for CTS signal                                             *\/$/;"	m	struct:__anon228
CTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CTS;                               \/*!< Pin select for CTS signal                                             *\/$/;"	m	struct:__anon311
CTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CTS;                               \/*!< Pin select for CTS                                                    *\/$/;"	m	struct:__anon376
CTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CTS;                               \/*!< Pin select for CTS signal                                             *\/$/;"	m	struct:__anon373
CURRENTLOADCTRL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  CURRENTLOADCTRL;                   \/*!< Current value driven to the NFC Load Control                          *\/$/;"	m	struct:__anon282
CUSTOMER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  CUSTOMER[32];                      \/*!< Reserved for customer.                                                *\/$/;"	m	struct:__anon220
CUSTOMER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  CUSTOMER[32];                      \/*!< Description collection[0]: Reserved for customer                      *\/$/;"	m	struct:__anon269
CUSTOMER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  CUSTOMER[32];                      \/*!< Description collection[0]: Reserved for customer                      *\/$/;"	m	struct:__anon338
CUSTOMER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  CUSTOMER[32];                      \/*!< Description collection[0]: Reserved for customer                      *\/$/;"	m	struct:__anon428
CYCCNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon118
CYCCNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon136
CYCCNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon155
CYCCNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t CYCCNT;                 \/*!< Offset: 0x004 (R\/W)  Cycle Count Register *\/$/;"	m	struct:__anon187
Cnt	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^  unsigned  Cnt;$/;"	m	struct:__anon594	file:
CoreDebug	.\CMSIS_4\CMSIS\Include\core_cm3.h	1380;"	d
CoreDebug	.\CMSIS_4\CMSIS\Include\core_cm4.h	1549;"	d
CoreDebug	.\CMSIS_4\CMSIS\Include\core_cm7.h	1757;"	d
CoreDebug	.\CMSIS_4\CMSIS\Include\core_sc300.h	1362;"	d
CoreDebug_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1368;"	d
CoreDebug_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1537;"	d
CoreDebug_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1745;"	d
CoreDebug_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1350;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1285;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1454;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1662;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1267;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1284;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1453;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1661;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1266;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1282;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1451;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1659;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1264;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1281;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1450;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1658;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1263;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1301;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1470;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1678;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1283;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1300;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1469;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1677;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1282;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1298;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1467;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1675;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1280;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1297;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1466;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1674;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1279;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1292;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1461;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1669;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1274;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1291;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1460;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1668;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1273;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1295;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1464;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1672;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1277;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1294;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1463;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1671;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1276;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1289;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1458;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1666;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1271;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1288;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1457;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1665;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1270;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1310;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1479;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1687;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1292;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1309;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1478;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1686;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1291;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1316;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1485;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1693;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1298;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1315;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1484;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1692;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1297;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1325;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1494;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1702;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1307;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1324;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1493;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1701;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1306;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1304;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1473;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1681;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1286;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1303;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1472;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1680;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1285;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1307;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1476;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1684;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1289;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1306;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1475;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1683;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1288;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1322;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1491;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1699;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1304;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1321;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1490;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1698;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1303;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1319;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1488;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1696;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1301;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1318;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1487;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1695;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1300;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1313;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1482;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1690;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1295;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1312;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1481;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1689;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1294;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1278;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1447;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1655;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1260;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1277;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1446;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1654;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1259;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1275;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1444;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1652;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1257;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1274;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1443;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1651;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1256;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1269;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1438;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1646;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1251;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1268;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1437;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1645;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1250;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1266;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1435;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1643;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1248;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1265;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1434;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1642;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1247;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1272;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1441;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1649;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1254;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1271;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1440;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1648;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1253;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1245;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1414;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1622;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1227;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1244;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1413;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1621;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1226;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1260;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1429;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1637;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1242;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1259;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1428;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1636;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1241;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1254;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1423;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1631;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1236;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1253;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1422;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1630;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1235;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1263;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1432;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1640;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1245;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1262;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1431;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1639;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1244;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1248;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1417;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1625;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1230;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1247;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1416;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1624;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1229;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1251;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1420;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1628;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1233;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1250;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1419;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1627;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1232;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1257;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1426;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1634;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1239;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1256;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1425;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1633;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1238;"	d
CoreDebug_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon121
CoreDebug_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon140
CoreDebug_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon159
CoreDebug_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon190
DAB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DAB[8];                            \/*!< Device address base segment.                                          *\/$/;"	m	struct:__anon197
DAB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DAB[8];                            \/*!< Description collection[0]: Device address base segment 0              *\/$/;"	m	struct:__anon273
DAB	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DAB[8];                            \/*!< Description collection[0]: Device address base segment 0              *\/$/;"	m	struct:__anon342
DAB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DAB[8];                            \/*!< Description collection[0]: Device address base segment 0              *\/$/;"	m	struct:__anon431
DACNF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DACNF;                             \/*!< Device address match configuration.                                   *\/$/;"	m	struct:__anon197
DACNF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DACNF;                             \/*!< Device address match configuration                                    *\/$/;"	m	struct:__anon273
DACNF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DACNF;                             \/*!< Device address match configuration                                    *\/$/;"	m	struct:__anon342
DACNF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DACNF;                             \/*!< Device address match configuration                                    *\/$/;"	m	struct:__anon431
DAI	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  DAI;                               \/*!< Device address match index.                                           *\/$/;"	m	struct:__anon197
DAI	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  DAI;                               \/*!< Device address match index                                            *\/$/;"	m	struct:__anon273
DAI	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  DAI;                               \/*!< Device address match index                                            *\/$/;"	m	struct:__anon342
DAI	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  DAI;                               \/*!< Device address match index                                            *\/$/;"	m	struct:__anon431
DAP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DAP[8];                            \/*!< Device address prefix.                                                *\/$/;"	m	struct:__anon197
DAP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DAP[8];                            \/*!< Description collection[0]: Device address prefix 0                    *\/$/;"	m	struct:__anon273
DAP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DAP[8];                            \/*!< Description collection[0]: Device address prefix 0                    *\/$/;"	m	struct:__anon342
DAP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DAP[8];                            \/*!< Description collection[0]: Device address prefix 0                    *\/$/;"	m	struct:__anon431
DATAWHITEIV	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DATAWHITEIV;                       \/*!< Data whitening initial value.                                         *\/$/;"	m	struct:__anon197
DATAWHITEIV	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DATAWHITEIV;                       \/*!< Data whitening initial value                                          *\/$/;"	m	struct:__anon273
DATAWHITEIV	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DATAWHITEIV;                       \/*!< Data whitening initial value                                          *\/$/;"	m	struct:__anon342
DATAWHITEIV	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DATAWHITEIV;                       \/*!< Data whitening initial value                                          *\/$/;"	m	struct:__anon431
DBFEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DBFEN;                             \/*!< Enable debouncer input filters.                                       *\/$/;"	m	struct:__anon212
DBFEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DBFEN;                             \/*!< Enable input debounce filters                                         *\/$/;"	m	struct:__anon293
DBFEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DBFEN;                             \/*!< Enable input debounce filters                                         *\/$/;"	m	struct:__anon358
DBFEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DBFEN;                             \/*!< Enable input debounce filters                                         *\/$/;"	m	struct:__anon451
DCCIMVAC	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCCIMVAC;               \/*!< Offset: 0x270 ( \/W)  D-Cache Clean and Invalidate by MVA to PoC *\/$/;"	m	struct:__anon150
DCCISW	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCCISW;                 \/*!< Offset: 0x274 ( \/W)  D-Cache Clean and Invalidate by Set-way *\/$/;"	m	struct:__anon150
DCCMVAC	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCCMVAC;                \/*!< Offset: 0x268 ( \/W)  D-Cache Clean by MVA to PoC *\/$/;"	m	struct:__anon150
DCCMVAU	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCCMVAU;                \/*!< Offset: 0x264 ( \/W)  D-Cache Clean by MVA to PoU *\/$/;"	m	struct:__anon150
DCCSW	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCCSW;                  \/*!< Offset: 0x26C ( \/W)  D-Cache Clean by Set-way *\/$/;"	m	struct:__anon150
DCDCDRIVE0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DCDCDRIVE0;                        \/*!< Set drive level for REG0 DCDC mode. Using high drive will slightly$/;"	m	struct:__anon428
DCDCEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DCDCEN;                            \/*!< DCDC converter enable configuration register.                         *\/$/;"	m	struct:__anon194
DCDCEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DCDCEN;                            \/*!< DC\/DC enable register                                                 *\/$/;"	m	struct:__anon271
DCDCEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DCDCEN;                            \/*!< DC\/DC enable register                                                 *\/$/;"	m	struct:__anon340
DCDCEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DCDCEN;                            \/*!< Enable DC\/DC converter for REG1 stage.                                *\/$/;"	m	struct:__anon429
DCDCEN0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DCDCEN0;                           \/*!< Enable DC\/DC converter for REG0 stage.                                *\/$/;"	m	struct:__anon429
DCDCFORCE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DCDCFORCE;                         \/*!< DCDC power-up force register.                                         *\/$/;"	m	struct:__anon194
DCIMVAC	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCIMVAC;                \/*!< Offset: 0x25C ( \/W)  D-Cache Invalidate by MVA to PoC *\/$/;"	m	struct:__anon150
DCISW	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCISW;                  \/*!< Offset: 0x260 ( \/W)  D-Cache Invalidate by Set-way *\/$/;"	m	struct:__anon150
DCRDR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register *\/$/;"	m	struct:__anon121
DCRDR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register *\/$/;"	m	struct:__anon140
DCRDR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register *\/$/;"	m	struct:__anon159
DCRDR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t DCRDR;                  \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register *\/$/;"	m	struct:__anon190
DCRSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register *\/$/;"	m	struct:__anon121
DCRSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register *\/$/;"	m	struct:__anon140
DCRSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register *\/$/;"	m	struct:__anon159
DCRSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __OM  uint32_t DCRSR;                  \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register *\/$/;"	m	struct:__anon190
DCXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DCXCNT;                            \/*!< DCX configuration                                                     *\/$/;"	m	struct:__anon434
DEBUGCTRL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DEBUGCTRL;                         \/*!< Processor debug control                                               *\/$/;"	m	struct:__anon428
DECODER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DECODER;                           \/*!< Configuration of the decoder                                          *\/$/;"	m	struct:__anon298
DECODER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DECODER;                           \/*!< Configuration of the decoder                                          *\/$/;"	m	struct:__anon362
DECODER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DECODER;                           \/*!< Configuration of the decoder                                          *\/$/;"	m	struct:__anon456
DEF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DEF;                               \/*!< Default character.                                                    *\/$/;"	m	struct:__anon201
DEF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DEF;                               \/*!< Default character. Character clocked out in case of an ignored$/;"	m	struct:__anon277
DEF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DEF;                               \/*!< Default character. Character clocked out in case of an ignored$/;"	m	struct:__anon347
DEF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DEF;                               \/*!< Default character. Character clocked out in case of an ignored$/;"	m	struct:__anon435
DELTA_Q15	.\CMSIS_4\CMSIS\Include\arm_math.h	331;"	d
DELTA_Q31	.\CMSIS_4\CMSIS\Include\arm_math.h	330;"	d
DEMCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon121
DEMCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon140
DEMCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon159
DEMCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t DEMCR;                  \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon190
DETECTMODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DETECTMODE;                        \/*!< Select between default DETECT signal behaviour and LDETECT mode       *\/$/;"	m	struct:__anon306
DETECTMODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DETECTMODE;                        \/*!< Select between default DETECT signal behaviour and LDETECT mode       *\/$/;"	m	struct:__anon367
DETECTMODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DETECTMODE;                        \/*!< Select between default DETECT signal behaviour and LDETECT mode       *\/$/;"	m	struct:__anon467
DEVICEADDR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  DEVICEADDR[2];                     \/*!< Device address.                                                       *\/$/;"	m	struct:__anon218
DEVICEADDR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  DEVICEADDR[2];                     \/*!< Description collection[0]: Device address 0                           *\/$/;"	m	struct:__anon268
DEVICEADDR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  DEVICEADDR[2];                     \/*!< Description collection[0]: Device address 0                           *\/$/;"	m	struct:__anon337
DEVICEADDR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  DEVICEADDR[2];                     \/*!< Description collection[0]: Device address 0                           *\/$/;"	m	struct:__anon427
DEVICEADDR0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	127;"	d
DEVICEADDR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	572;"	d
DEVICEADDR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	141;"	d
DEVICEADDR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	187;"	d
DEVICEADDR1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	128;"	d
DEVICEADDR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	573;"	d
DEVICEADDR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	142;"	d
DEVICEADDR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	188;"	d
DEVICEADDRTYPE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  DEVICEADDRTYPE;                    \/*!< Device address type.                                                  *\/$/;"	m	struct:__anon218
DEVICEADDRTYPE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  DEVICEADDRTYPE;                    \/*!< Device address type                                                   *\/$/;"	m	struct:__anon268
DEVICEADDRTYPE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  DEVICEADDRTYPE;                    \/*!< Device address type                                                   *\/$/;"	m	struct:__anon337
DEVICEADDRTYPE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  DEVICEADDRTYPE;                    \/*!< Device address type                                                   *\/$/;"	m	struct:__anon427
DEVICEID	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  DEVICEID[2];                       \/*!< Device identifier.                                                    *\/$/;"	m	struct:__anon218
DEVICEID	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  DEVICEID[2];                       \/*!< Description collection[0]: Device identifier                          *\/$/;"	m	struct:__anon268
DEVICEID	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  DEVICEID[2];                       \/*!< Description collection[0]: Device identifier                          *\/$/;"	m	struct:__anon337
DEVICEID	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  DEVICEID[2];                       \/*!< Description collection[0]: Device identifier                          *\/$/;"	m	struct:__anon427
DEVICEID0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	114;"	d
DEVICEID0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	556;"	d
DEVICEID0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	125;"	d
DEVICEID0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	171;"	d
DEVICEID1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	115;"	d
DEVICEID1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	557;"	d
DEVICEID1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	126;"	d
DEVICEID1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	172;"	d
DEVICE_MANAGER_APP_CONTEXT_SIZE	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	92;"	d
DEVICE_MANAGER_APP_CONTEXT_SIZE	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	92;"	d
DEVICE_MANAGER_APP_CONTEXT_SIZE	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	92;"	d
DEVICE_MANAGER_CNFG_H__	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	27;"	d
DEVICE_MANAGER_CNFG_H__	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	27;"	d
DEVICE_MANAGER_CNFG_H__	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	27;"	d
DEVICE_MANAGER_MAX_APPLICATIONS	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	42;"	d
DEVICE_MANAGER_MAX_APPLICATIONS	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	42;"	d
DEVICE_MANAGER_MAX_APPLICATIONS	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	42;"	d
DEVICE_MANAGER_MAX_BONDS	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	67;"	d
DEVICE_MANAGER_MAX_BONDS	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	67;"	d
DEVICE_MANAGER_MAX_BONDS	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	67;"	d
DEVICE_MANAGER_MAX_CONNECTIONS	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	52;"	d
DEVICE_MANAGER_MAX_CONNECTIONS	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	52;"	d
DEVICE_MANAGER_MAX_CONNECTIONS	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	52;"	d
DEVID	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon119
DEVID	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon137
DEVID	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon156
DEVID	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t DEVID;                  \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon188
DEVTYPE	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon119
DEVTYPE	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon137
DEVTYPE	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon156
DEVTYPE	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t DEVTYPE;                \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon188
DFR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon113
DFR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon131
DFR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t DFR;                    \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon182
DFSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register *\/$/;"	m	struct:__anon113
DFSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register *\/$/;"	m	struct:__anon131
DFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register *\/$/;"	m	struct:__anon150
DFSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t DFSR;                   \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register *\/$/;"	m	struct:__anon182
DHCSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register *\/$/;"	m	struct:__anon121
DHCSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register *\/$/;"	m	struct:__anon140
DHCSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register *\/$/;"	m	struct:__anon159
DHCSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t DHCSR;                  \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register *\/$/;"	m	struct:__anon190
DIN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DIN;                               \/*!< Pin number configuration for PDM DIN signal                           *\/$/;"	m	struct:__anon253
DIN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DIN;                               \/*!< Pin number configuration for PDM DIN signal                           *\/$/;"	m	struct:__anon332
DIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DIN;                               \/*!< Pin number configuration for PDM DIN signal                           *\/$/;"	m	struct:__anon401
DIR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DIR;                               \/*!< Direction of GPIO pins.                                               *\/$/;"	m	struct:__anon222
DIR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DIR;                               \/*!< Direction of GPIO pins                                                *\/$/;"	m	struct:__anon306
DIR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DIR;                               \/*!< Direction of GPIO pins                                                *\/$/;"	m	struct:__anon367
DIR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DIR;                               \/*!< Direction of GPIO pins                                                *\/$/;"	m	struct:__anon467
DIRCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DIRCLR;                            \/*!< DIR clear register.                                                   *\/$/;"	m	struct:__anon222
DIRCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DIRCLR;                            \/*!< DIR clear register                                                    *\/$/;"	m	struct:__anon306
DIRCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DIRCLR;                            \/*!< DIR clear register                                                    *\/$/;"	m	struct:__anon367
DIRCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DIRCLR;                            \/*!< DIR clear register                                                    *\/$/;"	m	struct:__anon467
DIRSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DIRSET;                            \/*!< DIR set register.                                                     *\/$/;"	m	struct:__anon222
DIRSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DIRSET;                            \/*!< DIR set register                                                      *\/$/;"	m	struct:__anon306
DIRSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DIRSET;                            \/*!< DIR set register                                                      *\/$/;"	m	struct:__anon367
DIRSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DIRSET;                            \/*!< DIR set register                                                      *\/$/;"	m	struct:__anon467
DIS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  DIS;                               \/*!< Disable channel group.                                                *\/$/;"	m	struct:__anon192
DIS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  DIS;                               \/*!< Description cluster[0]: Disable channel group 0                       *\/$/;"	m	struct:__anon255
DIS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  DIS;                               \/*!< Description cluster[0]: Disable channel group 0                       *\/$/;"	m	struct:__anon334
DIS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  DIS;                               \/*!< Description cluster[0]: Disable channel group 0                       *\/$/;"	m	struct:__anon404
DISABLEINDEBUG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  DISABLEINDEBUG;                    \/*!< Disable erase and write protection mechanism in debug mode.           *\/$/;"	m	struct:__anon196
DISABLEINDEBUG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  DISABLEINDEBUG;                    \/*!< Disable protection mechanism in debug interface mode                  *\/$/;"	m	struct:__anon270
DISABLEINDEBUG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  DISABLEINDEBUG;                    \/*!< Disable protection mechanism in debug mode                            *\/$/;"	m	struct:__anon339
DM_GATT_CCCD_COUNT	.\RTE\nRF_BLE\nRF51422_xxAC\device_manager_cnfg.h	78;"	d
DM_GATT_CCCD_COUNT	.\RTE\nRF_BLE\nRF51822_xxAB\device_manager_cnfg.h	78;"	d
DM_GATT_CCCD_COUNT	.\RTE\nRF_BLE\nRF51822_xxAC\device_manager_cnfg.h	78;"	d
DPDMVALUE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DPDMVALUE;                         \/*!< State at which the DPDMDRIVE task will force D+ and D-. The$/;"	m	struct:__anon465
DPMDUR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DPMDUR;                            \/*!< Set the duration required to enter\/exit deep power-down mode$/;"	m	struct:__anon466
DST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DST;                               \/*!< Flash destination address                                             *\/$/;"	m	struct:__anon424
DST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DST;                               \/*!< RAM destination address                                               *\/$/;"	m	struct:__anon423
DTCMCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t DTCMCR;                 \/*!< Offset: 0x294 (R\/W)  Data Tightly-Coupled Memory Control Registers *\/$/;"	m	struct:__anon150
DTOGGLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  DTOGGLE;                           \/*!< Data toggle control and status.                                       *\/$/;"	m	struct:__anon465
DWT	.\CMSIS_4\CMSIS\Include\core_cm3.h	1378;"	d
DWT	.\CMSIS_4\CMSIS\Include\core_cm4.h	1547;"	d
DWT	.\CMSIS_4\CMSIS\Include\core_cm7.h	1755;"	d
DWT	.\CMSIS_4\CMSIS\Include\core_sc300.h	1360;"	d
DWT_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1366;"	d
DWT_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1535;"	d
DWT_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1743;"	d
DWT_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1348;"	d
DWT_CPICNT_CPICNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	922;"	d
DWT_CPICNT_CPICNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	983;"	d
DWT_CPICNT_CPICNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1188;"	d
DWT_CPICNT_CPICNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	904;"	d
DWT_CPICNT_CPICNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	921;"	d
DWT_CPICNT_CPICNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	982;"	d
DWT_CPICNT_CPICNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1187;"	d
DWT_CPICNT_CPICNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	903;"	d
DWT_CTRL_CPIEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	897;"	d
DWT_CTRL_CPIEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	958;"	d
DWT_CTRL_CPIEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1163;"	d
DWT_CTRL_CPIEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	879;"	d
DWT_CTRL_CPIEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	896;"	d
DWT_CTRL_CPIEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	957;"	d
DWT_CTRL_CPIEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1162;"	d
DWT_CTRL_CPIEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	878;"	d
DWT_CTRL_CYCCNTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	918;"	d
DWT_CTRL_CYCCNTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	979;"	d
DWT_CTRL_CYCCNTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1184;"	d
DWT_CTRL_CYCCNTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	900;"	d
DWT_CTRL_CYCCNTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	917;"	d
DWT_CTRL_CYCCNTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	978;"	d
DWT_CTRL_CYCCNTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1183;"	d
DWT_CTRL_CYCCNTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	899;"	d
DWT_CTRL_CYCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	882;"	d
DWT_CTRL_CYCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	943;"	d
DWT_CTRL_CYCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1148;"	d
DWT_CTRL_CYCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	864;"	d
DWT_CTRL_CYCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	881;"	d
DWT_CTRL_CYCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	942;"	d
DWT_CTRL_CYCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1147;"	d
DWT_CTRL_CYCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	863;"	d
DWT_CTRL_CYCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	909;"	d
DWT_CTRL_CYCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	970;"	d
DWT_CTRL_CYCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1175;"	d
DWT_CTRL_CYCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	891;"	d
DWT_CTRL_CYCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	908;"	d
DWT_CTRL_CYCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	969;"	d
DWT_CTRL_CYCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1174;"	d
DWT_CTRL_CYCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	890;"	d
DWT_CTRL_EXCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	894;"	d
DWT_CTRL_EXCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	955;"	d
DWT_CTRL_EXCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1160;"	d
DWT_CTRL_EXCEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	876;"	d
DWT_CTRL_EXCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	893;"	d
DWT_CTRL_EXCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	954;"	d
DWT_CTRL_EXCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1159;"	d
DWT_CTRL_EXCEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	875;"	d
DWT_CTRL_EXCTRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	900;"	d
DWT_CTRL_EXCTRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	961;"	d
DWT_CTRL_EXCTRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1166;"	d
DWT_CTRL_EXCTRCENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	882;"	d
DWT_CTRL_EXCTRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	899;"	d
DWT_CTRL_EXCTRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	960;"	d
DWT_CTRL_EXCTRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1165;"	d
DWT_CTRL_EXCTRCENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	881;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	885;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	946;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1151;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	867;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	884;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	945;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1150;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	866;"	d
DWT_CTRL_LSUEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	888;"	d
DWT_CTRL_LSUEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	949;"	d
DWT_CTRL_LSUEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1154;"	d
DWT_CTRL_LSUEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	870;"	d
DWT_CTRL_LSUEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	887;"	d
DWT_CTRL_LSUEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	948;"	d
DWT_CTRL_LSUEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1153;"	d
DWT_CTRL_LSUEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	869;"	d
DWT_CTRL_NOCYCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	876;"	d
DWT_CTRL_NOCYCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	937;"	d
DWT_CTRL_NOCYCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1142;"	d
DWT_CTRL_NOCYCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	858;"	d
DWT_CTRL_NOCYCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	875;"	d
DWT_CTRL_NOCYCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	936;"	d
DWT_CTRL_NOCYCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1141;"	d
DWT_CTRL_NOCYCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	857;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	873;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	934;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1139;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	855;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	872;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	933;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1138;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	854;"	d
DWT_CTRL_NOPRFCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	879;"	d
DWT_CTRL_NOPRFCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	940;"	d
DWT_CTRL_NOPRFCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1145;"	d
DWT_CTRL_NOPRFCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	861;"	d
DWT_CTRL_NOPRFCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	878;"	d
DWT_CTRL_NOPRFCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	939;"	d
DWT_CTRL_NOPRFCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1144;"	d
DWT_CTRL_NOPRFCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	860;"	d
DWT_CTRL_NOTRCPKT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	870;"	d
DWT_CTRL_NOTRCPKT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	931;"	d
DWT_CTRL_NOTRCPKT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1136;"	d
DWT_CTRL_NOTRCPKT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	852;"	d
DWT_CTRL_NOTRCPKT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	869;"	d
DWT_CTRL_NOTRCPKT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	930;"	d
DWT_CTRL_NOTRCPKT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1135;"	d
DWT_CTRL_NOTRCPKT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	851;"	d
DWT_CTRL_NUMCOMP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	867;"	d
DWT_CTRL_NUMCOMP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	928;"	d
DWT_CTRL_NUMCOMP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1133;"	d
DWT_CTRL_NUMCOMP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	849;"	d
DWT_CTRL_NUMCOMP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	866;"	d
DWT_CTRL_NUMCOMP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	927;"	d
DWT_CTRL_NUMCOMP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1132;"	d
DWT_CTRL_NUMCOMP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	848;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	903;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	964;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1169;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	885;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	902;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	963;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1168;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	884;"	d
DWT_CTRL_POSTINIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	912;"	d
DWT_CTRL_POSTINIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	973;"	d
DWT_CTRL_POSTINIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1178;"	d
DWT_CTRL_POSTINIT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	894;"	d
DWT_CTRL_POSTINIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	911;"	d
DWT_CTRL_POSTINIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	972;"	d
DWT_CTRL_POSTINIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1177;"	d
DWT_CTRL_POSTINIT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	893;"	d
DWT_CTRL_POSTPRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	915;"	d
DWT_CTRL_POSTPRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	976;"	d
DWT_CTRL_POSTPRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1181;"	d
DWT_CTRL_POSTPRESET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	897;"	d
DWT_CTRL_POSTPRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	914;"	d
DWT_CTRL_POSTPRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	975;"	d
DWT_CTRL_POSTPRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1180;"	d
DWT_CTRL_POSTPRESET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	896;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	891;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	952;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1157;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	873;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	890;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	951;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1156;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	872;"	d
DWT_CTRL_SYNCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	906;"	d
DWT_CTRL_SYNCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	967;"	d
DWT_CTRL_SYNCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1172;"	d
DWT_CTRL_SYNCTAP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	888;"	d
DWT_CTRL_SYNCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	905;"	d
DWT_CTRL_SYNCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	966;"	d
DWT_CTRL_SYNCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1171;"	d
DWT_CTRL_SYNCTAP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	887;"	d
DWT_EXCCNT_EXCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	926;"	d
DWT_EXCCNT_EXCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	987;"	d
DWT_EXCCNT_EXCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1192;"	d
DWT_EXCCNT_EXCCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	908;"	d
DWT_EXCCNT_EXCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	925;"	d
DWT_EXCCNT_EXCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	986;"	d
DWT_EXCCNT_EXCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1191;"	d
DWT_EXCCNT_EXCCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	907;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	938;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	999;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1204;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	920;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	937;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	998;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1203;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	919;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	964;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1025;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1230;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	946;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	963;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1024;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1229;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	945;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	952;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1013;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1218;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	934;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	951;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1012;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1217;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	933;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	949;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1010;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1215;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	931;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	948;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1009;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1214;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	930;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	961;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1022;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1227;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	943;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	960;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1021;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1226;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	942;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	955;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1016;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1221;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	937;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	954;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1015;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1220;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	936;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	967;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1028;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1233;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	949;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	966;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1027;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1232;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	948;"	d
DWT_FUNCTION_FUNCTION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	970;"	d
DWT_FUNCTION_FUNCTION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1031;"	d
DWT_FUNCTION_FUNCTION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1236;"	d
DWT_FUNCTION_FUNCTION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	952;"	d
DWT_FUNCTION_FUNCTION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	969;"	d
DWT_FUNCTION_FUNCTION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1030;"	d
DWT_FUNCTION_FUNCTION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1235;"	d
DWT_FUNCTION_FUNCTION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	951;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	958;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1019;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1224;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	940;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	957;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1018;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1223;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	939;"	d
DWT_FUNCTION_MATCHED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	946;"	d
DWT_FUNCTION_MATCHED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1007;"	d
DWT_FUNCTION_MATCHED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1212;"	d
DWT_FUNCTION_MATCHED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	928;"	d
DWT_FUNCTION_MATCHED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	945;"	d
DWT_FUNCTION_MATCHED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1006;"	d
DWT_FUNCTION_MATCHED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1211;"	d
DWT_FUNCTION_MATCHED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	927;"	d
DWT_LSUCNT_LSUCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	934;"	d
DWT_LSUCNT_LSUCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	995;"	d
DWT_LSUCNT_LSUCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1200;"	d
DWT_LSUCNT_LSUCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	916;"	d
DWT_LSUCNT_LSUCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	933;"	d
DWT_LSUCNT_LSUCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	994;"	d
DWT_LSUCNT_LSUCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1199;"	d
DWT_LSUCNT_LSUCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	915;"	d
DWT_MASK_MASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	942;"	d
DWT_MASK_MASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1003;"	d
DWT_MASK_MASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1208;"	d
DWT_MASK_MASK_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	924;"	d
DWT_MASK_MASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	941;"	d
DWT_MASK_MASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1002;"	d
DWT_MASK_MASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1207;"	d
DWT_MASK_MASK_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	923;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	930;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	991;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1196;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	912;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	929;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	990;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1195;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	911;"	d
DWT_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon118
DWT_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon136
DWT_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon155
DWT_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon187
DebugMonitor_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  DebugMonitor_IRQn             =  -4,              \/*!<  12  Debug Monitor                                                    *\/$/;"	e	enum:__anon191
DebugMonitor_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  DebugMonitor_IRQn             =  -4,              \/*!<  12  Debug Monitor                                                    *\/$/;"	e	enum:__anon223
DebugMonitor_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  DebugMonitor_IRQn             =  -4,              \/*!<  12  Debug Monitor                                                    *\/$/;"	e	enum:__anon307
DebugMonitor_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  DebugMonitor_IRQn             =  -4,              \/*!<  12  Debug Monitor                                                    *\/$/;"	e	enum:__anon368
Default_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Default_Handler PROC$/;"	l
Default_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Default_Handler PROC$/;"	l
Default_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Default_Handler PROC$/;"	l
Dummy_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^Dummy_Handler:$/;"	l
ECBDATAPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ECBDATAPTR;                        \/*!< ECB block encrypt memory pointer.                                     *\/$/;"	m	struct:__anon208
ECBDATAPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ECBDATAPTR;                        \/*!< ECB block encrypt memory pointers                                     *\/$/;"	m	struct:__anon289
ECBDATAPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ECBDATAPTR;                        \/*!< ECB block encrypt memory pointers                                     *\/$/;"	m	struct:__anon354
ECBDATAPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ECBDATAPTR;                        \/*!< ECB block encrypt memory pointers                                     *\/$/;"	m	struct:__anon447
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	71;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	71;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	71;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	71;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	71;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	78;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	86;"	d
ECB_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	88;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1245;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	814;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1496;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1244;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	813;"	d
ECB_ECBDATAPTR_ECBDATAPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1495;"	d
ECB_EVENTS_ENDECB_EVENTS_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1197;"	d
ECB_EVENTS_ENDECB_EVENTS_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1196;"	d
ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1204;"	d
ECB_EVENTS_ERRORECB_EVENTS_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1203;"	d
ECB_INTENCLR_ENDECB_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	510;"	d
ECB_INTENCLR_ENDECB_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1238;"	d
ECB_INTENCLR_ENDECB_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	807;"	d
ECB_INTENCLR_ENDECB_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1489;"	d
ECB_INTENCLR_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	508;"	d
ECB_INTENCLR_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1236;"	d
ECB_INTENCLR_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	805;"	d
ECB_INTENCLR_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1487;"	d
ECB_INTENCLR_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	509;"	d
ECB_INTENCLR_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1237;"	d
ECB_INTENCLR_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	806;"	d
ECB_INTENCLR_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1488;"	d
ECB_INTENCLR_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	507;"	d
ECB_INTENCLR_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1235;"	d
ECB_INTENCLR_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	804;"	d
ECB_INTENCLR_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1486;"	d
ECB_INTENCLR_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	506;"	d
ECB_INTENCLR_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1234;"	d
ECB_INTENCLR_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	803;"	d
ECB_INTENCLR_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1485;"	d
ECB_INTENCLR_ERRORECB_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	503;"	d
ECB_INTENCLR_ERRORECB_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1231;"	d
ECB_INTENCLR_ERRORECB_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	800;"	d
ECB_INTENCLR_ERRORECB_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1482;"	d
ECB_INTENCLR_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	501;"	d
ECB_INTENCLR_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1229;"	d
ECB_INTENCLR_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	798;"	d
ECB_INTENCLR_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1480;"	d
ECB_INTENCLR_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	502;"	d
ECB_INTENCLR_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1230;"	d
ECB_INTENCLR_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	799;"	d
ECB_INTENCLR_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1481;"	d
ECB_INTENCLR_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	500;"	d
ECB_INTENCLR_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1228;"	d
ECB_INTENCLR_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	797;"	d
ECB_INTENCLR_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1479;"	d
ECB_INTENCLR_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	499;"	d
ECB_INTENCLR_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1227;"	d
ECB_INTENCLR_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	796;"	d
ECB_INTENCLR_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1478;"	d
ECB_INTENSET_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	491;"	d
ECB_INTENSET_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1219;"	d
ECB_INTENSET_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	788;"	d
ECB_INTENSET_ENDECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1470;"	d
ECB_INTENSET_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	492;"	d
ECB_INTENSET_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1220;"	d
ECB_INTENSET_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	789;"	d
ECB_INTENSET_ENDECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1471;"	d
ECB_INTENSET_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	490;"	d
ECB_INTENSET_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1218;"	d
ECB_INTENSET_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	787;"	d
ECB_INTENSET_ENDECB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1469;"	d
ECB_INTENSET_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	489;"	d
ECB_INTENSET_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1217;"	d
ECB_INTENSET_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	786;"	d
ECB_INTENSET_ENDECB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1468;"	d
ECB_INTENSET_ENDECB_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	493;"	d
ECB_INTENSET_ENDECB_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1221;"	d
ECB_INTENSET_ENDECB_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	790;"	d
ECB_INTENSET_ENDECB_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1472;"	d
ECB_INTENSET_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	484;"	d
ECB_INTENSET_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1212;"	d
ECB_INTENSET_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	781;"	d
ECB_INTENSET_ERRORECB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1463;"	d
ECB_INTENSET_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	485;"	d
ECB_INTENSET_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1213;"	d
ECB_INTENSET_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	782;"	d
ECB_INTENSET_ERRORECB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1464;"	d
ECB_INTENSET_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	483;"	d
ECB_INTENSET_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1211;"	d
ECB_INTENSET_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	780;"	d
ECB_INTENSET_ERRORECB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1462;"	d
ECB_INTENSET_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	482;"	d
ECB_INTENSET_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1210;"	d
ECB_INTENSET_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	779;"	d
ECB_INTENSET_ERRORECB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1461;"	d
ECB_INTENSET_ERRORECB_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	486;"	d
ECB_INTENSET_ERRORECB_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1214;"	d
ECB_INTENSET_ERRORECB_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	783;"	d
ECB_INTENSET_ERRORECB_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1465;"	d
ECB_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^ECB_IRQHandler$/;"	l
ECB_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^ECB_IRQHandler$/;"	l
ECB_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^ECB_IRQHandler$/;"	l
ECB_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^ECB_IRQHandler:$/;"	l
ECB_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  ECB_IRQn                      =  14,              \/*!<  14  ECB                                                              *\/$/;"	e	enum:__anon191
ECB_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  ECB_IRQn                      =  14,              \/*!<  14  ECB                                                              *\/$/;"	e	enum:__anon223
ECB_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  ECB_IRQn                      =  14,              \/*!<  14  ECB                                                              *\/$/;"	e	enum:__anon307
ECB_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  ECB_IRQn                      =  14,              \/*!<  14  ECB                                                              *\/$/;"	e	enum:__anon368
ECB_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	518;"	d
ECB_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	519;"	d
ECB_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	517;"	d
ECB_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	516;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	70;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	70;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	70;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	70;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	70;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	77;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	85;"	d
ECB_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	87;"	d
ECB_TASKS_STARTECB_TASKS_STARTECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1183;"	d
ECB_TASKS_STARTECB_TASKS_STARTECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1182;"	d
ECB_TASKS_STOPECB_TASKS_STOPECB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1190;"	d
ECB_TASKS_STOPECB_TASKS_STOPECB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1189;"	d
ECC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3089;"	d
ECC_ENABLED	.\app\inc\sdk_config.h	3089;"	d
ECC_ENABLED	.\sdk_config.h	3089;"	d
EDCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EDCNT;                             \/*!< IEEE 802.15.4 Energy Detect Loop Count                                *\/$/;"	m	struct:__anon431
EDSAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EDSAMPLE;                          \/*!< IEEE 802.15.4 Energy Detect Level                                     *\/$/;"	m	struct:__anon431
EEP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EEP;                               \/*!< Channel event end-point.                                              *\/$/;"	m	struct:__anon193
EEP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EEP;                               \/*!< Description cluster[0]: Channel 0 event end-point                     *\/$/;"	m	struct:__anon256
EEP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EEP;                               \/*!< Description cluster[0]: Channel 0 event end-point                     *\/$/;"	m	struct:__anon335
EEP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EEP;                               \/*!< Description cluster[0]: Channel 0 event end-point                     *\/$/;"	m	struct:__anon405
EGU0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	97;"	d
EGU0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	111;"	d
EGU0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	113;"	d
EGU1_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	98;"	d
EGU1_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	112;"	d
EGU1_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	114;"	d
EGU2_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	113;"	d
EGU2_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	115;"	d
EGU3_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	114;"	d
EGU3_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	116;"	d
EGU4_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	115;"	d
EGU4_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	117;"	d
EGU5_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	116;"	d
EGU5_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	118;"	d
EGU_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	95;"	d
EGU_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	109;"	d
EGU_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	111;"	d
EGU_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	586;"	d
EGU_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	335;"	d
EGU_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	335;"	d
EGU_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	408;"	d
EGU_ENABLED	.\app\inc\sdk_config.h	586;"	d
EGU_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	408;"	d
EGU_ENABLED	.\sdk_config.h	586;"	d
EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1263;"	d
EGU_EVENTS_TRIGGERED_EVENTS_TRIGGERED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1262;"	d
EGU_INTENCLR_TRIGGERED0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1592;"	d
EGU_INTENCLR_TRIGGERED0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1147;"	d
EGU_INTENCLR_TRIGGERED0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1829;"	d
EGU_INTENCLR_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1590;"	d
EGU_INTENCLR_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1145;"	d
EGU_INTENCLR_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1827;"	d
EGU_INTENCLR_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1591;"	d
EGU_INTENCLR_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1146;"	d
EGU_INTENCLR_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1828;"	d
EGU_INTENCLR_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1589;"	d
EGU_INTENCLR_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1144;"	d
EGU_INTENCLR_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1826;"	d
EGU_INTENCLR_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1588;"	d
EGU_INTENCLR_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1143;"	d
EGU_INTENCLR_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1825;"	d
EGU_INTENCLR_TRIGGERED10_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1522;"	d
EGU_INTENCLR_TRIGGERED10_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1077;"	d
EGU_INTENCLR_TRIGGERED10_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1759;"	d
EGU_INTENCLR_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1520;"	d
EGU_INTENCLR_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1075;"	d
EGU_INTENCLR_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1757;"	d
EGU_INTENCLR_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1521;"	d
EGU_INTENCLR_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1076;"	d
EGU_INTENCLR_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1758;"	d
EGU_INTENCLR_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1519;"	d
EGU_INTENCLR_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1074;"	d
EGU_INTENCLR_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1756;"	d
EGU_INTENCLR_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1518;"	d
EGU_INTENCLR_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1073;"	d
EGU_INTENCLR_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1755;"	d
EGU_INTENCLR_TRIGGERED11_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1515;"	d
EGU_INTENCLR_TRIGGERED11_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1070;"	d
EGU_INTENCLR_TRIGGERED11_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1752;"	d
EGU_INTENCLR_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1513;"	d
EGU_INTENCLR_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1068;"	d
EGU_INTENCLR_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1750;"	d
EGU_INTENCLR_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1514;"	d
EGU_INTENCLR_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1069;"	d
EGU_INTENCLR_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1751;"	d
EGU_INTENCLR_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1512;"	d
EGU_INTENCLR_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1067;"	d
EGU_INTENCLR_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1749;"	d
EGU_INTENCLR_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1511;"	d
EGU_INTENCLR_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1066;"	d
EGU_INTENCLR_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1748;"	d
EGU_INTENCLR_TRIGGERED12_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1508;"	d
EGU_INTENCLR_TRIGGERED12_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1063;"	d
EGU_INTENCLR_TRIGGERED12_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1745;"	d
EGU_INTENCLR_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1506;"	d
EGU_INTENCLR_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1061;"	d
EGU_INTENCLR_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1743;"	d
EGU_INTENCLR_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1507;"	d
EGU_INTENCLR_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1062;"	d
EGU_INTENCLR_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1744;"	d
EGU_INTENCLR_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1505;"	d
EGU_INTENCLR_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1060;"	d
EGU_INTENCLR_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1742;"	d
EGU_INTENCLR_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1504;"	d
EGU_INTENCLR_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1059;"	d
EGU_INTENCLR_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1741;"	d
EGU_INTENCLR_TRIGGERED13_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1501;"	d
EGU_INTENCLR_TRIGGERED13_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1056;"	d
EGU_INTENCLR_TRIGGERED13_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1738;"	d
EGU_INTENCLR_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1499;"	d
EGU_INTENCLR_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1054;"	d
EGU_INTENCLR_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1736;"	d
EGU_INTENCLR_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1500;"	d
EGU_INTENCLR_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1055;"	d
EGU_INTENCLR_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1737;"	d
EGU_INTENCLR_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1498;"	d
EGU_INTENCLR_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1053;"	d
EGU_INTENCLR_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1735;"	d
EGU_INTENCLR_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1497;"	d
EGU_INTENCLR_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1052;"	d
EGU_INTENCLR_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1734;"	d
EGU_INTENCLR_TRIGGERED14_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1494;"	d
EGU_INTENCLR_TRIGGERED14_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1049;"	d
EGU_INTENCLR_TRIGGERED14_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1731;"	d
EGU_INTENCLR_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1492;"	d
EGU_INTENCLR_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1047;"	d
EGU_INTENCLR_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1729;"	d
EGU_INTENCLR_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1493;"	d
EGU_INTENCLR_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1048;"	d
EGU_INTENCLR_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1730;"	d
EGU_INTENCLR_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1491;"	d
EGU_INTENCLR_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1046;"	d
EGU_INTENCLR_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1728;"	d
EGU_INTENCLR_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1490;"	d
EGU_INTENCLR_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1045;"	d
EGU_INTENCLR_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1727;"	d
EGU_INTENCLR_TRIGGERED15_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1487;"	d
EGU_INTENCLR_TRIGGERED15_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1042;"	d
EGU_INTENCLR_TRIGGERED15_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1724;"	d
EGU_INTENCLR_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1485;"	d
EGU_INTENCLR_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1040;"	d
EGU_INTENCLR_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1722;"	d
EGU_INTENCLR_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1486;"	d
EGU_INTENCLR_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1041;"	d
EGU_INTENCLR_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1723;"	d
EGU_INTENCLR_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1484;"	d
EGU_INTENCLR_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1039;"	d
EGU_INTENCLR_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1721;"	d
EGU_INTENCLR_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1483;"	d
EGU_INTENCLR_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1038;"	d
EGU_INTENCLR_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1720;"	d
EGU_INTENCLR_TRIGGERED1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1585;"	d
EGU_INTENCLR_TRIGGERED1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1140;"	d
EGU_INTENCLR_TRIGGERED1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1822;"	d
EGU_INTENCLR_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1583;"	d
EGU_INTENCLR_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1138;"	d
EGU_INTENCLR_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1820;"	d
EGU_INTENCLR_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1584;"	d
EGU_INTENCLR_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1139;"	d
EGU_INTENCLR_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1821;"	d
EGU_INTENCLR_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1582;"	d
EGU_INTENCLR_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1137;"	d
EGU_INTENCLR_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1819;"	d
EGU_INTENCLR_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1581;"	d
EGU_INTENCLR_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1136;"	d
EGU_INTENCLR_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1818;"	d
EGU_INTENCLR_TRIGGERED2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1578;"	d
EGU_INTENCLR_TRIGGERED2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1133;"	d
EGU_INTENCLR_TRIGGERED2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1815;"	d
EGU_INTENCLR_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1576;"	d
EGU_INTENCLR_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1131;"	d
EGU_INTENCLR_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1813;"	d
EGU_INTENCLR_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1577;"	d
EGU_INTENCLR_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1132;"	d
EGU_INTENCLR_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1814;"	d
EGU_INTENCLR_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1575;"	d
EGU_INTENCLR_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1130;"	d
EGU_INTENCLR_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1812;"	d
EGU_INTENCLR_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1574;"	d
EGU_INTENCLR_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1129;"	d
EGU_INTENCLR_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1811;"	d
EGU_INTENCLR_TRIGGERED3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1571;"	d
EGU_INTENCLR_TRIGGERED3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1126;"	d
EGU_INTENCLR_TRIGGERED3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1808;"	d
EGU_INTENCLR_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1569;"	d
EGU_INTENCLR_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1124;"	d
EGU_INTENCLR_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1806;"	d
EGU_INTENCLR_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1570;"	d
EGU_INTENCLR_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1125;"	d
EGU_INTENCLR_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1807;"	d
EGU_INTENCLR_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1568;"	d
EGU_INTENCLR_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1123;"	d
EGU_INTENCLR_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1805;"	d
EGU_INTENCLR_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1567;"	d
EGU_INTENCLR_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1122;"	d
EGU_INTENCLR_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1804;"	d
EGU_INTENCLR_TRIGGERED4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1564;"	d
EGU_INTENCLR_TRIGGERED4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1119;"	d
EGU_INTENCLR_TRIGGERED4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1801;"	d
EGU_INTENCLR_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1562;"	d
EGU_INTENCLR_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1117;"	d
EGU_INTENCLR_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1799;"	d
EGU_INTENCLR_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1563;"	d
EGU_INTENCLR_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1118;"	d
EGU_INTENCLR_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1800;"	d
EGU_INTENCLR_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1561;"	d
EGU_INTENCLR_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1116;"	d
EGU_INTENCLR_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1798;"	d
EGU_INTENCLR_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1560;"	d
EGU_INTENCLR_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1115;"	d
EGU_INTENCLR_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1797;"	d
EGU_INTENCLR_TRIGGERED5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1557;"	d
EGU_INTENCLR_TRIGGERED5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1112;"	d
EGU_INTENCLR_TRIGGERED5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1794;"	d
EGU_INTENCLR_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1555;"	d
EGU_INTENCLR_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1110;"	d
EGU_INTENCLR_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1792;"	d
EGU_INTENCLR_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1556;"	d
EGU_INTENCLR_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1111;"	d
EGU_INTENCLR_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1793;"	d
EGU_INTENCLR_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1554;"	d
EGU_INTENCLR_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1109;"	d
EGU_INTENCLR_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1791;"	d
EGU_INTENCLR_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1553;"	d
EGU_INTENCLR_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1108;"	d
EGU_INTENCLR_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1790;"	d
EGU_INTENCLR_TRIGGERED6_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1550;"	d
EGU_INTENCLR_TRIGGERED6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1105;"	d
EGU_INTENCLR_TRIGGERED6_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1787;"	d
EGU_INTENCLR_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1548;"	d
EGU_INTENCLR_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1103;"	d
EGU_INTENCLR_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1785;"	d
EGU_INTENCLR_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1549;"	d
EGU_INTENCLR_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1104;"	d
EGU_INTENCLR_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1786;"	d
EGU_INTENCLR_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1547;"	d
EGU_INTENCLR_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1102;"	d
EGU_INTENCLR_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1784;"	d
EGU_INTENCLR_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1546;"	d
EGU_INTENCLR_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1101;"	d
EGU_INTENCLR_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1783;"	d
EGU_INTENCLR_TRIGGERED7_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1543;"	d
EGU_INTENCLR_TRIGGERED7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1098;"	d
EGU_INTENCLR_TRIGGERED7_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1780;"	d
EGU_INTENCLR_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1541;"	d
EGU_INTENCLR_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1096;"	d
EGU_INTENCLR_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1778;"	d
EGU_INTENCLR_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1542;"	d
EGU_INTENCLR_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1097;"	d
EGU_INTENCLR_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1779;"	d
EGU_INTENCLR_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1540;"	d
EGU_INTENCLR_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1095;"	d
EGU_INTENCLR_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1777;"	d
EGU_INTENCLR_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1539;"	d
EGU_INTENCLR_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1094;"	d
EGU_INTENCLR_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1776;"	d
EGU_INTENCLR_TRIGGERED8_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1536;"	d
EGU_INTENCLR_TRIGGERED8_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1091;"	d
EGU_INTENCLR_TRIGGERED8_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1773;"	d
EGU_INTENCLR_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1534;"	d
EGU_INTENCLR_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1089;"	d
EGU_INTENCLR_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1771;"	d
EGU_INTENCLR_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1535;"	d
EGU_INTENCLR_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1090;"	d
EGU_INTENCLR_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1772;"	d
EGU_INTENCLR_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1533;"	d
EGU_INTENCLR_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1088;"	d
EGU_INTENCLR_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1770;"	d
EGU_INTENCLR_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1532;"	d
EGU_INTENCLR_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1087;"	d
EGU_INTENCLR_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1769;"	d
EGU_INTENCLR_TRIGGERED9_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1529;"	d
EGU_INTENCLR_TRIGGERED9_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1084;"	d
EGU_INTENCLR_TRIGGERED9_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1766;"	d
EGU_INTENCLR_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1527;"	d
EGU_INTENCLR_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1082;"	d
EGU_INTENCLR_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1764;"	d
EGU_INTENCLR_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1528;"	d
EGU_INTENCLR_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1083;"	d
EGU_INTENCLR_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1765;"	d
EGU_INTENCLR_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1526;"	d
EGU_INTENCLR_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1081;"	d
EGU_INTENCLR_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1763;"	d
EGU_INTENCLR_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1525;"	d
EGU_INTENCLR_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1080;"	d
EGU_INTENCLR_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1762;"	d
EGU_INTENSET_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1475;"	d
EGU_INTENSET_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1030;"	d
EGU_INTENSET_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1712;"	d
EGU_INTENSET_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1476;"	d
EGU_INTENSET_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1031;"	d
EGU_INTENSET_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1713;"	d
EGU_INTENSET_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1474;"	d
EGU_INTENSET_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1029;"	d
EGU_INTENSET_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1711;"	d
EGU_INTENSET_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1473;"	d
EGU_INTENSET_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1028;"	d
EGU_INTENSET_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1710;"	d
EGU_INTENSET_TRIGGERED0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1477;"	d
EGU_INTENSET_TRIGGERED0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1032;"	d
EGU_INTENSET_TRIGGERED0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1714;"	d
EGU_INTENSET_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1405;"	d
EGU_INTENSET_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	960;"	d
EGU_INTENSET_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1642;"	d
EGU_INTENSET_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1406;"	d
EGU_INTENSET_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	961;"	d
EGU_INTENSET_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1643;"	d
EGU_INTENSET_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1404;"	d
EGU_INTENSET_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	959;"	d
EGU_INTENSET_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1641;"	d
EGU_INTENSET_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1403;"	d
EGU_INTENSET_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	958;"	d
EGU_INTENSET_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1640;"	d
EGU_INTENSET_TRIGGERED10_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1407;"	d
EGU_INTENSET_TRIGGERED10_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	962;"	d
EGU_INTENSET_TRIGGERED10_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1644;"	d
EGU_INTENSET_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1398;"	d
EGU_INTENSET_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	953;"	d
EGU_INTENSET_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1635;"	d
EGU_INTENSET_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1399;"	d
EGU_INTENSET_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	954;"	d
EGU_INTENSET_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1636;"	d
EGU_INTENSET_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1397;"	d
EGU_INTENSET_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	952;"	d
EGU_INTENSET_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1634;"	d
EGU_INTENSET_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1396;"	d
EGU_INTENSET_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	951;"	d
EGU_INTENSET_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1633;"	d
EGU_INTENSET_TRIGGERED11_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1400;"	d
EGU_INTENSET_TRIGGERED11_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	955;"	d
EGU_INTENSET_TRIGGERED11_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1637;"	d
EGU_INTENSET_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1391;"	d
EGU_INTENSET_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	946;"	d
EGU_INTENSET_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1628;"	d
EGU_INTENSET_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1392;"	d
EGU_INTENSET_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	947;"	d
EGU_INTENSET_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1629;"	d
EGU_INTENSET_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1390;"	d
EGU_INTENSET_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	945;"	d
EGU_INTENSET_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1627;"	d
EGU_INTENSET_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1389;"	d
EGU_INTENSET_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	944;"	d
EGU_INTENSET_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1626;"	d
EGU_INTENSET_TRIGGERED12_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1393;"	d
EGU_INTENSET_TRIGGERED12_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	948;"	d
EGU_INTENSET_TRIGGERED12_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1630;"	d
EGU_INTENSET_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1384;"	d
EGU_INTENSET_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	939;"	d
EGU_INTENSET_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1621;"	d
EGU_INTENSET_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1385;"	d
EGU_INTENSET_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	940;"	d
EGU_INTENSET_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1622;"	d
EGU_INTENSET_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1383;"	d
EGU_INTENSET_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	938;"	d
EGU_INTENSET_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1620;"	d
EGU_INTENSET_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1382;"	d
EGU_INTENSET_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	937;"	d
EGU_INTENSET_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1619;"	d
EGU_INTENSET_TRIGGERED13_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1386;"	d
EGU_INTENSET_TRIGGERED13_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	941;"	d
EGU_INTENSET_TRIGGERED13_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1623;"	d
EGU_INTENSET_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1377;"	d
EGU_INTENSET_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	932;"	d
EGU_INTENSET_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1614;"	d
EGU_INTENSET_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1378;"	d
EGU_INTENSET_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	933;"	d
EGU_INTENSET_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1615;"	d
EGU_INTENSET_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1376;"	d
EGU_INTENSET_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	931;"	d
EGU_INTENSET_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1613;"	d
EGU_INTENSET_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1375;"	d
EGU_INTENSET_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	930;"	d
EGU_INTENSET_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1612;"	d
EGU_INTENSET_TRIGGERED14_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1379;"	d
EGU_INTENSET_TRIGGERED14_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	934;"	d
EGU_INTENSET_TRIGGERED14_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1616;"	d
EGU_INTENSET_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1370;"	d
EGU_INTENSET_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	925;"	d
EGU_INTENSET_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1607;"	d
EGU_INTENSET_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1371;"	d
EGU_INTENSET_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	926;"	d
EGU_INTENSET_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1608;"	d
EGU_INTENSET_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1369;"	d
EGU_INTENSET_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	924;"	d
EGU_INTENSET_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1606;"	d
EGU_INTENSET_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1368;"	d
EGU_INTENSET_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	923;"	d
EGU_INTENSET_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1605;"	d
EGU_INTENSET_TRIGGERED15_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1372;"	d
EGU_INTENSET_TRIGGERED15_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	927;"	d
EGU_INTENSET_TRIGGERED15_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1609;"	d
EGU_INTENSET_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1468;"	d
EGU_INTENSET_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1023;"	d
EGU_INTENSET_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1705;"	d
EGU_INTENSET_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1469;"	d
EGU_INTENSET_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1024;"	d
EGU_INTENSET_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1706;"	d
EGU_INTENSET_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1467;"	d
EGU_INTENSET_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1022;"	d
EGU_INTENSET_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1704;"	d
EGU_INTENSET_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1466;"	d
EGU_INTENSET_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1021;"	d
EGU_INTENSET_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1703;"	d
EGU_INTENSET_TRIGGERED1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1470;"	d
EGU_INTENSET_TRIGGERED1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1025;"	d
EGU_INTENSET_TRIGGERED1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1707;"	d
EGU_INTENSET_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1461;"	d
EGU_INTENSET_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1016;"	d
EGU_INTENSET_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1698;"	d
EGU_INTENSET_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1462;"	d
EGU_INTENSET_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1017;"	d
EGU_INTENSET_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1699;"	d
EGU_INTENSET_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1460;"	d
EGU_INTENSET_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1015;"	d
EGU_INTENSET_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1697;"	d
EGU_INTENSET_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1459;"	d
EGU_INTENSET_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1014;"	d
EGU_INTENSET_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1696;"	d
EGU_INTENSET_TRIGGERED2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1463;"	d
EGU_INTENSET_TRIGGERED2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1018;"	d
EGU_INTENSET_TRIGGERED2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1700;"	d
EGU_INTENSET_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1454;"	d
EGU_INTENSET_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1009;"	d
EGU_INTENSET_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1691;"	d
EGU_INTENSET_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1455;"	d
EGU_INTENSET_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1010;"	d
EGU_INTENSET_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1692;"	d
EGU_INTENSET_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1453;"	d
EGU_INTENSET_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1008;"	d
EGU_INTENSET_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1690;"	d
EGU_INTENSET_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1452;"	d
EGU_INTENSET_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1007;"	d
EGU_INTENSET_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1689;"	d
EGU_INTENSET_TRIGGERED3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1456;"	d
EGU_INTENSET_TRIGGERED3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1011;"	d
EGU_INTENSET_TRIGGERED3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1693;"	d
EGU_INTENSET_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1447;"	d
EGU_INTENSET_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1002;"	d
EGU_INTENSET_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1684;"	d
EGU_INTENSET_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1448;"	d
EGU_INTENSET_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1003;"	d
EGU_INTENSET_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1685;"	d
EGU_INTENSET_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1446;"	d
EGU_INTENSET_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1001;"	d
EGU_INTENSET_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1683;"	d
EGU_INTENSET_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1445;"	d
EGU_INTENSET_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1000;"	d
EGU_INTENSET_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1682;"	d
EGU_INTENSET_TRIGGERED4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1449;"	d
EGU_INTENSET_TRIGGERED4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1004;"	d
EGU_INTENSET_TRIGGERED4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1686;"	d
EGU_INTENSET_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1440;"	d
EGU_INTENSET_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	995;"	d
EGU_INTENSET_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1677;"	d
EGU_INTENSET_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1441;"	d
EGU_INTENSET_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	996;"	d
EGU_INTENSET_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1678;"	d
EGU_INTENSET_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1439;"	d
EGU_INTENSET_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	994;"	d
EGU_INTENSET_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1676;"	d
EGU_INTENSET_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1438;"	d
EGU_INTENSET_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	993;"	d
EGU_INTENSET_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1675;"	d
EGU_INTENSET_TRIGGERED5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1442;"	d
EGU_INTENSET_TRIGGERED5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	997;"	d
EGU_INTENSET_TRIGGERED5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1679;"	d
EGU_INTENSET_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1433;"	d
EGU_INTENSET_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	988;"	d
EGU_INTENSET_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1670;"	d
EGU_INTENSET_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1434;"	d
EGU_INTENSET_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	989;"	d
EGU_INTENSET_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1671;"	d
EGU_INTENSET_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1432;"	d
EGU_INTENSET_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	987;"	d
EGU_INTENSET_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1669;"	d
EGU_INTENSET_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1431;"	d
EGU_INTENSET_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	986;"	d
EGU_INTENSET_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1668;"	d
EGU_INTENSET_TRIGGERED6_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1435;"	d
EGU_INTENSET_TRIGGERED6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	990;"	d
EGU_INTENSET_TRIGGERED6_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1672;"	d
EGU_INTENSET_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1426;"	d
EGU_INTENSET_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	981;"	d
EGU_INTENSET_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1663;"	d
EGU_INTENSET_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1427;"	d
EGU_INTENSET_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	982;"	d
EGU_INTENSET_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1664;"	d
EGU_INTENSET_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1425;"	d
EGU_INTENSET_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	980;"	d
EGU_INTENSET_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1662;"	d
EGU_INTENSET_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1424;"	d
EGU_INTENSET_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	979;"	d
EGU_INTENSET_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1661;"	d
EGU_INTENSET_TRIGGERED7_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1428;"	d
EGU_INTENSET_TRIGGERED7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	983;"	d
EGU_INTENSET_TRIGGERED7_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1665;"	d
EGU_INTENSET_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1419;"	d
EGU_INTENSET_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	974;"	d
EGU_INTENSET_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1656;"	d
EGU_INTENSET_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1420;"	d
EGU_INTENSET_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	975;"	d
EGU_INTENSET_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1657;"	d
EGU_INTENSET_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1418;"	d
EGU_INTENSET_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	973;"	d
EGU_INTENSET_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1655;"	d
EGU_INTENSET_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1417;"	d
EGU_INTENSET_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	972;"	d
EGU_INTENSET_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1654;"	d
EGU_INTENSET_TRIGGERED8_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1421;"	d
EGU_INTENSET_TRIGGERED8_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	976;"	d
EGU_INTENSET_TRIGGERED8_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1658;"	d
EGU_INTENSET_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1412;"	d
EGU_INTENSET_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	967;"	d
EGU_INTENSET_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1649;"	d
EGU_INTENSET_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1413;"	d
EGU_INTENSET_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	968;"	d
EGU_INTENSET_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1650;"	d
EGU_INTENSET_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1411;"	d
EGU_INTENSET_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	966;"	d
EGU_INTENSET_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1648;"	d
EGU_INTENSET_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1410;"	d
EGU_INTENSET_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	965;"	d
EGU_INTENSET_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1647;"	d
EGU_INTENSET_TRIGGERED9_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1414;"	d
EGU_INTENSET_TRIGGERED9_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	969;"	d
EGU_INTENSET_TRIGGERED9_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1651;"	d
EGU_INTEN_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1361;"	d
EGU_INTEN_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	916;"	d
EGU_INTEN_TRIGGERED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1598;"	d
EGU_INTEN_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1362;"	d
EGU_INTEN_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	917;"	d
EGU_INTEN_TRIGGERED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1599;"	d
EGU_INTEN_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1360;"	d
EGU_INTEN_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	915;"	d
EGU_INTEN_TRIGGERED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1597;"	d
EGU_INTEN_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1359;"	d
EGU_INTEN_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	914;"	d
EGU_INTEN_TRIGGERED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1596;"	d
EGU_INTEN_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1301;"	d
EGU_INTEN_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	856;"	d
EGU_INTEN_TRIGGERED10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1538;"	d
EGU_INTEN_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1302;"	d
EGU_INTEN_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	857;"	d
EGU_INTEN_TRIGGERED10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1539;"	d
EGU_INTEN_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1300;"	d
EGU_INTEN_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	855;"	d
EGU_INTEN_TRIGGERED10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1537;"	d
EGU_INTEN_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1299;"	d
EGU_INTEN_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	854;"	d
EGU_INTEN_TRIGGERED10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1536;"	d
EGU_INTEN_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1295;"	d
EGU_INTEN_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	850;"	d
EGU_INTEN_TRIGGERED11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1532;"	d
EGU_INTEN_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1296;"	d
EGU_INTEN_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	851;"	d
EGU_INTEN_TRIGGERED11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1533;"	d
EGU_INTEN_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1294;"	d
EGU_INTEN_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	849;"	d
EGU_INTEN_TRIGGERED11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1531;"	d
EGU_INTEN_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1293;"	d
EGU_INTEN_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	848;"	d
EGU_INTEN_TRIGGERED11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1530;"	d
EGU_INTEN_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1289;"	d
EGU_INTEN_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	844;"	d
EGU_INTEN_TRIGGERED12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1526;"	d
EGU_INTEN_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1290;"	d
EGU_INTEN_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	845;"	d
EGU_INTEN_TRIGGERED12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1527;"	d
EGU_INTEN_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1288;"	d
EGU_INTEN_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	843;"	d
EGU_INTEN_TRIGGERED12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1525;"	d
EGU_INTEN_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1287;"	d
EGU_INTEN_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	842;"	d
EGU_INTEN_TRIGGERED12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1524;"	d
EGU_INTEN_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1283;"	d
EGU_INTEN_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	838;"	d
EGU_INTEN_TRIGGERED13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1520;"	d
EGU_INTEN_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1284;"	d
EGU_INTEN_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	839;"	d
EGU_INTEN_TRIGGERED13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1521;"	d
EGU_INTEN_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1282;"	d
EGU_INTEN_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	837;"	d
EGU_INTEN_TRIGGERED13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1519;"	d
EGU_INTEN_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1281;"	d
EGU_INTEN_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	836;"	d
EGU_INTEN_TRIGGERED13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1518;"	d
EGU_INTEN_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1277;"	d
EGU_INTEN_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	832;"	d
EGU_INTEN_TRIGGERED14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1514;"	d
EGU_INTEN_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1278;"	d
EGU_INTEN_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	833;"	d
EGU_INTEN_TRIGGERED14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1515;"	d
EGU_INTEN_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1276;"	d
EGU_INTEN_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	831;"	d
EGU_INTEN_TRIGGERED14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1513;"	d
EGU_INTEN_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1275;"	d
EGU_INTEN_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	830;"	d
EGU_INTEN_TRIGGERED14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1512;"	d
EGU_INTEN_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1271;"	d
EGU_INTEN_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	826;"	d
EGU_INTEN_TRIGGERED15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1508;"	d
EGU_INTEN_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1272;"	d
EGU_INTEN_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	827;"	d
EGU_INTEN_TRIGGERED15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1509;"	d
EGU_INTEN_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1270;"	d
EGU_INTEN_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	825;"	d
EGU_INTEN_TRIGGERED15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1507;"	d
EGU_INTEN_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1269;"	d
EGU_INTEN_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	824;"	d
EGU_INTEN_TRIGGERED15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1506;"	d
EGU_INTEN_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1355;"	d
EGU_INTEN_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	910;"	d
EGU_INTEN_TRIGGERED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1592;"	d
EGU_INTEN_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1356;"	d
EGU_INTEN_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	911;"	d
EGU_INTEN_TRIGGERED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1593;"	d
EGU_INTEN_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1354;"	d
EGU_INTEN_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	909;"	d
EGU_INTEN_TRIGGERED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1591;"	d
EGU_INTEN_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1353;"	d
EGU_INTEN_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	908;"	d
EGU_INTEN_TRIGGERED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1590;"	d
EGU_INTEN_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1349;"	d
EGU_INTEN_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	904;"	d
EGU_INTEN_TRIGGERED2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1586;"	d
EGU_INTEN_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1350;"	d
EGU_INTEN_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	905;"	d
EGU_INTEN_TRIGGERED2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1587;"	d
EGU_INTEN_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1348;"	d
EGU_INTEN_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	903;"	d
EGU_INTEN_TRIGGERED2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1585;"	d
EGU_INTEN_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1347;"	d
EGU_INTEN_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	902;"	d
EGU_INTEN_TRIGGERED2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1584;"	d
EGU_INTEN_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1343;"	d
EGU_INTEN_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	898;"	d
EGU_INTEN_TRIGGERED3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1580;"	d
EGU_INTEN_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1344;"	d
EGU_INTEN_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	899;"	d
EGU_INTEN_TRIGGERED3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1581;"	d
EGU_INTEN_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1342;"	d
EGU_INTEN_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	897;"	d
EGU_INTEN_TRIGGERED3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1579;"	d
EGU_INTEN_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1341;"	d
EGU_INTEN_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	896;"	d
EGU_INTEN_TRIGGERED3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1578;"	d
EGU_INTEN_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1337;"	d
EGU_INTEN_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	892;"	d
EGU_INTEN_TRIGGERED4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1574;"	d
EGU_INTEN_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1338;"	d
EGU_INTEN_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	893;"	d
EGU_INTEN_TRIGGERED4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1575;"	d
EGU_INTEN_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1336;"	d
EGU_INTEN_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	891;"	d
EGU_INTEN_TRIGGERED4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1573;"	d
EGU_INTEN_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1335;"	d
EGU_INTEN_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	890;"	d
EGU_INTEN_TRIGGERED4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1572;"	d
EGU_INTEN_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1331;"	d
EGU_INTEN_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	886;"	d
EGU_INTEN_TRIGGERED5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1568;"	d
EGU_INTEN_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1332;"	d
EGU_INTEN_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	887;"	d
EGU_INTEN_TRIGGERED5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1569;"	d
EGU_INTEN_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1330;"	d
EGU_INTEN_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	885;"	d
EGU_INTEN_TRIGGERED5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1567;"	d
EGU_INTEN_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1329;"	d
EGU_INTEN_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	884;"	d
EGU_INTEN_TRIGGERED5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1566;"	d
EGU_INTEN_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1325;"	d
EGU_INTEN_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	880;"	d
EGU_INTEN_TRIGGERED6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1562;"	d
EGU_INTEN_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1326;"	d
EGU_INTEN_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	881;"	d
EGU_INTEN_TRIGGERED6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1563;"	d
EGU_INTEN_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1324;"	d
EGU_INTEN_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	879;"	d
EGU_INTEN_TRIGGERED6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1561;"	d
EGU_INTEN_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1323;"	d
EGU_INTEN_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	878;"	d
EGU_INTEN_TRIGGERED6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1560;"	d
EGU_INTEN_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1319;"	d
EGU_INTEN_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	874;"	d
EGU_INTEN_TRIGGERED7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1556;"	d
EGU_INTEN_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1320;"	d
EGU_INTEN_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	875;"	d
EGU_INTEN_TRIGGERED7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1557;"	d
EGU_INTEN_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1318;"	d
EGU_INTEN_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	873;"	d
EGU_INTEN_TRIGGERED7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1555;"	d
EGU_INTEN_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1317;"	d
EGU_INTEN_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	872;"	d
EGU_INTEN_TRIGGERED7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1554;"	d
EGU_INTEN_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1313;"	d
EGU_INTEN_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	868;"	d
EGU_INTEN_TRIGGERED8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1550;"	d
EGU_INTEN_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1314;"	d
EGU_INTEN_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	869;"	d
EGU_INTEN_TRIGGERED8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1551;"	d
EGU_INTEN_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1312;"	d
EGU_INTEN_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	867;"	d
EGU_INTEN_TRIGGERED8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1549;"	d
EGU_INTEN_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1311;"	d
EGU_INTEN_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	866;"	d
EGU_INTEN_TRIGGERED8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1548;"	d
EGU_INTEN_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1307;"	d
EGU_INTEN_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	862;"	d
EGU_INTEN_TRIGGERED9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1544;"	d
EGU_INTEN_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1308;"	d
EGU_INTEN_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	863;"	d
EGU_INTEN_TRIGGERED9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1545;"	d
EGU_INTEN_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1306;"	d
EGU_INTEN_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	861;"	d
EGU_INTEN_TRIGGERED9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1543;"	d
EGU_INTEN_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1305;"	d
EGU_INTEN_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	860;"	d
EGU_INTEN_TRIGGERED9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1542;"	d
EGU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	94;"	d
EGU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	108;"	d
EGU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	110;"	d
EGU_TASKS_TRIGGER_TASKS_TRIGGER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1256;"	d
EGU_TASKS_TRIGGER_TASKS_TRIGGER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1255;"	d
EN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  EN;                                \/*!< Enable channel group.                                                 *\/$/;"	m	struct:__anon192
EN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  EN;                                \/*!< Description cluster[0]: Enable channel group 0                        *\/$/;"	m	struct:__anon255
EN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  EN;                                \/*!< Description cluster[0]: Enable channel group 0                        *\/$/;"	m	struct:__anon334
EN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  EN;                                \/*!< Description cluster[0]: Enable channel group 0                        *\/$/;"	m	struct:__anon404
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< ADC enable.                                                           *\/$/;"	m	struct:__anon203
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< CCM enable.                                                           *\/$/;"	m	struct:__anon210
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable AAR.                                                           *\/$/;"	m	struct:__anon209
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI.                                                           *\/$/;"	m	struct:__anon199
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPIS.                                                          *\/$/;"	m	struct:__anon201
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART and acquire IOs.                                          *\/$/;"	m	struct:__anon198
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable the LPCOMP.                                                    *\/$/;"	m	struct:__anon213
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable the QDEC.                                                      *\/$/;"	m	struct:__anon212
ENABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable two-wire master.                                               *\/$/;"	m	struct:__anon200
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< COMP enable                                                           *\/$/;"	m	struct:__anon294
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable                                                                *\/$/;"	m	struct:__anon290
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable AAR                                                            *\/$/;"	m	struct:__anon291
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable I2S module.                                                    *\/$/;"	m	struct:__anon304
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable LPCOMP                                                         *\/$/;"	m	struct:__anon295
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI                                                            *\/$/;"	m	struct:__anon280
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI slave                                                      *\/$/;"	m	struct:__anon277
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPIM                                                           *\/$/;"	m	struct:__anon276
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWI                                                            *\/$/;"	m	struct:__anon281
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIM                                                           *\/$/;"	m	struct:__anon278
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIS                                                           *\/$/;"	m	struct:__anon279
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART                                                           *\/$/;"	m	struct:__anon274
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART                                                           *\/$/;"	m	struct:__anon275
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable or disable ADC                                                 *\/$/;"	m	struct:__anon284
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable the quadrature decoder                                         *\/$/;"	m	struct:__anon293
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< PDM module enable register                                            *\/$/;"	m	struct:__anon299
ENABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENABLE;                            \/*!< PWM module enable register                                            *\/$/;"	m	struct:__anon298
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< COMP enable                                                           *\/$/;"	m	struct:__anon359
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable                                                                *\/$/;"	m	struct:__anon355
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable AAR                                                            *\/$/;"	m	struct:__anon356
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI slave                                                      *\/$/;"	m	struct:__anon347
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPIM                                                           *\/$/;"	m	struct:__anon346
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIM                                                           *\/$/;"	m	struct:__anon344
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIS                                                           *\/$/;"	m	struct:__anon345
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART                                                           *\/$/;"	m	struct:__anon343
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable or disable ADC                                                 *\/$/;"	m	struct:__anon349
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable the quadrature decoder                                         *\/$/;"	m	struct:__anon358
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< PDM module enable register                                            *\/$/;"	m	struct:__anon363
ENABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENABLE;                            \/*!< PWM module enable register                                            *\/$/;"	m	struct:__anon362
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< COMP enable                                                           *\/$/;"	m	struct:__anon452
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Control power and clock for CRYPTOCELL subsystem                      *\/$/;"	m	struct:__anon468
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable                                                                *\/$/;"	m	struct:__anon448
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable AAR                                                            *\/$/;"	m	struct:__anon449
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable I2S module.                                                    *\/$/;"	m	struct:__anon463
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable LPCOMP                                                         *\/$/;"	m	struct:__anon453
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable QSPI peripheral and acquire the pins selected in PSELn$/;"	m	struct:__anon466
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI                                                            *\/$/;"	m	struct:__anon438
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPI slave                                                      *\/$/;"	m	struct:__anon435
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable SPIM                                                           *\/$/;"	m	struct:__anon434
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWI                                                            *\/$/;"	m	struct:__anon439
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIM                                                           *\/$/;"	m	struct:__anon436
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable TWIS                                                           *\/$/;"	m	struct:__anon437
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART                                                           *\/$/;"	m	struct:__anon432
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable UART                                                           *\/$/;"	m	struct:__anon433
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable USB                                                            *\/$/;"	m	struct:__anon465
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable or disable ADC                                                 *\/$/;"	m	struct:__anon442
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< Enable the quadrature decoder                                         *\/$/;"	m	struct:__anon451
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< PDM module enable register                                            *\/$/;"	m	struct:__anon457
ENABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENABLE;                            \/*!< PWM module enable register                                            *\/$/;"	m	struct:__anon456
END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  END;                               \/*!< Description cluster[0]: Reserved for future use                       *\/$/;"	m	struct:__anon262
END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  END;                               \/*!< Description cluster[0]: End address of region 0                       *\/$/;"	m	struct:__anon261
END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  END;                               \/*!< Description cluster[0]: Reserved for future use                       *\/$/;"	m	struct:__anon411
END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  END;                               \/*!< Description cluster[0]: End address of region 0                       *\/$/;"	m	struct:__anon410
ENDDELAY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ENDDELAY;                          \/*!< Description cluster[0]: Time added after the sequence                 *\/$/;"	m	struct:__anon251
ENDDELAY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ENDDELAY;                          \/*!< Description cluster[0]: Time added after the sequence                 *\/$/;"	m	struct:__anon330
ENDDELAY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ENDDELAY;                          \/*!< Description cluster[0]: Time added after the sequence                 *\/$/;"	m	struct:__anon399
EPDATASTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EPDATASTATUS;                      \/*!< Provides information on which endpoint(s) an acknowledged data$/;"	m	struct:__anon465
EPIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_EPIN_Type EPIN[8];                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
EPIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  EPIN[8];                           \/*!< Description collection[0]: IN endpoint halted status. Can be$/;"	m	struct:__anon417
EPINEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EPINEN;                            \/*!< Endpoint IN enable                                                    *\/$/;"	m	struct:__anon465
EPOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_EPOUT_Type EPOUT[8];                         \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
EPOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  EPOUT[8];                          \/*!< Description collection[0]: OUT endpoint halted status. Can be$/;"	m	struct:__anon417
EPOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EPOUT[8];                          \/*!< Description collection[0]: Amount of bytes received last in$/;"	m	struct:__anon418
EPOUTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EPOUTEN;                           \/*!< Endpoint OUT enable                                                   *\/$/;"	m	struct:__anon465
EPSTALL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  EPSTALL;                           \/*!< STALL endpoints                                                       *\/$/;"	m	struct:__anon465
EPSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EPSTATUS;                          \/*!< Provides information on which endpoint's EasyDMA registers have$/;"	m	struct:__anon465
ER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  ER[4];                             \/*!< Encryption root.                                                      *\/$/;"	m	struct:__anon218
ER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  ER[4];                             \/*!< Description collection[0]: Encryption Root, word 0                    *\/$/;"	m	struct:__anon268
ER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  ER[4];                             \/*!< Description collection[0]: Encryption root, word 0                    *\/$/;"	m	struct:__anon337
ER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  ER[4];                             \/*!< Description collection[0]: Encryption root, word 0                    *\/$/;"	m	struct:__anon427
ER0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	117;"	d
ER0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	560;"	d
ER0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	129;"	d
ER0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	175;"	d
ER1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	118;"	d
ER1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	561;"	d
ER1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	130;"	d
ER1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	176;"	d
ER2	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	119;"	d
ER2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	562;"	d
ER2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	131;"	d
ER2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	177;"	d
ER3	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	120;"	d
ER3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	563;"	d
ER3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	132;"	d
ER3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	178;"	d
ERASE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QSPI_ERASE_Type ERASE;                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon466
ERASEALL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ERASEALL;                          \/*!< Register for erasing all non-volatile user memory.                    *\/$/;"	m	struct:__anon215
ERASEALL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERASEALL;                          \/*!< Register for erasing all non-volatile user memory                     *\/$/;"	m	struct:__anon300
ERASEALL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERASEALL;                          \/*!< Register for erasing all non-volatile user memory                     *\/$/;"	m	struct:__anon364
ERASEALL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERASEALL;                          \/*!< Register for erasing all non-volatile user memory                     *\/$/;"	m	struct:__anon458
ERASEPAGE	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __IO uint32_t  ERASEPAGE;                       \/*!< Register for erasing a non-protected non-volatile memory page.        *\/$/;"	m	union:__anon215::__anon216
ERASEPAGE	.\nRF\CMSIS\Device\Include\nrf52.h	/^    __IO uint32_t  ERASEPAGE;                       \/*!< Register for erasing a page in Code area                              *\/$/;"	m	union:__anon300::__anon301
ERASEPAGE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^    __IO uint32_t  ERASEPAGE;                       \/*!< Register for erasing a page in code area                              *\/$/;"	m	union:__anon364::__anon365
ERASEPAGE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^    __IO uint32_t  ERASEPAGE;                       \/*!< Register for erasing a page in code area                              *\/$/;"	m	union:__anon458::__anon459
ERASEPCR0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ERASEPCR0;                         \/*!< Register for erasing a protected non-volatile memory page.            *\/$/;"	m	struct:__anon215
ERASEPCR0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERASEPCR0;                         \/*!< Deprecated register - Register for erasing a page in Code area.$/;"	m	struct:__anon300
ERASEPCR0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERASEPCR0;                         \/*!< Deprecated register - Register for erasing a page in code area.$/;"	m	struct:__anon364
ERASEPCR0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERASEPCR0;                         \/*!< Deprecated register - Register for erasing a page in code area.$/;"	m	struct:__anon458
ERASEPCR1	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __IO uint32_t  ERASEPCR1;                       \/*!< Register for erasing a non-protected non-volatile memory page.        *\/$/;"	m	union:__anon215::__anon216
ERASEPCR1	.\nRF\CMSIS\Device\Include\nrf52.h	/^    __IO uint32_t  ERASEPCR1;                       \/*!< Deprecated register - Register for erasing a page in Code area.$/;"	m	union:__anon300::__anon301
ERASEPCR1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^    __IO uint32_t  ERASEPCR1;                       \/*!< Deprecated register - Register for erasing a page in code area.$/;"	m	union:__anon364::__anon365
ERASEPCR1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^    __IO uint32_t  ERASEPCR1;                       \/*!< Deprecated register - Register for erasing a page in code area.$/;"	m	union:__anon458::__anon459
ERASEPROTECTEDPAGE	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	45;"	d
ERASEPROTECTEDPAGE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	527;"	d
ERASEPROTECTEDPAGE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	112;"	d
ERASEPROTECTEDPAGE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	142;"	d
ERASEUICR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ERASEUICR;                         \/*!< Register for start erasing User Information Congfiguration Registers. *\/$/;"	m	struct:__anon215
ERASEUICR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERASEUICR;                         \/*!< Register for erasing User Information Configuration Registers         *\/$/;"	m	struct:__anon300
ERASEUICR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERASEUICR;                         \/*!< Register for erasing user information configuration registers         *\/$/;"	m	struct:__anon364
ERASEUICR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERASEUICR;                         \/*!< Register for erasing user information configuration registers         *\/$/;"	m	struct:__anon458
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source. Write error field to 1 to clear error.                  *\/$/;"	m	struct:__anon198
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Two-wire error source. Write error field to 1 to clear error.         *\/$/;"	m	struct:__anon200
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon274
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon275
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon278
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon279
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon281
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon344
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon345
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source Note : this register is read \/ write one to clear.       *\/$/;"	m	struct:__anon343
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon433
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon436
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon437
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source                                                          *\/$/;"	m	struct:__anon439
ERRORSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSRC;                          \/*!< Error source Note : this register is read \/ write one to clear.       *\/$/;"	m	struct:__anon432
ERRORSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ERRORSTATUS;                       \/*!< NFC Error Status register                                             *\/$/;"	m	struct:__anon282
ERRORSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ERRORSTATUS;                       \/*!< NFC Error Status register                                             *\/$/;"	m	struct:__anon440
EVENTCAUSE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTCAUSE;                        \/*!< Details on event that caused the USBEVENT event                       *\/$/;"	m	struct:__anon465
EVENTS_ACCESSFAULT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ACCESSFAULT;                \/*!< Access to an unavailable USB register has been attempted (software$/;"	m	struct:__anon465
EVENTS_ACCOF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ACCOF;                      \/*!< ACC or ACCDBL register overflow.                                      *\/$/;"	m	struct:__anon212
EVENTS_ACCOF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ACCOF;                      \/*!< ACC or ACCDBL register overflow                                       *\/$/;"	m	struct:__anon293
EVENTS_ACCOF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ACCOF;                      \/*!< ACC or ACCDBL register overflow                                       *\/$/;"	m	struct:__anon358
EVENTS_ACCOF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ACCOF;                      \/*!< ACC or ACCDBL register overflow                                       *\/$/;"	m	struct:__anon451
EVENTS_ACQUIRED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ACQUIRED;                   \/*!< Semaphore acquired.                                                   *\/$/;"	m	struct:__anon201
EVENTS_ACQUIRED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ACQUIRED;                   \/*!< Semaphore acquired                                                    *\/$/;"	m	struct:__anon277
EVENTS_ACQUIRED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ACQUIRED;                   \/*!< Semaphore acquired                                                    *\/$/;"	m	struct:__anon347
EVENTS_ACQUIRED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ACQUIRED;                   \/*!< Semaphore acquired                                                    *\/$/;"	m	struct:__anon435
EVENTS_ADDRESS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ADDRESS;                    \/*!< Address event.                                                        *\/$/;"	m	struct:__anon197
EVENTS_ADDRESS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ADDRESS;                    \/*!< Address sent or received                                              *\/$/;"	m	struct:__anon273
EVENTS_ADDRESS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ADDRESS;                    \/*!< Address sent or received                                              *\/$/;"	m	struct:__anon342
EVENTS_ADDRESS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ADDRESS;                    \/*!< Address sent or received                                              *\/$/;"	m	struct:__anon431
EVENTS_AUTOCOLRESSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_AUTOCOLRESSTARTED;          \/*!< Auto collision resolution process has started                         *\/$/;"	m	struct:__anon282
EVENTS_AUTOCOLRESSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_AUTOCOLRESSTARTED;          \/*!< Auto collision resolution process has started                         *\/$/;"	m	struct:__anon440
EVENTS_BB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_BB;                         \/*!< Two-wire byte boundary.                                               *\/$/;"	m	struct:__anon200
EVENTS_BB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_BB;                         \/*!< TWI byte boundary, generated before each byte that is sent or$/;"	m	struct:__anon281
EVENTS_BB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_BB;                         \/*!< TWI byte boundary, generated before each byte that is sent or$/;"	m	struct:__anon439
EVENTS_BCMATCH	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_BCMATCH;                    \/*!< Bit counter reached bit count value specified in BCC register.        *\/$/;"	m	struct:__anon197
EVENTS_BCMATCH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_BCMATCH;                    \/*!< Bit counter reached bit count value.                                  *\/$/;"	m	struct:__anon273
EVENTS_BCMATCH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_BCMATCH;                    \/*!< Bit counter reached bit count value.                                  *\/$/;"	m	struct:__anon342
EVENTS_BCMATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_BCMATCH;                    \/*!< Bit counter reached bit count value.                                  *\/$/;"	m	struct:__anon431
EVENTS_CALIBRATEDONE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CALIBRATEDONE;              \/*!< Calibration is complete                                               *\/$/;"	m	struct:__anon284
EVENTS_CALIBRATEDONE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CALIBRATEDONE;              \/*!< Calibration is complete                                               *\/$/;"	m	struct:__anon349
EVENTS_CALIBRATEDONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CALIBRATEDONE;              \/*!< Calibration is complete                                               *\/$/;"	m	struct:__anon442
EVENTS_CCABUSY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CCABUSY;                    \/*!< Wireless medium busy - do not send                                    *\/$/;"	m	struct:__anon431
EVENTS_CCAIDLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CCAIDLE;                    \/*!< Wireless medium in idle - clear to send                               *\/$/;"	m	struct:__anon431
EVENTS_CCASTOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CCASTOPPED;                 \/*!< The CCA has stopped                                                   *\/$/;"	m	struct:__anon431
EVENTS_CH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SAADC_EVENTS_CH_Type EVENTS_CH[8];                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon284
EVENTS_CH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SAADC_EVENTS_CH_Type EVENTS_CH[8];                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon349
EVENTS_CH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SAADC_EVENTS_CH_Type EVENTS_CH[8];                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon442
EVENTS_COLLISION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_COLLISION;                  \/*!< NFC Auto collision resolution error reported.                         *\/$/;"	m	struct:__anon282
EVENTS_COLLISION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_COLLISION;                  \/*!< NFC auto collision resolution error reported.                         *\/$/;"	m	struct:__anon440
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_COMPARE[4];                 \/*!< Compare event on CC[n] match.                                         *\/$/;"	m	struct:__anon204
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_COMPARE[4];                 \/*!< Compare event on CC[n] match.                                         *\/$/;"	m	struct:__anon205
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_COMPARE[4];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon286
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_COMPARE[6];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon285
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_COMPARE[4];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon351
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_COMPARE[6];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon350
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_COMPARE[4];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon444
EVENTS_COMPARE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_COMPARE[6];                 \/*!< Description collection[0]: Compare event on CC[0] match               *\/$/;"	m	struct:__anon443
EVENTS_CRCERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CRCERROR;                   \/*!< Packet received with CRC error                                        *\/$/;"	m	struct:__anon273
EVENTS_CRCERROR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CRCERROR;                   \/*!< Packet received with CRC error                                        *\/$/;"	m	struct:__anon342
EVENTS_CRCERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CRCERROR;                   \/*!< Packet received with CRC error                                        *\/$/;"	m	struct:__anon431
EVENTS_CRCOK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CRCOK;                      \/*!< Packet received with CRC ok                                           *\/$/;"	m	struct:__anon273
EVENTS_CRCOK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CRCOK;                      \/*!< Packet received with CRC ok                                           *\/$/;"	m	struct:__anon342
EVENTS_CRCOK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CRCOK;                      \/*!< Packet received with CRC ok                                           *\/$/;"	m	struct:__anon431
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Input voltage crossed the threshold in any direction.                 *\/$/;"	m	struct:__anon213
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Downward or upward crossing                                           *\/$/;"	m	struct:__anon294
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Downward or upward crossing                                           *\/$/;"	m	struct:__anon295
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Downward or upward crossing                                           *\/$/;"	m	struct:__anon359
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Downward or upward crossing                                           *\/$/;"	m	struct:__anon452
EVENTS_CROSS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CROSS;                      \/*!< Downward or upward crossing                                           *\/$/;"	m	struct:__anon453
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS activated.                                                        *\/$/;"	m	struct:__anon198
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS is activated (set low). Clear To Send.                            *\/$/;"	m	struct:__anon274
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS is activated (set low). Clear To Send.                            *\/$/;"	m	struct:__anon275
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS is activated (set low). Clear To Send.                            *\/$/;"	m	struct:__anon343
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS is activated (set low). Clear To Send.                            *\/$/;"	m	struct:__anon432
EVENTS_CTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CTS;                        \/*!< CTS is activated (set low). Clear To Send.                            *\/$/;"	m	struct:__anon433
EVENTS_CTSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CTSTARTED;                  \/*!< Calibration timer has been started and is ready to process new$/;"	m	struct:__anon430
EVENTS_CTSTOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CTSTOPPED;                  \/*!< Calibration timer has been stopped and is ready to process new$/;"	m	struct:__anon430
EVENTS_CTTO	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_CTTO;                       \/*!< Calibration timer timeout.                                            *\/$/;"	m	struct:__anon195
EVENTS_CTTO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_CTTO;                       \/*!< Calibration timer timeout                                             *\/$/;"	m	struct:__anon272
EVENTS_CTTO	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_CTTO;                       \/*!< Calibration timer timeout                                             *\/$/;"	m	struct:__anon341
EVENTS_CTTO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_CTTO;                       \/*!< Calibration timer timeout                                             *\/$/;"	m	struct:__anon430
EVENTS_DATARDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DATARDY;                    \/*!< Temperature measurement complete, data ready event.                   *\/$/;"	m	struct:__anon206
EVENTS_DATARDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DATARDY;                    \/*!< Temperature measurement complete, data ready                          *\/$/;"	m	struct:__anon287
EVENTS_DATARDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DATARDY;                    \/*!< Temperature measurement complete, data ready                          *\/$/;"	m	struct:__anon352
EVENTS_DATARDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DATARDY;                    \/*!< Temperature measurement complete, data ready                          *\/$/;"	m	struct:__anon445
EVENTS_DBLRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DBLRDY;                     \/*!< Double displacement(s) detected                                       *\/$/;"	m	struct:__anon293
EVENTS_DBLRDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DBLRDY;                     \/*!< Double displacement(s) detected                                       *\/$/;"	m	struct:__anon358
EVENTS_DBLRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DBLRDY;                     \/*!< Double displacement(s) detected                                       *\/$/;"	m	struct:__anon451
EVENTS_DEVMATCH	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DEVMATCH;                   \/*!< A device address match occurred on the last received packet.          *\/$/;"	m	struct:__anon197
EVENTS_DEVMATCH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DEVMATCH;                   \/*!< A device address match occurred on the last received packet           *\/$/;"	m	struct:__anon273
EVENTS_DEVMATCH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DEVMATCH;                   \/*!< A device address match occurred on the last received packet           *\/$/;"	m	struct:__anon342
EVENTS_DEVMATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DEVMATCH;                   \/*!< A device address match occurred on the last received packet           *\/$/;"	m	struct:__anon431
EVENTS_DEVMISS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DEVMISS;                    \/*!< No device address match occurred on the last received packet.         *\/$/;"	m	struct:__anon197
EVENTS_DEVMISS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DEVMISS;                    \/*!< No device address match occurred on the last received packet          *\/$/;"	m	struct:__anon273
EVENTS_DEVMISS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DEVMISS;                    \/*!< No device address match occurred on the last received packet          *\/$/;"	m	struct:__anon342
EVENTS_DEVMISS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DEVMISS;                    \/*!< No device address match occurred on the last received packet          *\/$/;"	m	struct:__anon431
EVENTS_DISABLED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DISABLED;                   \/*!< Disable event.                                                        *\/$/;"	m	struct:__anon197
EVENTS_DISABLED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DISABLED;                   \/*!< RADIO has been disabled                                               *\/$/;"	m	struct:__anon273
EVENTS_DISABLED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DISABLED;                   \/*!< RADIO has been disabled                                               *\/$/;"	m	struct:__anon342
EVENTS_DISABLED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DISABLED;                   \/*!< RADIO has been disabled                                               *\/$/;"	m	struct:__anon431
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< Calibration of LFCLK RC oscillator completed.                         *\/$/;"	m	struct:__anon195
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< A conversion task has been completed. Depending on the mode,$/;"	m	struct:__anon284
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< Calibration of LFCLK RC oscillator complete event                     *\/$/;"	m	struct:__anon272
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< A conversion task has been completed. Depending on the mode,$/;"	m	struct:__anon349
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< Calibration of LFCLK RC oscillator complete event                     *\/$/;"	m	struct:__anon341
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< A conversion task has been completed. Depending on the mode,$/;"	m	struct:__anon442
EVENTS_DONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DONE;                       \/*!< Calibration of LFCLK RC oscillator complete event                     *\/$/;"	m	struct:__anon430
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Input voltage crossed the threshold going down.                       *\/$/;"	m	struct:__anon213
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Downward crossing                                                     *\/$/;"	m	struct:__anon294
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Downward crossing                                                     *\/$/;"	m	struct:__anon295
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Downward crossing                                                     *\/$/;"	m	struct:__anon359
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Downward crossing                                                     *\/$/;"	m	struct:__anon452
EVENTS_DOWN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_DOWN;                       \/*!< Downward crossing                                                     *\/$/;"	m	struct:__anon453
EVENTS_EDEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_EDEND;                      \/*!< Sampling of Energy Detection complete. A new ED sample is ready$/;"	m	struct:__anon431
EVENTS_EDSTOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_EDSTOPPED;                  \/*!< The sampling of Energy Detection has stopped                          *\/$/;"	m	struct:__anon431
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< ADC conversion complete.                                              *\/$/;"	m	struct:__anon203
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Address resolution procedure completed.                               *\/$/;"	m	struct:__anon209
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< End event.                                                            *\/$/;"	m	struct:__anon197
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Granted transaction completed.                                        *\/$/;"	m	struct:__anon201
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Address resolution procedure complete                                 *\/$/;"	m	struct:__anon291
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< End of RXD buffer and TXD buffer reached                              *\/$/;"	m	struct:__anon276
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Granted transaction completed                                         *\/$/;"	m	struct:__anon277
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Packet sent or received                                               *\/$/;"	m	struct:__anon273
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The ADC has filled up the Result buffer                               *\/$/;"	m	struct:__anon284
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The PDM has written the last sample specified by SAMPLE.MAXCNT$/;"	m	struct:__anon299
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Address resolution procedure complete                                 *\/$/;"	m	struct:__anon356
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< End of RXD buffer and TXD buffer reached                              *\/$/;"	m	struct:__anon346
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Granted transaction completed                                         *\/$/;"	m	struct:__anon347
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Packet sent or received                                               *\/$/;"	m	struct:__anon342
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The ADC has filled up the Result buffer                               *\/$/;"	m	struct:__anon349
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The PDM has written the last sample specified by SAMPLE.MAXCNT$/;"	m	struct:__anon363
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Address resolution procedure complete                                 *\/$/;"	m	struct:__anon449
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< End of RXD buffer and TXD buffer reached                              *\/$/;"	m	struct:__anon434
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Granted transaction completed                                         *\/$/;"	m	struct:__anon435
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< Packet sent or received                                               *\/$/;"	m	struct:__anon431
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The ADC has filled up the Result buffer                               *\/$/;"	m	struct:__anon442
EVENTS_END	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_END;                        \/*!< The PDM has written the last sample specified by SAMPLE.MAXCNT$/;"	m	struct:__anon457
EVENTS_ENDCRYPT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ENDCRYPT;                   \/*!< Encrypt\/decrypt completed.                                            *\/$/;"	m	struct:__anon210
EVENTS_ENDCRYPT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDCRYPT;                   \/*!< Encrypt\/decrypt complete                                              *\/$/;"	m	struct:__anon290
EVENTS_ENDCRYPT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDCRYPT;                   \/*!< Encrypt\/decrypt complete                                              *\/$/;"	m	struct:__anon355
EVENTS_ENDCRYPT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDCRYPT;                   \/*!< Encrypt\/decrypt complete                                              *\/$/;"	m	struct:__anon448
EVENTS_ENDECB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ENDECB;                     \/*!< ECB block encrypt complete.                                           *\/$/;"	m	struct:__anon208
EVENTS_ENDECB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDECB;                     \/*!< ECB block encrypt complete                                            *\/$/;"	m	struct:__anon289
EVENTS_ENDECB	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDECB;                     \/*!< ECB block encrypt complete                                            *\/$/;"	m	struct:__anon354
EVENTS_ENDECB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDECB;                     \/*!< ECB block encrypt complete                                            *\/$/;"	m	struct:__anon447
EVENTS_ENDEPIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDEPIN[8];                 \/*!< Description collection[0]: The whole EPIN[0] buffer has been$/;"	m	struct:__anon465
EVENTS_ENDEPOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDEPOUT[8];                \/*!< Description collection[0]: The whole EPOUT[0] buffer has been$/;"	m	struct:__anon465
EVENTS_ENDISOIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDISOIN;                   \/*!< The whole ISOIN buffer has been consumed. The RAM buffer can$/;"	m	struct:__anon465
EVENTS_ENDISOOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDISOOUT;                  \/*!< The whole ISOOUT buffer has been consumed. The RAM buffer can$/;"	m	struct:__anon465
EVENTS_ENDKSGEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ENDKSGEN;                   \/*!< Keystream generation completed.                                       *\/$/;"	m	struct:__anon210
EVENTS_ENDKSGEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDKSGEN;                   \/*!< Key-stream generation complete                                        *\/$/;"	m	struct:__anon290
EVENTS_ENDKSGEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDKSGEN;                   \/*!< Key-stream generation complete                                        *\/$/;"	m	struct:__anon355
EVENTS_ENDKSGEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDKSGEN;                   \/*!< Key-stream generation complete                                        *\/$/;"	m	struct:__anon448
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon201
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon276
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon277
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.      *\/$/;"	m	struct:__anon282
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< Receive buffer is filled up                                           *\/$/;"	m	struct:__anon274
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon346
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon347
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< Receive buffer is filled up                                           *\/$/;"	m	struct:__anon343
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon434
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< End of RXD buffer reached                                             *\/$/;"	m	struct:__anon435
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.      *\/$/;"	m	struct:__anon440
EVENTS_ENDRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDRX;                      \/*!< Receive buffer is filled up                                           *\/$/;"	m	struct:__anon432
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< End of TXD buffer reached                                             *\/$/;"	m	struct:__anon276
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< Last TX byte transmitted                                              *\/$/;"	m	struct:__anon274
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< Transmission of data in RAM has ended, and EasyDMA has ended$/;"	m	struct:__anon282
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< End of TXD buffer reached                                             *\/$/;"	m	struct:__anon346
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< Last TX byte transmitted                                              *\/$/;"	m	struct:__anon343
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< End of TXD buffer reached                                             *\/$/;"	m	struct:__anon434
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< Last TX byte transmitted                                              *\/$/;"	m	struct:__anon432
EVENTS_ENDTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ENDTX;                      \/*!< Transmission of data in RAM has ended, and EasyDMA has ended$/;"	m	struct:__anon440
EVENTS_EP0DATADONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_EP0DATADONE;                \/*!< An acknowledged data transfer has taken place on the control$/;"	m	struct:__anon465
EVENTS_EP0SETUP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_EP0SETUP;                   \/*!< A valid SETUP token has been received (and acknowledged) on$/;"	m	struct:__anon465
EVENTS_EPDATA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_EPDATA;                     \/*!< A data transfer has occurred on a data endpoint, indicated by$/;"	m	struct:__anon465
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected.                                                       *\/$/;"	m	struct:__anon198
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error happened.                                                       *\/$/;"	m	struct:__anon210
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Two-wire error detected.                                              *\/$/;"	m	struct:__anon200
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< CCM error event                                                       *\/$/;"	m	struct:__anon290
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected                                                        *\/$/;"	m	struct:__anon274
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected                                                        *\/$/;"	m	struct:__anon275
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< NFC error reported. The ERRORSTATUS register contains details$/;"	m	struct:__anon282
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon278
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon279
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon281
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Deprecated register - CCM error event                                 *\/$/;"	m	struct:__anon355
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected                                                        *\/$/;"	m	struct:__anon343
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon344
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon345
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Deprecated register - CCM error event                                 *\/$/;"	m	struct:__anon448
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected                                                        *\/$/;"	m	struct:__anon432
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< Error detected                                                        *\/$/;"	m	struct:__anon433
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< NFC error reported. The ERRORSTATUS register contains details$/;"	m	struct:__anon440
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon436
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon437
EVENTS_ERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERROR;                      \/*!< TWI error                                                             *\/$/;"	m	struct:__anon439
EVENTS_ERRORECB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_ERRORECB;                   \/*!< ECB block encrypt aborted due to a STOPECB task or due to an$/;"	m	struct:__anon208
EVENTS_ERRORECB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_ERRORECB;                   \/*!< ECB block encrypt aborted because of a STOPECB task or due to$/;"	m	struct:__anon289
EVENTS_ERRORECB	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_ERRORECB;                   \/*!< ECB block encrypt aborted because of a STOPECB task or due to$/;"	m	struct:__anon354
EVENTS_ERRORECB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_ERRORECB;                   \/*!< ECB block encrypt aborted because of a STOPECB task or due to$/;"	m	struct:__anon447
EVENTS_FIELDDETECTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_FIELDDETECTED;              \/*!< Remote NFC field detected                                             *\/$/;"	m	struct:__anon282
EVENTS_FIELDDETECTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_FIELDDETECTED;              \/*!< Remote NFC field detected                                             *\/$/;"	m	struct:__anon440
EVENTS_FIELDLOST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_FIELDLOST;                  \/*!< Remote NFC field lost                                                 *\/$/;"	m	struct:__anon282
EVENTS_FIELDLOST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_FIELDLOST;                  \/*!< Remote NFC field lost                                                 *\/$/;"	m	struct:__anon440
EVENTS_FRAMESTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_FRAMESTART;                 \/*!< IEEE 802.15.4 length field received                                   *\/$/;"	m	struct:__anon431
EVENTS_HFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_HFCLKSTARTED;               \/*!< HFCLK oscillator started.                                             *\/$/;"	m	struct:__anon195
EVENTS_HFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_HFCLKSTARTED;               \/*!< HFCLK oscillator started                                              *\/$/;"	m	struct:__anon272
EVENTS_HFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_HFCLKSTARTED;               \/*!< HFCLK oscillator started                                              *\/$/;"	m	struct:__anon341
EVENTS_HFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_HFCLKSTARTED;               \/*!< HFCLK oscillator started                                              *\/$/;"	m	struct:__anon430
EVENTS_IN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_IN[4];                      \/*!< Tasks asssociated with GPIOTE channels.                               *\/$/;"	m	struct:__anon202
EVENTS_IN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_IN[8];                      \/*!< Description collection[0]: Event generated from pin specified$/;"	m	struct:__anon283
EVENTS_IN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_IN[8];                      \/*!< Description collection[0]: Event generated from pin specified$/;"	m	struct:__anon348
EVENTS_IN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_IN[8];                      \/*!< Description collection[0]: Event generated from pin specified$/;"	m	struct:__anon441
EVENTS_LASTRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_LASTRX;                     \/*!< Byte boundary, starting to receive the last byte                      *\/$/;"	m	struct:__anon278
EVENTS_LASTRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_LASTRX;                     \/*!< Byte boundary, starting to receive the last byte                      *\/$/;"	m	struct:__anon344
EVENTS_LASTRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_LASTRX;                     \/*!< Byte boundary, starting to receive the last byte                      *\/$/;"	m	struct:__anon436
EVENTS_LASTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_LASTTX;                     \/*!< Byte boundary, starting to transmit the last byte                     *\/$/;"	m	struct:__anon278
EVENTS_LASTTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_LASTTX;                     \/*!< Byte boundary, starting to transmit the last byte                     *\/$/;"	m	struct:__anon344
EVENTS_LASTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_LASTTX;                     \/*!< Byte boundary, starting to transmit the last byte                     *\/$/;"	m	struct:__anon436
EVENTS_LFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_LFCLKSTARTED;               \/*!< LFCLK oscillator started.                                             *\/$/;"	m	struct:__anon195
EVENTS_LFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_LFCLKSTARTED;               \/*!< LFCLK started                                                         *\/$/;"	m	struct:__anon272
EVENTS_LFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_LFCLKSTARTED;               \/*!< LFCLK started                                                         *\/$/;"	m	struct:__anon341
EVENTS_LFCLKSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_LFCLKSTARTED;               \/*!< LFCLK started                                                         *\/$/;"	m	struct:__anon430
EVENTS_LOOPSDONE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_LOOPSDONE;                  \/*!< Concatenated sequences have been played the amount of times$/;"	m	struct:__anon298
EVENTS_LOOPSDONE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_LOOPSDONE;                  \/*!< Concatenated sequences have been played the amount of times$/;"	m	struct:__anon362
EVENTS_LOOPSDONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_LOOPSDONE;                  \/*!< Concatenated sequences have been played the amount of times$/;"	m	struct:__anon456
EVENTS_MHRMATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_MHRMATCH;                   \/*!< MAC Header match found.                                               *\/$/;"	m	struct:__anon431
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS deactivated.                                                      *\/$/;"	m	struct:__anon198
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS is deactivated (set high). Not Clear To Send.                     *\/$/;"	m	struct:__anon274
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS is deactivated (set high). Not Clear To Send.                     *\/$/;"	m	struct:__anon275
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS is deactivated (set high). Not Clear To Send.                     *\/$/;"	m	struct:__anon343
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS is deactivated (set high). Not Clear To Send.                     *\/$/;"	m	struct:__anon432
EVENTS_NCTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_NCTS;                       \/*!< CTS is deactivated (set high). Not Clear To Send.                     *\/$/;"	m	struct:__anon433
EVENTS_NOTRESOLVED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_NOTRESOLVED;                \/*!< Address not resolved.                                                 *\/$/;"	m	struct:__anon209
EVENTS_NOTRESOLVED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_NOTRESOLVED;                \/*!< Address not resolved                                                  *\/$/;"	m	struct:__anon291
EVENTS_NOTRESOLVED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_NOTRESOLVED;                \/*!< Address not resolved                                                  *\/$/;"	m	struct:__anon356
EVENTS_NOTRESOLVED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_NOTRESOLVED;                \/*!< Address not resolved                                                  *\/$/;"	m	struct:__anon449
EVENTS_OVRFLW	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_OVRFLW;                     \/*!< Event on COUNTER overflow.                                            *\/$/;"	m	struct:__anon205
EVENTS_OVRFLW	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_OVRFLW;                     \/*!< Event on COUNTER overflow                                             *\/$/;"	m	struct:__anon286
EVENTS_OVRFLW	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_OVRFLW;                     \/*!< Event on COUNTER overflow                                             *\/$/;"	m	struct:__anon351
EVENTS_OVRFLW	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_OVRFLW;                     \/*!< Event on COUNTER overflow                                             *\/$/;"	m	struct:__anon444
EVENTS_PAYLOAD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_PAYLOAD;                    \/*!< Payload event.                                                        *\/$/;"	m	struct:__anon197
EVENTS_PAYLOAD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_PAYLOAD;                    \/*!< Packet payload sent or received                                       *\/$/;"	m	struct:__anon273
EVENTS_PAYLOAD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_PAYLOAD;                    \/*!< Packet payload sent or received                                       *\/$/;"	m	struct:__anon342
EVENTS_PAYLOAD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_PAYLOAD;                    \/*!< Packet payload sent or received                                       *\/$/;"	m	struct:__anon431
EVENTS_PHYEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_PHYEND;                     \/*!< Generated in Ble_LR125Kbit, Ble_LR500Kbit and BleIeee802154_250Kbit$/;"	m	struct:__anon431
EVENTS_POFWARN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_POFWARN;                    \/*!< Power failure warning.                                                *\/$/;"	m	struct:__anon194
EVENTS_POFWARN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_POFWARN;                    \/*!< Power failure warning                                                 *\/$/;"	m	struct:__anon271
EVENTS_POFWARN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_POFWARN;                    \/*!< Power failure warning                                                 *\/$/;"	m	struct:__anon340
EVENTS_POFWARN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_POFWARN;                    \/*!< Power failure warning                                                 *\/$/;"	m	struct:__anon429
EVENTS_PORT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_PORT;                       \/*!< Event generated from multiple pins.                                   *\/$/;"	m	struct:__anon202
EVENTS_PORT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_PORT;                       \/*!< Event generated from multiple input GPIO pins with SENSE mechanism$/;"	m	struct:__anon283
EVENTS_PORT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_PORT;                       \/*!< Event generated from multiple input GPIO pins with SENSE mechanism$/;"	m	struct:__anon348
EVENTS_PORT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_PORT;                       \/*!< Event generated from multiple input GPIO pins with SENSE mechanism$/;"	m	struct:__anon441
EVENTS_PREGION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_EVENTS_PREGION_Type EVENTS_PREGION[2];        \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon303
EVENTS_PREGION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_EVENTS_PREGION_Type EVENTS_PREGION[2];        \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon462
EVENTS_PWMPERIODEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_PWMPERIODEND;               \/*!< Emitted at the end of each PWM period                                 *\/$/;"	m	struct:__anon298
EVENTS_PWMPERIODEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_PWMPERIODEND;               \/*!< Emitted at the end of each PWM period                                 *\/$/;"	m	struct:__anon362
EVENTS_PWMPERIODEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_PWMPERIODEND;               \/*!< Emitted at the end of each PWM period                                 *\/$/;"	m	struct:__anon456
EVENTS_RATEBOOST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RATEBOOST;                  \/*!< Ble_LR CI field received, receive mode is changed from Ble_LR125Kbit$/;"	m	struct:__anon431
EVENTS_READ	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READ;                       \/*!< Read command received                                                 *\/$/;"	m	struct:__anon279
EVENTS_READ	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_READ;                       \/*!< Read command received                                                 *\/$/;"	m	struct:__anon345
EVENTS_READ	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READ;                       \/*!< Read command received                                                 *\/$/;"	m	struct:__anon437
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< LPCOMP is ready and output is valid.                                  *\/$/;"	m	struct:__anon213
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< Ready event.                                                          *\/$/;"	m	struct:__anon197
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< TXD byte sent and RXD byte received.                                  *\/$/;"	m	struct:__anon199
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< COMP is ready and output is valid                                     *\/$/;"	m	struct:__anon294
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< LPCOMP is ready and output is valid                                   *\/$/;"	m	struct:__anon295
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< RADIO has ramped up and is ready to be started                        *\/$/;"	m	struct:__anon273
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< TXD byte sent and RXD byte received                                   *\/$/;"	m	struct:__anon280
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< The NFC peripheral is ready to receive and send frames                *\/$/;"	m	struct:__anon282
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< COMP is ready and output is valid                                     *\/$/;"	m	struct:__anon359
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< RADIO has ramped up and is ready to be started                        *\/$/;"	m	struct:__anon342
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< COMP is ready and output is valid                                     *\/$/;"	m	struct:__anon452
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< LPCOMP is ready and output is valid                                   *\/$/;"	m	struct:__anon453
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< QSPI peripheral is ready. This event will be generated as a$/;"	m	struct:__anon466
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< RADIO has ramped up and is ready to be started                        *\/$/;"	m	struct:__anon431
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< TXD byte sent and RXD byte received                                   *\/$/;"	m	struct:__anon438
EVENTS_READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_READY;                      \/*!< The NFCT peripheral is ready to receive and send frames               *\/$/;"	m	struct:__anon440
EVENTS_REGION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_EVENTS_REGION_Type EVENTS_REGION[4];          \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon303
EVENTS_REGION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_EVENTS_REGION_Type EVENTS_REGION[4];          \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon462
EVENTS_REPORTRDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_REPORTRDY;                  \/*!< REPORTPER number of samples accumulated in ACC register, and$/;"	m	struct:__anon212
EVENTS_REPORTRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_REPORTRDY;                  \/*!< Non-null report ready                                                 *\/$/;"	m	struct:__anon293
EVENTS_REPORTRDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_REPORTRDY;                  \/*!< Non-null report ready                                                 *\/$/;"	m	struct:__anon358
EVENTS_REPORTRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_REPORTRDY;                  \/*!< Non-null report ready                                                 *\/$/;"	m	struct:__anon451
EVENTS_RESOLVED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_RESOLVED;                   \/*!< Address resolved.                                                     *\/$/;"	m	struct:__anon209
EVENTS_RESOLVED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RESOLVED;                   \/*!< Address resolved                                                      *\/$/;"	m	struct:__anon291
EVENTS_RESOLVED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RESOLVED;                   \/*!< Address resolved                                                      *\/$/;"	m	struct:__anon356
EVENTS_RESOLVED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RESOLVED;                   \/*!< Address resolved                                                      *\/$/;"	m	struct:__anon449
EVENTS_RESULTDONE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RESULTDONE;                 \/*!< A result is ready to get transferred to RAM.                          *\/$/;"	m	struct:__anon284
EVENTS_RESULTDONE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RESULTDONE;                 \/*!< A result is ready to get transferred to RAM.                          *\/$/;"	m	struct:__anon349
EVENTS_RESULTDONE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RESULTDONE;                 \/*!< A result is ready to get transferred to RAM.                          *\/$/;"	m	struct:__anon442
EVENTS_RSSIEND	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_RSSIEND;                    \/*!< Sampling of the receive signal strength complete. A new RSSI$/;"	m	struct:__anon197
EVENTS_RSSIEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RSSIEND;                    \/*!< Sampling of receive signal strength complete.                         *\/$/;"	m	struct:__anon273
EVENTS_RSSIEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RSSIEND;                    \/*!< Sampling of receive signal strength complete.                         *\/$/;"	m	struct:__anon342
EVENTS_RSSIEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RSSIEND;                    \/*!< Sampling of receive signal strength complete.                         *\/$/;"	m	struct:__anon431
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD.                                                 *\/$/;"	m	struct:__anon198
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD                                                  *\/$/;"	m	struct:__anon275
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD (but potentially not yet transferred to$/;"	m	struct:__anon274
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD (but potentially not yet transferred to$/;"	m	struct:__anon343
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD                                                  *\/$/;"	m	struct:__anon433
EVENTS_RXDRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXDRDY;                     \/*!< Data received in RXD (but potentially not yet transferred to$/;"	m	struct:__anon432
EVENTS_RXDREADY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_RXDREADY;                   \/*!< Two-wire ready to deliver new RXD byte received.                      *\/$/;"	m	struct:__anon200
EVENTS_RXDREADY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXDREADY;                   \/*!< TWI RXD byte received                                                 *\/$/;"	m	struct:__anon281
EVENTS_RXDREADY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXDREADY;                   \/*!< TWI RXD byte received                                                 *\/$/;"	m	struct:__anon439
EVENTS_RXERROR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXERROR;                    \/*!< NFC RX frame error reported. The FRAMESTATUS.RX register contains$/;"	m	struct:__anon282
EVENTS_RXERROR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXERROR;                    \/*!< NFC RX frame error reported. The FRAMESTATUS.RX register contains$/;"	m	struct:__anon440
EVENTS_RXFRAMEEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXFRAMEEND;                 \/*!< Received data have been checked (CRC, parity) and transferred$/;"	m	struct:__anon282
EVENTS_RXFRAMEEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXFRAMEEND;                 \/*!< Received data has been checked (CRC, parity) and transferred$/;"	m	struct:__anon440
EVENTS_RXFRAMESTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXFRAMESTART;               \/*!< Marks the end of the first symbol of a received frame                 *\/$/;"	m	struct:__anon282
EVENTS_RXFRAMESTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXFRAMESTART;               \/*!< Marks the end of the first symbol of a received frame                 *\/$/;"	m	struct:__anon440
EVENTS_RXPTRUPD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXPTRUPD;                   \/*!< The RXD.PTR register has been copied to internal double-buffers.$/;"	m	struct:__anon304
EVENTS_RXPTRUPD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXPTRUPD;                   \/*!< The RXD.PTR register has been copied to internal double-buffers.$/;"	m	struct:__anon463
EVENTS_RXREADY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXREADY;                    \/*!< RADIO has ramped up and is ready to be started RX path                *\/$/;"	m	struct:__anon431
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon278
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon279
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< UART receiver has started                                             *\/$/;"	m	struct:__anon274
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon344
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon345
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< UART receiver has started                                             *\/$/;"	m	struct:__anon343
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon436
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< Receive sequence started                                              *\/$/;"	m	struct:__anon437
EVENTS_RXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXSTARTED;                  \/*!< UART receiver has started                                             *\/$/;"	m	struct:__anon432
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout.                                                     *\/$/;"	m	struct:__anon198
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout                                                      *\/$/;"	m	struct:__anon274
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout                                                      *\/$/;"	m	struct:__anon275
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout                                                      *\/$/;"	m	struct:__anon343
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout                                                      *\/$/;"	m	struct:__anon432
EVENTS_RXTO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_RXTO;                       \/*!< Receiver timeout                                                      *\/$/;"	m	struct:__anon433
EVENTS_SAMPLERDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_SAMPLERDY;                  \/*!< A new sample is written to the sample register.                       *\/$/;"	m	struct:__anon212
EVENTS_SAMPLERDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SAMPLERDY;                  \/*!< Event being generated for every new sample value written to$/;"	m	struct:__anon293
EVENTS_SAMPLERDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SAMPLERDY;                  \/*!< Event being generated for every new sample value written to$/;"	m	struct:__anon358
EVENTS_SAMPLERDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SAMPLERDY;                  \/*!< Event being generated for every new sample value written to$/;"	m	struct:__anon451
EVENTS_SELECTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SELECTED;                   \/*!< NFC Auto collision resolution successfully completed                  *\/$/;"	m	struct:__anon282
EVENTS_SELECTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SELECTED;                   \/*!< NFC auto collision resolution successfully completed                  *\/$/;"	m	struct:__anon440
EVENTS_SEQEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SEQEND[2];                  \/*!< Description collection[0]: Emitted at end of every sequence$/;"	m	struct:__anon298
EVENTS_SEQEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SEQEND[2];                  \/*!< Description collection[0]: Emitted at end of every sequence$/;"	m	struct:__anon362
EVENTS_SEQEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SEQEND[2];                  \/*!< Description collection[0]: Emitted at end of every sequence$/;"	m	struct:__anon456
EVENTS_SEQSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SEQSTARTED[2];              \/*!< Description collection[0]: First PWM period started on sequence$/;"	m	struct:__anon298
EVENTS_SEQSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SEQSTARTED[2];              \/*!< Description collection[0]: First PWM period started on sequence$/;"	m	struct:__anon362
EVENTS_SEQSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SEQSTARTED[2];              \/*!< Description collection[0]: First PWM period started on sequence$/;"	m	struct:__anon456
EVENTS_SLEEPENTER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SLEEPENTER;                 \/*!< CPU entered WFI\/WFE sleep                                             *\/$/;"	m	struct:__anon271
EVENTS_SLEEPENTER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SLEEPENTER;                 \/*!< CPU entered WFI\/WFE sleep                                             *\/$/;"	m	struct:__anon340
EVENTS_SLEEPENTER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SLEEPENTER;                 \/*!< CPU entered WFI\/WFE sleep                                             *\/$/;"	m	struct:__anon429
EVENTS_SLEEPEXIT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SLEEPEXIT;                  \/*!< CPU exited WFI\/WFE sleep                                              *\/$/;"	m	struct:__anon271
EVENTS_SLEEPEXIT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SLEEPEXIT;                  \/*!< CPU exited WFI\/WFE sleep                                              *\/$/;"	m	struct:__anon340
EVENTS_SLEEPEXIT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SLEEPEXIT;                  \/*!< CPU exited WFI\/WFE sleep                                              *\/$/;"	m	struct:__anon429
EVENTS_SOF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SOF;                        \/*!< Signals that a SOF (start of frame) condition has been detected$/;"	m	struct:__anon465
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< EasyDMA is ready to receive or send frames.                           *\/$/;"	m	struct:__anon282
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< PDM transfer has started                                              *\/$/;"	m	struct:__anon299
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< The ADC has started                                                   *\/$/;"	m	struct:__anon284
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< Transaction started                                                   *\/$/;"	m	struct:__anon276
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< PDM transfer has started                                              *\/$/;"	m	struct:__anon363
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< The ADC has started                                                   *\/$/;"	m	struct:__anon349
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< Transaction started                                                   *\/$/;"	m	struct:__anon346
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< Confirms that the EPIN[n].PTR, EPIN[n].MAXCNT, EPIN[n].CONFIG,$/;"	m	struct:__anon465
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< EasyDMA is ready to receive or send frames.                           *\/$/;"	m	struct:__anon440
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< PDM transfer has started                                              *\/$/;"	m	struct:__anon457
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< The ADC has started                                                   *\/$/;"	m	struct:__anon442
EVENTS_STARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STARTED;                    \/*!< Transaction started                                                   *\/$/;"	m	struct:__anon434
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< Two-wire stopped.                                                     *\/$/;"	m	struct:__anon200
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< I2S transfer stopped.                                                 *\/$/;"	m	struct:__anon304
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< PDM transfer has finished                                             *\/$/;"	m	struct:__anon299
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< QDEC has been stopped                                                 *\/$/;"	m	struct:__anon293
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< Response to STOP task, emitted when PWM pulses are no longer$/;"	m	struct:__anon298
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< SPI transaction has stopped                                           *\/$/;"	m	struct:__anon276
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon278
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon279
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon281
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< The ADC has stopped                                                   *\/$/;"	m	struct:__anon284
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< PDM transfer has finished                                             *\/$/;"	m	struct:__anon363
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< QDEC has been stopped                                                 *\/$/;"	m	struct:__anon358
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< Response to STOP task, emitted when PWM pulses are no longer$/;"	m	struct:__anon362
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< SPI transaction has stopped                                           *\/$/;"	m	struct:__anon346
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon344
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon345
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< The ADC has stopped                                                   *\/$/;"	m	struct:__anon349
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< I2S transfer stopped.                                                 *\/$/;"	m	struct:__anon463
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< PDM transfer has finished                                             *\/$/;"	m	struct:__anon457
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< QDEC has been stopped                                                 *\/$/;"	m	struct:__anon451
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< Response to STOP task, emitted when PWM pulses are no longer$/;"	m	struct:__anon456
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< SPI transaction has stopped                                           *\/$/;"	m	struct:__anon434
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon436
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon437
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< TWI stopped                                                           *\/$/;"	m	struct:__anon439
EVENTS_STOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_STOPPED;                    \/*!< The ADC has stopped                                                   *\/$/;"	m	struct:__anon442
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< Two-wire suspended.                                                   *\/$/;"	m	struct:__anon200
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< Last byte has been sent out after the SUSPEND task has been$/;"	m	struct:__anon278
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< TWI entered the suspended state                                       *\/$/;"	m	struct:__anon281
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< Last byte has been sent out after the SUSPEND task has been$/;"	m	struct:__anon344
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< Last byte has been sent out after the SUSPEND task has been$/;"	m	struct:__anon436
EVENTS_SUSPENDED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_SUSPENDED;                  \/*!< TWI entered the suspended state                                       *\/$/;"	m	struct:__anon439
EVENTS_TICK	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_TICK;                       \/*!< Event on COUNTER increment.                                           *\/$/;"	m	struct:__anon205
EVENTS_TICK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TICK;                       \/*!< Event on COUNTER increment                                            *\/$/;"	m	struct:__anon286
EVENTS_TICK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TICK;                       \/*!< Event on COUNTER increment                                            *\/$/;"	m	struct:__anon351
EVENTS_TICK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TICK;                       \/*!< Event on COUNTER increment                                            *\/$/;"	m	struct:__anon444
EVENTS_TIMEOUT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_TIMEOUT;                    \/*!< Watchdog timeout.                                                     *\/$/;"	m	struct:__anon211
EVENTS_TIMEOUT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TIMEOUT;                    \/*!< Watchdog timeout                                                      *\/$/;"	m	struct:__anon292
EVENTS_TIMEOUT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TIMEOUT;                    \/*!< Watchdog timeout                                                      *\/$/;"	m	struct:__anon357
EVENTS_TIMEOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TIMEOUT;                    \/*!< Watchdog timeout                                                      *\/$/;"	m	struct:__anon450
EVENTS_TRIGGERED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TRIGGERED[16];              \/*!< Description collection[0]: Event number 0 generated by triggering$/;"	m	struct:__anon297
EVENTS_TRIGGERED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TRIGGERED[16];              \/*!< Description collection[0]: Event number 0 generated by triggering$/;"	m	struct:__anon361
EVENTS_TRIGGERED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TRIGGERED[16];              \/*!< Description collection[0]: Event number 0 generated by triggering$/;"	m	struct:__anon455
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD.                                                   *\/$/;"	m	struct:__anon198
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD                                                    *\/$/;"	m	struct:__anon274
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD                                                    *\/$/;"	m	struct:__anon275
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD                                                    *\/$/;"	m	struct:__anon343
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD                                                    *\/$/;"	m	struct:__anon432
EVENTS_TXDRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXDRDY;                     \/*!< Data sent from TXD                                                    *\/$/;"	m	struct:__anon433
EVENTS_TXDSENT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_TXDSENT;                    \/*!< Two-wire finished sending last TXD byte.                              *\/$/;"	m	struct:__anon200
EVENTS_TXDSENT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXDSENT;                    \/*!< TWI TXD byte sent                                                     *\/$/;"	m	struct:__anon281
EVENTS_TXDSENT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXDSENT;                    \/*!< TWI TXD byte sent                                                     *\/$/;"	m	struct:__anon439
EVENTS_TXFRAMEEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXFRAMEEND;                 \/*!< Marks the end of the last transmitted on-air symbol of a frame        *\/$/;"	m	struct:__anon282
EVENTS_TXFRAMEEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXFRAMEEND;                 \/*!< Marks the end of the last transmitted on-air symbol of a frame        *\/$/;"	m	struct:__anon440
EVENTS_TXFRAMESTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXFRAMESTART;               \/*!< Marks the start of the first symbol of a transmitted frame            *\/$/;"	m	struct:__anon282
EVENTS_TXFRAMESTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXFRAMESTART;               \/*!< Marks the start of the first symbol of a transmitted frame            *\/$/;"	m	struct:__anon440
EVENTS_TXPTRUPD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXPTRUPD;                   \/*!< The TDX.PTR register has been copied to internal double-buffers.$/;"	m	struct:__anon304
EVENTS_TXPTRUPD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXPTRUPD;                   \/*!< The TDX.PTR register has been copied to internal double-buffers.$/;"	m	struct:__anon463
EVENTS_TXREADY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXREADY;                    \/*!< RADIO has ramped up and is ready to be started TX path                *\/$/;"	m	struct:__anon431
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon278
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon279
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< UART transmitter has started                                          *\/$/;"	m	struct:__anon274
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon344
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon345
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< UART transmitter has started                                          *\/$/;"	m	struct:__anon343
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon436
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< Transmit sequence started                                             *\/$/;"	m	struct:__anon437
EVENTS_TXSTARTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXSTARTED;                  \/*!< UART transmitter has started                                          *\/$/;"	m	struct:__anon432
EVENTS_TXSTOPPED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_TXSTOPPED;                  \/*!< Transmitter stopped                                                   *\/$/;"	m	struct:__anon274
EVENTS_TXSTOPPED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_TXSTOPPED;                  \/*!< Transmitter stopped                                                   *\/$/;"	m	struct:__anon343
EVENTS_TXSTOPPED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_TXSTOPPED;                  \/*!< Transmitter stopped                                                   *\/$/;"	m	struct:__anon432
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Input voltage crossed the threshold going up.                         *\/$/;"	m	struct:__anon213
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Upward crossing                                                       *\/$/;"	m	struct:__anon294
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Upward crossing                                                       *\/$/;"	m	struct:__anon295
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Upward crossing                                                       *\/$/;"	m	struct:__anon359
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Upward crossing                                                       *\/$/;"	m	struct:__anon452
EVENTS_UP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_UP;                         \/*!< Upward crossing                                                       *\/$/;"	m	struct:__anon453
EVENTS_USBDETECTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_USBDETECTED;                \/*!< Voltage supply detected on VBUS                                       *\/$/;"	m	struct:__anon429
EVENTS_USBEVENT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_USBEVENT;                   \/*!< An event or an error not covered by specific events has occurred,$/;"	m	struct:__anon465
EVENTS_USBPWRRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_USBPWRRDY;                  \/*!< USB 3.3 V supply ready                                                *\/$/;"	m	struct:__anon429
EVENTS_USBREMOVED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_USBREMOVED;                 \/*!< Voltage supply removed from VBUS                                      *\/$/;"	m	struct:__anon429
EVENTS_USBRESET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_USBRESET;                   \/*!< Signals that a USB reset condition has been detected on the$/;"	m	struct:__anon465
EVENTS_VALRDY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVENTS_VALRDY;                     \/*!< New random number generated and written to VALUE register.            *\/$/;"	m	struct:__anon207
EVENTS_VALRDY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_VALRDY;                     \/*!< Event being generated for every new random number written to$/;"	m	struct:__anon288
EVENTS_VALRDY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_VALRDY;                     \/*!< Event being generated for every new random number written to$/;"	m	struct:__anon353
EVENTS_VALRDY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_VALRDY;                     \/*!< Event being generated for every new random number written to$/;"	m	struct:__anon446
EVENTS_WRITE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVENTS_WRITE;                      \/*!< Write command received                                                *\/$/;"	m	struct:__anon279
EVENTS_WRITE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVENTS_WRITE;                      \/*!< Write command received                                                *\/$/;"	m	struct:__anon345
EVENTS_WRITE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVENTS_WRITE;                      \/*!< Write command received                                                *\/$/;"	m	struct:__anon437
EVTEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVTEN;                             \/*!< Configures event enable routing to PPI for each RTC event.            *\/$/;"	m	struct:__anon205
EVTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVTEN;                             \/*!< Enable or disable event routing                                       *\/$/;"	m	struct:__anon286
EVTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVTEN;                             \/*!< Enable or disable event routing                                       *\/$/;"	m	struct:__anon351
EVTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVTEN;                             \/*!< Enable or disable event routing                                       *\/$/;"	m	struct:__anon444
EVTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVTENCLR;                          \/*!< Disable events routing to PPI. The reading of this register$/;"	m	struct:__anon205
EVTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVTENCLR;                          \/*!< Disable event routing                                                 *\/$/;"	m	struct:__anon286
EVTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVTENCLR;                          \/*!< Disable event routing                                                 *\/$/;"	m	struct:__anon351
EVTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVTENCLR;                          \/*!< Disable event routing                                                 *\/$/;"	m	struct:__anon444
EVTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EVTENSET;                          \/*!< Enable events routing to PPI. The reading of this register gives$/;"	m	struct:__anon205
EVTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EVTENSET;                          \/*!< Enable event routing                                                  *\/$/;"	m	struct:__anon286
EVTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EVTENSET;                          \/*!< Enable event routing                                                  *\/$/;"	m	struct:__anon351
EVTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EVTENSET;                          \/*!< Enable event routing                                                  *\/$/;"	m	struct:__anon444
EXCCNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register *\/$/;"	m	struct:__anon118
EXCCNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register *\/$/;"	m	struct:__anon136
EXCCNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register *\/$/;"	m	struct:__anon155
EXCCNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t EXCCNT;                 \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register *\/$/;"	m	struct:__anon187
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select.                                            *\/$/;"	m	struct:__anon213
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select                                             *\/$/;"	m	struct:__anon294
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select                                             *\/$/;"	m	struct:__anon295
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select                                             *\/$/;"	m	struct:__anon359
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select                                             *\/$/;"	m	struct:__anon452
EXTREFSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  EXTREFSEL;                         \/*!< External reference select                                             *\/$/;"	m	struct:__anon453
EnableTrace	.\nRF\Scripts\nRF_Target.js	/^function EnableTrace(traceInterfaceType) {$/;"	f
FAST_MATH_Q15_SHIFT	.\CMSIS_4\CMSIS\Include\arm_math.h	343;"	d
FAST_MATH_Q31_SHIFT	.\CMSIS_4\CMSIS\Include\arm_math.h	342;"	d
FAST_MATH_TABLE_SIZE	.\CMSIS_4\CMSIS\Include\arm_math.h	341;"	d
FDS_CHUNK_QUEUE_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3105;"	d
FDS_CHUNK_QUEUE_SIZE	.\app\inc\sdk_config.h	3105;"	d
FDS_CHUNK_QUEUE_SIZE	.\sdk_config.h	3105;"	d
FDS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3095;"	d
FDS_ENABLED	.\app\inc\sdk_config.h	3095;"	d
FDS_ENABLED	.\sdk_config.h	3095;"	d
FDS_MAX_USERS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3110;"	d
FDS_MAX_USERS	.\app\inc\sdk_config.h	3110;"	d
FDS_MAX_USERS	.\sdk_config.h	3110;"	d
FDS_OP_QUEUE_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3100;"	d
FDS_OP_QUEUE_SIZE	.\app\inc\sdk_config.h	3100;"	d
FDS_OP_QUEUE_SIZE	.\sdk_config.h	3100;"	d
FDS_VIRTUAL_PAGES	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3121;"	d
FDS_VIRTUAL_PAGES	.\app\inc\sdk_config.h	3121;"	d
FDS_VIRTUAL_PAGES	.\sdk_config.h	3121;"	d
FDS_VIRTUAL_PAGE_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3134;"	d
FDS_VIRTUAL_PAGE_SIZE	.\app\inc\sdk_config.h	3134;"	d
FDS_VIRTUAL_PAGE_SIZE	.\sdk_config.h	3134;"	d
FFCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon119
FFCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon137
FFCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon156
FFCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FFCR;                   \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon188
FFSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon119
FFSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon137
FFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon156
FFSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t FFSR;                   \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon188
FICR_CODEPAGESIZE_CODEPAGESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1603;"	d
FICR_CODEPAGESIZE_CODEPAGESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1158;"	d
FICR_CODEPAGESIZE_CODEPAGESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1840;"	d
FICR_CODEPAGESIZE_CODEPAGESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1602;"	d
FICR_CODEPAGESIZE_CODEPAGESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1157;"	d
FICR_CODEPAGESIZE_CODEPAGESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1839;"	d
FICR_CODESIZE_CODESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1610;"	d
FICR_CODESIZE_CODESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1165;"	d
FICR_CODESIZE_CODESIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1847;"	d
FICR_CODESIZE_CODESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1609;"	d
FICR_CODESIZE_CODESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1164;"	d
FICR_CODESIZE_CODESIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1846;"	d
FICR_CONFIGID_FWID_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	539;"	d
FICR_CONFIGID_FWID_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	538;"	d
FICR_CONFIGID_HWID_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	543;"	d
FICR_CONFIGID_HWID_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	542;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	550;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1638;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1193;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1875;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	549;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1637;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1192;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1874;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	551;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1639;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1194;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1876;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	552;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1640;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1195;"	d
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1877;"	d
FICR_DEVICEADDR_DEVICEADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1647;"	d
FICR_DEVICEADDR_DEVICEADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1202;"	d
FICR_DEVICEADDR_DEVICEADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1884;"	d
FICR_DEVICEADDR_DEVICEADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1646;"	d
FICR_DEVICEADDR_DEVICEADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1201;"	d
FICR_DEVICEADDR_DEVICEADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1883;"	d
FICR_DEVICEID_DEVICEID_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1617;"	d
FICR_DEVICEID_DEVICEID_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1172;"	d
FICR_DEVICEID_DEVICEID_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1854;"	d
FICR_DEVICEID_DEVICEID_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1616;"	d
FICR_DEVICEID_DEVICEID_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1171;"	d
FICR_DEVICEID_DEVICEID_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1853;"	d
FICR_ER_ER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1624;"	d
FICR_ER_ER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1179;"	d
FICR_ER_ER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1861;"	d
FICR_ER_ER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1623;"	d
FICR_ER_ER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1178;"	d
FICR_ER_ER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1860;"	d
FICR_INFO_FLASH_FLASH_K1024	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1258;"	d
FICR_INFO_FLASH_FLASH_K128	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1255;"	d
FICR_INFO_FLASH_FLASH_K128	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1938;"	d
FICR_INFO_FLASH_FLASH_K192	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1695;"	d
FICR_INFO_FLASH_FLASH_K2048	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1259;"	d
FICR_INFO_FLASH_FLASH_K256	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1256;"	d
FICR_INFO_FLASH_FLASH_K256	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1939;"	d
FICR_INFO_FLASH_FLASH_K512	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1257;"	d
FICR_INFO_FLASH_FLASH_K512	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1940;"	d
FICR_INFO_FLASH_FLASH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1694;"	d
FICR_INFO_FLASH_FLASH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1254;"	d
FICR_INFO_FLASH_FLASH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1937;"	d
FICR_INFO_FLASH_FLASH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1693;"	d
FICR_INFO_FLASH_FLASH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1253;"	d
FICR_INFO_FLASH_FLASH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1936;"	d
FICR_INFO_FLASH_FLASH_Unspecified	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1696;"	d
FICR_INFO_FLASH_FLASH_Unspecified	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1260;"	d
FICR_INFO_FLASH_FLASH_Unspecified	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1941;"	d
FICR_INFO_PACKAGE_PACKAGE_CH	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1916;"	d
FICR_INFO_PACKAGE_PACKAGE_CI	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1917;"	d
FICR_INFO_PACKAGE_PACKAGE_CK	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1918;"	d
FICR_INFO_PACKAGE_PACKAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1675;"	d
FICR_INFO_PACKAGE_PACKAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1232;"	d
FICR_INFO_PACKAGE_PACKAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1914;"	d
FICR_INFO_PACKAGE_PACKAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1674;"	d
FICR_INFO_PACKAGE_PACKAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1231;"	d
FICR_INFO_PACKAGE_PACKAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1913;"	d
FICR_INFO_PACKAGE_PACKAGE_QC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1677;"	d
FICR_INFO_PACKAGE_PACKAGE_QF	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1676;"	d
FICR_INFO_PACKAGE_PACKAGE_QF	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1915;"	d
FICR_INFO_PACKAGE_PACKAGE_QI	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1233;"	d
FICR_INFO_PACKAGE_PACKAGE_Unspecified	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1678;"	d
FICR_INFO_PACKAGE_PACKAGE_Unspecified	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1234;"	d
FICR_INFO_PACKAGE_PACKAGE_Unspecified	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1919;"	d
FICR_INFO_PART_PART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1654;"	d
FICR_INFO_PART_PART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1209;"	d
FICR_INFO_PART_PART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1891;"	d
FICR_INFO_PART_PART_N52810	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1655;"	d
FICR_INFO_PART_PART_N52832	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1892;"	d
FICR_INFO_PART_PART_N52840	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1210;"	d
FICR_INFO_PART_PART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1653;"	d
FICR_INFO_PART_PART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1208;"	d
FICR_INFO_PART_PART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1890;"	d
FICR_INFO_PART_PART_Unspecified	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1656;"	d
FICR_INFO_PART_PART_Unspecified	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1211;"	d
FICR_INFO_PART_PART_Unspecified	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1893;"	d
FICR_INFO_RAM_RAM_K128	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1245;"	d
FICR_INFO_RAM_RAM_K16	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1242;"	d
FICR_INFO_RAM_RAM_K16	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1927;"	d
FICR_INFO_RAM_RAM_K24	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1686;"	d
FICR_INFO_RAM_RAM_K256	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1246;"	d
FICR_INFO_RAM_RAM_K32	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1243;"	d
FICR_INFO_RAM_RAM_K32	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1928;"	d
FICR_INFO_RAM_RAM_K64	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1244;"	d
FICR_INFO_RAM_RAM_K64	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1929;"	d
FICR_INFO_RAM_RAM_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1685;"	d
FICR_INFO_RAM_RAM_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1241;"	d
FICR_INFO_RAM_RAM_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1926;"	d
FICR_INFO_RAM_RAM_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1684;"	d
FICR_INFO_RAM_RAM_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1240;"	d
FICR_INFO_RAM_RAM_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1925;"	d
FICR_INFO_RAM_RAM_Unspecified	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1687;"	d
FICR_INFO_RAM_RAM_Unspecified	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1247;"	d
FICR_INFO_RAM_RAM_Unspecified	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1930;"	d
FICR_INFO_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} FICR_INFO_Type;$/;"	t	typeref:struct:__anon224
FICR_INFO_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} FICR_INFO_Type;$/;"	t	typeref:struct:__anon308
FICR_INFO_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} FICR_INFO_Type;$/;"	t	typeref:struct:__anon369
FICR_INFO_VARIANT_VARIANT_AAAA	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1664;"	d
FICR_INFO_VARIANT_VARIANT_AAAA	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1219;"	d
FICR_INFO_VARIANT_VARIANT_AAAA	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1901;"	d
FICR_INFO_VARIANT_VARIANT_AAAB	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1665;"	d
FICR_INFO_VARIANT_VARIANT_AAAB	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1220;"	d
FICR_INFO_VARIANT_VARIANT_AAAB	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1902;"	d
FICR_INFO_VARIANT_VARIANT_AAB0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1221;"	d
FICR_INFO_VARIANT_VARIANT_AAB0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1903;"	d
FICR_INFO_VARIANT_VARIANT_AABA	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1666;"	d
FICR_INFO_VARIANT_VARIANT_AABA	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1222;"	d
FICR_INFO_VARIANT_VARIANT_AABA	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1904;"	d
FICR_INFO_VARIANT_VARIANT_AABB	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1667;"	d
FICR_INFO_VARIANT_VARIANT_AABB	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1223;"	d
FICR_INFO_VARIANT_VARIANT_AABB	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1905;"	d
FICR_INFO_VARIANT_VARIANT_AAE0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1906;"	d
FICR_INFO_VARIANT_VARIANT_ABBA	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1224;"	d
FICR_INFO_VARIANT_VARIANT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1663;"	d
FICR_INFO_VARIANT_VARIANT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1218;"	d
FICR_INFO_VARIANT_VARIANT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1900;"	d
FICR_INFO_VARIANT_VARIANT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1662;"	d
FICR_INFO_VARIANT_VARIANT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1217;"	d
FICR_INFO_VARIANT_VARIANT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1899;"	d
FICR_INFO_VARIANT_VARIANT_Unspecified	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1668;"	d
FICR_INFO_VARIANT_VARIANT_Unspecified	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1225;"	d
FICR_INFO_VARIANT_VARIANT_Unspecified	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1907;"	d
FICR_IR_IR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1631;"	d
FICR_IR_IR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1186;"	d
FICR_IR_IR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1868;"	d
FICR_IR_IR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1630;"	d
FICR_IR_IR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1185;"	d
FICR_IR_IR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1867;"	d
FICR_NFC_TAGHEADER0_MFGID_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1398;"	d
FICR_NFC_TAGHEADER0_MFGID_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2079;"	d
FICR_NFC_TAGHEADER0_MFGID_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1397;"	d
FICR_NFC_TAGHEADER0_MFGID_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2078;"	d
FICR_NFC_TAGHEADER0_UD1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1394;"	d
FICR_NFC_TAGHEADER0_UD1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2075;"	d
FICR_NFC_TAGHEADER0_UD1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1393;"	d
FICR_NFC_TAGHEADER0_UD1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2074;"	d
FICR_NFC_TAGHEADER0_UD2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1390;"	d
FICR_NFC_TAGHEADER0_UD2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2071;"	d
FICR_NFC_TAGHEADER0_UD2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1389;"	d
FICR_NFC_TAGHEADER0_UD2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2070;"	d
FICR_NFC_TAGHEADER0_UD3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1386;"	d
FICR_NFC_TAGHEADER0_UD3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2067;"	d
FICR_NFC_TAGHEADER0_UD3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1385;"	d
FICR_NFC_TAGHEADER0_UD3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2066;"	d
FICR_NFC_TAGHEADER1_UD4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1417;"	d
FICR_NFC_TAGHEADER1_UD4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2098;"	d
FICR_NFC_TAGHEADER1_UD4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1416;"	d
FICR_NFC_TAGHEADER1_UD4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2097;"	d
FICR_NFC_TAGHEADER1_UD5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1413;"	d
FICR_NFC_TAGHEADER1_UD5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2094;"	d
FICR_NFC_TAGHEADER1_UD5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1412;"	d
FICR_NFC_TAGHEADER1_UD5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2093;"	d
FICR_NFC_TAGHEADER1_UD6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1409;"	d
FICR_NFC_TAGHEADER1_UD6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2090;"	d
FICR_NFC_TAGHEADER1_UD6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1408;"	d
FICR_NFC_TAGHEADER1_UD6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2089;"	d
FICR_NFC_TAGHEADER1_UD7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1405;"	d
FICR_NFC_TAGHEADER1_UD7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2086;"	d
FICR_NFC_TAGHEADER1_UD7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1404;"	d
FICR_NFC_TAGHEADER1_UD7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2085;"	d
FICR_NFC_TAGHEADER2_UD10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1428;"	d
FICR_NFC_TAGHEADER2_UD10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2109;"	d
FICR_NFC_TAGHEADER2_UD10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1427;"	d
FICR_NFC_TAGHEADER2_UD10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2108;"	d
FICR_NFC_TAGHEADER2_UD11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1424;"	d
FICR_NFC_TAGHEADER2_UD11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2105;"	d
FICR_NFC_TAGHEADER2_UD11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1423;"	d
FICR_NFC_TAGHEADER2_UD11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2104;"	d
FICR_NFC_TAGHEADER2_UD8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1436;"	d
FICR_NFC_TAGHEADER2_UD8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2117;"	d
FICR_NFC_TAGHEADER2_UD8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1435;"	d
FICR_NFC_TAGHEADER2_UD8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2116;"	d
FICR_NFC_TAGHEADER2_UD9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1432;"	d
FICR_NFC_TAGHEADER2_UD9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2113;"	d
FICR_NFC_TAGHEADER2_UD9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1431;"	d
FICR_NFC_TAGHEADER2_UD9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2112;"	d
FICR_NFC_TAGHEADER3_UD12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1455;"	d
FICR_NFC_TAGHEADER3_UD12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2136;"	d
FICR_NFC_TAGHEADER3_UD12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1454;"	d
FICR_NFC_TAGHEADER3_UD12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2135;"	d
FICR_NFC_TAGHEADER3_UD13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1451;"	d
FICR_NFC_TAGHEADER3_UD13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2132;"	d
FICR_NFC_TAGHEADER3_UD13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1450;"	d
FICR_NFC_TAGHEADER3_UD13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2131;"	d
FICR_NFC_TAGHEADER3_UD14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1447;"	d
FICR_NFC_TAGHEADER3_UD14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2128;"	d
FICR_NFC_TAGHEADER3_UD14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1446;"	d
FICR_NFC_TAGHEADER3_UD14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2127;"	d
FICR_NFC_TAGHEADER3_UD15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1443;"	d
FICR_NFC_TAGHEADER3_UD15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2124;"	d
FICR_NFC_TAGHEADER3_UD15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1442;"	d
FICR_NFC_TAGHEADER3_UD15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2123;"	d
FICR_NFC_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} FICR_NFC_Type;$/;"	t	typeref:struct:__anon226
FICR_NFC_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} FICR_NFC_Type;$/;"	t	typeref:struct:__anon371
FICR_OVERRIDEEN_BLE_1MBIT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	559;"	d
FICR_OVERRIDEEN_BLE_1MBIT_NotOverride	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	561;"	d
FICR_OVERRIDEEN_BLE_1MBIT_Override	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	560;"	d
FICR_OVERRIDEEN_BLE_1MBIT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	558;"	d
FICR_OVERRIDEEN_NRF_1MBIT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	565;"	d
FICR_OVERRIDEEN_NRF_1MBIT_NotOverride	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	567;"	d
FICR_OVERRIDEEN_NRF_1MBIT_Override	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	566;"	d
FICR_OVERRIDEEN_NRF_1MBIT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	564;"	d
FICR_PPFC_PPFC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	530;"	d
FICR_PPFC_PPFC_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	532;"	d
FICR_PPFC_PPFC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	529;"	d
FICR_PPFC_PPFC_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	531;"	d
FICR_TEMP_A0_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1703;"	d
FICR_TEMP_A0_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1267;"	d
FICR_TEMP_A0_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1948;"	d
FICR_TEMP_A0_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1702;"	d
FICR_TEMP_A0_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1266;"	d
FICR_TEMP_A0_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1947;"	d
FICR_TEMP_A1_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1710;"	d
FICR_TEMP_A1_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1274;"	d
FICR_TEMP_A1_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1955;"	d
FICR_TEMP_A1_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1709;"	d
FICR_TEMP_A1_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1273;"	d
FICR_TEMP_A1_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1954;"	d
FICR_TEMP_A2_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1717;"	d
FICR_TEMP_A2_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1281;"	d
FICR_TEMP_A2_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1962;"	d
FICR_TEMP_A2_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1716;"	d
FICR_TEMP_A2_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1280;"	d
FICR_TEMP_A2_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1961;"	d
FICR_TEMP_A3_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1724;"	d
FICR_TEMP_A3_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1288;"	d
FICR_TEMP_A3_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1969;"	d
FICR_TEMP_A3_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1723;"	d
FICR_TEMP_A3_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1287;"	d
FICR_TEMP_A3_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1968;"	d
FICR_TEMP_A4_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1731;"	d
FICR_TEMP_A4_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1295;"	d
FICR_TEMP_A4_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1976;"	d
FICR_TEMP_A4_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1730;"	d
FICR_TEMP_A4_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1294;"	d
FICR_TEMP_A4_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1975;"	d
FICR_TEMP_A5_A_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1738;"	d
FICR_TEMP_A5_A_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1302;"	d
FICR_TEMP_A5_A_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1983;"	d
FICR_TEMP_A5_A_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1737;"	d
FICR_TEMP_A5_A_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1301;"	d
FICR_TEMP_A5_A_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1982;"	d
FICR_TEMP_B0_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1745;"	d
FICR_TEMP_B0_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1309;"	d
FICR_TEMP_B0_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1990;"	d
FICR_TEMP_B0_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1744;"	d
FICR_TEMP_B0_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1308;"	d
FICR_TEMP_B0_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1989;"	d
FICR_TEMP_B1_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1752;"	d
FICR_TEMP_B1_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1316;"	d
FICR_TEMP_B1_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1997;"	d
FICR_TEMP_B1_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1751;"	d
FICR_TEMP_B1_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1315;"	d
FICR_TEMP_B1_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	1996;"	d
FICR_TEMP_B2_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1759;"	d
FICR_TEMP_B2_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1323;"	d
FICR_TEMP_B2_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2004;"	d
FICR_TEMP_B2_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1758;"	d
FICR_TEMP_B2_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1322;"	d
FICR_TEMP_B2_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2003;"	d
FICR_TEMP_B3_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1766;"	d
FICR_TEMP_B3_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1330;"	d
FICR_TEMP_B3_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2011;"	d
FICR_TEMP_B3_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1765;"	d
FICR_TEMP_B3_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1329;"	d
FICR_TEMP_B3_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2010;"	d
FICR_TEMP_B4_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1773;"	d
FICR_TEMP_B4_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1337;"	d
FICR_TEMP_B4_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2018;"	d
FICR_TEMP_B4_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1772;"	d
FICR_TEMP_B4_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1336;"	d
FICR_TEMP_B4_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2017;"	d
FICR_TEMP_B5_B_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1780;"	d
FICR_TEMP_B5_B_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1344;"	d
FICR_TEMP_B5_B_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2025;"	d
FICR_TEMP_B5_B_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1779;"	d
FICR_TEMP_B5_B_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1343;"	d
FICR_TEMP_B5_B_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2024;"	d
FICR_TEMP_T0_T_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1787;"	d
FICR_TEMP_T0_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1351;"	d
FICR_TEMP_T0_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2032;"	d
FICR_TEMP_T0_T_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1786;"	d
FICR_TEMP_T0_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1350;"	d
FICR_TEMP_T0_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2031;"	d
FICR_TEMP_T1_T_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1794;"	d
FICR_TEMP_T1_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1358;"	d
FICR_TEMP_T1_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2039;"	d
FICR_TEMP_T1_T_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1793;"	d
FICR_TEMP_T1_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1357;"	d
FICR_TEMP_T1_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2038;"	d
FICR_TEMP_T2_T_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1801;"	d
FICR_TEMP_T2_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1365;"	d
FICR_TEMP_T2_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2046;"	d
FICR_TEMP_T2_T_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1800;"	d
FICR_TEMP_T2_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1364;"	d
FICR_TEMP_T2_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2045;"	d
FICR_TEMP_T3_T_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1808;"	d
FICR_TEMP_T3_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1372;"	d
FICR_TEMP_T3_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2053;"	d
FICR_TEMP_T3_T_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1807;"	d
FICR_TEMP_T3_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1371;"	d
FICR_TEMP_T3_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2052;"	d
FICR_TEMP_T4_T_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1815;"	d
FICR_TEMP_T4_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1379;"	d
FICR_TEMP_T4_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2060;"	d
FICR_TEMP_T4_T_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1814;"	d
FICR_TEMP_T4_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1378;"	d
FICR_TEMP_T4_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2059;"	d
FICR_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} FICR_TEMP_Type;$/;"	t	typeref:struct:__anon225
FICR_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} FICR_TEMP_Type;$/;"	t	typeref:struct:__anon309
FICR_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} FICR_TEMP_Type;$/;"	t	typeref:struct:__anon370
FIELDPRESENT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  FIELDPRESENT;                      \/*!< Indicates the presence or not of a valid field                        *\/$/;"	m	struct:__anon282
FIELDPRESENT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  FIELDPRESENT;                      \/*!< Indicates the presence or not of a valid field                        *\/$/;"	m	struct:__anon440
FIFO0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon119
FIFO0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon137
FIFO0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon156
FIFO0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t FIFO0;                  \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon188
FIFO1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon119
FIFO1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon137
FIFO1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon156
FIFO1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t FIFO1;                  \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon188
FIFO_LENGTH	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	24;"	d	file:
FIFO_LENGTH	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	25;"	d	file:
FIFO_LENGTH	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	34;"	d	file:
FIFO_LENGTH	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	23;"	d	file:
FIFO_LENGTH	.\app\nRF51822_xxAC\app_uart_fifo.c	25;"	d	file:
FLASH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  FLASH;                             \/*!< Flash variant                                                         *\/$/;"	m	struct:__anon224
FLASH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  FLASH;                             \/*!< Flash variant                                                         *\/$/;"	m	struct:__anon308
FLASH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  FLASH;                             \/*!< Flash variant                                                         *\/$/;"	m	struct:__anon369
FOLDCNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register *\/$/;"	m	struct:__anon118
FOLDCNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register *\/$/;"	m	struct:__anon136
FOLDCNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register *\/$/;"	m	struct:__anon155
FOLDCNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FOLDCNT;                \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register *\/$/;"	m	struct:__anon187
FORK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PPI_FORK_Type FORK[32];                           \/*!< Fork                                                                  *\/$/;"	m	struct:__anon302
FORK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PPI_FORK_Type FORK[32];                           \/*!< Fork                                                                  *\/$/;"	m	struct:__anon366
FORK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PPI_FORK_Type FORK[32];                           \/*!< Fork                                                                  *\/$/;"	m	struct:__anon461
FORMAT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FORMAT;                            \/*!< Frame format.                                                         *\/$/;"	m	struct:__anon263
FORMAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FORMAT;                            \/*!< Frame format.                                                         *\/$/;"	m	struct:__anon412
FORMAT_FLAG_ALTERNATE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	68;"	d	file:
FORMAT_FLAG_LEFT_JUSTIFY	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	65;"	d	file:
FORMAT_FLAG_PAD_ZERO	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	66;"	d	file:
FORMAT_FLAG_PRINT_SIGN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	67;"	d	file:
FPCA	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag *\/$/;"	m	struct:__anon128::__anon129
FPCA	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag *\/$/;"	m	struct:__anon147::__anon148
FPCAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register *\/$/;"	m	struct:__anon139
FPCAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FPCAR;                  \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register *\/$/;"	m	struct:__anon158
FPCCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register *\/$/;"	m	struct:__anon139
FPCCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FPCCR;                  \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register *\/$/;"	m	struct:__anon158
FPDSCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register *\/$/;"	m	struct:__anon139
FPDSCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FPDSCR;                 \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register *\/$/;"	m	struct:__anon158
FPU	.\CMSIS_4\CMSIS\Include\core_cm4.h	1558;"	d
FPU	.\CMSIS_4\CMSIS\Include\core_cm7.h	1766;"	d
FPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1557;"	d
FPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1765;"	d
FPU_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	46;"	d
FPU_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	48;"	d
FPU_FPCAR_ADDRESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1337;"	d
FPU_FPCAR_ADDRESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1543;"	d
FPU_FPCAR_ADDRESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1336;"	d
FPU_FPCAR_ADDRESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1542;"	d
FPU_FPCCR_ASPEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1309;"	d
FPU_FPCCR_ASPEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1515;"	d
FPU_FPCCR_ASPEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1308;"	d
FPU_FPCCR_ASPEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1514;"	d
FPU_FPCCR_BFRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1318;"	d
FPU_FPCCR_BFRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1524;"	d
FPU_FPCCR_BFRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1317;"	d
FPU_FPCCR_BFRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1523;"	d
FPU_FPCCR_HFRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1324;"	d
FPU_FPCCR_HFRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1530;"	d
FPU_FPCCR_HFRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1323;"	d
FPU_FPCCR_HFRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1529;"	d
FPU_FPCCR_LSPACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1333;"	d
FPU_FPCCR_LSPACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1539;"	d
FPU_FPCCR_LSPACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1332;"	d
FPU_FPCCR_LSPACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1538;"	d
FPU_FPCCR_LSPEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1312;"	d
FPU_FPCCR_LSPEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1518;"	d
FPU_FPCCR_LSPEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1311;"	d
FPU_FPCCR_LSPEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1517;"	d
FPU_FPCCR_MMRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1321;"	d
FPU_FPCCR_MMRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1527;"	d
FPU_FPCCR_MMRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1320;"	d
FPU_FPCCR_MMRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1526;"	d
FPU_FPCCR_MONRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1315;"	d
FPU_FPCCR_MONRDY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1521;"	d
FPU_FPCCR_MONRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1314;"	d
FPU_FPCCR_MONRDY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1520;"	d
FPU_FPCCR_THREAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1327;"	d
FPU_FPCCR_THREAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1533;"	d
FPU_FPCCR_THREAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1326;"	d
FPU_FPCCR_THREAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1532;"	d
FPU_FPCCR_USER_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1330;"	d
FPU_FPCCR_USER_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1536;"	d
FPU_FPCCR_USER_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1329;"	d
FPU_FPCCR_USER_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1535;"	d
FPU_FPDSCR_AHP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1341;"	d
FPU_FPDSCR_AHP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1547;"	d
FPU_FPDSCR_AHP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1340;"	d
FPU_FPDSCR_AHP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1546;"	d
FPU_FPDSCR_DN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1344;"	d
FPU_FPDSCR_DN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1550;"	d
FPU_FPDSCR_DN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1343;"	d
FPU_FPDSCR_DN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1549;"	d
FPU_FPDSCR_FZ_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1347;"	d
FPU_FPDSCR_FZ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1553;"	d
FPU_FPDSCR_FZ_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1346;"	d
FPU_FPDSCR_FZ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1552;"	d
FPU_FPDSCR_RMode_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1350;"	d
FPU_FPDSCR_RMode_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1556;"	d
FPU_FPDSCR_RMode_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1349;"	d
FPU_FPDSCR_RMode_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1555;"	d
FPU_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  FPU_IRQn                      =  38               \/*!<  38  FPU                                                              *\/$/;"	e	enum:__anon223
FPU_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  FPU_IRQn                      =  38,              \/*!<  38  FPU                                                              *\/$/;"	e	enum:__anon368
FPU_MVFR0_A_SIMD_registers_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1375;"	d
FPU_MVFR0_A_SIMD_registers_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1581;"	d
FPU_MVFR0_A_SIMD_registers_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1374;"	d
FPU_MVFR0_A_SIMD_registers_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1580;"	d
FPU_MVFR0_Divide_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1363;"	d
FPU_MVFR0_Divide_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1569;"	d
FPU_MVFR0_Divide_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1362;"	d
FPU_MVFR0_Divide_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1568;"	d
FPU_MVFR0_Double_precision_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1369;"	d
FPU_MVFR0_Double_precision_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1575;"	d
FPU_MVFR0_Double_precision_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1368;"	d
FPU_MVFR0_Double_precision_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1574;"	d
FPU_MVFR0_FP_excep_trapping_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1366;"	d
FPU_MVFR0_FP_excep_trapping_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1572;"	d
FPU_MVFR0_FP_excep_trapping_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1365;"	d
FPU_MVFR0_FP_excep_trapping_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1571;"	d
FPU_MVFR0_FP_rounding_modes_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1354;"	d
FPU_MVFR0_FP_rounding_modes_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1560;"	d
FPU_MVFR0_FP_rounding_modes_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1353;"	d
FPU_MVFR0_FP_rounding_modes_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1559;"	d
FPU_MVFR0_Short_vectors_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1357;"	d
FPU_MVFR0_Short_vectors_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1563;"	d
FPU_MVFR0_Short_vectors_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1356;"	d
FPU_MVFR0_Short_vectors_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1562;"	d
FPU_MVFR0_Single_precision_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1372;"	d
FPU_MVFR0_Single_precision_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1578;"	d
FPU_MVFR0_Single_precision_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1371;"	d
FPU_MVFR0_Single_precision_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1577;"	d
FPU_MVFR0_Square_root_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1360;"	d
FPU_MVFR0_Square_root_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1566;"	d
FPU_MVFR0_Square_root_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1359;"	d
FPU_MVFR0_Square_root_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1565;"	d
FPU_MVFR1_D_NaN_mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1385;"	d
FPU_MVFR1_D_NaN_mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1591;"	d
FPU_MVFR1_D_NaN_mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1384;"	d
FPU_MVFR1_D_NaN_mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1590;"	d
FPU_MVFR1_FP_HPFP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1382;"	d
FPU_MVFR1_FP_HPFP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1588;"	d
FPU_MVFR1_FP_HPFP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1381;"	d
FPU_MVFR1_FP_HPFP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1587;"	d
FPU_MVFR1_FP_fused_MAC_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1379;"	d
FPU_MVFR1_FP_fused_MAC_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1585;"	d
FPU_MVFR1_FP_fused_MAC_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1378;"	d
FPU_MVFR1_FP_fused_MAC_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1584;"	d
FPU_MVFR1_FtZ_mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1388;"	d
FPU_MVFR1_FtZ_mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1594;"	d
FPU_MVFR1_FtZ_mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1387;"	d
FPU_MVFR1_FtZ_mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1593;"	d
FPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	45;"	d
FPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	47;"	d
FPU_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon139
FPU_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon158
FRAMECNTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  FRAMECNTR;                         \/*!< Returns the current value of the start of frame counter               *\/$/;"	m	struct:__anon465
FRAMECONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FRAMECONFIG;                       \/*!< Configuration of incoming frames                                      *\/$/;"	m	struct:__anon246
FRAMECONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FRAMECONFIG;                       \/*!< Configuration of outgoing frames                                      *\/$/;"	m	struct:__anon245
FRAMECONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FRAMECONFIG;                       \/*!< Configuration of incoming frames                                      *\/$/;"	m	struct:__anon394
FRAMECONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FRAMECONFIG;                       \/*!< Configuration of outgoing frames                                      *\/$/;"	m	struct:__anon393
FRAMEDELAYMAX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FRAMEDELAYMAX;                     \/*!< Maximum frame delay                                                   *\/$/;"	m	struct:__anon282
FRAMEDELAYMAX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FRAMEDELAYMAX;                     \/*!< Maximum frame delay                                                   *\/$/;"	m	struct:__anon440
FRAMEDELAYMIN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FRAMEDELAYMIN;                     \/*!< Minimum frame delay                                                   *\/$/;"	m	struct:__anon282
FRAMEDELAYMIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FRAMEDELAYMIN;                     \/*!< Minimum frame delay                                                   *\/$/;"	m	struct:__anon440
FRAMEDELAYMODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FRAMEDELAYMODE;                    \/*!< Configuration register for the Frame Delay Timer                      *\/$/;"	m	struct:__anon282
FRAMEDELAYMODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FRAMEDELAYMODE;                    \/*!< Configuration register for the Frame Delay Timer                      *\/$/;"	m	struct:__anon440
FRAMESTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  NFCT_FRAMESTATUS_Type FRAMESTATUS;                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon282
FRAMESTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  NFCT_FRAMESTATUS_Type FRAMESTATUS;                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon440
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< Frequency.                                                            *\/$/;"	m	struct:__anon197
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency                                                         *\/$/;"	m	struct:__anon199
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< Two-wire frequency.                                                   *\/$/;"	m	struct:__anon200
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< Frequency                                                             *\/$/;"	m	struct:__anon273
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency                                                         *\/$/;"	m	struct:__anon280
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon276
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< TWI frequency                                                         *\/$/;"	m	struct:__anon278
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< TWI frequency                                                         *\/$/;"	m	struct:__anon281
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< Frequency                                                             *\/$/;"	m	struct:__anon342
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon346
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< TWI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon344
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< Frequency                                                             *\/$/;"	m	struct:__anon431
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon434
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< SPI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon438
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< TWI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon436
FREQUENCY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  FREQUENCY;                         \/*!< TWI frequency. Accuracy depends on the HFCLK source selected.         *\/$/;"	m	struct:__anon439
FSCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon119
FSCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon137
FSCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon156
FSCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t FSCR;                   \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon188
FSTORAGE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3143;"	d
FSTORAGE_ENABLED	.\app\inc\sdk_config.h	3143;"	d
FSTORAGE_ENABLED	.\sdk_config.h	3143;"	d
FS_MAX_WRITE_SIZE_WORDS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3171;"	d
FS_MAX_WRITE_SIZE_WORDS	.\app\inc\sdk_config.h	3171;"	d
FS_MAX_WRITE_SIZE_WORDS	.\sdk_config.h	3171;"	d
FS_OP_MAX_RETRIES	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3161;"	d
FS_OP_MAX_RETRIES	.\app\inc\sdk_config.h	3161;"	d
FS_OP_MAX_RETRIES	.\sdk_config.h	3161;"	d
FS_QUEUE_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3153;"	d
FS_QUEUE_SIZE	.\app\inc\sdk_config.h	3153;"	d
FS_QUEUE_SIZE	.\sdk_config.h	3153;"	d
FUNCTION0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon118
FUNCTION0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon136
FUNCTION0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon155
FUNCTION0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FUNCTION0;              \/*!< Offset: 0x028 (R\/W)  Function Register 0 *\/$/;"	m	struct:__anon187
FUNCTION1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon118
FUNCTION1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon136
FUNCTION1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon155
FUNCTION1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FUNCTION1;              \/*!< Offset: 0x038 (R\/W)  Function Register 1 *\/$/;"	m	struct:__anon187
FUNCTION2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon118
FUNCTION2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon136
FUNCTION2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon155
FUNCTION2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FUNCTION2;              \/*!< Offset: 0x048 (R\/W)  Function Register 2 *\/$/;"	m	struct:__anon187
FUNCTION3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon118
FUNCTION3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon136
FUNCTION3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon155
FUNCTION3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t FUNCTION3;              \/*!< Offset: 0x058 (R\/W)  Function Register 3 *\/$/;"	m	struct:__anon187
FWID	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  FWID;                              \/*!< Firmware ID.                                                          *\/$/;"	m	struct:__anon220
Flags	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^            unsigned Flags;         \/\/ Contains configuration flags$/;"	m	struct:__anon592
Flags	.\SEGGER_RTT.h	/^            unsigned Flags;         \/\/ Contains configuration flags$/;"	m	struct:__anon595
Flags	.\SEGGER_RTT.h	/^            unsigned Flags;         \/\/ Contains configuration flags$/;"	m	struct:__anon596
GAINL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  GAINL;                             \/*!< Left output gain adjustment                                           *\/$/;"	m	struct:__anon299
GAINL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  GAINL;                             \/*!< Left output gain adjustment                                           *\/$/;"	m	struct:__anon363
GAINL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  GAINL;                             \/*!< Left output gain adjustment                                           *\/$/;"	m	struct:__anon457
GAINR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  GAINR;                             \/*!< Right output gain adjustment                                          *\/$/;"	m	struct:__anon299
GAINR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  GAINR;                             \/*!< Right output gain adjustment                                          *\/$/;"	m	struct:__anon363
GAINR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  GAINR;                             \/*!< Right output gain adjustment                                          *\/$/;"	m	struct:__anon457
GE	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon122::__anon123
GE	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon126::__anon127
GE	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon141::__anon142
GE	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags *\/$/;"	m	struct:__anon145::__anon146
GET_SP	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	109;"	d
GET_SP	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	140;"	d
GET_SP	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	60;"	d
GET_SP	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	85;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	146;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	146;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	146;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	146;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	146;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	179;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	224;"	d
GPIOTE_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	230;"	d
GPIOTE_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	716;"	d
GPIOTE_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	716;"	d
GPIOTE_CONFIG_DEBUG_COLOR	.\sdk_config.h	716;"	d
GPIOTE_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	700;"	d
GPIOTE_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	700;"	d
GPIOTE_CONFIG_INFO_COLOR	.\sdk_config.h	700;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	666;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	27;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	27;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	43;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	666;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	43;"	d
GPIOTE_CONFIG_IRQ_PRIORITY	.\sdk_config.h	666;"	d
GPIOTE_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	672;"	d
GPIOTE_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	672;"	d
GPIOTE_CONFIG_LOG_ENABLED	.\sdk_config.h	672;"	d
GPIOTE_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	684;"	d
GPIOTE_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	684;"	d
GPIOTE_CONFIG_LOG_LEVEL	.\sdk_config.h	684;"	d
GPIOTE_CONFIG_MODE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2211;"	d
GPIOTE_CONFIG_MODE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2012;"	d
GPIOTE_CONFIG_MODE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1621;"	d
GPIOTE_CONFIG_MODE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2298;"	d
GPIOTE_CONFIG_MODE_Event	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2212;"	d
GPIOTE_CONFIG_MODE_Event	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2013;"	d
GPIOTE_CONFIG_MODE_Event	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1622;"	d
GPIOTE_CONFIG_MODE_Event	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2299;"	d
GPIOTE_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2210;"	d
GPIOTE_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2011;"	d
GPIOTE_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1620;"	d
GPIOTE_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2297;"	d
GPIOTE_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2209;"	d
GPIOTE_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2010;"	d
GPIOTE_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1619;"	d
GPIOTE_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2296;"	d
GPIOTE_CONFIG_MODE_Task	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2213;"	d
GPIOTE_CONFIG_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2014;"	d
GPIOTE_CONFIG_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1623;"	d
GPIOTE_CONFIG_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2300;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxab\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxab\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	653;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_s312_hex\RTE_Components.h	19;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\_s312_hex\RTE_Components.h	21;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	28;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	28;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	44;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\app\inc\sdk_config.h	653;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\app\nRF51822_xxAC\nrf_drv_config.h	44;"	d
GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS	.\sdk_config.h	653;"	d
GPIOTE_CONFIG_OUTINIT_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2194;"	d
GPIOTE_CONFIG_OUTINIT_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1995;"	d
GPIOTE_CONFIG_OUTINIT_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1600;"	d
GPIOTE_CONFIG_OUTINIT_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2281;"	d
GPIOTE_CONFIG_OUTINIT_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2193;"	d
GPIOTE_CONFIG_OUTINIT_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1994;"	d
GPIOTE_CONFIG_OUTINIT_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1599;"	d
GPIOTE_CONFIG_OUTINIT_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2280;"	d
GPIOTE_CONFIG_OUTINIT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2192;"	d
GPIOTE_CONFIG_OUTINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1993;"	d
GPIOTE_CONFIG_OUTINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1598;"	d
GPIOTE_CONFIG_OUTINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2279;"	d
GPIOTE_CONFIG_OUTINIT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2191;"	d
GPIOTE_CONFIG_OUTINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1992;"	d
GPIOTE_CONFIG_OUTINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1597;"	d
GPIOTE_CONFIG_OUTINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2278;"	d
GPIOTE_CONFIG_POLARITY_HiToLo	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2201;"	d
GPIOTE_CONFIG_POLARITY_HiToLo	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2002;"	d
GPIOTE_CONFIG_POLARITY_HiToLo	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1607;"	d
GPIOTE_CONFIG_POLARITY_HiToLo	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2288;"	d
GPIOTE_CONFIG_POLARITY_LoToHi	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2200;"	d
GPIOTE_CONFIG_POLARITY_LoToHi	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2001;"	d
GPIOTE_CONFIG_POLARITY_LoToHi	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1606;"	d
GPIOTE_CONFIG_POLARITY_LoToHi	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2287;"	d
GPIOTE_CONFIG_POLARITY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2198;"	d
GPIOTE_CONFIG_POLARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1999;"	d
GPIOTE_CONFIG_POLARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1604;"	d
GPIOTE_CONFIG_POLARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2285;"	d
GPIOTE_CONFIG_POLARITY_None	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2199;"	d
GPIOTE_CONFIG_POLARITY_None	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2000;"	d
GPIOTE_CONFIG_POLARITY_None	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1605;"	d
GPIOTE_CONFIG_POLARITY_None	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2286;"	d
GPIOTE_CONFIG_POLARITY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2197;"	d
GPIOTE_CONFIG_POLARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1998;"	d
GPIOTE_CONFIG_POLARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1603;"	d
GPIOTE_CONFIG_POLARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2284;"	d
GPIOTE_CONFIG_POLARITY_Toggle	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2202;"	d
GPIOTE_CONFIG_POLARITY_Toggle	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2003;"	d
GPIOTE_CONFIG_POLARITY_Toggle	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1608;"	d
GPIOTE_CONFIG_POLARITY_Toggle	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2289;"	d
GPIOTE_CONFIG_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1612;"	d
GPIOTE_CONFIG_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1611;"	d
GPIOTE_CONFIG_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2206;"	d
GPIOTE_CONFIG_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2007;"	d
GPIOTE_CONFIG_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1616;"	d
GPIOTE_CONFIG_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2293;"	d
GPIOTE_CONFIG_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2205;"	d
GPIOTE_CONFIG_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2006;"	d
GPIOTE_CONFIG_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1615;"	d
GPIOTE_CONFIG_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2292;"	d
GPIOTE_CONFIG_USE_SWI_EGU	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	26;"	d
GPIOTE_CONFIG_USE_SWI_EGU	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	26;"	d
GPIOTE_CONFIG_USE_SWI_EGU	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	42;"	d
GPIOTE_CONFIG_USE_SWI_EGU	.\app\nRF51822_xxAC\nrf_drv_config.h	42;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	144;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	144;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	144;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	144;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	144;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	177;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	222;"	d
GPIOTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	228;"	d
GPIOTE_ENABLED	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\_nrf51822_xxab\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	648;"	d
GPIOTE_ENABLED	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\_s312_hex\RTE_Components.h	20;"	d
GPIOTE_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	23;"	d
GPIOTE_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	23;"	d
GPIOTE_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	39;"	d
GPIOTE_ENABLED	.\app\inc\sdk_config.h	648;"	d
GPIOTE_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	39;"	d
GPIOTE_ENABLED	.\sdk_config.h	648;"	d
GPIOTE_EVENTS_IN_EVENTS_IN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1847;"	d
GPIOTE_EVENTS_IN_EVENTS_IN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1846;"	d
GPIOTE_EVENTS_PORT_EVENTS_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1854;"	d
GPIOTE_EVENTS_PORT_EVENTS_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1853;"	d
GPIOTE_FEATURE_CLR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	182;"	d
GPIOTE_FEATURE_CLR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	227;"	d
GPIOTE_FEATURE_CLR_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	233;"	d
GPIOTE_FEATURE_SET_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	181;"	d
GPIOTE_FEATURE_SET_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	226;"	d
GPIOTE_FEATURE_SET_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	232;"	d
GPIOTE_INTENCLR_IN0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2185;"	d
GPIOTE_INTENCLR_IN0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1986;"	d
GPIOTE_INTENCLR_IN0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1591;"	d
GPIOTE_INTENCLR_IN0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2272;"	d
GPIOTE_INTENCLR_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2183;"	d
GPIOTE_INTENCLR_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1984;"	d
GPIOTE_INTENCLR_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1589;"	d
GPIOTE_INTENCLR_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2270;"	d
GPIOTE_INTENCLR_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2184;"	d
GPIOTE_INTENCLR_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1985;"	d
GPIOTE_INTENCLR_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1590;"	d
GPIOTE_INTENCLR_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2271;"	d
GPIOTE_INTENCLR_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2182;"	d
GPIOTE_INTENCLR_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1983;"	d
GPIOTE_INTENCLR_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1588;"	d
GPIOTE_INTENCLR_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2269;"	d
GPIOTE_INTENCLR_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2181;"	d
GPIOTE_INTENCLR_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1982;"	d
GPIOTE_INTENCLR_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1587;"	d
GPIOTE_INTENCLR_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2268;"	d
GPIOTE_INTENCLR_IN1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2178;"	d
GPIOTE_INTENCLR_IN1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1979;"	d
GPIOTE_INTENCLR_IN1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1584;"	d
GPIOTE_INTENCLR_IN1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2265;"	d
GPIOTE_INTENCLR_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2176;"	d
GPIOTE_INTENCLR_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1977;"	d
GPIOTE_INTENCLR_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1582;"	d
GPIOTE_INTENCLR_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2263;"	d
GPIOTE_INTENCLR_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2177;"	d
GPIOTE_INTENCLR_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1978;"	d
GPIOTE_INTENCLR_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1583;"	d
GPIOTE_INTENCLR_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2264;"	d
GPIOTE_INTENCLR_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2175;"	d
GPIOTE_INTENCLR_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1976;"	d
GPIOTE_INTENCLR_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1581;"	d
GPIOTE_INTENCLR_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2262;"	d
GPIOTE_INTENCLR_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2174;"	d
GPIOTE_INTENCLR_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1975;"	d
GPIOTE_INTENCLR_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1580;"	d
GPIOTE_INTENCLR_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2261;"	d
GPIOTE_INTENCLR_IN2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2171;"	d
GPIOTE_INTENCLR_IN2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1972;"	d
GPIOTE_INTENCLR_IN2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1577;"	d
GPIOTE_INTENCLR_IN2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2258;"	d
GPIOTE_INTENCLR_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2169;"	d
GPIOTE_INTENCLR_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1970;"	d
GPIOTE_INTENCLR_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1575;"	d
GPIOTE_INTENCLR_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2256;"	d
GPIOTE_INTENCLR_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2170;"	d
GPIOTE_INTENCLR_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1971;"	d
GPIOTE_INTENCLR_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1576;"	d
GPIOTE_INTENCLR_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2257;"	d
GPIOTE_INTENCLR_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2168;"	d
GPIOTE_INTENCLR_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1969;"	d
GPIOTE_INTENCLR_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1574;"	d
GPIOTE_INTENCLR_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2255;"	d
GPIOTE_INTENCLR_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2167;"	d
GPIOTE_INTENCLR_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1968;"	d
GPIOTE_INTENCLR_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1573;"	d
GPIOTE_INTENCLR_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2254;"	d
GPIOTE_INTENCLR_IN3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2164;"	d
GPIOTE_INTENCLR_IN3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1965;"	d
GPIOTE_INTENCLR_IN3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1570;"	d
GPIOTE_INTENCLR_IN3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2251;"	d
GPIOTE_INTENCLR_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2162;"	d
GPIOTE_INTENCLR_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1963;"	d
GPIOTE_INTENCLR_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1568;"	d
GPIOTE_INTENCLR_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2249;"	d
GPIOTE_INTENCLR_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2163;"	d
GPIOTE_INTENCLR_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1964;"	d
GPIOTE_INTENCLR_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1569;"	d
GPIOTE_INTENCLR_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2250;"	d
GPIOTE_INTENCLR_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2161;"	d
GPIOTE_INTENCLR_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1962;"	d
GPIOTE_INTENCLR_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1567;"	d
GPIOTE_INTENCLR_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2248;"	d
GPIOTE_INTENCLR_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2160;"	d
GPIOTE_INTENCLR_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1961;"	d
GPIOTE_INTENCLR_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1566;"	d
GPIOTE_INTENCLR_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2247;"	d
GPIOTE_INTENCLR_IN4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1958;"	d
GPIOTE_INTENCLR_IN4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1563;"	d
GPIOTE_INTENCLR_IN4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2244;"	d
GPIOTE_INTENCLR_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1956;"	d
GPIOTE_INTENCLR_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1561;"	d
GPIOTE_INTENCLR_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2242;"	d
GPIOTE_INTENCLR_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1957;"	d
GPIOTE_INTENCLR_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1562;"	d
GPIOTE_INTENCLR_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2243;"	d
GPIOTE_INTENCLR_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1955;"	d
GPIOTE_INTENCLR_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1560;"	d
GPIOTE_INTENCLR_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2241;"	d
GPIOTE_INTENCLR_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1954;"	d
GPIOTE_INTENCLR_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1559;"	d
GPIOTE_INTENCLR_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2240;"	d
GPIOTE_INTENCLR_IN5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1951;"	d
GPIOTE_INTENCLR_IN5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1556;"	d
GPIOTE_INTENCLR_IN5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2237;"	d
GPIOTE_INTENCLR_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1949;"	d
GPIOTE_INTENCLR_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1554;"	d
GPIOTE_INTENCLR_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2235;"	d
GPIOTE_INTENCLR_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1950;"	d
GPIOTE_INTENCLR_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1555;"	d
GPIOTE_INTENCLR_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2236;"	d
GPIOTE_INTENCLR_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1948;"	d
GPIOTE_INTENCLR_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1553;"	d
GPIOTE_INTENCLR_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2234;"	d
GPIOTE_INTENCLR_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1947;"	d
GPIOTE_INTENCLR_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1552;"	d
GPIOTE_INTENCLR_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2233;"	d
GPIOTE_INTENCLR_IN6_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1944;"	d
GPIOTE_INTENCLR_IN6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1549;"	d
GPIOTE_INTENCLR_IN6_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2230;"	d
GPIOTE_INTENCLR_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1942;"	d
GPIOTE_INTENCLR_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1547;"	d
GPIOTE_INTENCLR_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2228;"	d
GPIOTE_INTENCLR_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1943;"	d
GPIOTE_INTENCLR_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1548;"	d
GPIOTE_INTENCLR_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2229;"	d
GPIOTE_INTENCLR_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1941;"	d
GPIOTE_INTENCLR_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1546;"	d
GPIOTE_INTENCLR_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2227;"	d
GPIOTE_INTENCLR_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1940;"	d
GPIOTE_INTENCLR_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1545;"	d
GPIOTE_INTENCLR_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2226;"	d
GPIOTE_INTENCLR_IN7_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1937;"	d
GPIOTE_INTENCLR_IN7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1542;"	d
GPIOTE_INTENCLR_IN7_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2223;"	d
GPIOTE_INTENCLR_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1935;"	d
GPIOTE_INTENCLR_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1540;"	d
GPIOTE_INTENCLR_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2221;"	d
GPIOTE_INTENCLR_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1936;"	d
GPIOTE_INTENCLR_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1541;"	d
GPIOTE_INTENCLR_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2222;"	d
GPIOTE_INTENCLR_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1934;"	d
GPIOTE_INTENCLR_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1539;"	d
GPIOTE_INTENCLR_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2220;"	d
GPIOTE_INTENCLR_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1933;"	d
GPIOTE_INTENCLR_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1538;"	d
GPIOTE_INTENCLR_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2219;"	d
GPIOTE_INTENCLR_PORT_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2157;"	d
GPIOTE_INTENCLR_PORT_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1930;"	d
GPIOTE_INTENCLR_PORT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1535;"	d
GPIOTE_INTENCLR_PORT_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2216;"	d
GPIOTE_INTENCLR_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2155;"	d
GPIOTE_INTENCLR_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1928;"	d
GPIOTE_INTENCLR_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1533;"	d
GPIOTE_INTENCLR_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2214;"	d
GPIOTE_INTENCLR_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2156;"	d
GPIOTE_INTENCLR_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1929;"	d
GPIOTE_INTENCLR_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1534;"	d
GPIOTE_INTENCLR_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2215;"	d
GPIOTE_INTENCLR_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2154;"	d
GPIOTE_INTENCLR_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1927;"	d
GPIOTE_INTENCLR_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1532;"	d
GPIOTE_INTENCLR_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2213;"	d
GPIOTE_INTENCLR_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2153;"	d
GPIOTE_INTENCLR_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1926;"	d
GPIOTE_INTENCLR_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1531;"	d
GPIOTE_INTENCLR_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2212;"	d
GPIOTE_INTENSET_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2145;"	d
GPIOTE_INTENSET_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1918;"	d
GPIOTE_INTENSET_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1523;"	d
GPIOTE_INTENSET_IN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2204;"	d
GPIOTE_INTENSET_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2146;"	d
GPIOTE_INTENSET_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1919;"	d
GPIOTE_INTENSET_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1524;"	d
GPIOTE_INTENSET_IN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2205;"	d
GPIOTE_INTENSET_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2144;"	d
GPIOTE_INTENSET_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1917;"	d
GPIOTE_INTENSET_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1522;"	d
GPIOTE_INTENSET_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2203;"	d
GPIOTE_INTENSET_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2143;"	d
GPIOTE_INTENSET_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1916;"	d
GPIOTE_INTENSET_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1521;"	d
GPIOTE_INTENSET_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2202;"	d
GPIOTE_INTENSET_IN0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2147;"	d
GPIOTE_INTENSET_IN0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1920;"	d
GPIOTE_INTENSET_IN0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1525;"	d
GPIOTE_INTENSET_IN0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2206;"	d
GPIOTE_INTENSET_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2138;"	d
GPIOTE_INTENSET_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1911;"	d
GPIOTE_INTENSET_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1516;"	d
GPIOTE_INTENSET_IN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2197;"	d
GPIOTE_INTENSET_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2139;"	d
GPIOTE_INTENSET_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1912;"	d
GPIOTE_INTENSET_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1517;"	d
GPIOTE_INTENSET_IN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2198;"	d
GPIOTE_INTENSET_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2137;"	d
GPIOTE_INTENSET_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1910;"	d
GPIOTE_INTENSET_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1515;"	d
GPIOTE_INTENSET_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2196;"	d
GPIOTE_INTENSET_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2136;"	d
GPIOTE_INTENSET_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1909;"	d
GPIOTE_INTENSET_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1514;"	d
GPIOTE_INTENSET_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2195;"	d
GPIOTE_INTENSET_IN1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2140;"	d
GPIOTE_INTENSET_IN1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1913;"	d
GPIOTE_INTENSET_IN1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1518;"	d
GPIOTE_INTENSET_IN1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2199;"	d
GPIOTE_INTENSET_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2131;"	d
GPIOTE_INTENSET_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1904;"	d
GPIOTE_INTENSET_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1509;"	d
GPIOTE_INTENSET_IN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2190;"	d
GPIOTE_INTENSET_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2132;"	d
GPIOTE_INTENSET_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1905;"	d
GPIOTE_INTENSET_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1510;"	d
GPIOTE_INTENSET_IN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2191;"	d
GPIOTE_INTENSET_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2130;"	d
GPIOTE_INTENSET_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1903;"	d
GPIOTE_INTENSET_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1508;"	d
GPIOTE_INTENSET_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2189;"	d
GPIOTE_INTENSET_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2129;"	d
GPIOTE_INTENSET_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1902;"	d
GPIOTE_INTENSET_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1507;"	d
GPIOTE_INTENSET_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2188;"	d
GPIOTE_INTENSET_IN2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2133;"	d
GPIOTE_INTENSET_IN2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1906;"	d
GPIOTE_INTENSET_IN2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1511;"	d
GPIOTE_INTENSET_IN2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2192;"	d
GPIOTE_INTENSET_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2124;"	d
GPIOTE_INTENSET_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1897;"	d
GPIOTE_INTENSET_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1502;"	d
GPIOTE_INTENSET_IN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2183;"	d
GPIOTE_INTENSET_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2125;"	d
GPIOTE_INTENSET_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1898;"	d
GPIOTE_INTENSET_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1503;"	d
GPIOTE_INTENSET_IN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2184;"	d
GPIOTE_INTENSET_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2123;"	d
GPIOTE_INTENSET_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1896;"	d
GPIOTE_INTENSET_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1501;"	d
GPIOTE_INTENSET_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2182;"	d
GPIOTE_INTENSET_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2122;"	d
GPIOTE_INTENSET_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1895;"	d
GPIOTE_INTENSET_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1500;"	d
GPIOTE_INTENSET_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2181;"	d
GPIOTE_INTENSET_IN3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2126;"	d
GPIOTE_INTENSET_IN3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1899;"	d
GPIOTE_INTENSET_IN3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1504;"	d
GPIOTE_INTENSET_IN3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2185;"	d
GPIOTE_INTENSET_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1890;"	d
GPIOTE_INTENSET_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1495;"	d
GPIOTE_INTENSET_IN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2176;"	d
GPIOTE_INTENSET_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1891;"	d
GPIOTE_INTENSET_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1496;"	d
GPIOTE_INTENSET_IN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2177;"	d
GPIOTE_INTENSET_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1889;"	d
GPIOTE_INTENSET_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1494;"	d
GPIOTE_INTENSET_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2175;"	d
GPIOTE_INTENSET_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1888;"	d
GPIOTE_INTENSET_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1493;"	d
GPIOTE_INTENSET_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2174;"	d
GPIOTE_INTENSET_IN4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1892;"	d
GPIOTE_INTENSET_IN4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1497;"	d
GPIOTE_INTENSET_IN4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2178;"	d
GPIOTE_INTENSET_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1883;"	d
GPIOTE_INTENSET_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1488;"	d
GPIOTE_INTENSET_IN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2169;"	d
GPIOTE_INTENSET_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1884;"	d
GPIOTE_INTENSET_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1489;"	d
GPIOTE_INTENSET_IN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2170;"	d
GPIOTE_INTENSET_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1882;"	d
GPIOTE_INTENSET_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1487;"	d
GPIOTE_INTENSET_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2168;"	d
GPIOTE_INTENSET_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1881;"	d
GPIOTE_INTENSET_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1486;"	d
GPIOTE_INTENSET_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2167;"	d
GPIOTE_INTENSET_IN5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1885;"	d
GPIOTE_INTENSET_IN5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1490;"	d
GPIOTE_INTENSET_IN5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2171;"	d
GPIOTE_INTENSET_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1876;"	d
GPIOTE_INTENSET_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1481;"	d
GPIOTE_INTENSET_IN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2162;"	d
GPIOTE_INTENSET_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1877;"	d
GPIOTE_INTENSET_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1482;"	d
GPIOTE_INTENSET_IN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2163;"	d
GPIOTE_INTENSET_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1875;"	d
GPIOTE_INTENSET_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1480;"	d
GPIOTE_INTENSET_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2161;"	d
GPIOTE_INTENSET_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1874;"	d
GPIOTE_INTENSET_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1479;"	d
GPIOTE_INTENSET_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2160;"	d
GPIOTE_INTENSET_IN6_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1878;"	d
GPIOTE_INTENSET_IN6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1483;"	d
GPIOTE_INTENSET_IN6_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2164;"	d
GPIOTE_INTENSET_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1869;"	d
GPIOTE_INTENSET_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1474;"	d
GPIOTE_INTENSET_IN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2155;"	d
GPIOTE_INTENSET_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1870;"	d
GPIOTE_INTENSET_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1475;"	d
GPIOTE_INTENSET_IN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2156;"	d
GPIOTE_INTENSET_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1868;"	d
GPIOTE_INTENSET_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1473;"	d
GPIOTE_INTENSET_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2154;"	d
GPIOTE_INTENSET_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1867;"	d
GPIOTE_INTENSET_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1472;"	d
GPIOTE_INTENSET_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2153;"	d
GPIOTE_INTENSET_IN7_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1871;"	d
GPIOTE_INTENSET_IN7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1476;"	d
GPIOTE_INTENSET_IN7_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2157;"	d
GPIOTE_INTENSET_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2117;"	d
GPIOTE_INTENSET_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1862;"	d
GPIOTE_INTENSET_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1467;"	d
GPIOTE_INTENSET_PORT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2148;"	d
GPIOTE_INTENSET_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2118;"	d
GPIOTE_INTENSET_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1863;"	d
GPIOTE_INTENSET_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1468;"	d
GPIOTE_INTENSET_PORT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2149;"	d
GPIOTE_INTENSET_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2116;"	d
GPIOTE_INTENSET_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1861;"	d
GPIOTE_INTENSET_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1466;"	d
GPIOTE_INTENSET_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2147;"	d
GPIOTE_INTENSET_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2115;"	d
GPIOTE_INTENSET_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1860;"	d
GPIOTE_INTENSET_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1465;"	d
GPIOTE_INTENSET_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2146;"	d
GPIOTE_INTENSET_PORT_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2119;"	d
GPIOTE_INTENSET_PORT_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1864;"	d
GPIOTE_INTENSET_PORT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1469;"	d
GPIOTE_INTENSET_PORT_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2150;"	d
GPIOTE_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^GPIOTE_IRQHandler$/;"	l
GPIOTE_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^GPIOTE_IRQHandler$/;"	l
GPIOTE_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^GPIOTE_IRQHandler$/;"	l
GPIOTE_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^GPIOTE_IRQHandler:$/;"	l
GPIOTE_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  GPIOTE_IRQn                   =   6,              \/*!<   6  GPIOTE                                                           *\/$/;"	e	enum:__anon191
GPIOTE_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  GPIOTE_IRQn                   =   6,              \/*!<   6  GPIOTE                                                           *\/$/;"	e	enum:__anon223
GPIOTE_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  GPIOTE_IRQn                   =   6,              \/*!<   6  GPIOTE                                                           *\/$/;"	e	enum:__anon307
GPIOTE_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  GPIOTE_IRQn                   =   6,              \/*!<   6  GPIOTE                                                           *\/$/;"	e	enum:__anon368
GPIOTE_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2221;"	d
GPIOTE_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2222;"	d
GPIOTE_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2220;"	d
GPIOTE_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2219;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	143;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	143;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	143;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	143;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	143;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	176;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	221;"	d
GPIOTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	227;"	d
GPIOTE_TASKS_CLR_TASKS_CLR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1840;"	d
GPIOTE_TASKS_CLR_TASKS_CLR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1839;"	d
GPIOTE_TASKS_OUT_TASKS_OUT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1826;"	d
GPIOTE_TASKS_OUT_TASKS_OUT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1825;"	d
GPIOTE_TASKS_SET_TASKS_SET_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1833;"	d
GPIOTE_TASKS_SET_TASKS_SET_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	1832;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	49;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	49;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	49;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	49;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	49;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	54;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	62;"	d
GPIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	64;"	d
GPIO_DETECTMODE_DETECTMODE_Default	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3776;"	d
GPIO_DETECTMODE_DETECTMODE_Default	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5885;"	d
GPIO_DETECTMODE_DETECTMODE_Default	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6522;"	d
GPIO_DETECTMODE_DETECTMODE_LDETECT	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3777;"	d
GPIO_DETECTMODE_DETECTMODE_LDETECT	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5886;"	d
GPIO_DETECTMODE_DETECTMODE_LDETECT	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6523;"	d
GPIO_DETECTMODE_DETECTMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3775;"	d
GPIO_DETECTMODE_DETECTMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5884;"	d
GPIO_DETECTMODE_DETECTMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6521;"	d
GPIO_DETECTMODE_DETECTMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3774;"	d
GPIO_DETECTMODE_DETECTMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5883;"	d
GPIO_DETECTMODE_DETECTMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6520;"	d
GPIO_DIRCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2064;"	d
GPIO_DIRCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3573;"	d
GPIO_DIRCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5682;"	d
GPIO_DIRCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6319;"	d
GPIO_DIRCLR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2062;"	d
GPIO_DIRCLR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3571;"	d
GPIO_DIRCLR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5680;"	d
GPIO_DIRCLR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6317;"	d
GPIO_DIRCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2061;"	d
GPIO_DIRCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3570;"	d
GPIO_DIRCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5679;"	d
GPIO_DIRCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6316;"	d
GPIO_DIRCLR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2063;"	d
GPIO_DIRCLR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3572;"	d
GPIO_DIRCLR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5681;"	d
GPIO_DIRCLR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6318;"	d
GPIO_DIRCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2060;"	d
GPIO_DIRCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3569;"	d
GPIO_DIRCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5678;"	d
GPIO_DIRCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6315;"	d
GPIO_DIRCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1994;"	d
GPIO_DIRCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3503;"	d
GPIO_DIRCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5612;"	d
GPIO_DIRCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6249;"	d
GPIO_DIRCLR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1992;"	d
GPIO_DIRCLR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3501;"	d
GPIO_DIRCLR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5610;"	d
GPIO_DIRCLR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6247;"	d
GPIO_DIRCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1991;"	d
GPIO_DIRCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3500;"	d
GPIO_DIRCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5609;"	d
GPIO_DIRCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6246;"	d
GPIO_DIRCLR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1993;"	d
GPIO_DIRCLR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3502;"	d
GPIO_DIRCLR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5611;"	d
GPIO_DIRCLR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6248;"	d
GPIO_DIRCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1990;"	d
GPIO_DIRCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3499;"	d
GPIO_DIRCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5608;"	d
GPIO_DIRCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6245;"	d
GPIO_DIRCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1987;"	d
GPIO_DIRCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3496;"	d
GPIO_DIRCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5605;"	d
GPIO_DIRCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6242;"	d
GPIO_DIRCLR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1985;"	d
GPIO_DIRCLR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3494;"	d
GPIO_DIRCLR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5603;"	d
GPIO_DIRCLR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6240;"	d
GPIO_DIRCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1984;"	d
GPIO_DIRCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3493;"	d
GPIO_DIRCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5602;"	d
GPIO_DIRCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6239;"	d
GPIO_DIRCLR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1986;"	d
GPIO_DIRCLR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3495;"	d
GPIO_DIRCLR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5604;"	d
GPIO_DIRCLR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6241;"	d
GPIO_DIRCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1983;"	d
GPIO_DIRCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3492;"	d
GPIO_DIRCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5601;"	d
GPIO_DIRCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6238;"	d
GPIO_DIRCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1980;"	d
GPIO_DIRCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3489;"	d
GPIO_DIRCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5598;"	d
GPIO_DIRCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6235;"	d
GPIO_DIRCLR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1978;"	d
GPIO_DIRCLR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3487;"	d
GPIO_DIRCLR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5596;"	d
GPIO_DIRCLR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6233;"	d
GPIO_DIRCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1977;"	d
GPIO_DIRCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3486;"	d
GPIO_DIRCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5595;"	d
GPIO_DIRCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6232;"	d
GPIO_DIRCLR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1979;"	d
GPIO_DIRCLR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3488;"	d
GPIO_DIRCLR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5597;"	d
GPIO_DIRCLR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6234;"	d
GPIO_DIRCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1976;"	d
GPIO_DIRCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3485;"	d
GPIO_DIRCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5594;"	d
GPIO_DIRCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6231;"	d
GPIO_DIRCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1973;"	d
GPIO_DIRCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3482;"	d
GPIO_DIRCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5591;"	d
GPIO_DIRCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6228;"	d
GPIO_DIRCLR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1971;"	d
GPIO_DIRCLR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3480;"	d
GPIO_DIRCLR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5589;"	d
GPIO_DIRCLR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6226;"	d
GPIO_DIRCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1970;"	d
GPIO_DIRCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3479;"	d
GPIO_DIRCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5588;"	d
GPIO_DIRCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6225;"	d
GPIO_DIRCLR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1972;"	d
GPIO_DIRCLR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3481;"	d
GPIO_DIRCLR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5590;"	d
GPIO_DIRCLR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6227;"	d
GPIO_DIRCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1969;"	d
GPIO_DIRCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3478;"	d
GPIO_DIRCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5587;"	d
GPIO_DIRCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6224;"	d
GPIO_DIRCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1966;"	d
GPIO_DIRCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3475;"	d
GPIO_DIRCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5584;"	d
GPIO_DIRCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6221;"	d
GPIO_DIRCLR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1964;"	d
GPIO_DIRCLR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3473;"	d
GPIO_DIRCLR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5582;"	d
GPIO_DIRCLR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6219;"	d
GPIO_DIRCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1963;"	d
GPIO_DIRCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3472;"	d
GPIO_DIRCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5581;"	d
GPIO_DIRCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6218;"	d
GPIO_DIRCLR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1965;"	d
GPIO_DIRCLR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3474;"	d
GPIO_DIRCLR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5583;"	d
GPIO_DIRCLR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6220;"	d
GPIO_DIRCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1962;"	d
GPIO_DIRCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3471;"	d
GPIO_DIRCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5580;"	d
GPIO_DIRCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6217;"	d
GPIO_DIRCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1959;"	d
GPIO_DIRCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3468;"	d
GPIO_DIRCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5577;"	d
GPIO_DIRCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6214;"	d
GPIO_DIRCLR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1957;"	d
GPIO_DIRCLR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3466;"	d
GPIO_DIRCLR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5575;"	d
GPIO_DIRCLR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6212;"	d
GPIO_DIRCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1956;"	d
GPIO_DIRCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3465;"	d
GPIO_DIRCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5574;"	d
GPIO_DIRCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6211;"	d
GPIO_DIRCLR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1958;"	d
GPIO_DIRCLR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3467;"	d
GPIO_DIRCLR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5576;"	d
GPIO_DIRCLR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6213;"	d
GPIO_DIRCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1955;"	d
GPIO_DIRCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3464;"	d
GPIO_DIRCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5573;"	d
GPIO_DIRCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6210;"	d
GPIO_DIRCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1952;"	d
GPIO_DIRCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3461;"	d
GPIO_DIRCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5570;"	d
GPIO_DIRCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6207;"	d
GPIO_DIRCLR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1950;"	d
GPIO_DIRCLR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3459;"	d
GPIO_DIRCLR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5568;"	d
GPIO_DIRCLR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6205;"	d
GPIO_DIRCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1949;"	d
GPIO_DIRCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3458;"	d
GPIO_DIRCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5567;"	d
GPIO_DIRCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6204;"	d
GPIO_DIRCLR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1951;"	d
GPIO_DIRCLR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3460;"	d
GPIO_DIRCLR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5569;"	d
GPIO_DIRCLR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6206;"	d
GPIO_DIRCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1948;"	d
GPIO_DIRCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3457;"	d
GPIO_DIRCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5566;"	d
GPIO_DIRCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6203;"	d
GPIO_DIRCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1945;"	d
GPIO_DIRCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3454;"	d
GPIO_DIRCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5563;"	d
GPIO_DIRCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6200;"	d
GPIO_DIRCLR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1943;"	d
GPIO_DIRCLR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3452;"	d
GPIO_DIRCLR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5561;"	d
GPIO_DIRCLR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6198;"	d
GPIO_DIRCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1942;"	d
GPIO_DIRCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3451;"	d
GPIO_DIRCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5560;"	d
GPIO_DIRCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6197;"	d
GPIO_DIRCLR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1944;"	d
GPIO_DIRCLR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3453;"	d
GPIO_DIRCLR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5562;"	d
GPIO_DIRCLR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6199;"	d
GPIO_DIRCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1941;"	d
GPIO_DIRCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3450;"	d
GPIO_DIRCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5559;"	d
GPIO_DIRCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6196;"	d
GPIO_DIRCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1938;"	d
GPIO_DIRCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3447;"	d
GPIO_DIRCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5556;"	d
GPIO_DIRCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6193;"	d
GPIO_DIRCLR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1936;"	d
GPIO_DIRCLR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3445;"	d
GPIO_DIRCLR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5554;"	d
GPIO_DIRCLR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6191;"	d
GPIO_DIRCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1935;"	d
GPIO_DIRCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3444;"	d
GPIO_DIRCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5553;"	d
GPIO_DIRCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6190;"	d
GPIO_DIRCLR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1937;"	d
GPIO_DIRCLR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3446;"	d
GPIO_DIRCLR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5555;"	d
GPIO_DIRCLR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6192;"	d
GPIO_DIRCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1934;"	d
GPIO_DIRCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3443;"	d
GPIO_DIRCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5552;"	d
GPIO_DIRCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6189;"	d
GPIO_DIRCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1931;"	d
GPIO_DIRCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3440;"	d
GPIO_DIRCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5549;"	d
GPIO_DIRCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6186;"	d
GPIO_DIRCLR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1929;"	d
GPIO_DIRCLR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3438;"	d
GPIO_DIRCLR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5547;"	d
GPIO_DIRCLR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6184;"	d
GPIO_DIRCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1928;"	d
GPIO_DIRCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3437;"	d
GPIO_DIRCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5546;"	d
GPIO_DIRCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6183;"	d
GPIO_DIRCLR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1930;"	d
GPIO_DIRCLR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3439;"	d
GPIO_DIRCLR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5548;"	d
GPIO_DIRCLR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6185;"	d
GPIO_DIRCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1927;"	d
GPIO_DIRCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3436;"	d
GPIO_DIRCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5545;"	d
GPIO_DIRCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6182;"	d
GPIO_DIRCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2057;"	d
GPIO_DIRCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3566;"	d
GPIO_DIRCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5675;"	d
GPIO_DIRCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6312;"	d
GPIO_DIRCLR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2055;"	d
GPIO_DIRCLR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3564;"	d
GPIO_DIRCLR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5673;"	d
GPIO_DIRCLR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6310;"	d
GPIO_DIRCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2054;"	d
GPIO_DIRCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3563;"	d
GPIO_DIRCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5672;"	d
GPIO_DIRCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6309;"	d
GPIO_DIRCLR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2056;"	d
GPIO_DIRCLR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3565;"	d
GPIO_DIRCLR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5674;"	d
GPIO_DIRCLR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6311;"	d
GPIO_DIRCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2053;"	d
GPIO_DIRCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3562;"	d
GPIO_DIRCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5671;"	d
GPIO_DIRCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6308;"	d
GPIO_DIRCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1924;"	d
GPIO_DIRCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3433;"	d
GPIO_DIRCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5542;"	d
GPIO_DIRCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6179;"	d
GPIO_DIRCLR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1922;"	d
GPIO_DIRCLR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3431;"	d
GPIO_DIRCLR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5540;"	d
GPIO_DIRCLR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6177;"	d
GPIO_DIRCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1921;"	d
GPIO_DIRCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3430;"	d
GPIO_DIRCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5539;"	d
GPIO_DIRCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6176;"	d
GPIO_DIRCLR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1923;"	d
GPIO_DIRCLR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3432;"	d
GPIO_DIRCLR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5541;"	d
GPIO_DIRCLR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6178;"	d
GPIO_DIRCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1920;"	d
GPIO_DIRCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3429;"	d
GPIO_DIRCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5538;"	d
GPIO_DIRCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6175;"	d
GPIO_DIRCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1917;"	d
GPIO_DIRCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3426;"	d
GPIO_DIRCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5535;"	d
GPIO_DIRCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6172;"	d
GPIO_DIRCLR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1915;"	d
GPIO_DIRCLR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3424;"	d
GPIO_DIRCLR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5533;"	d
GPIO_DIRCLR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6170;"	d
GPIO_DIRCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1914;"	d
GPIO_DIRCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3423;"	d
GPIO_DIRCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5532;"	d
GPIO_DIRCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6169;"	d
GPIO_DIRCLR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1916;"	d
GPIO_DIRCLR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3425;"	d
GPIO_DIRCLR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5534;"	d
GPIO_DIRCLR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6171;"	d
GPIO_DIRCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1913;"	d
GPIO_DIRCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3422;"	d
GPIO_DIRCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5531;"	d
GPIO_DIRCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6168;"	d
GPIO_DIRCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1910;"	d
GPIO_DIRCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3419;"	d
GPIO_DIRCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5528;"	d
GPIO_DIRCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6165;"	d
GPIO_DIRCLR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1908;"	d
GPIO_DIRCLR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3417;"	d
GPIO_DIRCLR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5526;"	d
GPIO_DIRCLR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6163;"	d
GPIO_DIRCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1907;"	d
GPIO_DIRCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3416;"	d
GPIO_DIRCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5525;"	d
GPIO_DIRCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6162;"	d
GPIO_DIRCLR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1909;"	d
GPIO_DIRCLR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3418;"	d
GPIO_DIRCLR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5527;"	d
GPIO_DIRCLR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6164;"	d
GPIO_DIRCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1906;"	d
GPIO_DIRCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3415;"	d
GPIO_DIRCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5524;"	d
GPIO_DIRCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6161;"	d
GPIO_DIRCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1903;"	d
GPIO_DIRCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3412;"	d
GPIO_DIRCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5521;"	d
GPIO_DIRCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6158;"	d
GPIO_DIRCLR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1901;"	d
GPIO_DIRCLR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3410;"	d
GPIO_DIRCLR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5519;"	d
GPIO_DIRCLR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6156;"	d
GPIO_DIRCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1900;"	d
GPIO_DIRCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3409;"	d
GPIO_DIRCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5518;"	d
GPIO_DIRCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6155;"	d
GPIO_DIRCLR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1902;"	d
GPIO_DIRCLR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3411;"	d
GPIO_DIRCLR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5520;"	d
GPIO_DIRCLR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6157;"	d
GPIO_DIRCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1899;"	d
GPIO_DIRCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3408;"	d
GPIO_DIRCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5517;"	d
GPIO_DIRCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6154;"	d
GPIO_DIRCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1896;"	d
GPIO_DIRCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3405;"	d
GPIO_DIRCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5514;"	d
GPIO_DIRCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6151;"	d
GPIO_DIRCLR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1894;"	d
GPIO_DIRCLR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3403;"	d
GPIO_DIRCLR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5512;"	d
GPIO_DIRCLR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6149;"	d
GPIO_DIRCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1893;"	d
GPIO_DIRCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3402;"	d
GPIO_DIRCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5511;"	d
GPIO_DIRCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6148;"	d
GPIO_DIRCLR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1895;"	d
GPIO_DIRCLR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3404;"	d
GPIO_DIRCLR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5513;"	d
GPIO_DIRCLR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6150;"	d
GPIO_DIRCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1892;"	d
GPIO_DIRCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3401;"	d
GPIO_DIRCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5510;"	d
GPIO_DIRCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6147;"	d
GPIO_DIRCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1889;"	d
GPIO_DIRCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3398;"	d
GPIO_DIRCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5507;"	d
GPIO_DIRCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6144;"	d
GPIO_DIRCLR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1887;"	d
GPIO_DIRCLR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3396;"	d
GPIO_DIRCLR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5505;"	d
GPIO_DIRCLR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6142;"	d
GPIO_DIRCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1886;"	d
GPIO_DIRCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3395;"	d
GPIO_DIRCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5504;"	d
GPIO_DIRCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6141;"	d
GPIO_DIRCLR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1888;"	d
GPIO_DIRCLR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3397;"	d
GPIO_DIRCLR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5506;"	d
GPIO_DIRCLR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6143;"	d
GPIO_DIRCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1885;"	d
GPIO_DIRCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3394;"	d
GPIO_DIRCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5503;"	d
GPIO_DIRCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6140;"	d
GPIO_DIRCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1882;"	d
GPIO_DIRCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3391;"	d
GPIO_DIRCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5500;"	d
GPIO_DIRCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6137;"	d
GPIO_DIRCLR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1880;"	d
GPIO_DIRCLR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3389;"	d
GPIO_DIRCLR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5498;"	d
GPIO_DIRCLR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6135;"	d
GPIO_DIRCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1879;"	d
GPIO_DIRCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3388;"	d
GPIO_DIRCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5497;"	d
GPIO_DIRCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6134;"	d
GPIO_DIRCLR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1881;"	d
GPIO_DIRCLR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3390;"	d
GPIO_DIRCLR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5499;"	d
GPIO_DIRCLR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6136;"	d
GPIO_DIRCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1878;"	d
GPIO_DIRCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3387;"	d
GPIO_DIRCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5496;"	d
GPIO_DIRCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6133;"	d
GPIO_DIRCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1875;"	d
GPIO_DIRCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3384;"	d
GPIO_DIRCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5493;"	d
GPIO_DIRCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6130;"	d
GPIO_DIRCLR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1873;"	d
GPIO_DIRCLR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3382;"	d
GPIO_DIRCLR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5491;"	d
GPIO_DIRCLR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6128;"	d
GPIO_DIRCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1872;"	d
GPIO_DIRCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3381;"	d
GPIO_DIRCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5490;"	d
GPIO_DIRCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6127;"	d
GPIO_DIRCLR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1874;"	d
GPIO_DIRCLR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3383;"	d
GPIO_DIRCLR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5492;"	d
GPIO_DIRCLR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6129;"	d
GPIO_DIRCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1871;"	d
GPIO_DIRCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3380;"	d
GPIO_DIRCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5489;"	d
GPIO_DIRCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6126;"	d
GPIO_DIRCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1868;"	d
GPIO_DIRCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3377;"	d
GPIO_DIRCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5486;"	d
GPIO_DIRCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6123;"	d
GPIO_DIRCLR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1866;"	d
GPIO_DIRCLR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3375;"	d
GPIO_DIRCLR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5484;"	d
GPIO_DIRCLR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6121;"	d
GPIO_DIRCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1865;"	d
GPIO_DIRCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3374;"	d
GPIO_DIRCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5483;"	d
GPIO_DIRCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6120;"	d
GPIO_DIRCLR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1867;"	d
GPIO_DIRCLR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3376;"	d
GPIO_DIRCLR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5485;"	d
GPIO_DIRCLR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6122;"	d
GPIO_DIRCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1864;"	d
GPIO_DIRCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3373;"	d
GPIO_DIRCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5482;"	d
GPIO_DIRCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6119;"	d
GPIO_DIRCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1861;"	d
GPIO_DIRCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3370;"	d
GPIO_DIRCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5479;"	d
GPIO_DIRCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6116;"	d
GPIO_DIRCLR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1859;"	d
GPIO_DIRCLR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3368;"	d
GPIO_DIRCLR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5477;"	d
GPIO_DIRCLR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6114;"	d
GPIO_DIRCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1858;"	d
GPIO_DIRCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3367;"	d
GPIO_DIRCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5476;"	d
GPIO_DIRCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6113;"	d
GPIO_DIRCLR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1860;"	d
GPIO_DIRCLR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3369;"	d
GPIO_DIRCLR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5478;"	d
GPIO_DIRCLR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6115;"	d
GPIO_DIRCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1857;"	d
GPIO_DIRCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3366;"	d
GPIO_DIRCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5475;"	d
GPIO_DIRCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6112;"	d
GPIO_DIRCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2050;"	d
GPIO_DIRCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3559;"	d
GPIO_DIRCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5668;"	d
GPIO_DIRCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6305;"	d
GPIO_DIRCLR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2048;"	d
GPIO_DIRCLR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3557;"	d
GPIO_DIRCLR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5666;"	d
GPIO_DIRCLR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6303;"	d
GPIO_DIRCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2047;"	d
GPIO_DIRCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3556;"	d
GPIO_DIRCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5665;"	d
GPIO_DIRCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6302;"	d
GPIO_DIRCLR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2049;"	d
GPIO_DIRCLR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3558;"	d
GPIO_DIRCLR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5667;"	d
GPIO_DIRCLR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6304;"	d
GPIO_DIRCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2046;"	d
GPIO_DIRCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3555;"	d
GPIO_DIRCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5664;"	d
GPIO_DIRCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6301;"	d
GPIO_DIRCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1854;"	d
GPIO_DIRCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3363;"	d
GPIO_DIRCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5472;"	d
GPIO_DIRCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6109;"	d
GPIO_DIRCLR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1852;"	d
GPIO_DIRCLR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3361;"	d
GPIO_DIRCLR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5470;"	d
GPIO_DIRCLR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6107;"	d
GPIO_DIRCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1851;"	d
GPIO_DIRCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3360;"	d
GPIO_DIRCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5469;"	d
GPIO_DIRCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6106;"	d
GPIO_DIRCLR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1853;"	d
GPIO_DIRCLR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3362;"	d
GPIO_DIRCLR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5471;"	d
GPIO_DIRCLR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6108;"	d
GPIO_DIRCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1850;"	d
GPIO_DIRCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3359;"	d
GPIO_DIRCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5468;"	d
GPIO_DIRCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6105;"	d
GPIO_DIRCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1847;"	d
GPIO_DIRCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3356;"	d
GPIO_DIRCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5465;"	d
GPIO_DIRCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6102;"	d
GPIO_DIRCLR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1845;"	d
GPIO_DIRCLR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3354;"	d
GPIO_DIRCLR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5463;"	d
GPIO_DIRCLR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6100;"	d
GPIO_DIRCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1844;"	d
GPIO_DIRCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3353;"	d
GPIO_DIRCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5462;"	d
GPIO_DIRCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6099;"	d
GPIO_DIRCLR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1846;"	d
GPIO_DIRCLR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3355;"	d
GPIO_DIRCLR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5464;"	d
GPIO_DIRCLR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6101;"	d
GPIO_DIRCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1843;"	d
GPIO_DIRCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3352;"	d
GPIO_DIRCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5461;"	d
GPIO_DIRCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6098;"	d
GPIO_DIRCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2043;"	d
GPIO_DIRCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3552;"	d
GPIO_DIRCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5661;"	d
GPIO_DIRCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6298;"	d
GPIO_DIRCLR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2041;"	d
GPIO_DIRCLR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3550;"	d
GPIO_DIRCLR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5659;"	d
GPIO_DIRCLR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6296;"	d
GPIO_DIRCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2040;"	d
GPIO_DIRCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3549;"	d
GPIO_DIRCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5658;"	d
GPIO_DIRCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6295;"	d
GPIO_DIRCLR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2042;"	d
GPIO_DIRCLR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3551;"	d
GPIO_DIRCLR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5660;"	d
GPIO_DIRCLR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6297;"	d
GPIO_DIRCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2039;"	d
GPIO_DIRCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3548;"	d
GPIO_DIRCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5657;"	d
GPIO_DIRCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6294;"	d
GPIO_DIRCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2036;"	d
GPIO_DIRCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3545;"	d
GPIO_DIRCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5654;"	d
GPIO_DIRCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6291;"	d
GPIO_DIRCLR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2034;"	d
GPIO_DIRCLR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3543;"	d
GPIO_DIRCLR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5652;"	d
GPIO_DIRCLR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6289;"	d
GPIO_DIRCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2033;"	d
GPIO_DIRCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3542;"	d
GPIO_DIRCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5651;"	d
GPIO_DIRCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6288;"	d
GPIO_DIRCLR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2035;"	d
GPIO_DIRCLR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3544;"	d
GPIO_DIRCLR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5653;"	d
GPIO_DIRCLR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6290;"	d
GPIO_DIRCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2032;"	d
GPIO_DIRCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3541;"	d
GPIO_DIRCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5650;"	d
GPIO_DIRCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6287;"	d
GPIO_DIRCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2029;"	d
GPIO_DIRCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3538;"	d
GPIO_DIRCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5647;"	d
GPIO_DIRCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6284;"	d
GPIO_DIRCLR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2027;"	d
GPIO_DIRCLR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3536;"	d
GPIO_DIRCLR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5645;"	d
GPIO_DIRCLR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6282;"	d
GPIO_DIRCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2026;"	d
GPIO_DIRCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3535;"	d
GPIO_DIRCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5644;"	d
GPIO_DIRCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6281;"	d
GPIO_DIRCLR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2028;"	d
GPIO_DIRCLR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3537;"	d
GPIO_DIRCLR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5646;"	d
GPIO_DIRCLR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6283;"	d
GPIO_DIRCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2025;"	d
GPIO_DIRCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3534;"	d
GPIO_DIRCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5643;"	d
GPIO_DIRCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6280;"	d
GPIO_DIRCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2022;"	d
GPIO_DIRCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3531;"	d
GPIO_DIRCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5640;"	d
GPIO_DIRCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6277;"	d
GPIO_DIRCLR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2020;"	d
GPIO_DIRCLR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3529;"	d
GPIO_DIRCLR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5638;"	d
GPIO_DIRCLR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6275;"	d
GPIO_DIRCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2019;"	d
GPIO_DIRCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3528;"	d
GPIO_DIRCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5637;"	d
GPIO_DIRCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6274;"	d
GPIO_DIRCLR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2021;"	d
GPIO_DIRCLR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3530;"	d
GPIO_DIRCLR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5639;"	d
GPIO_DIRCLR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6276;"	d
GPIO_DIRCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2018;"	d
GPIO_DIRCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3527;"	d
GPIO_DIRCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5636;"	d
GPIO_DIRCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6273;"	d
GPIO_DIRCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2015;"	d
GPIO_DIRCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3524;"	d
GPIO_DIRCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5633;"	d
GPIO_DIRCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6270;"	d
GPIO_DIRCLR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2013;"	d
GPIO_DIRCLR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3522;"	d
GPIO_DIRCLR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5631;"	d
GPIO_DIRCLR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6268;"	d
GPIO_DIRCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2012;"	d
GPIO_DIRCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3521;"	d
GPIO_DIRCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5630;"	d
GPIO_DIRCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6267;"	d
GPIO_DIRCLR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2014;"	d
GPIO_DIRCLR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3523;"	d
GPIO_DIRCLR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5632;"	d
GPIO_DIRCLR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6269;"	d
GPIO_DIRCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2011;"	d
GPIO_DIRCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3520;"	d
GPIO_DIRCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5629;"	d
GPIO_DIRCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6266;"	d
GPIO_DIRCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2008;"	d
GPIO_DIRCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3517;"	d
GPIO_DIRCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5626;"	d
GPIO_DIRCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6263;"	d
GPIO_DIRCLR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2006;"	d
GPIO_DIRCLR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3515;"	d
GPIO_DIRCLR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5624;"	d
GPIO_DIRCLR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6261;"	d
GPIO_DIRCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2005;"	d
GPIO_DIRCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3514;"	d
GPIO_DIRCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5623;"	d
GPIO_DIRCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6260;"	d
GPIO_DIRCLR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2007;"	d
GPIO_DIRCLR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3516;"	d
GPIO_DIRCLR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5625;"	d
GPIO_DIRCLR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6262;"	d
GPIO_DIRCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2004;"	d
GPIO_DIRCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3513;"	d
GPIO_DIRCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5622;"	d
GPIO_DIRCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6259;"	d
GPIO_DIRCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2001;"	d
GPIO_DIRCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3510;"	d
GPIO_DIRCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5619;"	d
GPIO_DIRCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6256;"	d
GPIO_DIRCLR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1999;"	d
GPIO_DIRCLR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3508;"	d
GPIO_DIRCLR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5617;"	d
GPIO_DIRCLR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6254;"	d
GPIO_DIRCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1998;"	d
GPIO_DIRCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3507;"	d
GPIO_DIRCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5616;"	d
GPIO_DIRCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6253;"	d
GPIO_DIRCLR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2000;"	d
GPIO_DIRCLR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3509;"	d
GPIO_DIRCLR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5618;"	d
GPIO_DIRCLR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6255;"	d
GPIO_DIRCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1997;"	d
GPIO_DIRCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3506;"	d
GPIO_DIRCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5615;"	d
GPIO_DIRCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6252;"	d
GPIO_DIRSET_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1835;"	d
GPIO_DIRSET_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3344;"	d
GPIO_DIRSET_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5453;"	d
GPIO_DIRSET_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6090;"	d
GPIO_DIRSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1834;"	d
GPIO_DIRSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3343;"	d
GPIO_DIRSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5452;"	d
GPIO_DIRSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6089;"	d
GPIO_DIRSET_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1836;"	d
GPIO_DIRSET_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3345;"	d
GPIO_DIRSET_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5454;"	d
GPIO_DIRSET_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6091;"	d
GPIO_DIRSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1833;"	d
GPIO_DIRSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3342;"	d
GPIO_DIRSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5451;"	d
GPIO_DIRSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6088;"	d
GPIO_DIRSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1837;"	d
GPIO_DIRSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3346;"	d
GPIO_DIRSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5455;"	d
GPIO_DIRSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6092;"	d
GPIO_DIRSET_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1765;"	d
GPIO_DIRSET_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3274;"	d
GPIO_DIRSET_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5383;"	d
GPIO_DIRSET_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6020;"	d
GPIO_DIRSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1764;"	d
GPIO_DIRSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3273;"	d
GPIO_DIRSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5382;"	d
GPIO_DIRSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6019;"	d
GPIO_DIRSET_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1766;"	d
GPIO_DIRSET_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3275;"	d
GPIO_DIRSET_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5384;"	d
GPIO_DIRSET_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6021;"	d
GPIO_DIRSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1763;"	d
GPIO_DIRSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3272;"	d
GPIO_DIRSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5381;"	d
GPIO_DIRSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6018;"	d
GPIO_DIRSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1767;"	d
GPIO_DIRSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3276;"	d
GPIO_DIRSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5385;"	d
GPIO_DIRSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6022;"	d
GPIO_DIRSET_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1758;"	d
GPIO_DIRSET_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3267;"	d
GPIO_DIRSET_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5376;"	d
GPIO_DIRSET_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6013;"	d
GPIO_DIRSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1757;"	d
GPIO_DIRSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3266;"	d
GPIO_DIRSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5375;"	d
GPIO_DIRSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6012;"	d
GPIO_DIRSET_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1759;"	d
GPIO_DIRSET_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3268;"	d
GPIO_DIRSET_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5377;"	d
GPIO_DIRSET_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6014;"	d
GPIO_DIRSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1756;"	d
GPIO_DIRSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3265;"	d
GPIO_DIRSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5374;"	d
GPIO_DIRSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6011;"	d
GPIO_DIRSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1760;"	d
GPIO_DIRSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3269;"	d
GPIO_DIRSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5378;"	d
GPIO_DIRSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6015;"	d
GPIO_DIRSET_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1751;"	d
GPIO_DIRSET_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3260;"	d
GPIO_DIRSET_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5369;"	d
GPIO_DIRSET_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6006;"	d
GPIO_DIRSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1750;"	d
GPIO_DIRSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3259;"	d
GPIO_DIRSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5368;"	d
GPIO_DIRSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6005;"	d
GPIO_DIRSET_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1752;"	d
GPIO_DIRSET_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3261;"	d
GPIO_DIRSET_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5370;"	d
GPIO_DIRSET_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6007;"	d
GPIO_DIRSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1749;"	d
GPIO_DIRSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3258;"	d
GPIO_DIRSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5367;"	d
GPIO_DIRSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6004;"	d
GPIO_DIRSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1753;"	d
GPIO_DIRSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3262;"	d
GPIO_DIRSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5371;"	d
GPIO_DIRSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6008;"	d
GPIO_DIRSET_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1744;"	d
GPIO_DIRSET_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3253;"	d
GPIO_DIRSET_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5362;"	d
GPIO_DIRSET_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5999;"	d
GPIO_DIRSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1743;"	d
GPIO_DIRSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3252;"	d
GPIO_DIRSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5361;"	d
GPIO_DIRSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5998;"	d
GPIO_DIRSET_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1745;"	d
GPIO_DIRSET_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3254;"	d
GPIO_DIRSET_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5363;"	d
GPIO_DIRSET_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6000;"	d
GPIO_DIRSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1742;"	d
GPIO_DIRSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3251;"	d
GPIO_DIRSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5360;"	d
GPIO_DIRSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5997;"	d
GPIO_DIRSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1746;"	d
GPIO_DIRSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3255;"	d
GPIO_DIRSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5364;"	d
GPIO_DIRSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6001;"	d
GPIO_DIRSET_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1737;"	d
GPIO_DIRSET_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3246;"	d
GPIO_DIRSET_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5355;"	d
GPIO_DIRSET_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5992;"	d
GPIO_DIRSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1736;"	d
GPIO_DIRSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3245;"	d
GPIO_DIRSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5354;"	d
GPIO_DIRSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5991;"	d
GPIO_DIRSET_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1738;"	d
GPIO_DIRSET_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3247;"	d
GPIO_DIRSET_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5356;"	d
GPIO_DIRSET_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5993;"	d
GPIO_DIRSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1735;"	d
GPIO_DIRSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3244;"	d
GPIO_DIRSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5353;"	d
GPIO_DIRSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5990;"	d
GPIO_DIRSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1739;"	d
GPIO_DIRSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3248;"	d
GPIO_DIRSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5357;"	d
GPIO_DIRSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5994;"	d
GPIO_DIRSET_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1730;"	d
GPIO_DIRSET_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3239;"	d
GPIO_DIRSET_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5348;"	d
GPIO_DIRSET_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5985;"	d
GPIO_DIRSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1729;"	d
GPIO_DIRSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3238;"	d
GPIO_DIRSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5347;"	d
GPIO_DIRSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5984;"	d
GPIO_DIRSET_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1731;"	d
GPIO_DIRSET_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3240;"	d
GPIO_DIRSET_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5349;"	d
GPIO_DIRSET_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5986;"	d
GPIO_DIRSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1728;"	d
GPIO_DIRSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3237;"	d
GPIO_DIRSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5346;"	d
GPIO_DIRSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5983;"	d
GPIO_DIRSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1732;"	d
GPIO_DIRSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3241;"	d
GPIO_DIRSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5350;"	d
GPIO_DIRSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5987;"	d
GPIO_DIRSET_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1723;"	d
GPIO_DIRSET_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3232;"	d
GPIO_DIRSET_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5341;"	d
GPIO_DIRSET_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5978;"	d
GPIO_DIRSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1722;"	d
GPIO_DIRSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3231;"	d
GPIO_DIRSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5340;"	d
GPIO_DIRSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5977;"	d
GPIO_DIRSET_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1724;"	d
GPIO_DIRSET_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3233;"	d
GPIO_DIRSET_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5342;"	d
GPIO_DIRSET_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5979;"	d
GPIO_DIRSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1721;"	d
GPIO_DIRSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3230;"	d
GPIO_DIRSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5339;"	d
GPIO_DIRSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5976;"	d
GPIO_DIRSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1725;"	d
GPIO_DIRSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3234;"	d
GPIO_DIRSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5343;"	d
GPIO_DIRSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5980;"	d
GPIO_DIRSET_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1716;"	d
GPIO_DIRSET_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3225;"	d
GPIO_DIRSET_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5334;"	d
GPIO_DIRSET_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5971;"	d
GPIO_DIRSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1715;"	d
GPIO_DIRSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3224;"	d
GPIO_DIRSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5333;"	d
GPIO_DIRSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5970;"	d
GPIO_DIRSET_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1717;"	d
GPIO_DIRSET_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3226;"	d
GPIO_DIRSET_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5335;"	d
GPIO_DIRSET_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5972;"	d
GPIO_DIRSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1714;"	d
GPIO_DIRSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3223;"	d
GPIO_DIRSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5332;"	d
GPIO_DIRSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5969;"	d
GPIO_DIRSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1718;"	d
GPIO_DIRSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3227;"	d
GPIO_DIRSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5336;"	d
GPIO_DIRSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5973;"	d
GPIO_DIRSET_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1709;"	d
GPIO_DIRSET_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3218;"	d
GPIO_DIRSET_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5327;"	d
GPIO_DIRSET_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5964;"	d
GPIO_DIRSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1708;"	d
GPIO_DIRSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3217;"	d
GPIO_DIRSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5326;"	d
GPIO_DIRSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5963;"	d
GPIO_DIRSET_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1710;"	d
GPIO_DIRSET_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3219;"	d
GPIO_DIRSET_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5328;"	d
GPIO_DIRSET_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5965;"	d
GPIO_DIRSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1707;"	d
GPIO_DIRSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3216;"	d
GPIO_DIRSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5325;"	d
GPIO_DIRSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5962;"	d
GPIO_DIRSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1711;"	d
GPIO_DIRSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3220;"	d
GPIO_DIRSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5329;"	d
GPIO_DIRSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5966;"	d
GPIO_DIRSET_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1702;"	d
GPIO_DIRSET_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3211;"	d
GPIO_DIRSET_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5320;"	d
GPIO_DIRSET_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5957;"	d
GPIO_DIRSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1701;"	d
GPIO_DIRSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3210;"	d
GPIO_DIRSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5319;"	d
GPIO_DIRSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5956;"	d
GPIO_DIRSET_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1703;"	d
GPIO_DIRSET_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3212;"	d
GPIO_DIRSET_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5321;"	d
GPIO_DIRSET_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5958;"	d
GPIO_DIRSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1700;"	d
GPIO_DIRSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3209;"	d
GPIO_DIRSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5318;"	d
GPIO_DIRSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5955;"	d
GPIO_DIRSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1704;"	d
GPIO_DIRSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3213;"	d
GPIO_DIRSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5322;"	d
GPIO_DIRSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5959;"	d
GPIO_DIRSET_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1828;"	d
GPIO_DIRSET_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3337;"	d
GPIO_DIRSET_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5446;"	d
GPIO_DIRSET_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6083;"	d
GPIO_DIRSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1827;"	d
GPIO_DIRSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3336;"	d
GPIO_DIRSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5445;"	d
GPIO_DIRSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6082;"	d
GPIO_DIRSET_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1829;"	d
GPIO_DIRSET_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3338;"	d
GPIO_DIRSET_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5447;"	d
GPIO_DIRSET_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6084;"	d
GPIO_DIRSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1826;"	d
GPIO_DIRSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3335;"	d
GPIO_DIRSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5444;"	d
GPIO_DIRSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6081;"	d
GPIO_DIRSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1830;"	d
GPIO_DIRSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3339;"	d
GPIO_DIRSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5448;"	d
GPIO_DIRSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6085;"	d
GPIO_DIRSET_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1695;"	d
GPIO_DIRSET_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3204;"	d
GPIO_DIRSET_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5313;"	d
GPIO_DIRSET_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5950;"	d
GPIO_DIRSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1694;"	d
GPIO_DIRSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3203;"	d
GPIO_DIRSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5312;"	d
GPIO_DIRSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5949;"	d
GPIO_DIRSET_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1696;"	d
GPIO_DIRSET_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3205;"	d
GPIO_DIRSET_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5314;"	d
GPIO_DIRSET_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5951;"	d
GPIO_DIRSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1693;"	d
GPIO_DIRSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3202;"	d
GPIO_DIRSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5311;"	d
GPIO_DIRSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5948;"	d
GPIO_DIRSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1697;"	d
GPIO_DIRSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3206;"	d
GPIO_DIRSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5315;"	d
GPIO_DIRSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5952;"	d
GPIO_DIRSET_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1688;"	d
GPIO_DIRSET_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3197;"	d
GPIO_DIRSET_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5306;"	d
GPIO_DIRSET_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5943;"	d
GPIO_DIRSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1687;"	d
GPIO_DIRSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3196;"	d
GPIO_DIRSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5305;"	d
GPIO_DIRSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5942;"	d
GPIO_DIRSET_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1689;"	d
GPIO_DIRSET_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3198;"	d
GPIO_DIRSET_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5307;"	d
GPIO_DIRSET_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5944;"	d
GPIO_DIRSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1686;"	d
GPIO_DIRSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3195;"	d
GPIO_DIRSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5304;"	d
GPIO_DIRSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5941;"	d
GPIO_DIRSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1690;"	d
GPIO_DIRSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3199;"	d
GPIO_DIRSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5308;"	d
GPIO_DIRSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5945;"	d
GPIO_DIRSET_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1681;"	d
GPIO_DIRSET_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3190;"	d
GPIO_DIRSET_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5299;"	d
GPIO_DIRSET_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5936;"	d
GPIO_DIRSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1680;"	d
GPIO_DIRSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3189;"	d
GPIO_DIRSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5298;"	d
GPIO_DIRSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5935;"	d
GPIO_DIRSET_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1682;"	d
GPIO_DIRSET_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3191;"	d
GPIO_DIRSET_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5300;"	d
GPIO_DIRSET_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5937;"	d
GPIO_DIRSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1679;"	d
GPIO_DIRSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3188;"	d
GPIO_DIRSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5297;"	d
GPIO_DIRSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5934;"	d
GPIO_DIRSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1683;"	d
GPIO_DIRSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3192;"	d
GPIO_DIRSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5301;"	d
GPIO_DIRSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5938;"	d
GPIO_DIRSET_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1674;"	d
GPIO_DIRSET_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3183;"	d
GPIO_DIRSET_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5292;"	d
GPIO_DIRSET_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5929;"	d
GPIO_DIRSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1673;"	d
GPIO_DIRSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3182;"	d
GPIO_DIRSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5291;"	d
GPIO_DIRSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5928;"	d
GPIO_DIRSET_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1675;"	d
GPIO_DIRSET_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3184;"	d
GPIO_DIRSET_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5293;"	d
GPIO_DIRSET_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5930;"	d
GPIO_DIRSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1672;"	d
GPIO_DIRSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3181;"	d
GPIO_DIRSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5290;"	d
GPIO_DIRSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5927;"	d
GPIO_DIRSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1676;"	d
GPIO_DIRSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3185;"	d
GPIO_DIRSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5294;"	d
GPIO_DIRSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5931;"	d
GPIO_DIRSET_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1667;"	d
GPIO_DIRSET_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3176;"	d
GPIO_DIRSET_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5285;"	d
GPIO_DIRSET_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5922;"	d
GPIO_DIRSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1666;"	d
GPIO_DIRSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3175;"	d
GPIO_DIRSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5284;"	d
GPIO_DIRSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5921;"	d
GPIO_DIRSET_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1668;"	d
GPIO_DIRSET_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3177;"	d
GPIO_DIRSET_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5286;"	d
GPIO_DIRSET_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5923;"	d
GPIO_DIRSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1665;"	d
GPIO_DIRSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3174;"	d
GPIO_DIRSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5283;"	d
GPIO_DIRSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5920;"	d
GPIO_DIRSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1669;"	d
GPIO_DIRSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3178;"	d
GPIO_DIRSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5287;"	d
GPIO_DIRSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5924;"	d
GPIO_DIRSET_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1660;"	d
GPIO_DIRSET_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3169;"	d
GPIO_DIRSET_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5278;"	d
GPIO_DIRSET_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5915;"	d
GPIO_DIRSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1659;"	d
GPIO_DIRSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3168;"	d
GPIO_DIRSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5277;"	d
GPIO_DIRSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5914;"	d
GPIO_DIRSET_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1661;"	d
GPIO_DIRSET_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3170;"	d
GPIO_DIRSET_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5279;"	d
GPIO_DIRSET_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5916;"	d
GPIO_DIRSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1658;"	d
GPIO_DIRSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3167;"	d
GPIO_DIRSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5276;"	d
GPIO_DIRSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5913;"	d
GPIO_DIRSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1662;"	d
GPIO_DIRSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3171;"	d
GPIO_DIRSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5280;"	d
GPIO_DIRSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5917;"	d
GPIO_DIRSET_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1653;"	d
GPIO_DIRSET_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3162;"	d
GPIO_DIRSET_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5271;"	d
GPIO_DIRSET_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5908;"	d
GPIO_DIRSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1652;"	d
GPIO_DIRSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3161;"	d
GPIO_DIRSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5270;"	d
GPIO_DIRSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5907;"	d
GPIO_DIRSET_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1654;"	d
GPIO_DIRSET_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3163;"	d
GPIO_DIRSET_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5272;"	d
GPIO_DIRSET_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5909;"	d
GPIO_DIRSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1651;"	d
GPIO_DIRSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3160;"	d
GPIO_DIRSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5269;"	d
GPIO_DIRSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5906;"	d
GPIO_DIRSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1655;"	d
GPIO_DIRSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3164;"	d
GPIO_DIRSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5273;"	d
GPIO_DIRSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5910;"	d
GPIO_DIRSET_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1646;"	d
GPIO_DIRSET_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3155;"	d
GPIO_DIRSET_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5264;"	d
GPIO_DIRSET_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5901;"	d
GPIO_DIRSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1645;"	d
GPIO_DIRSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3154;"	d
GPIO_DIRSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5263;"	d
GPIO_DIRSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5900;"	d
GPIO_DIRSET_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1647;"	d
GPIO_DIRSET_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3156;"	d
GPIO_DIRSET_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5265;"	d
GPIO_DIRSET_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5902;"	d
GPIO_DIRSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1644;"	d
GPIO_DIRSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3153;"	d
GPIO_DIRSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5262;"	d
GPIO_DIRSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5899;"	d
GPIO_DIRSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1648;"	d
GPIO_DIRSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3157;"	d
GPIO_DIRSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5266;"	d
GPIO_DIRSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5903;"	d
GPIO_DIRSET_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1639;"	d
GPIO_DIRSET_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3148;"	d
GPIO_DIRSET_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5257;"	d
GPIO_DIRSET_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5894;"	d
GPIO_DIRSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1638;"	d
GPIO_DIRSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3147;"	d
GPIO_DIRSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5256;"	d
GPIO_DIRSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5893;"	d
GPIO_DIRSET_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1640;"	d
GPIO_DIRSET_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3149;"	d
GPIO_DIRSET_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5258;"	d
GPIO_DIRSET_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5895;"	d
GPIO_DIRSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1637;"	d
GPIO_DIRSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3146;"	d
GPIO_DIRSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5255;"	d
GPIO_DIRSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5892;"	d
GPIO_DIRSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1641;"	d
GPIO_DIRSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3150;"	d
GPIO_DIRSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5259;"	d
GPIO_DIRSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5896;"	d
GPIO_DIRSET_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1632;"	d
GPIO_DIRSET_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3141;"	d
GPIO_DIRSET_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5250;"	d
GPIO_DIRSET_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5887;"	d
GPIO_DIRSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1631;"	d
GPIO_DIRSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3140;"	d
GPIO_DIRSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5249;"	d
GPIO_DIRSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5886;"	d
GPIO_DIRSET_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1633;"	d
GPIO_DIRSET_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3142;"	d
GPIO_DIRSET_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5251;"	d
GPIO_DIRSET_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5888;"	d
GPIO_DIRSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1630;"	d
GPIO_DIRSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3139;"	d
GPIO_DIRSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5248;"	d
GPIO_DIRSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5885;"	d
GPIO_DIRSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1634;"	d
GPIO_DIRSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3143;"	d
GPIO_DIRSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5252;"	d
GPIO_DIRSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5889;"	d
GPIO_DIRSET_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1821;"	d
GPIO_DIRSET_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3330;"	d
GPIO_DIRSET_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5439;"	d
GPIO_DIRSET_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6076;"	d
GPIO_DIRSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1820;"	d
GPIO_DIRSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3329;"	d
GPIO_DIRSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5438;"	d
GPIO_DIRSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6075;"	d
GPIO_DIRSET_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1822;"	d
GPIO_DIRSET_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3331;"	d
GPIO_DIRSET_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5440;"	d
GPIO_DIRSET_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6077;"	d
GPIO_DIRSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1819;"	d
GPIO_DIRSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3328;"	d
GPIO_DIRSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5437;"	d
GPIO_DIRSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6074;"	d
GPIO_DIRSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1823;"	d
GPIO_DIRSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3332;"	d
GPIO_DIRSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5441;"	d
GPIO_DIRSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6078;"	d
GPIO_DIRSET_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1625;"	d
GPIO_DIRSET_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3134;"	d
GPIO_DIRSET_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5243;"	d
GPIO_DIRSET_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5880;"	d
GPIO_DIRSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1624;"	d
GPIO_DIRSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3133;"	d
GPIO_DIRSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5242;"	d
GPIO_DIRSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5879;"	d
GPIO_DIRSET_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1626;"	d
GPIO_DIRSET_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3135;"	d
GPIO_DIRSET_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5244;"	d
GPIO_DIRSET_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5881;"	d
GPIO_DIRSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1623;"	d
GPIO_DIRSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3132;"	d
GPIO_DIRSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5241;"	d
GPIO_DIRSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5878;"	d
GPIO_DIRSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1627;"	d
GPIO_DIRSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3136;"	d
GPIO_DIRSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5245;"	d
GPIO_DIRSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5882;"	d
GPIO_DIRSET_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1618;"	d
GPIO_DIRSET_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3127;"	d
GPIO_DIRSET_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5236;"	d
GPIO_DIRSET_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5873;"	d
GPIO_DIRSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1617;"	d
GPIO_DIRSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3126;"	d
GPIO_DIRSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5235;"	d
GPIO_DIRSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5872;"	d
GPIO_DIRSET_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1619;"	d
GPIO_DIRSET_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3128;"	d
GPIO_DIRSET_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5237;"	d
GPIO_DIRSET_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5874;"	d
GPIO_DIRSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1616;"	d
GPIO_DIRSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3125;"	d
GPIO_DIRSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5234;"	d
GPIO_DIRSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5871;"	d
GPIO_DIRSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1620;"	d
GPIO_DIRSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3129;"	d
GPIO_DIRSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5238;"	d
GPIO_DIRSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5875;"	d
GPIO_DIRSET_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1814;"	d
GPIO_DIRSET_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3323;"	d
GPIO_DIRSET_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5432;"	d
GPIO_DIRSET_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6069;"	d
GPIO_DIRSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1813;"	d
GPIO_DIRSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3322;"	d
GPIO_DIRSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5431;"	d
GPIO_DIRSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6068;"	d
GPIO_DIRSET_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1815;"	d
GPIO_DIRSET_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3324;"	d
GPIO_DIRSET_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5433;"	d
GPIO_DIRSET_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6070;"	d
GPIO_DIRSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1812;"	d
GPIO_DIRSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3321;"	d
GPIO_DIRSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5430;"	d
GPIO_DIRSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6067;"	d
GPIO_DIRSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1816;"	d
GPIO_DIRSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3325;"	d
GPIO_DIRSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5434;"	d
GPIO_DIRSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6071;"	d
GPIO_DIRSET_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1807;"	d
GPIO_DIRSET_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3316;"	d
GPIO_DIRSET_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5425;"	d
GPIO_DIRSET_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6062;"	d
GPIO_DIRSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1806;"	d
GPIO_DIRSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3315;"	d
GPIO_DIRSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5424;"	d
GPIO_DIRSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6061;"	d
GPIO_DIRSET_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1808;"	d
GPIO_DIRSET_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3317;"	d
GPIO_DIRSET_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5426;"	d
GPIO_DIRSET_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6063;"	d
GPIO_DIRSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1805;"	d
GPIO_DIRSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3314;"	d
GPIO_DIRSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5423;"	d
GPIO_DIRSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6060;"	d
GPIO_DIRSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1809;"	d
GPIO_DIRSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3318;"	d
GPIO_DIRSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5427;"	d
GPIO_DIRSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6064;"	d
GPIO_DIRSET_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1800;"	d
GPIO_DIRSET_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3309;"	d
GPIO_DIRSET_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5418;"	d
GPIO_DIRSET_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6055;"	d
GPIO_DIRSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1799;"	d
GPIO_DIRSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3308;"	d
GPIO_DIRSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5417;"	d
GPIO_DIRSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6054;"	d
GPIO_DIRSET_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1801;"	d
GPIO_DIRSET_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3310;"	d
GPIO_DIRSET_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5419;"	d
GPIO_DIRSET_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6056;"	d
GPIO_DIRSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1798;"	d
GPIO_DIRSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3307;"	d
GPIO_DIRSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5416;"	d
GPIO_DIRSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6053;"	d
GPIO_DIRSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1802;"	d
GPIO_DIRSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3311;"	d
GPIO_DIRSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5420;"	d
GPIO_DIRSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6057;"	d
GPIO_DIRSET_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1793;"	d
GPIO_DIRSET_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3302;"	d
GPIO_DIRSET_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5411;"	d
GPIO_DIRSET_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6048;"	d
GPIO_DIRSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1792;"	d
GPIO_DIRSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3301;"	d
GPIO_DIRSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5410;"	d
GPIO_DIRSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6047;"	d
GPIO_DIRSET_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1794;"	d
GPIO_DIRSET_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3303;"	d
GPIO_DIRSET_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5412;"	d
GPIO_DIRSET_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6049;"	d
GPIO_DIRSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1791;"	d
GPIO_DIRSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3300;"	d
GPIO_DIRSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5409;"	d
GPIO_DIRSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6046;"	d
GPIO_DIRSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1795;"	d
GPIO_DIRSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3304;"	d
GPIO_DIRSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5413;"	d
GPIO_DIRSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6050;"	d
GPIO_DIRSET_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1786;"	d
GPIO_DIRSET_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3295;"	d
GPIO_DIRSET_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5404;"	d
GPIO_DIRSET_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6041;"	d
GPIO_DIRSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1785;"	d
GPIO_DIRSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3294;"	d
GPIO_DIRSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5403;"	d
GPIO_DIRSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6040;"	d
GPIO_DIRSET_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1787;"	d
GPIO_DIRSET_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3296;"	d
GPIO_DIRSET_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5405;"	d
GPIO_DIRSET_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6042;"	d
GPIO_DIRSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1784;"	d
GPIO_DIRSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3293;"	d
GPIO_DIRSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5402;"	d
GPIO_DIRSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6039;"	d
GPIO_DIRSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1788;"	d
GPIO_DIRSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3297;"	d
GPIO_DIRSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5406;"	d
GPIO_DIRSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6043;"	d
GPIO_DIRSET_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1779;"	d
GPIO_DIRSET_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3288;"	d
GPIO_DIRSET_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5397;"	d
GPIO_DIRSET_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6034;"	d
GPIO_DIRSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1778;"	d
GPIO_DIRSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3287;"	d
GPIO_DIRSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5396;"	d
GPIO_DIRSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6033;"	d
GPIO_DIRSET_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1780;"	d
GPIO_DIRSET_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3289;"	d
GPIO_DIRSET_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5398;"	d
GPIO_DIRSET_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6035;"	d
GPIO_DIRSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1777;"	d
GPIO_DIRSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3286;"	d
GPIO_DIRSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5395;"	d
GPIO_DIRSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6032;"	d
GPIO_DIRSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1781;"	d
GPIO_DIRSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3290;"	d
GPIO_DIRSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5399;"	d
GPIO_DIRSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6036;"	d
GPIO_DIRSET_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1772;"	d
GPIO_DIRSET_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3281;"	d
GPIO_DIRSET_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5390;"	d
GPIO_DIRSET_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6027;"	d
GPIO_DIRSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1771;"	d
GPIO_DIRSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3280;"	d
GPIO_DIRSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5389;"	d
GPIO_DIRSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6026;"	d
GPIO_DIRSET_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1773;"	d
GPIO_DIRSET_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3282;"	d
GPIO_DIRSET_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5391;"	d
GPIO_DIRSET_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6028;"	d
GPIO_DIRSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1770;"	d
GPIO_DIRSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3279;"	d
GPIO_DIRSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5388;"	d
GPIO_DIRSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6025;"	d
GPIO_DIRSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1774;"	d
GPIO_DIRSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3283;"	d
GPIO_DIRSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5392;"	d
GPIO_DIRSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6029;"	d
GPIO_DIR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1609;"	d
GPIO_DIR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3118;"	d
GPIO_DIR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5227;"	d
GPIO_DIR_PIN0_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5864;"	d
GPIO_DIR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1608;"	d
GPIO_DIR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3117;"	d
GPIO_DIR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5226;"	d
GPIO_DIR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5863;"	d
GPIO_DIR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1610;"	d
GPIO_DIR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3119;"	d
GPIO_DIR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5228;"	d
GPIO_DIR_PIN0_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5865;"	d
GPIO_DIR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1607;"	d
GPIO_DIR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3116;"	d
GPIO_DIR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5225;"	d
GPIO_DIR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5862;"	d
GPIO_DIR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1549;"	d
GPIO_DIR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3058;"	d
GPIO_DIR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5167;"	d
GPIO_DIR_PIN10_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5804;"	d
GPIO_DIR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1548;"	d
GPIO_DIR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3057;"	d
GPIO_DIR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5166;"	d
GPIO_DIR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5803;"	d
GPIO_DIR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1550;"	d
GPIO_DIR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3059;"	d
GPIO_DIR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5168;"	d
GPIO_DIR_PIN10_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5805;"	d
GPIO_DIR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1547;"	d
GPIO_DIR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3056;"	d
GPIO_DIR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5165;"	d
GPIO_DIR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5802;"	d
GPIO_DIR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1543;"	d
GPIO_DIR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3052;"	d
GPIO_DIR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5161;"	d
GPIO_DIR_PIN11_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5798;"	d
GPIO_DIR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1542;"	d
GPIO_DIR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3051;"	d
GPIO_DIR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5160;"	d
GPIO_DIR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5797;"	d
GPIO_DIR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1544;"	d
GPIO_DIR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3053;"	d
GPIO_DIR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5162;"	d
GPIO_DIR_PIN11_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5799;"	d
GPIO_DIR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1541;"	d
GPIO_DIR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3050;"	d
GPIO_DIR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5159;"	d
GPIO_DIR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5796;"	d
GPIO_DIR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1537;"	d
GPIO_DIR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3046;"	d
GPIO_DIR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5155;"	d
GPIO_DIR_PIN12_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5792;"	d
GPIO_DIR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1536;"	d
GPIO_DIR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3045;"	d
GPIO_DIR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5154;"	d
GPIO_DIR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5791;"	d
GPIO_DIR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1538;"	d
GPIO_DIR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3047;"	d
GPIO_DIR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5156;"	d
GPIO_DIR_PIN12_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5793;"	d
GPIO_DIR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1535;"	d
GPIO_DIR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3044;"	d
GPIO_DIR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5153;"	d
GPIO_DIR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5790;"	d
GPIO_DIR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1531;"	d
GPIO_DIR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3040;"	d
GPIO_DIR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5149;"	d
GPIO_DIR_PIN13_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5786;"	d
GPIO_DIR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1530;"	d
GPIO_DIR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3039;"	d
GPIO_DIR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5148;"	d
GPIO_DIR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5785;"	d
GPIO_DIR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1532;"	d
GPIO_DIR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3041;"	d
GPIO_DIR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5150;"	d
GPIO_DIR_PIN13_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5787;"	d
GPIO_DIR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1529;"	d
GPIO_DIR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3038;"	d
GPIO_DIR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5147;"	d
GPIO_DIR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5784;"	d
GPIO_DIR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1525;"	d
GPIO_DIR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3034;"	d
GPIO_DIR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5143;"	d
GPIO_DIR_PIN14_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5780;"	d
GPIO_DIR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1524;"	d
GPIO_DIR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3033;"	d
GPIO_DIR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5142;"	d
GPIO_DIR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5779;"	d
GPIO_DIR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1526;"	d
GPIO_DIR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3035;"	d
GPIO_DIR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5144;"	d
GPIO_DIR_PIN14_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5781;"	d
GPIO_DIR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1523;"	d
GPIO_DIR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3032;"	d
GPIO_DIR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5141;"	d
GPIO_DIR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5778;"	d
GPIO_DIR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1519;"	d
GPIO_DIR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3028;"	d
GPIO_DIR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5137;"	d
GPIO_DIR_PIN15_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5774;"	d
GPIO_DIR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1518;"	d
GPIO_DIR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3027;"	d
GPIO_DIR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5136;"	d
GPIO_DIR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5773;"	d
GPIO_DIR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1520;"	d
GPIO_DIR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3029;"	d
GPIO_DIR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5138;"	d
GPIO_DIR_PIN15_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5775;"	d
GPIO_DIR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1517;"	d
GPIO_DIR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3026;"	d
GPIO_DIR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5135;"	d
GPIO_DIR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5772;"	d
GPIO_DIR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1513;"	d
GPIO_DIR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3022;"	d
GPIO_DIR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5131;"	d
GPIO_DIR_PIN16_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5768;"	d
GPIO_DIR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1512;"	d
GPIO_DIR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3021;"	d
GPIO_DIR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5130;"	d
GPIO_DIR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5767;"	d
GPIO_DIR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1514;"	d
GPIO_DIR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3023;"	d
GPIO_DIR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5132;"	d
GPIO_DIR_PIN16_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5769;"	d
GPIO_DIR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1511;"	d
GPIO_DIR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3020;"	d
GPIO_DIR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5129;"	d
GPIO_DIR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5766;"	d
GPIO_DIR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1507;"	d
GPIO_DIR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3016;"	d
GPIO_DIR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5125;"	d
GPIO_DIR_PIN17_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5762;"	d
GPIO_DIR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1506;"	d
GPIO_DIR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3015;"	d
GPIO_DIR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5124;"	d
GPIO_DIR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5761;"	d
GPIO_DIR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1508;"	d
GPIO_DIR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3017;"	d
GPIO_DIR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5126;"	d
GPIO_DIR_PIN17_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5763;"	d
GPIO_DIR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1505;"	d
GPIO_DIR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3014;"	d
GPIO_DIR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5123;"	d
GPIO_DIR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5760;"	d
GPIO_DIR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1501;"	d
GPIO_DIR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3010;"	d
GPIO_DIR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5119;"	d
GPIO_DIR_PIN18_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5756;"	d
GPIO_DIR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1500;"	d
GPIO_DIR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3009;"	d
GPIO_DIR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5118;"	d
GPIO_DIR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5755;"	d
GPIO_DIR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1502;"	d
GPIO_DIR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3011;"	d
GPIO_DIR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5120;"	d
GPIO_DIR_PIN18_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5757;"	d
GPIO_DIR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1499;"	d
GPIO_DIR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3008;"	d
GPIO_DIR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5117;"	d
GPIO_DIR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5754;"	d
GPIO_DIR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1495;"	d
GPIO_DIR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3004;"	d
GPIO_DIR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5113;"	d
GPIO_DIR_PIN19_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5750;"	d
GPIO_DIR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1494;"	d
GPIO_DIR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3003;"	d
GPIO_DIR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5112;"	d
GPIO_DIR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5749;"	d
GPIO_DIR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1496;"	d
GPIO_DIR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3005;"	d
GPIO_DIR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5114;"	d
GPIO_DIR_PIN19_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5751;"	d
GPIO_DIR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1493;"	d
GPIO_DIR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3002;"	d
GPIO_DIR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5111;"	d
GPIO_DIR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5748;"	d
GPIO_DIR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1603;"	d
GPIO_DIR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3112;"	d
GPIO_DIR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5221;"	d
GPIO_DIR_PIN1_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5858;"	d
GPIO_DIR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1602;"	d
GPIO_DIR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3111;"	d
GPIO_DIR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5220;"	d
GPIO_DIR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5857;"	d
GPIO_DIR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1604;"	d
GPIO_DIR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3113;"	d
GPIO_DIR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5222;"	d
GPIO_DIR_PIN1_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5859;"	d
GPIO_DIR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1601;"	d
GPIO_DIR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3110;"	d
GPIO_DIR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5219;"	d
GPIO_DIR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5856;"	d
GPIO_DIR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1489;"	d
GPIO_DIR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2998;"	d
GPIO_DIR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5107;"	d
GPIO_DIR_PIN20_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5744;"	d
GPIO_DIR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1488;"	d
GPIO_DIR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2997;"	d
GPIO_DIR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5106;"	d
GPIO_DIR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5743;"	d
GPIO_DIR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1490;"	d
GPIO_DIR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2999;"	d
GPIO_DIR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5108;"	d
GPIO_DIR_PIN20_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5745;"	d
GPIO_DIR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1487;"	d
GPIO_DIR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2996;"	d
GPIO_DIR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5105;"	d
GPIO_DIR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5742;"	d
GPIO_DIR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1483;"	d
GPIO_DIR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2992;"	d
GPIO_DIR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5101;"	d
GPIO_DIR_PIN21_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5738;"	d
GPIO_DIR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1482;"	d
GPIO_DIR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2991;"	d
GPIO_DIR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5100;"	d
GPIO_DIR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5737;"	d
GPIO_DIR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1484;"	d
GPIO_DIR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2993;"	d
GPIO_DIR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5102;"	d
GPIO_DIR_PIN21_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5739;"	d
GPIO_DIR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1481;"	d
GPIO_DIR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2990;"	d
GPIO_DIR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5099;"	d
GPIO_DIR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5736;"	d
GPIO_DIR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1477;"	d
GPIO_DIR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2986;"	d
GPIO_DIR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5095;"	d
GPIO_DIR_PIN22_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5732;"	d
GPIO_DIR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1476;"	d
GPIO_DIR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2985;"	d
GPIO_DIR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5094;"	d
GPIO_DIR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5731;"	d
GPIO_DIR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1478;"	d
GPIO_DIR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2987;"	d
GPIO_DIR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5096;"	d
GPIO_DIR_PIN22_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5733;"	d
GPIO_DIR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1475;"	d
GPIO_DIR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2984;"	d
GPIO_DIR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5093;"	d
GPIO_DIR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5730;"	d
GPIO_DIR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1471;"	d
GPIO_DIR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2980;"	d
GPIO_DIR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5089;"	d
GPIO_DIR_PIN23_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5726;"	d
GPIO_DIR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1470;"	d
GPIO_DIR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2979;"	d
GPIO_DIR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5088;"	d
GPIO_DIR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5725;"	d
GPIO_DIR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1472;"	d
GPIO_DIR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2981;"	d
GPIO_DIR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5090;"	d
GPIO_DIR_PIN23_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5727;"	d
GPIO_DIR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1469;"	d
GPIO_DIR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2978;"	d
GPIO_DIR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5087;"	d
GPIO_DIR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5724;"	d
GPIO_DIR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1465;"	d
GPIO_DIR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2974;"	d
GPIO_DIR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5083;"	d
GPIO_DIR_PIN24_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5720;"	d
GPIO_DIR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1464;"	d
GPIO_DIR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2973;"	d
GPIO_DIR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5082;"	d
GPIO_DIR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5719;"	d
GPIO_DIR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1466;"	d
GPIO_DIR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2975;"	d
GPIO_DIR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5084;"	d
GPIO_DIR_PIN24_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5721;"	d
GPIO_DIR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1463;"	d
GPIO_DIR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2972;"	d
GPIO_DIR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5081;"	d
GPIO_DIR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5718;"	d
GPIO_DIR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1459;"	d
GPIO_DIR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2968;"	d
GPIO_DIR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5077;"	d
GPIO_DIR_PIN25_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5714;"	d
GPIO_DIR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1458;"	d
GPIO_DIR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2967;"	d
GPIO_DIR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5076;"	d
GPIO_DIR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5713;"	d
GPIO_DIR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1460;"	d
GPIO_DIR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2969;"	d
GPIO_DIR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5078;"	d
GPIO_DIR_PIN25_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5715;"	d
GPIO_DIR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1457;"	d
GPIO_DIR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2966;"	d
GPIO_DIR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5075;"	d
GPIO_DIR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5712;"	d
GPIO_DIR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1453;"	d
GPIO_DIR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2962;"	d
GPIO_DIR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5071;"	d
GPIO_DIR_PIN26_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5708;"	d
GPIO_DIR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1452;"	d
GPIO_DIR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2961;"	d
GPIO_DIR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5070;"	d
GPIO_DIR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5707;"	d
GPIO_DIR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1454;"	d
GPIO_DIR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2963;"	d
GPIO_DIR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5072;"	d
GPIO_DIR_PIN26_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5709;"	d
GPIO_DIR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1451;"	d
GPIO_DIR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2960;"	d
GPIO_DIR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5069;"	d
GPIO_DIR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5706;"	d
GPIO_DIR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1447;"	d
GPIO_DIR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2956;"	d
GPIO_DIR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5065;"	d
GPIO_DIR_PIN27_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5702;"	d
GPIO_DIR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1446;"	d
GPIO_DIR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2955;"	d
GPIO_DIR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5064;"	d
GPIO_DIR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5701;"	d
GPIO_DIR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1448;"	d
GPIO_DIR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2957;"	d
GPIO_DIR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5066;"	d
GPIO_DIR_PIN27_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5703;"	d
GPIO_DIR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1445;"	d
GPIO_DIR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2954;"	d
GPIO_DIR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5063;"	d
GPIO_DIR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5700;"	d
GPIO_DIR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1441;"	d
GPIO_DIR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2950;"	d
GPIO_DIR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5059;"	d
GPIO_DIR_PIN28_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5696;"	d
GPIO_DIR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1440;"	d
GPIO_DIR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2949;"	d
GPIO_DIR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5058;"	d
GPIO_DIR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5695;"	d
GPIO_DIR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1442;"	d
GPIO_DIR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2951;"	d
GPIO_DIR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5060;"	d
GPIO_DIR_PIN28_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5697;"	d
GPIO_DIR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1439;"	d
GPIO_DIR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2948;"	d
GPIO_DIR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5057;"	d
GPIO_DIR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5694;"	d
GPIO_DIR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1435;"	d
GPIO_DIR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2944;"	d
GPIO_DIR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5053;"	d
GPIO_DIR_PIN29_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5690;"	d
GPIO_DIR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1434;"	d
GPIO_DIR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2943;"	d
GPIO_DIR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5052;"	d
GPIO_DIR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5689;"	d
GPIO_DIR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1436;"	d
GPIO_DIR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2945;"	d
GPIO_DIR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5054;"	d
GPIO_DIR_PIN29_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5691;"	d
GPIO_DIR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1433;"	d
GPIO_DIR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2942;"	d
GPIO_DIR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5051;"	d
GPIO_DIR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5688;"	d
GPIO_DIR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1597;"	d
GPIO_DIR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3106;"	d
GPIO_DIR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5215;"	d
GPIO_DIR_PIN2_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5852;"	d
GPIO_DIR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1596;"	d
GPIO_DIR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3105;"	d
GPIO_DIR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5214;"	d
GPIO_DIR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5851;"	d
GPIO_DIR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1598;"	d
GPIO_DIR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3107;"	d
GPIO_DIR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5216;"	d
GPIO_DIR_PIN2_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5853;"	d
GPIO_DIR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1595;"	d
GPIO_DIR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3104;"	d
GPIO_DIR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5213;"	d
GPIO_DIR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5850;"	d
GPIO_DIR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1429;"	d
GPIO_DIR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2938;"	d
GPIO_DIR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5047;"	d
GPIO_DIR_PIN30_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5684;"	d
GPIO_DIR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1428;"	d
GPIO_DIR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2937;"	d
GPIO_DIR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5046;"	d
GPIO_DIR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5683;"	d
GPIO_DIR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1430;"	d
GPIO_DIR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2939;"	d
GPIO_DIR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5048;"	d
GPIO_DIR_PIN30_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5685;"	d
GPIO_DIR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1427;"	d
GPIO_DIR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2936;"	d
GPIO_DIR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5045;"	d
GPIO_DIR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5682;"	d
GPIO_DIR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1423;"	d
GPIO_DIR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2932;"	d
GPIO_DIR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5041;"	d
GPIO_DIR_PIN31_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5678;"	d
GPIO_DIR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1422;"	d
GPIO_DIR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2931;"	d
GPIO_DIR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5040;"	d
GPIO_DIR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5677;"	d
GPIO_DIR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1424;"	d
GPIO_DIR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2933;"	d
GPIO_DIR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5042;"	d
GPIO_DIR_PIN31_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5679;"	d
GPIO_DIR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1421;"	d
GPIO_DIR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2930;"	d
GPIO_DIR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5039;"	d
GPIO_DIR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5676;"	d
GPIO_DIR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1591;"	d
GPIO_DIR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3100;"	d
GPIO_DIR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5209;"	d
GPIO_DIR_PIN3_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5846;"	d
GPIO_DIR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1590;"	d
GPIO_DIR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3099;"	d
GPIO_DIR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5208;"	d
GPIO_DIR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5845;"	d
GPIO_DIR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1592;"	d
GPIO_DIR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3101;"	d
GPIO_DIR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5210;"	d
GPIO_DIR_PIN3_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5847;"	d
GPIO_DIR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1589;"	d
GPIO_DIR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3098;"	d
GPIO_DIR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5207;"	d
GPIO_DIR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5844;"	d
GPIO_DIR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1585;"	d
GPIO_DIR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3094;"	d
GPIO_DIR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5203;"	d
GPIO_DIR_PIN4_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5840;"	d
GPIO_DIR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1584;"	d
GPIO_DIR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3093;"	d
GPIO_DIR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5202;"	d
GPIO_DIR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5839;"	d
GPIO_DIR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1586;"	d
GPIO_DIR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3095;"	d
GPIO_DIR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5204;"	d
GPIO_DIR_PIN4_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5841;"	d
GPIO_DIR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1583;"	d
GPIO_DIR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3092;"	d
GPIO_DIR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5201;"	d
GPIO_DIR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5838;"	d
GPIO_DIR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1579;"	d
GPIO_DIR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3088;"	d
GPIO_DIR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5197;"	d
GPIO_DIR_PIN5_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5834;"	d
GPIO_DIR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1578;"	d
GPIO_DIR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3087;"	d
GPIO_DIR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5196;"	d
GPIO_DIR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5833;"	d
GPIO_DIR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1580;"	d
GPIO_DIR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3089;"	d
GPIO_DIR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5198;"	d
GPIO_DIR_PIN5_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5835;"	d
GPIO_DIR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1577;"	d
GPIO_DIR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3086;"	d
GPIO_DIR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5195;"	d
GPIO_DIR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5832;"	d
GPIO_DIR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1573;"	d
GPIO_DIR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3082;"	d
GPIO_DIR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5191;"	d
GPIO_DIR_PIN6_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5828;"	d
GPIO_DIR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1572;"	d
GPIO_DIR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3081;"	d
GPIO_DIR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5190;"	d
GPIO_DIR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5827;"	d
GPIO_DIR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1574;"	d
GPIO_DIR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3083;"	d
GPIO_DIR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5192;"	d
GPIO_DIR_PIN6_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5829;"	d
GPIO_DIR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1571;"	d
GPIO_DIR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3080;"	d
GPIO_DIR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5189;"	d
GPIO_DIR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5826;"	d
GPIO_DIR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1567;"	d
GPIO_DIR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3076;"	d
GPIO_DIR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5185;"	d
GPIO_DIR_PIN7_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5822;"	d
GPIO_DIR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1566;"	d
GPIO_DIR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3075;"	d
GPIO_DIR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5184;"	d
GPIO_DIR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5821;"	d
GPIO_DIR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1568;"	d
GPIO_DIR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3077;"	d
GPIO_DIR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5186;"	d
GPIO_DIR_PIN7_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5823;"	d
GPIO_DIR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1565;"	d
GPIO_DIR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3074;"	d
GPIO_DIR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5183;"	d
GPIO_DIR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5820;"	d
GPIO_DIR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1561;"	d
GPIO_DIR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3070;"	d
GPIO_DIR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5179;"	d
GPIO_DIR_PIN8_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5816;"	d
GPIO_DIR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1560;"	d
GPIO_DIR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3069;"	d
GPIO_DIR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5178;"	d
GPIO_DIR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5815;"	d
GPIO_DIR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1562;"	d
GPIO_DIR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3071;"	d
GPIO_DIR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5180;"	d
GPIO_DIR_PIN8_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5817;"	d
GPIO_DIR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1559;"	d
GPIO_DIR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3068;"	d
GPIO_DIR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5177;"	d
GPIO_DIR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5814;"	d
GPIO_DIR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1555;"	d
GPIO_DIR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3064;"	d
GPIO_DIR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5173;"	d
GPIO_DIR_PIN9_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5810;"	d
GPIO_DIR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1554;"	d
GPIO_DIR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3063;"	d
GPIO_DIR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5172;"	d
GPIO_DIR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5809;"	d
GPIO_DIR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1556;"	d
GPIO_DIR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3065;"	d
GPIO_DIR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5174;"	d
GPIO_DIR_PIN9_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5811;"	d
GPIO_DIR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1553;"	d
GPIO_DIR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3062;"	d
GPIO_DIR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5171;"	d
GPIO_DIR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5808;"	d
GPIO_IN_PIN0_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1415;"	d
GPIO_IN_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2924;"	d
GPIO_IN_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5033;"	d
GPIO_IN_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5670;"	d
GPIO_IN_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1414;"	d
GPIO_IN_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2923;"	d
GPIO_IN_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5032;"	d
GPIO_IN_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5669;"	d
GPIO_IN_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1413;"	d
GPIO_IN_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2922;"	d
GPIO_IN_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5031;"	d
GPIO_IN_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5668;"	d
GPIO_IN_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1412;"	d
GPIO_IN_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2921;"	d
GPIO_IN_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5030;"	d
GPIO_IN_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5667;"	d
GPIO_IN_PIN10_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1355;"	d
GPIO_IN_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2864;"	d
GPIO_IN_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4973;"	d
GPIO_IN_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5610;"	d
GPIO_IN_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1354;"	d
GPIO_IN_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2863;"	d
GPIO_IN_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4972;"	d
GPIO_IN_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5609;"	d
GPIO_IN_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1353;"	d
GPIO_IN_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2862;"	d
GPIO_IN_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4971;"	d
GPIO_IN_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5608;"	d
GPIO_IN_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1352;"	d
GPIO_IN_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2861;"	d
GPIO_IN_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4970;"	d
GPIO_IN_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5607;"	d
GPIO_IN_PIN11_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1349;"	d
GPIO_IN_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2858;"	d
GPIO_IN_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4967;"	d
GPIO_IN_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5604;"	d
GPIO_IN_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1348;"	d
GPIO_IN_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2857;"	d
GPIO_IN_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4966;"	d
GPIO_IN_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5603;"	d
GPIO_IN_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1347;"	d
GPIO_IN_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2856;"	d
GPIO_IN_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4965;"	d
GPIO_IN_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5602;"	d
GPIO_IN_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1346;"	d
GPIO_IN_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2855;"	d
GPIO_IN_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4964;"	d
GPIO_IN_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5601;"	d
GPIO_IN_PIN12_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1343;"	d
GPIO_IN_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2852;"	d
GPIO_IN_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4961;"	d
GPIO_IN_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5598;"	d
GPIO_IN_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1342;"	d
GPIO_IN_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2851;"	d
GPIO_IN_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4960;"	d
GPIO_IN_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5597;"	d
GPIO_IN_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1341;"	d
GPIO_IN_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2850;"	d
GPIO_IN_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4959;"	d
GPIO_IN_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5596;"	d
GPIO_IN_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1340;"	d
GPIO_IN_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2849;"	d
GPIO_IN_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4958;"	d
GPIO_IN_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5595;"	d
GPIO_IN_PIN13_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1337;"	d
GPIO_IN_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2846;"	d
GPIO_IN_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4955;"	d
GPIO_IN_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5592;"	d
GPIO_IN_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1336;"	d
GPIO_IN_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2845;"	d
GPIO_IN_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4954;"	d
GPIO_IN_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5591;"	d
GPIO_IN_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1335;"	d
GPIO_IN_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2844;"	d
GPIO_IN_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4953;"	d
GPIO_IN_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5590;"	d
GPIO_IN_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1334;"	d
GPIO_IN_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2843;"	d
GPIO_IN_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4952;"	d
GPIO_IN_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5589;"	d
GPIO_IN_PIN14_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1331;"	d
GPIO_IN_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2840;"	d
GPIO_IN_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4949;"	d
GPIO_IN_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5586;"	d
GPIO_IN_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1330;"	d
GPIO_IN_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2839;"	d
GPIO_IN_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4948;"	d
GPIO_IN_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5585;"	d
GPIO_IN_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1329;"	d
GPIO_IN_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2838;"	d
GPIO_IN_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4947;"	d
GPIO_IN_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5584;"	d
GPIO_IN_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1328;"	d
GPIO_IN_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2837;"	d
GPIO_IN_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4946;"	d
GPIO_IN_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5583;"	d
GPIO_IN_PIN15_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1325;"	d
GPIO_IN_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2834;"	d
GPIO_IN_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4943;"	d
GPIO_IN_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5580;"	d
GPIO_IN_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1324;"	d
GPIO_IN_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2833;"	d
GPIO_IN_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4942;"	d
GPIO_IN_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5579;"	d
GPIO_IN_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1323;"	d
GPIO_IN_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2832;"	d
GPIO_IN_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4941;"	d
GPIO_IN_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5578;"	d
GPIO_IN_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1322;"	d
GPIO_IN_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2831;"	d
GPIO_IN_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4940;"	d
GPIO_IN_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5577;"	d
GPIO_IN_PIN16_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1319;"	d
GPIO_IN_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2828;"	d
GPIO_IN_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4937;"	d
GPIO_IN_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5574;"	d
GPIO_IN_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1318;"	d
GPIO_IN_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2827;"	d
GPIO_IN_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4936;"	d
GPIO_IN_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5573;"	d
GPIO_IN_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1317;"	d
GPIO_IN_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2826;"	d
GPIO_IN_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4935;"	d
GPIO_IN_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5572;"	d
GPIO_IN_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1316;"	d
GPIO_IN_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2825;"	d
GPIO_IN_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4934;"	d
GPIO_IN_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5571;"	d
GPIO_IN_PIN17_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1313;"	d
GPIO_IN_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2822;"	d
GPIO_IN_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4931;"	d
GPIO_IN_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5568;"	d
GPIO_IN_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1312;"	d
GPIO_IN_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2821;"	d
GPIO_IN_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4930;"	d
GPIO_IN_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5567;"	d
GPIO_IN_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1311;"	d
GPIO_IN_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2820;"	d
GPIO_IN_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4929;"	d
GPIO_IN_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5566;"	d
GPIO_IN_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1310;"	d
GPIO_IN_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2819;"	d
GPIO_IN_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4928;"	d
GPIO_IN_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5565;"	d
GPIO_IN_PIN18_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1307;"	d
GPIO_IN_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2816;"	d
GPIO_IN_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4925;"	d
GPIO_IN_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5562;"	d
GPIO_IN_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1306;"	d
GPIO_IN_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2815;"	d
GPIO_IN_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4924;"	d
GPIO_IN_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5561;"	d
GPIO_IN_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1305;"	d
GPIO_IN_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2814;"	d
GPIO_IN_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4923;"	d
GPIO_IN_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5560;"	d
GPIO_IN_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1304;"	d
GPIO_IN_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2813;"	d
GPIO_IN_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4922;"	d
GPIO_IN_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5559;"	d
GPIO_IN_PIN19_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1301;"	d
GPIO_IN_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2810;"	d
GPIO_IN_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4919;"	d
GPIO_IN_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5556;"	d
GPIO_IN_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1300;"	d
GPIO_IN_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2809;"	d
GPIO_IN_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4918;"	d
GPIO_IN_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5555;"	d
GPIO_IN_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1299;"	d
GPIO_IN_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2808;"	d
GPIO_IN_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4917;"	d
GPIO_IN_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5554;"	d
GPIO_IN_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1298;"	d
GPIO_IN_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2807;"	d
GPIO_IN_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4916;"	d
GPIO_IN_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5553;"	d
GPIO_IN_PIN1_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1409;"	d
GPIO_IN_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2918;"	d
GPIO_IN_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5027;"	d
GPIO_IN_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5664;"	d
GPIO_IN_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1408;"	d
GPIO_IN_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2917;"	d
GPIO_IN_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5026;"	d
GPIO_IN_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5663;"	d
GPIO_IN_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1407;"	d
GPIO_IN_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2916;"	d
GPIO_IN_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5025;"	d
GPIO_IN_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5662;"	d
GPIO_IN_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1406;"	d
GPIO_IN_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2915;"	d
GPIO_IN_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5024;"	d
GPIO_IN_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5661;"	d
GPIO_IN_PIN20_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1295;"	d
GPIO_IN_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2804;"	d
GPIO_IN_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4913;"	d
GPIO_IN_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5550;"	d
GPIO_IN_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1294;"	d
GPIO_IN_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2803;"	d
GPIO_IN_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4912;"	d
GPIO_IN_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5549;"	d
GPIO_IN_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1293;"	d
GPIO_IN_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2802;"	d
GPIO_IN_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4911;"	d
GPIO_IN_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5548;"	d
GPIO_IN_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1292;"	d
GPIO_IN_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2801;"	d
GPIO_IN_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4910;"	d
GPIO_IN_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5547;"	d
GPIO_IN_PIN21_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1289;"	d
GPIO_IN_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2798;"	d
GPIO_IN_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4907;"	d
GPIO_IN_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5544;"	d
GPIO_IN_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1288;"	d
GPIO_IN_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2797;"	d
GPIO_IN_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4906;"	d
GPIO_IN_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5543;"	d
GPIO_IN_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1287;"	d
GPIO_IN_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2796;"	d
GPIO_IN_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4905;"	d
GPIO_IN_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5542;"	d
GPIO_IN_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1286;"	d
GPIO_IN_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2795;"	d
GPIO_IN_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4904;"	d
GPIO_IN_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5541;"	d
GPIO_IN_PIN22_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1283;"	d
GPIO_IN_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2792;"	d
GPIO_IN_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4901;"	d
GPIO_IN_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5538;"	d
GPIO_IN_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1282;"	d
GPIO_IN_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2791;"	d
GPIO_IN_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4900;"	d
GPIO_IN_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5537;"	d
GPIO_IN_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1281;"	d
GPIO_IN_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2790;"	d
GPIO_IN_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4899;"	d
GPIO_IN_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5536;"	d
GPIO_IN_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1280;"	d
GPIO_IN_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2789;"	d
GPIO_IN_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4898;"	d
GPIO_IN_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5535;"	d
GPIO_IN_PIN23_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1277;"	d
GPIO_IN_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2786;"	d
GPIO_IN_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4895;"	d
GPIO_IN_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5532;"	d
GPIO_IN_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1276;"	d
GPIO_IN_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2785;"	d
GPIO_IN_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4894;"	d
GPIO_IN_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5531;"	d
GPIO_IN_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1275;"	d
GPIO_IN_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2784;"	d
GPIO_IN_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4893;"	d
GPIO_IN_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5530;"	d
GPIO_IN_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1274;"	d
GPIO_IN_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2783;"	d
GPIO_IN_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4892;"	d
GPIO_IN_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5529;"	d
GPIO_IN_PIN24_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1271;"	d
GPIO_IN_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2780;"	d
GPIO_IN_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4889;"	d
GPIO_IN_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5526;"	d
GPIO_IN_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1270;"	d
GPIO_IN_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2779;"	d
GPIO_IN_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4888;"	d
GPIO_IN_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5525;"	d
GPIO_IN_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1269;"	d
GPIO_IN_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2778;"	d
GPIO_IN_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4887;"	d
GPIO_IN_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5524;"	d
GPIO_IN_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1268;"	d
GPIO_IN_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2777;"	d
GPIO_IN_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4886;"	d
GPIO_IN_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5523;"	d
GPIO_IN_PIN25_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1265;"	d
GPIO_IN_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2774;"	d
GPIO_IN_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4883;"	d
GPIO_IN_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5520;"	d
GPIO_IN_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1264;"	d
GPIO_IN_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2773;"	d
GPIO_IN_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4882;"	d
GPIO_IN_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5519;"	d
GPIO_IN_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1263;"	d
GPIO_IN_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2772;"	d
GPIO_IN_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4881;"	d
GPIO_IN_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5518;"	d
GPIO_IN_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1262;"	d
GPIO_IN_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2771;"	d
GPIO_IN_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4880;"	d
GPIO_IN_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5517;"	d
GPIO_IN_PIN26_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1259;"	d
GPIO_IN_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2768;"	d
GPIO_IN_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4877;"	d
GPIO_IN_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5514;"	d
GPIO_IN_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1258;"	d
GPIO_IN_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2767;"	d
GPIO_IN_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4876;"	d
GPIO_IN_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5513;"	d
GPIO_IN_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1257;"	d
GPIO_IN_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2766;"	d
GPIO_IN_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4875;"	d
GPIO_IN_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5512;"	d
GPIO_IN_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1256;"	d
GPIO_IN_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2765;"	d
GPIO_IN_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4874;"	d
GPIO_IN_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5511;"	d
GPIO_IN_PIN27_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1253;"	d
GPIO_IN_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2762;"	d
GPIO_IN_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4871;"	d
GPIO_IN_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5508;"	d
GPIO_IN_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1252;"	d
GPIO_IN_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2761;"	d
GPIO_IN_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4870;"	d
GPIO_IN_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5507;"	d
GPIO_IN_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1251;"	d
GPIO_IN_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2760;"	d
GPIO_IN_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4869;"	d
GPIO_IN_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5506;"	d
GPIO_IN_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1250;"	d
GPIO_IN_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2759;"	d
GPIO_IN_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4868;"	d
GPIO_IN_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5505;"	d
GPIO_IN_PIN28_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1247;"	d
GPIO_IN_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2756;"	d
GPIO_IN_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4865;"	d
GPIO_IN_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5502;"	d
GPIO_IN_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1246;"	d
GPIO_IN_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2755;"	d
GPIO_IN_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4864;"	d
GPIO_IN_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5501;"	d
GPIO_IN_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1245;"	d
GPIO_IN_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2754;"	d
GPIO_IN_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4863;"	d
GPIO_IN_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5500;"	d
GPIO_IN_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1244;"	d
GPIO_IN_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2753;"	d
GPIO_IN_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4862;"	d
GPIO_IN_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5499;"	d
GPIO_IN_PIN29_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1241;"	d
GPIO_IN_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2750;"	d
GPIO_IN_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4859;"	d
GPIO_IN_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5496;"	d
GPIO_IN_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1240;"	d
GPIO_IN_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2749;"	d
GPIO_IN_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4858;"	d
GPIO_IN_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5495;"	d
GPIO_IN_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1239;"	d
GPIO_IN_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2748;"	d
GPIO_IN_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4857;"	d
GPIO_IN_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5494;"	d
GPIO_IN_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1238;"	d
GPIO_IN_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2747;"	d
GPIO_IN_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4856;"	d
GPIO_IN_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5493;"	d
GPIO_IN_PIN2_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1403;"	d
GPIO_IN_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2912;"	d
GPIO_IN_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5021;"	d
GPIO_IN_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5658;"	d
GPIO_IN_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1402;"	d
GPIO_IN_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2911;"	d
GPIO_IN_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5020;"	d
GPIO_IN_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5657;"	d
GPIO_IN_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1401;"	d
GPIO_IN_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2910;"	d
GPIO_IN_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5019;"	d
GPIO_IN_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5656;"	d
GPIO_IN_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1400;"	d
GPIO_IN_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2909;"	d
GPIO_IN_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5018;"	d
GPIO_IN_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5655;"	d
GPIO_IN_PIN30_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1235;"	d
GPIO_IN_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2744;"	d
GPIO_IN_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4853;"	d
GPIO_IN_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5490;"	d
GPIO_IN_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1234;"	d
GPIO_IN_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2743;"	d
GPIO_IN_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4852;"	d
GPIO_IN_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5489;"	d
GPIO_IN_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1233;"	d
GPIO_IN_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2742;"	d
GPIO_IN_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4851;"	d
GPIO_IN_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5488;"	d
GPIO_IN_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1232;"	d
GPIO_IN_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2741;"	d
GPIO_IN_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4850;"	d
GPIO_IN_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5487;"	d
GPIO_IN_PIN31_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1229;"	d
GPIO_IN_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2738;"	d
GPIO_IN_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4847;"	d
GPIO_IN_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5484;"	d
GPIO_IN_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1228;"	d
GPIO_IN_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2737;"	d
GPIO_IN_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4846;"	d
GPIO_IN_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5483;"	d
GPIO_IN_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1227;"	d
GPIO_IN_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2736;"	d
GPIO_IN_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4845;"	d
GPIO_IN_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5482;"	d
GPIO_IN_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1226;"	d
GPIO_IN_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2735;"	d
GPIO_IN_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4844;"	d
GPIO_IN_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5481;"	d
GPIO_IN_PIN3_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1397;"	d
GPIO_IN_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2906;"	d
GPIO_IN_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5015;"	d
GPIO_IN_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5652;"	d
GPIO_IN_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1396;"	d
GPIO_IN_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2905;"	d
GPIO_IN_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5014;"	d
GPIO_IN_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5651;"	d
GPIO_IN_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1395;"	d
GPIO_IN_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2904;"	d
GPIO_IN_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5013;"	d
GPIO_IN_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5650;"	d
GPIO_IN_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1394;"	d
GPIO_IN_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2903;"	d
GPIO_IN_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5012;"	d
GPIO_IN_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5649;"	d
GPIO_IN_PIN4_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1391;"	d
GPIO_IN_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2900;"	d
GPIO_IN_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5009;"	d
GPIO_IN_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5646;"	d
GPIO_IN_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1390;"	d
GPIO_IN_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2899;"	d
GPIO_IN_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5008;"	d
GPIO_IN_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5645;"	d
GPIO_IN_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1389;"	d
GPIO_IN_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2898;"	d
GPIO_IN_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5007;"	d
GPIO_IN_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5644;"	d
GPIO_IN_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1388;"	d
GPIO_IN_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2897;"	d
GPIO_IN_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5006;"	d
GPIO_IN_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5643;"	d
GPIO_IN_PIN5_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1385;"	d
GPIO_IN_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2894;"	d
GPIO_IN_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5003;"	d
GPIO_IN_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5640;"	d
GPIO_IN_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1384;"	d
GPIO_IN_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2893;"	d
GPIO_IN_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5002;"	d
GPIO_IN_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5639;"	d
GPIO_IN_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1383;"	d
GPIO_IN_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2892;"	d
GPIO_IN_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5001;"	d
GPIO_IN_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5638;"	d
GPIO_IN_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1382;"	d
GPIO_IN_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2891;"	d
GPIO_IN_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5000;"	d
GPIO_IN_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5637;"	d
GPIO_IN_PIN6_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1379;"	d
GPIO_IN_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2888;"	d
GPIO_IN_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4997;"	d
GPIO_IN_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5634;"	d
GPIO_IN_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1378;"	d
GPIO_IN_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2887;"	d
GPIO_IN_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4996;"	d
GPIO_IN_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5633;"	d
GPIO_IN_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1377;"	d
GPIO_IN_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2886;"	d
GPIO_IN_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4995;"	d
GPIO_IN_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5632;"	d
GPIO_IN_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1376;"	d
GPIO_IN_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2885;"	d
GPIO_IN_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4994;"	d
GPIO_IN_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5631;"	d
GPIO_IN_PIN7_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1373;"	d
GPIO_IN_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2882;"	d
GPIO_IN_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4991;"	d
GPIO_IN_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5628;"	d
GPIO_IN_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1372;"	d
GPIO_IN_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2881;"	d
GPIO_IN_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4990;"	d
GPIO_IN_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5627;"	d
GPIO_IN_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1371;"	d
GPIO_IN_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2880;"	d
GPIO_IN_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4989;"	d
GPIO_IN_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5626;"	d
GPIO_IN_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1370;"	d
GPIO_IN_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2879;"	d
GPIO_IN_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4988;"	d
GPIO_IN_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5625;"	d
GPIO_IN_PIN8_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1367;"	d
GPIO_IN_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2876;"	d
GPIO_IN_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4985;"	d
GPIO_IN_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5622;"	d
GPIO_IN_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1366;"	d
GPIO_IN_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2875;"	d
GPIO_IN_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4984;"	d
GPIO_IN_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5621;"	d
GPIO_IN_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1365;"	d
GPIO_IN_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2874;"	d
GPIO_IN_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4983;"	d
GPIO_IN_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5620;"	d
GPIO_IN_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1364;"	d
GPIO_IN_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2873;"	d
GPIO_IN_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4982;"	d
GPIO_IN_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5619;"	d
GPIO_IN_PIN9_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1361;"	d
GPIO_IN_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2870;"	d
GPIO_IN_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4979;"	d
GPIO_IN_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5616;"	d
GPIO_IN_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1360;"	d
GPIO_IN_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2869;"	d
GPIO_IN_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4978;"	d
GPIO_IN_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5615;"	d
GPIO_IN_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1359;"	d
GPIO_IN_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2868;"	d
GPIO_IN_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4977;"	d
GPIO_IN_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5614;"	d
GPIO_IN_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1358;"	d
GPIO_IN_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2867;"	d
GPIO_IN_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4976;"	d
GPIO_IN_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5613;"	d
GPIO_LATCH_PIN0_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3768;"	d
GPIO_LATCH_PIN0_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5877;"	d
GPIO_LATCH_PIN0_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6514;"	d
GPIO_LATCH_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3766;"	d
GPIO_LATCH_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5875;"	d
GPIO_LATCH_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6512;"	d
GPIO_LATCH_PIN0_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3767;"	d
GPIO_LATCH_PIN0_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5876;"	d
GPIO_LATCH_PIN0_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6513;"	d
GPIO_LATCH_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3765;"	d
GPIO_LATCH_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5874;"	d
GPIO_LATCH_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6511;"	d
GPIO_LATCH_PIN10_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3708;"	d
GPIO_LATCH_PIN10_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5817;"	d
GPIO_LATCH_PIN10_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6454;"	d
GPIO_LATCH_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3706;"	d
GPIO_LATCH_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5815;"	d
GPIO_LATCH_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6452;"	d
GPIO_LATCH_PIN10_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3707;"	d
GPIO_LATCH_PIN10_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5816;"	d
GPIO_LATCH_PIN10_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6453;"	d
GPIO_LATCH_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3705;"	d
GPIO_LATCH_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5814;"	d
GPIO_LATCH_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6451;"	d
GPIO_LATCH_PIN11_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3702;"	d
GPIO_LATCH_PIN11_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5811;"	d
GPIO_LATCH_PIN11_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6448;"	d
GPIO_LATCH_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3700;"	d
GPIO_LATCH_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5809;"	d
GPIO_LATCH_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6446;"	d
GPIO_LATCH_PIN11_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3701;"	d
GPIO_LATCH_PIN11_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5810;"	d
GPIO_LATCH_PIN11_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6447;"	d
GPIO_LATCH_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3699;"	d
GPIO_LATCH_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5808;"	d
GPIO_LATCH_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6445;"	d
GPIO_LATCH_PIN12_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3696;"	d
GPIO_LATCH_PIN12_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5805;"	d
GPIO_LATCH_PIN12_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6442;"	d
GPIO_LATCH_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3694;"	d
GPIO_LATCH_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5803;"	d
GPIO_LATCH_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6440;"	d
GPIO_LATCH_PIN12_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3695;"	d
GPIO_LATCH_PIN12_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5804;"	d
GPIO_LATCH_PIN12_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6441;"	d
GPIO_LATCH_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3693;"	d
GPIO_LATCH_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5802;"	d
GPIO_LATCH_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6439;"	d
GPIO_LATCH_PIN13_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3690;"	d
GPIO_LATCH_PIN13_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5799;"	d
GPIO_LATCH_PIN13_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6436;"	d
GPIO_LATCH_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3688;"	d
GPIO_LATCH_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5797;"	d
GPIO_LATCH_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6434;"	d
GPIO_LATCH_PIN13_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3689;"	d
GPIO_LATCH_PIN13_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5798;"	d
GPIO_LATCH_PIN13_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6435;"	d
GPIO_LATCH_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3687;"	d
GPIO_LATCH_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5796;"	d
GPIO_LATCH_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6433;"	d
GPIO_LATCH_PIN14_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3684;"	d
GPIO_LATCH_PIN14_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5793;"	d
GPIO_LATCH_PIN14_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6430;"	d
GPIO_LATCH_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3682;"	d
GPIO_LATCH_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5791;"	d
GPIO_LATCH_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6428;"	d
GPIO_LATCH_PIN14_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3683;"	d
GPIO_LATCH_PIN14_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5792;"	d
GPIO_LATCH_PIN14_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6429;"	d
GPIO_LATCH_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3681;"	d
GPIO_LATCH_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5790;"	d
GPIO_LATCH_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6427;"	d
GPIO_LATCH_PIN15_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3678;"	d
GPIO_LATCH_PIN15_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5787;"	d
GPIO_LATCH_PIN15_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6424;"	d
GPIO_LATCH_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3676;"	d
GPIO_LATCH_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5785;"	d
GPIO_LATCH_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6422;"	d
GPIO_LATCH_PIN15_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3677;"	d
GPIO_LATCH_PIN15_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5786;"	d
GPIO_LATCH_PIN15_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6423;"	d
GPIO_LATCH_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3675;"	d
GPIO_LATCH_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5784;"	d
GPIO_LATCH_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6421;"	d
GPIO_LATCH_PIN16_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3672;"	d
GPIO_LATCH_PIN16_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5781;"	d
GPIO_LATCH_PIN16_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6418;"	d
GPIO_LATCH_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3670;"	d
GPIO_LATCH_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5779;"	d
GPIO_LATCH_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6416;"	d
GPIO_LATCH_PIN16_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3671;"	d
GPIO_LATCH_PIN16_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5780;"	d
GPIO_LATCH_PIN16_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6417;"	d
GPIO_LATCH_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3669;"	d
GPIO_LATCH_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5778;"	d
GPIO_LATCH_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6415;"	d
GPIO_LATCH_PIN17_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3666;"	d
GPIO_LATCH_PIN17_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5775;"	d
GPIO_LATCH_PIN17_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6412;"	d
GPIO_LATCH_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3664;"	d
GPIO_LATCH_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5773;"	d
GPIO_LATCH_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6410;"	d
GPIO_LATCH_PIN17_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3665;"	d
GPIO_LATCH_PIN17_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5774;"	d
GPIO_LATCH_PIN17_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6411;"	d
GPIO_LATCH_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3663;"	d
GPIO_LATCH_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5772;"	d
GPIO_LATCH_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6409;"	d
GPIO_LATCH_PIN18_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3660;"	d
GPIO_LATCH_PIN18_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5769;"	d
GPIO_LATCH_PIN18_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6406;"	d
GPIO_LATCH_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3658;"	d
GPIO_LATCH_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5767;"	d
GPIO_LATCH_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6404;"	d
GPIO_LATCH_PIN18_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3659;"	d
GPIO_LATCH_PIN18_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5768;"	d
GPIO_LATCH_PIN18_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6405;"	d
GPIO_LATCH_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3657;"	d
GPIO_LATCH_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5766;"	d
GPIO_LATCH_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6403;"	d
GPIO_LATCH_PIN19_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3654;"	d
GPIO_LATCH_PIN19_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5763;"	d
GPIO_LATCH_PIN19_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6400;"	d
GPIO_LATCH_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3652;"	d
GPIO_LATCH_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5761;"	d
GPIO_LATCH_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6398;"	d
GPIO_LATCH_PIN19_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3653;"	d
GPIO_LATCH_PIN19_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5762;"	d
GPIO_LATCH_PIN19_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6399;"	d
GPIO_LATCH_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3651;"	d
GPIO_LATCH_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5760;"	d
GPIO_LATCH_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6397;"	d
GPIO_LATCH_PIN1_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3762;"	d
GPIO_LATCH_PIN1_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5871;"	d
GPIO_LATCH_PIN1_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6508;"	d
GPIO_LATCH_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3760;"	d
GPIO_LATCH_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5869;"	d
GPIO_LATCH_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6506;"	d
GPIO_LATCH_PIN1_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3761;"	d
GPIO_LATCH_PIN1_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5870;"	d
GPIO_LATCH_PIN1_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6507;"	d
GPIO_LATCH_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3759;"	d
GPIO_LATCH_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5868;"	d
GPIO_LATCH_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6505;"	d
GPIO_LATCH_PIN20_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3648;"	d
GPIO_LATCH_PIN20_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5757;"	d
GPIO_LATCH_PIN20_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6394;"	d
GPIO_LATCH_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3646;"	d
GPIO_LATCH_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5755;"	d
GPIO_LATCH_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6392;"	d
GPIO_LATCH_PIN20_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3647;"	d
GPIO_LATCH_PIN20_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5756;"	d
GPIO_LATCH_PIN20_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6393;"	d
GPIO_LATCH_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3645;"	d
GPIO_LATCH_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5754;"	d
GPIO_LATCH_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6391;"	d
GPIO_LATCH_PIN21_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3642;"	d
GPIO_LATCH_PIN21_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5751;"	d
GPIO_LATCH_PIN21_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6388;"	d
GPIO_LATCH_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3640;"	d
GPIO_LATCH_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5749;"	d
GPIO_LATCH_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6386;"	d
GPIO_LATCH_PIN21_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3641;"	d
GPIO_LATCH_PIN21_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5750;"	d
GPIO_LATCH_PIN21_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6387;"	d
GPIO_LATCH_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3639;"	d
GPIO_LATCH_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5748;"	d
GPIO_LATCH_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6385;"	d
GPIO_LATCH_PIN22_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3636;"	d
GPIO_LATCH_PIN22_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5745;"	d
GPIO_LATCH_PIN22_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6382;"	d
GPIO_LATCH_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3634;"	d
GPIO_LATCH_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5743;"	d
GPIO_LATCH_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6380;"	d
GPIO_LATCH_PIN22_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3635;"	d
GPIO_LATCH_PIN22_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5744;"	d
GPIO_LATCH_PIN22_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6381;"	d
GPIO_LATCH_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3633;"	d
GPIO_LATCH_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5742;"	d
GPIO_LATCH_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6379;"	d
GPIO_LATCH_PIN23_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3630;"	d
GPIO_LATCH_PIN23_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5739;"	d
GPIO_LATCH_PIN23_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6376;"	d
GPIO_LATCH_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3628;"	d
GPIO_LATCH_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5737;"	d
GPIO_LATCH_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6374;"	d
GPIO_LATCH_PIN23_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3629;"	d
GPIO_LATCH_PIN23_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5738;"	d
GPIO_LATCH_PIN23_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6375;"	d
GPIO_LATCH_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3627;"	d
GPIO_LATCH_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5736;"	d
GPIO_LATCH_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6373;"	d
GPIO_LATCH_PIN24_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3624;"	d
GPIO_LATCH_PIN24_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5733;"	d
GPIO_LATCH_PIN24_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6370;"	d
GPIO_LATCH_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3622;"	d
GPIO_LATCH_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5731;"	d
GPIO_LATCH_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6368;"	d
GPIO_LATCH_PIN24_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3623;"	d
GPIO_LATCH_PIN24_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5732;"	d
GPIO_LATCH_PIN24_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6369;"	d
GPIO_LATCH_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3621;"	d
GPIO_LATCH_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5730;"	d
GPIO_LATCH_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6367;"	d
GPIO_LATCH_PIN25_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3618;"	d
GPIO_LATCH_PIN25_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5727;"	d
GPIO_LATCH_PIN25_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6364;"	d
GPIO_LATCH_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3616;"	d
GPIO_LATCH_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5725;"	d
GPIO_LATCH_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6362;"	d
GPIO_LATCH_PIN25_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3617;"	d
GPIO_LATCH_PIN25_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5726;"	d
GPIO_LATCH_PIN25_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6363;"	d
GPIO_LATCH_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3615;"	d
GPIO_LATCH_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5724;"	d
GPIO_LATCH_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6361;"	d
GPIO_LATCH_PIN26_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3612;"	d
GPIO_LATCH_PIN26_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5721;"	d
GPIO_LATCH_PIN26_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6358;"	d
GPIO_LATCH_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3610;"	d
GPIO_LATCH_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5719;"	d
GPIO_LATCH_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6356;"	d
GPIO_LATCH_PIN26_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3611;"	d
GPIO_LATCH_PIN26_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5720;"	d
GPIO_LATCH_PIN26_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6357;"	d
GPIO_LATCH_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3609;"	d
GPIO_LATCH_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5718;"	d
GPIO_LATCH_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6355;"	d
GPIO_LATCH_PIN27_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3606;"	d
GPIO_LATCH_PIN27_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5715;"	d
GPIO_LATCH_PIN27_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6352;"	d
GPIO_LATCH_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3604;"	d
GPIO_LATCH_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5713;"	d
GPIO_LATCH_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6350;"	d
GPIO_LATCH_PIN27_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3605;"	d
GPIO_LATCH_PIN27_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5714;"	d
GPIO_LATCH_PIN27_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6351;"	d
GPIO_LATCH_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3603;"	d
GPIO_LATCH_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5712;"	d
GPIO_LATCH_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6349;"	d
GPIO_LATCH_PIN28_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3600;"	d
GPIO_LATCH_PIN28_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5709;"	d
GPIO_LATCH_PIN28_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6346;"	d
GPIO_LATCH_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3598;"	d
GPIO_LATCH_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5707;"	d
GPIO_LATCH_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6344;"	d
GPIO_LATCH_PIN28_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3599;"	d
GPIO_LATCH_PIN28_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5708;"	d
GPIO_LATCH_PIN28_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6345;"	d
GPIO_LATCH_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3597;"	d
GPIO_LATCH_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5706;"	d
GPIO_LATCH_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6343;"	d
GPIO_LATCH_PIN29_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3594;"	d
GPIO_LATCH_PIN29_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5703;"	d
GPIO_LATCH_PIN29_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6340;"	d
GPIO_LATCH_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3592;"	d
GPIO_LATCH_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5701;"	d
GPIO_LATCH_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6338;"	d
GPIO_LATCH_PIN29_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3593;"	d
GPIO_LATCH_PIN29_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5702;"	d
GPIO_LATCH_PIN29_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6339;"	d
GPIO_LATCH_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3591;"	d
GPIO_LATCH_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5700;"	d
GPIO_LATCH_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6337;"	d
GPIO_LATCH_PIN2_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3756;"	d
GPIO_LATCH_PIN2_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5865;"	d
GPIO_LATCH_PIN2_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6502;"	d
GPIO_LATCH_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3754;"	d
GPIO_LATCH_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5863;"	d
GPIO_LATCH_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6500;"	d
GPIO_LATCH_PIN2_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3755;"	d
GPIO_LATCH_PIN2_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5864;"	d
GPIO_LATCH_PIN2_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6501;"	d
GPIO_LATCH_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3753;"	d
GPIO_LATCH_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5862;"	d
GPIO_LATCH_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6499;"	d
GPIO_LATCH_PIN30_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3588;"	d
GPIO_LATCH_PIN30_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5697;"	d
GPIO_LATCH_PIN30_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6334;"	d
GPIO_LATCH_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3586;"	d
GPIO_LATCH_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5695;"	d
GPIO_LATCH_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6332;"	d
GPIO_LATCH_PIN30_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3587;"	d
GPIO_LATCH_PIN30_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5696;"	d
GPIO_LATCH_PIN30_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6333;"	d
GPIO_LATCH_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3585;"	d
GPIO_LATCH_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5694;"	d
GPIO_LATCH_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6331;"	d
GPIO_LATCH_PIN31_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3582;"	d
GPIO_LATCH_PIN31_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5691;"	d
GPIO_LATCH_PIN31_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6328;"	d
GPIO_LATCH_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3580;"	d
GPIO_LATCH_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5689;"	d
GPIO_LATCH_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6326;"	d
GPIO_LATCH_PIN31_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3581;"	d
GPIO_LATCH_PIN31_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5690;"	d
GPIO_LATCH_PIN31_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6327;"	d
GPIO_LATCH_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3579;"	d
GPIO_LATCH_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5688;"	d
GPIO_LATCH_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6325;"	d
GPIO_LATCH_PIN3_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3750;"	d
GPIO_LATCH_PIN3_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5859;"	d
GPIO_LATCH_PIN3_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6496;"	d
GPIO_LATCH_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3748;"	d
GPIO_LATCH_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5857;"	d
GPIO_LATCH_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6494;"	d
GPIO_LATCH_PIN3_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3749;"	d
GPIO_LATCH_PIN3_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5858;"	d
GPIO_LATCH_PIN3_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6495;"	d
GPIO_LATCH_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3747;"	d
GPIO_LATCH_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5856;"	d
GPIO_LATCH_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6493;"	d
GPIO_LATCH_PIN4_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3744;"	d
GPIO_LATCH_PIN4_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5853;"	d
GPIO_LATCH_PIN4_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6490;"	d
GPIO_LATCH_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3742;"	d
GPIO_LATCH_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5851;"	d
GPIO_LATCH_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6488;"	d
GPIO_LATCH_PIN4_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3743;"	d
GPIO_LATCH_PIN4_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5852;"	d
GPIO_LATCH_PIN4_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6489;"	d
GPIO_LATCH_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3741;"	d
GPIO_LATCH_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5850;"	d
GPIO_LATCH_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6487;"	d
GPIO_LATCH_PIN5_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3738;"	d
GPIO_LATCH_PIN5_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5847;"	d
GPIO_LATCH_PIN5_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6484;"	d
GPIO_LATCH_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3736;"	d
GPIO_LATCH_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5845;"	d
GPIO_LATCH_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6482;"	d
GPIO_LATCH_PIN5_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3737;"	d
GPIO_LATCH_PIN5_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5846;"	d
GPIO_LATCH_PIN5_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6483;"	d
GPIO_LATCH_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3735;"	d
GPIO_LATCH_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5844;"	d
GPIO_LATCH_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6481;"	d
GPIO_LATCH_PIN6_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3732;"	d
GPIO_LATCH_PIN6_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5841;"	d
GPIO_LATCH_PIN6_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6478;"	d
GPIO_LATCH_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3730;"	d
GPIO_LATCH_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5839;"	d
GPIO_LATCH_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6476;"	d
GPIO_LATCH_PIN6_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3731;"	d
GPIO_LATCH_PIN6_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5840;"	d
GPIO_LATCH_PIN6_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6477;"	d
GPIO_LATCH_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3729;"	d
GPIO_LATCH_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5838;"	d
GPIO_LATCH_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6475;"	d
GPIO_LATCH_PIN7_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3726;"	d
GPIO_LATCH_PIN7_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5835;"	d
GPIO_LATCH_PIN7_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6472;"	d
GPIO_LATCH_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3724;"	d
GPIO_LATCH_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5833;"	d
GPIO_LATCH_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6470;"	d
GPIO_LATCH_PIN7_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3725;"	d
GPIO_LATCH_PIN7_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5834;"	d
GPIO_LATCH_PIN7_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6471;"	d
GPIO_LATCH_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3723;"	d
GPIO_LATCH_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5832;"	d
GPIO_LATCH_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6469;"	d
GPIO_LATCH_PIN8_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3720;"	d
GPIO_LATCH_PIN8_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5829;"	d
GPIO_LATCH_PIN8_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6466;"	d
GPIO_LATCH_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3718;"	d
GPIO_LATCH_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5827;"	d
GPIO_LATCH_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6464;"	d
GPIO_LATCH_PIN8_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3719;"	d
GPIO_LATCH_PIN8_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5828;"	d
GPIO_LATCH_PIN8_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6465;"	d
GPIO_LATCH_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3717;"	d
GPIO_LATCH_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5826;"	d
GPIO_LATCH_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6463;"	d
GPIO_LATCH_PIN9_Latched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3714;"	d
GPIO_LATCH_PIN9_Latched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5823;"	d
GPIO_LATCH_PIN9_Latched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6460;"	d
GPIO_LATCH_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3712;"	d
GPIO_LATCH_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5821;"	d
GPIO_LATCH_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6458;"	d
GPIO_LATCH_PIN9_NotLatched	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3713;"	d
GPIO_LATCH_PIN9_NotLatched	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5822;"	d
GPIO_LATCH_PIN9_NotLatched	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6459;"	d
GPIO_LATCH_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3711;"	d
GPIO_LATCH_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5820;"	d
GPIO_LATCH_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6457;"	d
GPIO_OUTCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1220;"	d
GPIO_OUTCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2729;"	d
GPIO_OUTCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4838;"	d
GPIO_OUTCLR_PIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5475;"	d
GPIO_OUTCLR_PIN0_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1219;"	d
GPIO_OUTCLR_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2728;"	d
GPIO_OUTCLR_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4837;"	d
GPIO_OUTCLR_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5474;"	d
GPIO_OUTCLR_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1218;"	d
GPIO_OUTCLR_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2727;"	d
GPIO_OUTCLR_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4836;"	d
GPIO_OUTCLR_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5473;"	d
GPIO_OUTCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1217;"	d
GPIO_OUTCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2726;"	d
GPIO_OUTCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4835;"	d
GPIO_OUTCLR_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5472;"	d
GPIO_OUTCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1216;"	d
GPIO_OUTCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2725;"	d
GPIO_OUTCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4834;"	d
GPIO_OUTCLR_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5471;"	d
GPIO_OUTCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1150;"	d
GPIO_OUTCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2659;"	d
GPIO_OUTCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4768;"	d
GPIO_OUTCLR_PIN10_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5405;"	d
GPIO_OUTCLR_PIN10_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1149;"	d
GPIO_OUTCLR_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2658;"	d
GPIO_OUTCLR_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4767;"	d
GPIO_OUTCLR_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5404;"	d
GPIO_OUTCLR_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1148;"	d
GPIO_OUTCLR_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2657;"	d
GPIO_OUTCLR_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4766;"	d
GPIO_OUTCLR_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5403;"	d
GPIO_OUTCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1147;"	d
GPIO_OUTCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2656;"	d
GPIO_OUTCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4765;"	d
GPIO_OUTCLR_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5402;"	d
GPIO_OUTCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1146;"	d
GPIO_OUTCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2655;"	d
GPIO_OUTCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4764;"	d
GPIO_OUTCLR_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5401;"	d
GPIO_OUTCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1143;"	d
GPIO_OUTCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2652;"	d
GPIO_OUTCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4761;"	d
GPIO_OUTCLR_PIN11_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5398;"	d
GPIO_OUTCLR_PIN11_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1142;"	d
GPIO_OUTCLR_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2651;"	d
GPIO_OUTCLR_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4760;"	d
GPIO_OUTCLR_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5397;"	d
GPIO_OUTCLR_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1141;"	d
GPIO_OUTCLR_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2650;"	d
GPIO_OUTCLR_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4759;"	d
GPIO_OUTCLR_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5396;"	d
GPIO_OUTCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1140;"	d
GPIO_OUTCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2649;"	d
GPIO_OUTCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4758;"	d
GPIO_OUTCLR_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5395;"	d
GPIO_OUTCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1139;"	d
GPIO_OUTCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2648;"	d
GPIO_OUTCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4757;"	d
GPIO_OUTCLR_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5394;"	d
GPIO_OUTCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1136;"	d
GPIO_OUTCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2645;"	d
GPIO_OUTCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4754;"	d
GPIO_OUTCLR_PIN12_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5391;"	d
GPIO_OUTCLR_PIN12_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1135;"	d
GPIO_OUTCLR_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2644;"	d
GPIO_OUTCLR_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4753;"	d
GPIO_OUTCLR_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5390;"	d
GPIO_OUTCLR_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1134;"	d
GPIO_OUTCLR_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2643;"	d
GPIO_OUTCLR_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4752;"	d
GPIO_OUTCLR_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5389;"	d
GPIO_OUTCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1133;"	d
GPIO_OUTCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2642;"	d
GPIO_OUTCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4751;"	d
GPIO_OUTCLR_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5388;"	d
GPIO_OUTCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1132;"	d
GPIO_OUTCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2641;"	d
GPIO_OUTCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4750;"	d
GPIO_OUTCLR_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5387;"	d
GPIO_OUTCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1129;"	d
GPIO_OUTCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2638;"	d
GPIO_OUTCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4747;"	d
GPIO_OUTCLR_PIN13_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5384;"	d
GPIO_OUTCLR_PIN13_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1128;"	d
GPIO_OUTCLR_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2637;"	d
GPIO_OUTCLR_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4746;"	d
GPIO_OUTCLR_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5383;"	d
GPIO_OUTCLR_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1127;"	d
GPIO_OUTCLR_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2636;"	d
GPIO_OUTCLR_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4745;"	d
GPIO_OUTCLR_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5382;"	d
GPIO_OUTCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1126;"	d
GPIO_OUTCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2635;"	d
GPIO_OUTCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4744;"	d
GPIO_OUTCLR_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5381;"	d
GPIO_OUTCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1125;"	d
GPIO_OUTCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2634;"	d
GPIO_OUTCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4743;"	d
GPIO_OUTCLR_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5380;"	d
GPIO_OUTCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1122;"	d
GPIO_OUTCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2631;"	d
GPIO_OUTCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4740;"	d
GPIO_OUTCLR_PIN14_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5377;"	d
GPIO_OUTCLR_PIN14_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1121;"	d
GPIO_OUTCLR_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2630;"	d
GPIO_OUTCLR_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4739;"	d
GPIO_OUTCLR_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5376;"	d
GPIO_OUTCLR_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1120;"	d
GPIO_OUTCLR_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2629;"	d
GPIO_OUTCLR_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4738;"	d
GPIO_OUTCLR_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5375;"	d
GPIO_OUTCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1119;"	d
GPIO_OUTCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2628;"	d
GPIO_OUTCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4737;"	d
GPIO_OUTCLR_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5374;"	d
GPIO_OUTCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1118;"	d
GPIO_OUTCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2627;"	d
GPIO_OUTCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4736;"	d
GPIO_OUTCLR_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5373;"	d
GPIO_OUTCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1115;"	d
GPIO_OUTCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2624;"	d
GPIO_OUTCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4733;"	d
GPIO_OUTCLR_PIN15_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5370;"	d
GPIO_OUTCLR_PIN15_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1114;"	d
GPIO_OUTCLR_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2623;"	d
GPIO_OUTCLR_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4732;"	d
GPIO_OUTCLR_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5369;"	d
GPIO_OUTCLR_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1113;"	d
GPIO_OUTCLR_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2622;"	d
GPIO_OUTCLR_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4731;"	d
GPIO_OUTCLR_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5368;"	d
GPIO_OUTCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1112;"	d
GPIO_OUTCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2621;"	d
GPIO_OUTCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4730;"	d
GPIO_OUTCLR_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5367;"	d
GPIO_OUTCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1111;"	d
GPIO_OUTCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2620;"	d
GPIO_OUTCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4729;"	d
GPIO_OUTCLR_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5366;"	d
GPIO_OUTCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1108;"	d
GPIO_OUTCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2617;"	d
GPIO_OUTCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4726;"	d
GPIO_OUTCLR_PIN16_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5363;"	d
GPIO_OUTCLR_PIN16_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1107;"	d
GPIO_OUTCLR_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2616;"	d
GPIO_OUTCLR_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4725;"	d
GPIO_OUTCLR_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5362;"	d
GPIO_OUTCLR_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1106;"	d
GPIO_OUTCLR_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2615;"	d
GPIO_OUTCLR_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4724;"	d
GPIO_OUTCLR_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5361;"	d
GPIO_OUTCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1105;"	d
GPIO_OUTCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2614;"	d
GPIO_OUTCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4723;"	d
GPIO_OUTCLR_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5360;"	d
GPIO_OUTCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1104;"	d
GPIO_OUTCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2613;"	d
GPIO_OUTCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4722;"	d
GPIO_OUTCLR_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5359;"	d
GPIO_OUTCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1101;"	d
GPIO_OUTCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2610;"	d
GPIO_OUTCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4719;"	d
GPIO_OUTCLR_PIN17_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5356;"	d
GPIO_OUTCLR_PIN17_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1100;"	d
GPIO_OUTCLR_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2609;"	d
GPIO_OUTCLR_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4718;"	d
GPIO_OUTCLR_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5355;"	d
GPIO_OUTCLR_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1099;"	d
GPIO_OUTCLR_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2608;"	d
GPIO_OUTCLR_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4717;"	d
GPIO_OUTCLR_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5354;"	d
GPIO_OUTCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1098;"	d
GPIO_OUTCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2607;"	d
GPIO_OUTCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4716;"	d
GPIO_OUTCLR_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5353;"	d
GPIO_OUTCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1097;"	d
GPIO_OUTCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2606;"	d
GPIO_OUTCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4715;"	d
GPIO_OUTCLR_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5352;"	d
GPIO_OUTCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1094;"	d
GPIO_OUTCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2603;"	d
GPIO_OUTCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4712;"	d
GPIO_OUTCLR_PIN18_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5349;"	d
GPIO_OUTCLR_PIN18_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1093;"	d
GPIO_OUTCLR_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2602;"	d
GPIO_OUTCLR_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4711;"	d
GPIO_OUTCLR_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5348;"	d
GPIO_OUTCLR_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1092;"	d
GPIO_OUTCLR_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2601;"	d
GPIO_OUTCLR_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4710;"	d
GPIO_OUTCLR_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5347;"	d
GPIO_OUTCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1091;"	d
GPIO_OUTCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2600;"	d
GPIO_OUTCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4709;"	d
GPIO_OUTCLR_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5346;"	d
GPIO_OUTCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1090;"	d
GPIO_OUTCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2599;"	d
GPIO_OUTCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4708;"	d
GPIO_OUTCLR_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5345;"	d
GPIO_OUTCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1087;"	d
GPIO_OUTCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2596;"	d
GPIO_OUTCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4705;"	d
GPIO_OUTCLR_PIN19_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5342;"	d
GPIO_OUTCLR_PIN19_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1086;"	d
GPIO_OUTCLR_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2595;"	d
GPIO_OUTCLR_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4704;"	d
GPIO_OUTCLR_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5341;"	d
GPIO_OUTCLR_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1085;"	d
GPIO_OUTCLR_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2594;"	d
GPIO_OUTCLR_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4703;"	d
GPIO_OUTCLR_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5340;"	d
GPIO_OUTCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1084;"	d
GPIO_OUTCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2593;"	d
GPIO_OUTCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4702;"	d
GPIO_OUTCLR_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5339;"	d
GPIO_OUTCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1083;"	d
GPIO_OUTCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2592;"	d
GPIO_OUTCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4701;"	d
GPIO_OUTCLR_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5338;"	d
GPIO_OUTCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1213;"	d
GPIO_OUTCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2722;"	d
GPIO_OUTCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4831;"	d
GPIO_OUTCLR_PIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5468;"	d
GPIO_OUTCLR_PIN1_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1212;"	d
GPIO_OUTCLR_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2721;"	d
GPIO_OUTCLR_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4830;"	d
GPIO_OUTCLR_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5467;"	d
GPIO_OUTCLR_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1211;"	d
GPIO_OUTCLR_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2720;"	d
GPIO_OUTCLR_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4829;"	d
GPIO_OUTCLR_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5466;"	d
GPIO_OUTCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1210;"	d
GPIO_OUTCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2719;"	d
GPIO_OUTCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4828;"	d
GPIO_OUTCLR_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5465;"	d
GPIO_OUTCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1209;"	d
GPIO_OUTCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2718;"	d
GPIO_OUTCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4827;"	d
GPIO_OUTCLR_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5464;"	d
GPIO_OUTCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1080;"	d
GPIO_OUTCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2589;"	d
GPIO_OUTCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4698;"	d
GPIO_OUTCLR_PIN20_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5335;"	d
GPIO_OUTCLR_PIN20_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1079;"	d
GPIO_OUTCLR_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2588;"	d
GPIO_OUTCLR_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4697;"	d
GPIO_OUTCLR_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5334;"	d
GPIO_OUTCLR_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1078;"	d
GPIO_OUTCLR_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2587;"	d
GPIO_OUTCLR_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4696;"	d
GPIO_OUTCLR_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5333;"	d
GPIO_OUTCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1077;"	d
GPIO_OUTCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2586;"	d
GPIO_OUTCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4695;"	d
GPIO_OUTCLR_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5332;"	d
GPIO_OUTCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1076;"	d
GPIO_OUTCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2585;"	d
GPIO_OUTCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4694;"	d
GPIO_OUTCLR_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5331;"	d
GPIO_OUTCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1073;"	d
GPIO_OUTCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2582;"	d
GPIO_OUTCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4691;"	d
GPIO_OUTCLR_PIN21_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5328;"	d
GPIO_OUTCLR_PIN21_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1072;"	d
GPIO_OUTCLR_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2581;"	d
GPIO_OUTCLR_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4690;"	d
GPIO_OUTCLR_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5327;"	d
GPIO_OUTCLR_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1071;"	d
GPIO_OUTCLR_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2580;"	d
GPIO_OUTCLR_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4689;"	d
GPIO_OUTCLR_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5326;"	d
GPIO_OUTCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1070;"	d
GPIO_OUTCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2579;"	d
GPIO_OUTCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4688;"	d
GPIO_OUTCLR_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5325;"	d
GPIO_OUTCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1069;"	d
GPIO_OUTCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2578;"	d
GPIO_OUTCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4687;"	d
GPIO_OUTCLR_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5324;"	d
GPIO_OUTCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1066;"	d
GPIO_OUTCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2575;"	d
GPIO_OUTCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4684;"	d
GPIO_OUTCLR_PIN22_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5321;"	d
GPIO_OUTCLR_PIN22_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1065;"	d
GPIO_OUTCLR_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2574;"	d
GPIO_OUTCLR_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4683;"	d
GPIO_OUTCLR_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5320;"	d
GPIO_OUTCLR_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1064;"	d
GPIO_OUTCLR_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2573;"	d
GPIO_OUTCLR_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4682;"	d
GPIO_OUTCLR_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5319;"	d
GPIO_OUTCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1063;"	d
GPIO_OUTCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2572;"	d
GPIO_OUTCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4681;"	d
GPIO_OUTCLR_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5318;"	d
GPIO_OUTCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1062;"	d
GPIO_OUTCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2571;"	d
GPIO_OUTCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4680;"	d
GPIO_OUTCLR_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5317;"	d
GPIO_OUTCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1059;"	d
GPIO_OUTCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2568;"	d
GPIO_OUTCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4677;"	d
GPIO_OUTCLR_PIN23_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5314;"	d
GPIO_OUTCLR_PIN23_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1058;"	d
GPIO_OUTCLR_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2567;"	d
GPIO_OUTCLR_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4676;"	d
GPIO_OUTCLR_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5313;"	d
GPIO_OUTCLR_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1057;"	d
GPIO_OUTCLR_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2566;"	d
GPIO_OUTCLR_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4675;"	d
GPIO_OUTCLR_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5312;"	d
GPIO_OUTCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1056;"	d
GPIO_OUTCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2565;"	d
GPIO_OUTCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4674;"	d
GPIO_OUTCLR_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5311;"	d
GPIO_OUTCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1055;"	d
GPIO_OUTCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2564;"	d
GPIO_OUTCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4673;"	d
GPIO_OUTCLR_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5310;"	d
GPIO_OUTCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1052;"	d
GPIO_OUTCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2561;"	d
GPIO_OUTCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4670;"	d
GPIO_OUTCLR_PIN24_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5307;"	d
GPIO_OUTCLR_PIN24_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1051;"	d
GPIO_OUTCLR_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2560;"	d
GPIO_OUTCLR_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4669;"	d
GPIO_OUTCLR_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5306;"	d
GPIO_OUTCLR_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1050;"	d
GPIO_OUTCLR_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2559;"	d
GPIO_OUTCLR_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4668;"	d
GPIO_OUTCLR_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5305;"	d
GPIO_OUTCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1049;"	d
GPIO_OUTCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2558;"	d
GPIO_OUTCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4667;"	d
GPIO_OUTCLR_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5304;"	d
GPIO_OUTCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1048;"	d
GPIO_OUTCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2557;"	d
GPIO_OUTCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4666;"	d
GPIO_OUTCLR_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5303;"	d
GPIO_OUTCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1045;"	d
GPIO_OUTCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2554;"	d
GPIO_OUTCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4663;"	d
GPIO_OUTCLR_PIN25_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5300;"	d
GPIO_OUTCLR_PIN25_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1044;"	d
GPIO_OUTCLR_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2553;"	d
GPIO_OUTCLR_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4662;"	d
GPIO_OUTCLR_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5299;"	d
GPIO_OUTCLR_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1043;"	d
GPIO_OUTCLR_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2552;"	d
GPIO_OUTCLR_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4661;"	d
GPIO_OUTCLR_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5298;"	d
GPIO_OUTCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1042;"	d
GPIO_OUTCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2551;"	d
GPIO_OUTCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4660;"	d
GPIO_OUTCLR_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5297;"	d
GPIO_OUTCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1041;"	d
GPIO_OUTCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2550;"	d
GPIO_OUTCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4659;"	d
GPIO_OUTCLR_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5296;"	d
GPIO_OUTCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1038;"	d
GPIO_OUTCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2547;"	d
GPIO_OUTCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4656;"	d
GPIO_OUTCLR_PIN26_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5293;"	d
GPIO_OUTCLR_PIN26_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1037;"	d
GPIO_OUTCLR_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2546;"	d
GPIO_OUTCLR_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4655;"	d
GPIO_OUTCLR_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5292;"	d
GPIO_OUTCLR_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1036;"	d
GPIO_OUTCLR_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2545;"	d
GPIO_OUTCLR_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4654;"	d
GPIO_OUTCLR_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5291;"	d
GPIO_OUTCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1035;"	d
GPIO_OUTCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2544;"	d
GPIO_OUTCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4653;"	d
GPIO_OUTCLR_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5290;"	d
GPIO_OUTCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1034;"	d
GPIO_OUTCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2543;"	d
GPIO_OUTCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4652;"	d
GPIO_OUTCLR_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5289;"	d
GPIO_OUTCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1031;"	d
GPIO_OUTCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2540;"	d
GPIO_OUTCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4649;"	d
GPIO_OUTCLR_PIN27_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5286;"	d
GPIO_OUTCLR_PIN27_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1030;"	d
GPIO_OUTCLR_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2539;"	d
GPIO_OUTCLR_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4648;"	d
GPIO_OUTCLR_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5285;"	d
GPIO_OUTCLR_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1029;"	d
GPIO_OUTCLR_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2538;"	d
GPIO_OUTCLR_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4647;"	d
GPIO_OUTCLR_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5284;"	d
GPIO_OUTCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1028;"	d
GPIO_OUTCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2537;"	d
GPIO_OUTCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4646;"	d
GPIO_OUTCLR_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5283;"	d
GPIO_OUTCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1027;"	d
GPIO_OUTCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2536;"	d
GPIO_OUTCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4645;"	d
GPIO_OUTCLR_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5282;"	d
GPIO_OUTCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1024;"	d
GPIO_OUTCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2533;"	d
GPIO_OUTCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4642;"	d
GPIO_OUTCLR_PIN28_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5279;"	d
GPIO_OUTCLR_PIN28_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1023;"	d
GPIO_OUTCLR_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2532;"	d
GPIO_OUTCLR_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4641;"	d
GPIO_OUTCLR_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5278;"	d
GPIO_OUTCLR_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1022;"	d
GPIO_OUTCLR_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2531;"	d
GPIO_OUTCLR_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4640;"	d
GPIO_OUTCLR_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5277;"	d
GPIO_OUTCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1021;"	d
GPIO_OUTCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2530;"	d
GPIO_OUTCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4639;"	d
GPIO_OUTCLR_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5276;"	d
GPIO_OUTCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1020;"	d
GPIO_OUTCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2529;"	d
GPIO_OUTCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4638;"	d
GPIO_OUTCLR_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5275;"	d
GPIO_OUTCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1017;"	d
GPIO_OUTCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2526;"	d
GPIO_OUTCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4635;"	d
GPIO_OUTCLR_PIN29_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5272;"	d
GPIO_OUTCLR_PIN29_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1016;"	d
GPIO_OUTCLR_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2525;"	d
GPIO_OUTCLR_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4634;"	d
GPIO_OUTCLR_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5271;"	d
GPIO_OUTCLR_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1015;"	d
GPIO_OUTCLR_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2524;"	d
GPIO_OUTCLR_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4633;"	d
GPIO_OUTCLR_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5270;"	d
GPIO_OUTCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1014;"	d
GPIO_OUTCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2523;"	d
GPIO_OUTCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4632;"	d
GPIO_OUTCLR_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5269;"	d
GPIO_OUTCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1013;"	d
GPIO_OUTCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2522;"	d
GPIO_OUTCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4631;"	d
GPIO_OUTCLR_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5268;"	d
GPIO_OUTCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1206;"	d
GPIO_OUTCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2715;"	d
GPIO_OUTCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4824;"	d
GPIO_OUTCLR_PIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5461;"	d
GPIO_OUTCLR_PIN2_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1205;"	d
GPIO_OUTCLR_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2714;"	d
GPIO_OUTCLR_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4823;"	d
GPIO_OUTCLR_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5460;"	d
GPIO_OUTCLR_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1204;"	d
GPIO_OUTCLR_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2713;"	d
GPIO_OUTCLR_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4822;"	d
GPIO_OUTCLR_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5459;"	d
GPIO_OUTCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1203;"	d
GPIO_OUTCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2712;"	d
GPIO_OUTCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4821;"	d
GPIO_OUTCLR_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5458;"	d
GPIO_OUTCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1202;"	d
GPIO_OUTCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2711;"	d
GPIO_OUTCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4820;"	d
GPIO_OUTCLR_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5457;"	d
GPIO_OUTCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1010;"	d
GPIO_OUTCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2519;"	d
GPIO_OUTCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4628;"	d
GPIO_OUTCLR_PIN30_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5265;"	d
GPIO_OUTCLR_PIN30_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1009;"	d
GPIO_OUTCLR_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2518;"	d
GPIO_OUTCLR_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4627;"	d
GPIO_OUTCLR_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5264;"	d
GPIO_OUTCLR_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1008;"	d
GPIO_OUTCLR_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2517;"	d
GPIO_OUTCLR_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4626;"	d
GPIO_OUTCLR_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5263;"	d
GPIO_OUTCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1007;"	d
GPIO_OUTCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2516;"	d
GPIO_OUTCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4625;"	d
GPIO_OUTCLR_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5262;"	d
GPIO_OUTCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1006;"	d
GPIO_OUTCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2515;"	d
GPIO_OUTCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4624;"	d
GPIO_OUTCLR_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5261;"	d
GPIO_OUTCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1003;"	d
GPIO_OUTCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2512;"	d
GPIO_OUTCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4621;"	d
GPIO_OUTCLR_PIN31_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5258;"	d
GPIO_OUTCLR_PIN31_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1002;"	d
GPIO_OUTCLR_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2511;"	d
GPIO_OUTCLR_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4620;"	d
GPIO_OUTCLR_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5257;"	d
GPIO_OUTCLR_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1001;"	d
GPIO_OUTCLR_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2510;"	d
GPIO_OUTCLR_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4619;"	d
GPIO_OUTCLR_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5256;"	d
GPIO_OUTCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1000;"	d
GPIO_OUTCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2509;"	d
GPIO_OUTCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4618;"	d
GPIO_OUTCLR_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5255;"	d
GPIO_OUTCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	999;"	d
GPIO_OUTCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2508;"	d
GPIO_OUTCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4617;"	d
GPIO_OUTCLR_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5254;"	d
GPIO_OUTCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1199;"	d
GPIO_OUTCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2708;"	d
GPIO_OUTCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4817;"	d
GPIO_OUTCLR_PIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5454;"	d
GPIO_OUTCLR_PIN3_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1198;"	d
GPIO_OUTCLR_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2707;"	d
GPIO_OUTCLR_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4816;"	d
GPIO_OUTCLR_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5453;"	d
GPIO_OUTCLR_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1197;"	d
GPIO_OUTCLR_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2706;"	d
GPIO_OUTCLR_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4815;"	d
GPIO_OUTCLR_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5452;"	d
GPIO_OUTCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1196;"	d
GPIO_OUTCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2705;"	d
GPIO_OUTCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4814;"	d
GPIO_OUTCLR_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5451;"	d
GPIO_OUTCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1195;"	d
GPIO_OUTCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2704;"	d
GPIO_OUTCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4813;"	d
GPIO_OUTCLR_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5450;"	d
GPIO_OUTCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1192;"	d
GPIO_OUTCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2701;"	d
GPIO_OUTCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4810;"	d
GPIO_OUTCLR_PIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5447;"	d
GPIO_OUTCLR_PIN4_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1191;"	d
GPIO_OUTCLR_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2700;"	d
GPIO_OUTCLR_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4809;"	d
GPIO_OUTCLR_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5446;"	d
GPIO_OUTCLR_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1190;"	d
GPIO_OUTCLR_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2699;"	d
GPIO_OUTCLR_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4808;"	d
GPIO_OUTCLR_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5445;"	d
GPIO_OUTCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1189;"	d
GPIO_OUTCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2698;"	d
GPIO_OUTCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4807;"	d
GPIO_OUTCLR_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5444;"	d
GPIO_OUTCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1188;"	d
GPIO_OUTCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2697;"	d
GPIO_OUTCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4806;"	d
GPIO_OUTCLR_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5443;"	d
GPIO_OUTCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1185;"	d
GPIO_OUTCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2694;"	d
GPIO_OUTCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4803;"	d
GPIO_OUTCLR_PIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5440;"	d
GPIO_OUTCLR_PIN5_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1184;"	d
GPIO_OUTCLR_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2693;"	d
GPIO_OUTCLR_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4802;"	d
GPIO_OUTCLR_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5439;"	d
GPIO_OUTCLR_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1183;"	d
GPIO_OUTCLR_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2692;"	d
GPIO_OUTCLR_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4801;"	d
GPIO_OUTCLR_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5438;"	d
GPIO_OUTCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1182;"	d
GPIO_OUTCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2691;"	d
GPIO_OUTCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4800;"	d
GPIO_OUTCLR_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5437;"	d
GPIO_OUTCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1181;"	d
GPIO_OUTCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2690;"	d
GPIO_OUTCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4799;"	d
GPIO_OUTCLR_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5436;"	d
GPIO_OUTCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1178;"	d
GPIO_OUTCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2687;"	d
GPIO_OUTCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4796;"	d
GPIO_OUTCLR_PIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5433;"	d
GPIO_OUTCLR_PIN6_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1177;"	d
GPIO_OUTCLR_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2686;"	d
GPIO_OUTCLR_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4795;"	d
GPIO_OUTCLR_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5432;"	d
GPIO_OUTCLR_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1176;"	d
GPIO_OUTCLR_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2685;"	d
GPIO_OUTCLR_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4794;"	d
GPIO_OUTCLR_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5431;"	d
GPIO_OUTCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1175;"	d
GPIO_OUTCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2684;"	d
GPIO_OUTCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4793;"	d
GPIO_OUTCLR_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5430;"	d
GPIO_OUTCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1174;"	d
GPIO_OUTCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2683;"	d
GPIO_OUTCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4792;"	d
GPIO_OUTCLR_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5429;"	d
GPIO_OUTCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1171;"	d
GPIO_OUTCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2680;"	d
GPIO_OUTCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4789;"	d
GPIO_OUTCLR_PIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5426;"	d
GPIO_OUTCLR_PIN7_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1170;"	d
GPIO_OUTCLR_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2679;"	d
GPIO_OUTCLR_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4788;"	d
GPIO_OUTCLR_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5425;"	d
GPIO_OUTCLR_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1169;"	d
GPIO_OUTCLR_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2678;"	d
GPIO_OUTCLR_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4787;"	d
GPIO_OUTCLR_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5424;"	d
GPIO_OUTCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1168;"	d
GPIO_OUTCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2677;"	d
GPIO_OUTCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4786;"	d
GPIO_OUTCLR_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5423;"	d
GPIO_OUTCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1167;"	d
GPIO_OUTCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2676;"	d
GPIO_OUTCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4785;"	d
GPIO_OUTCLR_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5422;"	d
GPIO_OUTCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1164;"	d
GPIO_OUTCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2673;"	d
GPIO_OUTCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4782;"	d
GPIO_OUTCLR_PIN8_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5419;"	d
GPIO_OUTCLR_PIN8_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1163;"	d
GPIO_OUTCLR_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2672;"	d
GPIO_OUTCLR_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4781;"	d
GPIO_OUTCLR_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5418;"	d
GPIO_OUTCLR_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1162;"	d
GPIO_OUTCLR_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2671;"	d
GPIO_OUTCLR_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4780;"	d
GPIO_OUTCLR_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5417;"	d
GPIO_OUTCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1161;"	d
GPIO_OUTCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2670;"	d
GPIO_OUTCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4779;"	d
GPIO_OUTCLR_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5416;"	d
GPIO_OUTCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1160;"	d
GPIO_OUTCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2669;"	d
GPIO_OUTCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4778;"	d
GPIO_OUTCLR_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5415;"	d
GPIO_OUTCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1157;"	d
GPIO_OUTCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2666;"	d
GPIO_OUTCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4775;"	d
GPIO_OUTCLR_PIN9_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5412;"	d
GPIO_OUTCLR_PIN9_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1156;"	d
GPIO_OUTCLR_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2665;"	d
GPIO_OUTCLR_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4774;"	d
GPIO_OUTCLR_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5411;"	d
GPIO_OUTCLR_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1155;"	d
GPIO_OUTCLR_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2664;"	d
GPIO_OUTCLR_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4773;"	d
GPIO_OUTCLR_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5410;"	d
GPIO_OUTCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1154;"	d
GPIO_OUTCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2663;"	d
GPIO_OUTCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4772;"	d
GPIO_OUTCLR_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5409;"	d
GPIO_OUTCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	1153;"	d
GPIO_OUTCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2662;"	d
GPIO_OUTCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4771;"	d
GPIO_OUTCLR_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5408;"	d
GPIO_OUTSET_PIN0_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	992;"	d
GPIO_OUTSET_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2501;"	d
GPIO_OUTSET_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4610;"	d
GPIO_OUTSET_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5247;"	d
GPIO_OUTSET_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	991;"	d
GPIO_OUTSET_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2500;"	d
GPIO_OUTSET_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4609;"	d
GPIO_OUTSET_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5246;"	d
GPIO_OUTSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	990;"	d
GPIO_OUTSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2499;"	d
GPIO_OUTSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4608;"	d
GPIO_OUTSET_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5245;"	d
GPIO_OUTSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	989;"	d
GPIO_OUTSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2498;"	d
GPIO_OUTSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4607;"	d
GPIO_OUTSET_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5244;"	d
GPIO_OUTSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	993;"	d
GPIO_OUTSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2502;"	d
GPIO_OUTSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4611;"	d
GPIO_OUTSET_PIN0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5248;"	d
GPIO_OUTSET_PIN10_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	922;"	d
GPIO_OUTSET_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2431;"	d
GPIO_OUTSET_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4540;"	d
GPIO_OUTSET_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5177;"	d
GPIO_OUTSET_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	921;"	d
GPIO_OUTSET_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2430;"	d
GPIO_OUTSET_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4539;"	d
GPIO_OUTSET_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5176;"	d
GPIO_OUTSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	920;"	d
GPIO_OUTSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2429;"	d
GPIO_OUTSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4538;"	d
GPIO_OUTSET_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5175;"	d
GPIO_OUTSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	919;"	d
GPIO_OUTSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2428;"	d
GPIO_OUTSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4537;"	d
GPIO_OUTSET_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5174;"	d
GPIO_OUTSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	923;"	d
GPIO_OUTSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2432;"	d
GPIO_OUTSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4541;"	d
GPIO_OUTSET_PIN10_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5178;"	d
GPIO_OUTSET_PIN11_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	915;"	d
GPIO_OUTSET_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2424;"	d
GPIO_OUTSET_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4533;"	d
GPIO_OUTSET_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5170;"	d
GPIO_OUTSET_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	914;"	d
GPIO_OUTSET_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2423;"	d
GPIO_OUTSET_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4532;"	d
GPIO_OUTSET_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5169;"	d
GPIO_OUTSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	913;"	d
GPIO_OUTSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2422;"	d
GPIO_OUTSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4531;"	d
GPIO_OUTSET_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5168;"	d
GPIO_OUTSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	912;"	d
GPIO_OUTSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2421;"	d
GPIO_OUTSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4530;"	d
GPIO_OUTSET_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5167;"	d
GPIO_OUTSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	916;"	d
GPIO_OUTSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2425;"	d
GPIO_OUTSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4534;"	d
GPIO_OUTSET_PIN11_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5171;"	d
GPIO_OUTSET_PIN12_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	908;"	d
GPIO_OUTSET_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2417;"	d
GPIO_OUTSET_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4526;"	d
GPIO_OUTSET_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5163;"	d
GPIO_OUTSET_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	907;"	d
GPIO_OUTSET_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2416;"	d
GPIO_OUTSET_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4525;"	d
GPIO_OUTSET_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5162;"	d
GPIO_OUTSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	906;"	d
GPIO_OUTSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2415;"	d
GPIO_OUTSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4524;"	d
GPIO_OUTSET_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5161;"	d
GPIO_OUTSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	905;"	d
GPIO_OUTSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2414;"	d
GPIO_OUTSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4523;"	d
GPIO_OUTSET_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5160;"	d
GPIO_OUTSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	909;"	d
GPIO_OUTSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2418;"	d
GPIO_OUTSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4527;"	d
GPIO_OUTSET_PIN12_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5164;"	d
GPIO_OUTSET_PIN13_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	901;"	d
GPIO_OUTSET_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2410;"	d
GPIO_OUTSET_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4519;"	d
GPIO_OUTSET_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5156;"	d
GPIO_OUTSET_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	900;"	d
GPIO_OUTSET_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2409;"	d
GPIO_OUTSET_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4518;"	d
GPIO_OUTSET_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5155;"	d
GPIO_OUTSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	899;"	d
GPIO_OUTSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2408;"	d
GPIO_OUTSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4517;"	d
GPIO_OUTSET_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5154;"	d
GPIO_OUTSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	898;"	d
GPIO_OUTSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2407;"	d
GPIO_OUTSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4516;"	d
GPIO_OUTSET_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5153;"	d
GPIO_OUTSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	902;"	d
GPIO_OUTSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2411;"	d
GPIO_OUTSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4520;"	d
GPIO_OUTSET_PIN13_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5157;"	d
GPIO_OUTSET_PIN14_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	894;"	d
GPIO_OUTSET_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2403;"	d
GPIO_OUTSET_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4512;"	d
GPIO_OUTSET_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5149;"	d
GPIO_OUTSET_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	893;"	d
GPIO_OUTSET_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2402;"	d
GPIO_OUTSET_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4511;"	d
GPIO_OUTSET_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5148;"	d
GPIO_OUTSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	892;"	d
GPIO_OUTSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2401;"	d
GPIO_OUTSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4510;"	d
GPIO_OUTSET_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5147;"	d
GPIO_OUTSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	891;"	d
GPIO_OUTSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2400;"	d
GPIO_OUTSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4509;"	d
GPIO_OUTSET_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5146;"	d
GPIO_OUTSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	895;"	d
GPIO_OUTSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2404;"	d
GPIO_OUTSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4513;"	d
GPIO_OUTSET_PIN14_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5150;"	d
GPIO_OUTSET_PIN15_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	887;"	d
GPIO_OUTSET_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2396;"	d
GPIO_OUTSET_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4505;"	d
GPIO_OUTSET_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5142;"	d
GPIO_OUTSET_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	886;"	d
GPIO_OUTSET_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2395;"	d
GPIO_OUTSET_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4504;"	d
GPIO_OUTSET_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5141;"	d
GPIO_OUTSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	885;"	d
GPIO_OUTSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2394;"	d
GPIO_OUTSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4503;"	d
GPIO_OUTSET_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5140;"	d
GPIO_OUTSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	884;"	d
GPIO_OUTSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2393;"	d
GPIO_OUTSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4502;"	d
GPIO_OUTSET_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5139;"	d
GPIO_OUTSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	888;"	d
GPIO_OUTSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2397;"	d
GPIO_OUTSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4506;"	d
GPIO_OUTSET_PIN15_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5143;"	d
GPIO_OUTSET_PIN16_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	880;"	d
GPIO_OUTSET_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2389;"	d
GPIO_OUTSET_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4498;"	d
GPIO_OUTSET_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5135;"	d
GPIO_OUTSET_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	879;"	d
GPIO_OUTSET_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2388;"	d
GPIO_OUTSET_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4497;"	d
GPIO_OUTSET_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5134;"	d
GPIO_OUTSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	878;"	d
GPIO_OUTSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2387;"	d
GPIO_OUTSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4496;"	d
GPIO_OUTSET_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5133;"	d
GPIO_OUTSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	877;"	d
GPIO_OUTSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2386;"	d
GPIO_OUTSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4495;"	d
GPIO_OUTSET_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5132;"	d
GPIO_OUTSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	881;"	d
GPIO_OUTSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2390;"	d
GPIO_OUTSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4499;"	d
GPIO_OUTSET_PIN16_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5136;"	d
GPIO_OUTSET_PIN17_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	873;"	d
GPIO_OUTSET_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2382;"	d
GPIO_OUTSET_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4491;"	d
GPIO_OUTSET_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5128;"	d
GPIO_OUTSET_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	872;"	d
GPIO_OUTSET_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2381;"	d
GPIO_OUTSET_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4490;"	d
GPIO_OUTSET_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5127;"	d
GPIO_OUTSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	871;"	d
GPIO_OUTSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2380;"	d
GPIO_OUTSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4489;"	d
GPIO_OUTSET_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5126;"	d
GPIO_OUTSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	870;"	d
GPIO_OUTSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2379;"	d
GPIO_OUTSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4488;"	d
GPIO_OUTSET_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5125;"	d
GPIO_OUTSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	874;"	d
GPIO_OUTSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2383;"	d
GPIO_OUTSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4492;"	d
GPIO_OUTSET_PIN17_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5129;"	d
GPIO_OUTSET_PIN18_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	866;"	d
GPIO_OUTSET_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2375;"	d
GPIO_OUTSET_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4484;"	d
GPIO_OUTSET_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5121;"	d
GPIO_OUTSET_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	865;"	d
GPIO_OUTSET_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2374;"	d
GPIO_OUTSET_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4483;"	d
GPIO_OUTSET_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5120;"	d
GPIO_OUTSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	864;"	d
GPIO_OUTSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2373;"	d
GPIO_OUTSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4482;"	d
GPIO_OUTSET_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5119;"	d
GPIO_OUTSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	863;"	d
GPIO_OUTSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2372;"	d
GPIO_OUTSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4481;"	d
GPIO_OUTSET_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5118;"	d
GPIO_OUTSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	867;"	d
GPIO_OUTSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2376;"	d
GPIO_OUTSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4485;"	d
GPIO_OUTSET_PIN18_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5122;"	d
GPIO_OUTSET_PIN19_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	859;"	d
GPIO_OUTSET_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2368;"	d
GPIO_OUTSET_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4477;"	d
GPIO_OUTSET_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5114;"	d
GPIO_OUTSET_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	858;"	d
GPIO_OUTSET_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2367;"	d
GPIO_OUTSET_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4476;"	d
GPIO_OUTSET_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5113;"	d
GPIO_OUTSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	857;"	d
GPIO_OUTSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2366;"	d
GPIO_OUTSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4475;"	d
GPIO_OUTSET_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5112;"	d
GPIO_OUTSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	856;"	d
GPIO_OUTSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2365;"	d
GPIO_OUTSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4474;"	d
GPIO_OUTSET_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5111;"	d
GPIO_OUTSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	860;"	d
GPIO_OUTSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2369;"	d
GPIO_OUTSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4478;"	d
GPIO_OUTSET_PIN19_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5115;"	d
GPIO_OUTSET_PIN1_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	985;"	d
GPIO_OUTSET_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2494;"	d
GPIO_OUTSET_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4603;"	d
GPIO_OUTSET_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5240;"	d
GPIO_OUTSET_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	984;"	d
GPIO_OUTSET_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2493;"	d
GPIO_OUTSET_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4602;"	d
GPIO_OUTSET_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5239;"	d
GPIO_OUTSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	983;"	d
GPIO_OUTSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2492;"	d
GPIO_OUTSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4601;"	d
GPIO_OUTSET_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5238;"	d
GPIO_OUTSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	982;"	d
GPIO_OUTSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2491;"	d
GPIO_OUTSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4600;"	d
GPIO_OUTSET_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5237;"	d
GPIO_OUTSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	986;"	d
GPIO_OUTSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2495;"	d
GPIO_OUTSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4604;"	d
GPIO_OUTSET_PIN1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5241;"	d
GPIO_OUTSET_PIN20_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	852;"	d
GPIO_OUTSET_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2361;"	d
GPIO_OUTSET_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4470;"	d
GPIO_OUTSET_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5107;"	d
GPIO_OUTSET_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	851;"	d
GPIO_OUTSET_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2360;"	d
GPIO_OUTSET_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4469;"	d
GPIO_OUTSET_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5106;"	d
GPIO_OUTSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	850;"	d
GPIO_OUTSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2359;"	d
GPIO_OUTSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4468;"	d
GPIO_OUTSET_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5105;"	d
GPIO_OUTSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	849;"	d
GPIO_OUTSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2358;"	d
GPIO_OUTSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4467;"	d
GPIO_OUTSET_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5104;"	d
GPIO_OUTSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	853;"	d
GPIO_OUTSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2362;"	d
GPIO_OUTSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4471;"	d
GPIO_OUTSET_PIN20_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5108;"	d
GPIO_OUTSET_PIN21_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	845;"	d
GPIO_OUTSET_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2354;"	d
GPIO_OUTSET_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4463;"	d
GPIO_OUTSET_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5100;"	d
GPIO_OUTSET_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	844;"	d
GPIO_OUTSET_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2353;"	d
GPIO_OUTSET_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4462;"	d
GPIO_OUTSET_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5099;"	d
GPIO_OUTSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	843;"	d
GPIO_OUTSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2352;"	d
GPIO_OUTSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4461;"	d
GPIO_OUTSET_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5098;"	d
GPIO_OUTSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	842;"	d
GPIO_OUTSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2351;"	d
GPIO_OUTSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4460;"	d
GPIO_OUTSET_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5097;"	d
GPIO_OUTSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	846;"	d
GPIO_OUTSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2355;"	d
GPIO_OUTSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4464;"	d
GPIO_OUTSET_PIN21_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5101;"	d
GPIO_OUTSET_PIN22_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	838;"	d
GPIO_OUTSET_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2347;"	d
GPIO_OUTSET_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4456;"	d
GPIO_OUTSET_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5093;"	d
GPIO_OUTSET_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	837;"	d
GPIO_OUTSET_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2346;"	d
GPIO_OUTSET_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4455;"	d
GPIO_OUTSET_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5092;"	d
GPIO_OUTSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	836;"	d
GPIO_OUTSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2345;"	d
GPIO_OUTSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4454;"	d
GPIO_OUTSET_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5091;"	d
GPIO_OUTSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	835;"	d
GPIO_OUTSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2344;"	d
GPIO_OUTSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4453;"	d
GPIO_OUTSET_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5090;"	d
GPIO_OUTSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	839;"	d
GPIO_OUTSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2348;"	d
GPIO_OUTSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4457;"	d
GPIO_OUTSET_PIN22_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5094;"	d
GPIO_OUTSET_PIN23_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	831;"	d
GPIO_OUTSET_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2340;"	d
GPIO_OUTSET_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4449;"	d
GPIO_OUTSET_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5086;"	d
GPIO_OUTSET_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	830;"	d
GPIO_OUTSET_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2339;"	d
GPIO_OUTSET_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4448;"	d
GPIO_OUTSET_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5085;"	d
GPIO_OUTSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	829;"	d
GPIO_OUTSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2338;"	d
GPIO_OUTSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4447;"	d
GPIO_OUTSET_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5084;"	d
GPIO_OUTSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	828;"	d
GPIO_OUTSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2337;"	d
GPIO_OUTSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4446;"	d
GPIO_OUTSET_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5083;"	d
GPIO_OUTSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	832;"	d
GPIO_OUTSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2341;"	d
GPIO_OUTSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4450;"	d
GPIO_OUTSET_PIN23_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5087;"	d
GPIO_OUTSET_PIN24_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	824;"	d
GPIO_OUTSET_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2333;"	d
GPIO_OUTSET_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4442;"	d
GPIO_OUTSET_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5079;"	d
GPIO_OUTSET_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	823;"	d
GPIO_OUTSET_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2332;"	d
GPIO_OUTSET_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4441;"	d
GPIO_OUTSET_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5078;"	d
GPIO_OUTSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	822;"	d
GPIO_OUTSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2331;"	d
GPIO_OUTSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4440;"	d
GPIO_OUTSET_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5077;"	d
GPIO_OUTSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	821;"	d
GPIO_OUTSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2330;"	d
GPIO_OUTSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4439;"	d
GPIO_OUTSET_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5076;"	d
GPIO_OUTSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	825;"	d
GPIO_OUTSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2334;"	d
GPIO_OUTSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4443;"	d
GPIO_OUTSET_PIN24_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5080;"	d
GPIO_OUTSET_PIN25_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	817;"	d
GPIO_OUTSET_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2326;"	d
GPIO_OUTSET_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4435;"	d
GPIO_OUTSET_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5072;"	d
GPIO_OUTSET_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	816;"	d
GPIO_OUTSET_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2325;"	d
GPIO_OUTSET_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4434;"	d
GPIO_OUTSET_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5071;"	d
GPIO_OUTSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	815;"	d
GPIO_OUTSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2324;"	d
GPIO_OUTSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4433;"	d
GPIO_OUTSET_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5070;"	d
GPIO_OUTSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	814;"	d
GPIO_OUTSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2323;"	d
GPIO_OUTSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4432;"	d
GPIO_OUTSET_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5069;"	d
GPIO_OUTSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	818;"	d
GPIO_OUTSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2327;"	d
GPIO_OUTSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4436;"	d
GPIO_OUTSET_PIN25_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5073;"	d
GPIO_OUTSET_PIN26_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	810;"	d
GPIO_OUTSET_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2319;"	d
GPIO_OUTSET_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4428;"	d
GPIO_OUTSET_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5065;"	d
GPIO_OUTSET_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	809;"	d
GPIO_OUTSET_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2318;"	d
GPIO_OUTSET_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4427;"	d
GPIO_OUTSET_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5064;"	d
GPIO_OUTSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	808;"	d
GPIO_OUTSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2317;"	d
GPIO_OUTSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4426;"	d
GPIO_OUTSET_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5063;"	d
GPIO_OUTSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	807;"	d
GPIO_OUTSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2316;"	d
GPIO_OUTSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4425;"	d
GPIO_OUTSET_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5062;"	d
GPIO_OUTSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	811;"	d
GPIO_OUTSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2320;"	d
GPIO_OUTSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4429;"	d
GPIO_OUTSET_PIN26_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5066;"	d
GPIO_OUTSET_PIN27_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	803;"	d
GPIO_OUTSET_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2312;"	d
GPIO_OUTSET_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4421;"	d
GPIO_OUTSET_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5058;"	d
GPIO_OUTSET_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	802;"	d
GPIO_OUTSET_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2311;"	d
GPIO_OUTSET_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4420;"	d
GPIO_OUTSET_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5057;"	d
GPIO_OUTSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	801;"	d
GPIO_OUTSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2310;"	d
GPIO_OUTSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4419;"	d
GPIO_OUTSET_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5056;"	d
GPIO_OUTSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	800;"	d
GPIO_OUTSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2309;"	d
GPIO_OUTSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4418;"	d
GPIO_OUTSET_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5055;"	d
GPIO_OUTSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	804;"	d
GPIO_OUTSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2313;"	d
GPIO_OUTSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4422;"	d
GPIO_OUTSET_PIN27_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5059;"	d
GPIO_OUTSET_PIN28_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	796;"	d
GPIO_OUTSET_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2305;"	d
GPIO_OUTSET_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4414;"	d
GPIO_OUTSET_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5051;"	d
GPIO_OUTSET_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	795;"	d
GPIO_OUTSET_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2304;"	d
GPIO_OUTSET_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4413;"	d
GPIO_OUTSET_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5050;"	d
GPIO_OUTSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	794;"	d
GPIO_OUTSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2303;"	d
GPIO_OUTSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4412;"	d
GPIO_OUTSET_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5049;"	d
GPIO_OUTSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	793;"	d
GPIO_OUTSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2302;"	d
GPIO_OUTSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4411;"	d
GPIO_OUTSET_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5048;"	d
GPIO_OUTSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	797;"	d
GPIO_OUTSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2306;"	d
GPIO_OUTSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4415;"	d
GPIO_OUTSET_PIN28_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5052;"	d
GPIO_OUTSET_PIN29_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	789;"	d
GPIO_OUTSET_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2298;"	d
GPIO_OUTSET_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4407;"	d
GPIO_OUTSET_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5044;"	d
GPIO_OUTSET_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	788;"	d
GPIO_OUTSET_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2297;"	d
GPIO_OUTSET_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4406;"	d
GPIO_OUTSET_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5043;"	d
GPIO_OUTSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	787;"	d
GPIO_OUTSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2296;"	d
GPIO_OUTSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4405;"	d
GPIO_OUTSET_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5042;"	d
GPIO_OUTSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	786;"	d
GPIO_OUTSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2295;"	d
GPIO_OUTSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4404;"	d
GPIO_OUTSET_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5041;"	d
GPIO_OUTSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	790;"	d
GPIO_OUTSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2299;"	d
GPIO_OUTSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4408;"	d
GPIO_OUTSET_PIN29_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5045;"	d
GPIO_OUTSET_PIN2_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	978;"	d
GPIO_OUTSET_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2487;"	d
GPIO_OUTSET_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4596;"	d
GPIO_OUTSET_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5233;"	d
GPIO_OUTSET_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	977;"	d
GPIO_OUTSET_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2486;"	d
GPIO_OUTSET_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4595;"	d
GPIO_OUTSET_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5232;"	d
GPIO_OUTSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	976;"	d
GPIO_OUTSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2485;"	d
GPIO_OUTSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4594;"	d
GPIO_OUTSET_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5231;"	d
GPIO_OUTSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	975;"	d
GPIO_OUTSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2484;"	d
GPIO_OUTSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4593;"	d
GPIO_OUTSET_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5230;"	d
GPIO_OUTSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	979;"	d
GPIO_OUTSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2488;"	d
GPIO_OUTSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4597;"	d
GPIO_OUTSET_PIN2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5234;"	d
GPIO_OUTSET_PIN30_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	782;"	d
GPIO_OUTSET_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2291;"	d
GPIO_OUTSET_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4400;"	d
GPIO_OUTSET_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5037;"	d
GPIO_OUTSET_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	781;"	d
GPIO_OUTSET_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2290;"	d
GPIO_OUTSET_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4399;"	d
GPIO_OUTSET_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5036;"	d
GPIO_OUTSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	780;"	d
GPIO_OUTSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2289;"	d
GPIO_OUTSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4398;"	d
GPIO_OUTSET_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5035;"	d
GPIO_OUTSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	779;"	d
GPIO_OUTSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2288;"	d
GPIO_OUTSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4397;"	d
GPIO_OUTSET_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5034;"	d
GPIO_OUTSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	783;"	d
GPIO_OUTSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2292;"	d
GPIO_OUTSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4401;"	d
GPIO_OUTSET_PIN30_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5038;"	d
GPIO_OUTSET_PIN31_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	775;"	d
GPIO_OUTSET_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2284;"	d
GPIO_OUTSET_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4393;"	d
GPIO_OUTSET_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5030;"	d
GPIO_OUTSET_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	774;"	d
GPIO_OUTSET_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2283;"	d
GPIO_OUTSET_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4392;"	d
GPIO_OUTSET_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5029;"	d
GPIO_OUTSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	773;"	d
GPIO_OUTSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2282;"	d
GPIO_OUTSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4391;"	d
GPIO_OUTSET_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5028;"	d
GPIO_OUTSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	772;"	d
GPIO_OUTSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2281;"	d
GPIO_OUTSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4390;"	d
GPIO_OUTSET_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5027;"	d
GPIO_OUTSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	776;"	d
GPIO_OUTSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2285;"	d
GPIO_OUTSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4394;"	d
GPIO_OUTSET_PIN31_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5031;"	d
GPIO_OUTSET_PIN3_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	971;"	d
GPIO_OUTSET_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2480;"	d
GPIO_OUTSET_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4589;"	d
GPIO_OUTSET_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5226;"	d
GPIO_OUTSET_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	970;"	d
GPIO_OUTSET_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2479;"	d
GPIO_OUTSET_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4588;"	d
GPIO_OUTSET_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5225;"	d
GPIO_OUTSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	969;"	d
GPIO_OUTSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2478;"	d
GPIO_OUTSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4587;"	d
GPIO_OUTSET_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5224;"	d
GPIO_OUTSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	968;"	d
GPIO_OUTSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2477;"	d
GPIO_OUTSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4586;"	d
GPIO_OUTSET_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5223;"	d
GPIO_OUTSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	972;"	d
GPIO_OUTSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2481;"	d
GPIO_OUTSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4590;"	d
GPIO_OUTSET_PIN3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5227;"	d
GPIO_OUTSET_PIN4_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	964;"	d
GPIO_OUTSET_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2473;"	d
GPIO_OUTSET_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4582;"	d
GPIO_OUTSET_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5219;"	d
GPIO_OUTSET_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	963;"	d
GPIO_OUTSET_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2472;"	d
GPIO_OUTSET_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4581;"	d
GPIO_OUTSET_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5218;"	d
GPIO_OUTSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	962;"	d
GPIO_OUTSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2471;"	d
GPIO_OUTSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4580;"	d
GPIO_OUTSET_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5217;"	d
GPIO_OUTSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	961;"	d
GPIO_OUTSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2470;"	d
GPIO_OUTSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4579;"	d
GPIO_OUTSET_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5216;"	d
GPIO_OUTSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	965;"	d
GPIO_OUTSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2474;"	d
GPIO_OUTSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4583;"	d
GPIO_OUTSET_PIN4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5220;"	d
GPIO_OUTSET_PIN5_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	957;"	d
GPIO_OUTSET_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2466;"	d
GPIO_OUTSET_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4575;"	d
GPIO_OUTSET_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5212;"	d
GPIO_OUTSET_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	956;"	d
GPIO_OUTSET_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2465;"	d
GPIO_OUTSET_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4574;"	d
GPIO_OUTSET_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5211;"	d
GPIO_OUTSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	955;"	d
GPIO_OUTSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2464;"	d
GPIO_OUTSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4573;"	d
GPIO_OUTSET_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5210;"	d
GPIO_OUTSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	954;"	d
GPIO_OUTSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2463;"	d
GPIO_OUTSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4572;"	d
GPIO_OUTSET_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5209;"	d
GPIO_OUTSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	958;"	d
GPIO_OUTSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2467;"	d
GPIO_OUTSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4576;"	d
GPIO_OUTSET_PIN5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5213;"	d
GPIO_OUTSET_PIN6_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	950;"	d
GPIO_OUTSET_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2459;"	d
GPIO_OUTSET_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4568;"	d
GPIO_OUTSET_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5205;"	d
GPIO_OUTSET_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	949;"	d
GPIO_OUTSET_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2458;"	d
GPIO_OUTSET_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4567;"	d
GPIO_OUTSET_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5204;"	d
GPIO_OUTSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	948;"	d
GPIO_OUTSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2457;"	d
GPIO_OUTSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4566;"	d
GPIO_OUTSET_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5203;"	d
GPIO_OUTSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	947;"	d
GPIO_OUTSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2456;"	d
GPIO_OUTSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4565;"	d
GPIO_OUTSET_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5202;"	d
GPIO_OUTSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	951;"	d
GPIO_OUTSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2460;"	d
GPIO_OUTSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4569;"	d
GPIO_OUTSET_PIN6_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5206;"	d
GPIO_OUTSET_PIN7_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	943;"	d
GPIO_OUTSET_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2452;"	d
GPIO_OUTSET_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4561;"	d
GPIO_OUTSET_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5198;"	d
GPIO_OUTSET_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	942;"	d
GPIO_OUTSET_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2451;"	d
GPIO_OUTSET_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4560;"	d
GPIO_OUTSET_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5197;"	d
GPIO_OUTSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	941;"	d
GPIO_OUTSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2450;"	d
GPIO_OUTSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4559;"	d
GPIO_OUTSET_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5196;"	d
GPIO_OUTSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	940;"	d
GPIO_OUTSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2449;"	d
GPIO_OUTSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4558;"	d
GPIO_OUTSET_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5195;"	d
GPIO_OUTSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	944;"	d
GPIO_OUTSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2453;"	d
GPIO_OUTSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4562;"	d
GPIO_OUTSET_PIN7_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5199;"	d
GPIO_OUTSET_PIN8_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	936;"	d
GPIO_OUTSET_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2445;"	d
GPIO_OUTSET_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4554;"	d
GPIO_OUTSET_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5191;"	d
GPIO_OUTSET_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	935;"	d
GPIO_OUTSET_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2444;"	d
GPIO_OUTSET_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4553;"	d
GPIO_OUTSET_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5190;"	d
GPIO_OUTSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	934;"	d
GPIO_OUTSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2443;"	d
GPIO_OUTSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4552;"	d
GPIO_OUTSET_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5189;"	d
GPIO_OUTSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	933;"	d
GPIO_OUTSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2442;"	d
GPIO_OUTSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4551;"	d
GPIO_OUTSET_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5188;"	d
GPIO_OUTSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	937;"	d
GPIO_OUTSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2446;"	d
GPIO_OUTSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4555;"	d
GPIO_OUTSET_PIN8_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5192;"	d
GPIO_OUTSET_PIN9_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	929;"	d
GPIO_OUTSET_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2438;"	d
GPIO_OUTSET_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4547;"	d
GPIO_OUTSET_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5184;"	d
GPIO_OUTSET_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	928;"	d
GPIO_OUTSET_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2437;"	d
GPIO_OUTSET_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4546;"	d
GPIO_OUTSET_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5183;"	d
GPIO_OUTSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	927;"	d
GPIO_OUTSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2436;"	d
GPIO_OUTSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4545;"	d
GPIO_OUTSET_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5182;"	d
GPIO_OUTSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	926;"	d
GPIO_OUTSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2435;"	d
GPIO_OUTSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4544;"	d
GPIO_OUTSET_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5181;"	d
GPIO_OUTSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	930;"	d
GPIO_OUTSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2439;"	d
GPIO_OUTSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4548;"	d
GPIO_OUTSET_PIN9_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5185;"	d
GPIO_OUT_PIN0_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	766;"	d
GPIO_OUT_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2275;"	d
GPIO_OUT_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4384;"	d
GPIO_OUT_PIN0_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5021;"	d
GPIO_OUT_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	765;"	d
GPIO_OUT_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2274;"	d
GPIO_OUT_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4383;"	d
GPIO_OUT_PIN0_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5020;"	d
GPIO_OUT_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	764;"	d
GPIO_OUT_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2273;"	d
GPIO_OUT_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4382;"	d
GPIO_OUT_PIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5019;"	d
GPIO_OUT_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	763;"	d
GPIO_OUT_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2272;"	d
GPIO_OUT_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4381;"	d
GPIO_OUT_PIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5018;"	d
GPIO_OUT_PIN10_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	706;"	d
GPIO_OUT_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2215;"	d
GPIO_OUT_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4324;"	d
GPIO_OUT_PIN10_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4961;"	d
GPIO_OUT_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	705;"	d
GPIO_OUT_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2214;"	d
GPIO_OUT_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4323;"	d
GPIO_OUT_PIN10_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4960;"	d
GPIO_OUT_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	704;"	d
GPIO_OUT_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2213;"	d
GPIO_OUT_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4322;"	d
GPIO_OUT_PIN10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4959;"	d
GPIO_OUT_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	703;"	d
GPIO_OUT_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2212;"	d
GPIO_OUT_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4321;"	d
GPIO_OUT_PIN10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4958;"	d
GPIO_OUT_PIN11_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	700;"	d
GPIO_OUT_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2209;"	d
GPIO_OUT_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4318;"	d
GPIO_OUT_PIN11_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4955;"	d
GPIO_OUT_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	699;"	d
GPIO_OUT_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2208;"	d
GPIO_OUT_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4317;"	d
GPIO_OUT_PIN11_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4954;"	d
GPIO_OUT_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	698;"	d
GPIO_OUT_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2207;"	d
GPIO_OUT_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4316;"	d
GPIO_OUT_PIN11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4953;"	d
GPIO_OUT_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	697;"	d
GPIO_OUT_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2206;"	d
GPIO_OUT_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4315;"	d
GPIO_OUT_PIN11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4952;"	d
GPIO_OUT_PIN12_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	694;"	d
GPIO_OUT_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2203;"	d
GPIO_OUT_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4312;"	d
GPIO_OUT_PIN12_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4949;"	d
GPIO_OUT_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	693;"	d
GPIO_OUT_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2202;"	d
GPIO_OUT_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4311;"	d
GPIO_OUT_PIN12_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4948;"	d
GPIO_OUT_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	692;"	d
GPIO_OUT_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2201;"	d
GPIO_OUT_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4310;"	d
GPIO_OUT_PIN12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4947;"	d
GPIO_OUT_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	691;"	d
GPIO_OUT_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2200;"	d
GPIO_OUT_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4309;"	d
GPIO_OUT_PIN12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4946;"	d
GPIO_OUT_PIN13_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	688;"	d
GPIO_OUT_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2197;"	d
GPIO_OUT_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4306;"	d
GPIO_OUT_PIN13_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4943;"	d
GPIO_OUT_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	687;"	d
GPIO_OUT_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2196;"	d
GPIO_OUT_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4305;"	d
GPIO_OUT_PIN13_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4942;"	d
GPIO_OUT_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	686;"	d
GPIO_OUT_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2195;"	d
GPIO_OUT_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4304;"	d
GPIO_OUT_PIN13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4941;"	d
GPIO_OUT_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	685;"	d
GPIO_OUT_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2194;"	d
GPIO_OUT_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4303;"	d
GPIO_OUT_PIN13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4940;"	d
GPIO_OUT_PIN14_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	682;"	d
GPIO_OUT_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2191;"	d
GPIO_OUT_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4300;"	d
GPIO_OUT_PIN14_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4937;"	d
GPIO_OUT_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	681;"	d
GPIO_OUT_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2190;"	d
GPIO_OUT_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4299;"	d
GPIO_OUT_PIN14_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4936;"	d
GPIO_OUT_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	680;"	d
GPIO_OUT_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2189;"	d
GPIO_OUT_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4298;"	d
GPIO_OUT_PIN14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4935;"	d
GPIO_OUT_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	679;"	d
GPIO_OUT_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2188;"	d
GPIO_OUT_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4297;"	d
GPIO_OUT_PIN14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4934;"	d
GPIO_OUT_PIN15_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	676;"	d
GPIO_OUT_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2185;"	d
GPIO_OUT_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4294;"	d
GPIO_OUT_PIN15_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4931;"	d
GPIO_OUT_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	675;"	d
GPIO_OUT_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2184;"	d
GPIO_OUT_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4293;"	d
GPIO_OUT_PIN15_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4930;"	d
GPIO_OUT_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	674;"	d
GPIO_OUT_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2183;"	d
GPIO_OUT_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4292;"	d
GPIO_OUT_PIN15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4929;"	d
GPIO_OUT_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	673;"	d
GPIO_OUT_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2182;"	d
GPIO_OUT_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4291;"	d
GPIO_OUT_PIN15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4928;"	d
GPIO_OUT_PIN16_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	670;"	d
GPIO_OUT_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2179;"	d
GPIO_OUT_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4288;"	d
GPIO_OUT_PIN16_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4925;"	d
GPIO_OUT_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	669;"	d
GPIO_OUT_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2178;"	d
GPIO_OUT_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4287;"	d
GPIO_OUT_PIN16_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4924;"	d
GPIO_OUT_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	668;"	d
GPIO_OUT_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2177;"	d
GPIO_OUT_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4286;"	d
GPIO_OUT_PIN16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4923;"	d
GPIO_OUT_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	667;"	d
GPIO_OUT_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2176;"	d
GPIO_OUT_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4285;"	d
GPIO_OUT_PIN16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4922;"	d
GPIO_OUT_PIN17_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	664;"	d
GPIO_OUT_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2173;"	d
GPIO_OUT_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4282;"	d
GPIO_OUT_PIN17_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4919;"	d
GPIO_OUT_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	663;"	d
GPIO_OUT_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2172;"	d
GPIO_OUT_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4281;"	d
GPIO_OUT_PIN17_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4918;"	d
GPIO_OUT_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	662;"	d
GPIO_OUT_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2171;"	d
GPIO_OUT_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4280;"	d
GPIO_OUT_PIN17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4917;"	d
GPIO_OUT_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	661;"	d
GPIO_OUT_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2170;"	d
GPIO_OUT_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4279;"	d
GPIO_OUT_PIN17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4916;"	d
GPIO_OUT_PIN18_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	658;"	d
GPIO_OUT_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2167;"	d
GPIO_OUT_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4276;"	d
GPIO_OUT_PIN18_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4913;"	d
GPIO_OUT_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	657;"	d
GPIO_OUT_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2166;"	d
GPIO_OUT_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4275;"	d
GPIO_OUT_PIN18_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4912;"	d
GPIO_OUT_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	656;"	d
GPIO_OUT_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2165;"	d
GPIO_OUT_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4274;"	d
GPIO_OUT_PIN18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4911;"	d
GPIO_OUT_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	655;"	d
GPIO_OUT_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2164;"	d
GPIO_OUT_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4273;"	d
GPIO_OUT_PIN18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4910;"	d
GPIO_OUT_PIN19_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	652;"	d
GPIO_OUT_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2161;"	d
GPIO_OUT_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4270;"	d
GPIO_OUT_PIN19_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4907;"	d
GPIO_OUT_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	651;"	d
GPIO_OUT_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2160;"	d
GPIO_OUT_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4269;"	d
GPIO_OUT_PIN19_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4906;"	d
GPIO_OUT_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	650;"	d
GPIO_OUT_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2159;"	d
GPIO_OUT_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4268;"	d
GPIO_OUT_PIN19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4905;"	d
GPIO_OUT_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	649;"	d
GPIO_OUT_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2158;"	d
GPIO_OUT_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4267;"	d
GPIO_OUT_PIN19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4904;"	d
GPIO_OUT_PIN1_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	760;"	d
GPIO_OUT_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2269;"	d
GPIO_OUT_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4378;"	d
GPIO_OUT_PIN1_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5015;"	d
GPIO_OUT_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	759;"	d
GPIO_OUT_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2268;"	d
GPIO_OUT_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4377;"	d
GPIO_OUT_PIN1_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5014;"	d
GPIO_OUT_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	758;"	d
GPIO_OUT_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2267;"	d
GPIO_OUT_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4376;"	d
GPIO_OUT_PIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5013;"	d
GPIO_OUT_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	757;"	d
GPIO_OUT_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2266;"	d
GPIO_OUT_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4375;"	d
GPIO_OUT_PIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5012;"	d
GPIO_OUT_PIN20_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	646;"	d
GPIO_OUT_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2155;"	d
GPIO_OUT_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4264;"	d
GPIO_OUT_PIN20_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4901;"	d
GPIO_OUT_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	645;"	d
GPIO_OUT_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2154;"	d
GPIO_OUT_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4263;"	d
GPIO_OUT_PIN20_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4900;"	d
GPIO_OUT_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	644;"	d
GPIO_OUT_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2153;"	d
GPIO_OUT_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4262;"	d
GPIO_OUT_PIN20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4899;"	d
GPIO_OUT_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	643;"	d
GPIO_OUT_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2152;"	d
GPIO_OUT_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4261;"	d
GPIO_OUT_PIN20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4898;"	d
GPIO_OUT_PIN21_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	640;"	d
GPIO_OUT_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2149;"	d
GPIO_OUT_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4258;"	d
GPIO_OUT_PIN21_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4895;"	d
GPIO_OUT_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	639;"	d
GPIO_OUT_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2148;"	d
GPIO_OUT_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4257;"	d
GPIO_OUT_PIN21_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4894;"	d
GPIO_OUT_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	638;"	d
GPIO_OUT_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2147;"	d
GPIO_OUT_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4256;"	d
GPIO_OUT_PIN21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4893;"	d
GPIO_OUT_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	637;"	d
GPIO_OUT_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2146;"	d
GPIO_OUT_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4255;"	d
GPIO_OUT_PIN21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4892;"	d
GPIO_OUT_PIN22_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	634;"	d
GPIO_OUT_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2143;"	d
GPIO_OUT_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4252;"	d
GPIO_OUT_PIN22_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4889;"	d
GPIO_OUT_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	633;"	d
GPIO_OUT_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2142;"	d
GPIO_OUT_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4251;"	d
GPIO_OUT_PIN22_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4888;"	d
GPIO_OUT_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	632;"	d
GPIO_OUT_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2141;"	d
GPIO_OUT_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4250;"	d
GPIO_OUT_PIN22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4887;"	d
GPIO_OUT_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	631;"	d
GPIO_OUT_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2140;"	d
GPIO_OUT_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4249;"	d
GPIO_OUT_PIN22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4886;"	d
GPIO_OUT_PIN23_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	628;"	d
GPIO_OUT_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2137;"	d
GPIO_OUT_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4246;"	d
GPIO_OUT_PIN23_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4883;"	d
GPIO_OUT_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	627;"	d
GPIO_OUT_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2136;"	d
GPIO_OUT_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4245;"	d
GPIO_OUT_PIN23_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4882;"	d
GPIO_OUT_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	626;"	d
GPIO_OUT_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2135;"	d
GPIO_OUT_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4244;"	d
GPIO_OUT_PIN23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4881;"	d
GPIO_OUT_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	625;"	d
GPIO_OUT_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2134;"	d
GPIO_OUT_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4243;"	d
GPIO_OUT_PIN23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4880;"	d
GPIO_OUT_PIN24_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	622;"	d
GPIO_OUT_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2131;"	d
GPIO_OUT_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4240;"	d
GPIO_OUT_PIN24_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4877;"	d
GPIO_OUT_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	621;"	d
GPIO_OUT_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2130;"	d
GPIO_OUT_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4239;"	d
GPIO_OUT_PIN24_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4876;"	d
GPIO_OUT_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	620;"	d
GPIO_OUT_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2129;"	d
GPIO_OUT_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4238;"	d
GPIO_OUT_PIN24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4875;"	d
GPIO_OUT_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	619;"	d
GPIO_OUT_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2128;"	d
GPIO_OUT_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4237;"	d
GPIO_OUT_PIN24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4874;"	d
GPIO_OUT_PIN25_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	616;"	d
GPIO_OUT_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2125;"	d
GPIO_OUT_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4234;"	d
GPIO_OUT_PIN25_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4871;"	d
GPIO_OUT_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	615;"	d
GPIO_OUT_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2124;"	d
GPIO_OUT_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4233;"	d
GPIO_OUT_PIN25_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4870;"	d
GPIO_OUT_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	614;"	d
GPIO_OUT_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2123;"	d
GPIO_OUT_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4232;"	d
GPIO_OUT_PIN25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4869;"	d
GPIO_OUT_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	613;"	d
GPIO_OUT_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2122;"	d
GPIO_OUT_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4231;"	d
GPIO_OUT_PIN25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4868;"	d
GPIO_OUT_PIN26_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	610;"	d
GPIO_OUT_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2119;"	d
GPIO_OUT_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4228;"	d
GPIO_OUT_PIN26_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4865;"	d
GPIO_OUT_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	609;"	d
GPIO_OUT_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2118;"	d
GPIO_OUT_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4227;"	d
GPIO_OUT_PIN26_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4864;"	d
GPIO_OUT_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	608;"	d
GPIO_OUT_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2117;"	d
GPIO_OUT_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4226;"	d
GPIO_OUT_PIN26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4863;"	d
GPIO_OUT_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	607;"	d
GPIO_OUT_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2116;"	d
GPIO_OUT_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4225;"	d
GPIO_OUT_PIN26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4862;"	d
GPIO_OUT_PIN27_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	604;"	d
GPIO_OUT_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2113;"	d
GPIO_OUT_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4222;"	d
GPIO_OUT_PIN27_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4859;"	d
GPIO_OUT_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	603;"	d
GPIO_OUT_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2112;"	d
GPIO_OUT_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4221;"	d
GPIO_OUT_PIN27_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4858;"	d
GPIO_OUT_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	602;"	d
GPIO_OUT_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2111;"	d
GPIO_OUT_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4220;"	d
GPIO_OUT_PIN27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4857;"	d
GPIO_OUT_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	601;"	d
GPIO_OUT_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2110;"	d
GPIO_OUT_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4219;"	d
GPIO_OUT_PIN27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4856;"	d
GPIO_OUT_PIN28_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	598;"	d
GPIO_OUT_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2107;"	d
GPIO_OUT_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4216;"	d
GPIO_OUT_PIN28_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4853;"	d
GPIO_OUT_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	597;"	d
GPIO_OUT_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2106;"	d
GPIO_OUT_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4215;"	d
GPIO_OUT_PIN28_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4852;"	d
GPIO_OUT_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	596;"	d
GPIO_OUT_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2105;"	d
GPIO_OUT_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4214;"	d
GPIO_OUT_PIN28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4851;"	d
GPIO_OUT_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	595;"	d
GPIO_OUT_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2104;"	d
GPIO_OUT_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4213;"	d
GPIO_OUT_PIN28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4850;"	d
GPIO_OUT_PIN29_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	592;"	d
GPIO_OUT_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2101;"	d
GPIO_OUT_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4210;"	d
GPIO_OUT_PIN29_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4847;"	d
GPIO_OUT_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	591;"	d
GPIO_OUT_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2100;"	d
GPIO_OUT_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4209;"	d
GPIO_OUT_PIN29_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4846;"	d
GPIO_OUT_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	590;"	d
GPIO_OUT_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2099;"	d
GPIO_OUT_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4208;"	d
GPIO_OUT_PIN29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4845;"	d
GPIO_OUT_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	589;"	d
GPIO_OUT_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2098;"	d
GPIO_OUT_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4207;"	d
GPIO_OUT_PIN29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4844;"	d
GPIO_OUT_PIN2_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	754;"	d
GPIO_OUT_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2263;"	d
GPIO_OUT_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4372;"	d
GPIO_OUT_PIN2_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5009;"	d
GPIO_OUT_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	753;"	d
GPIO_OUT_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2262;"	d
GPIO_OUT_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4371;"	d
GPIO_OUT_PIN2_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5008;"	d
GPIO_OUT_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	752;"	d
GPIO_OUT_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2261;"	d
GPIO_OUT_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4370;"	d
GPIO_OUT_PIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5007;"	d
GPIO_OUT_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	751;"	d
GPIO_OUT_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2260;"	d
GPIO_OUT_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4369;"	d
GPIO_OUT_PIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5006;"	d
GPIO_OUT_PIN30_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	586;"	d
GPIO_OUT_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2095;"	d
GPIO_OUT_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4204;"	d
GPIO_OUT_PIN30_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4841;"	d
GPIO_OUT_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	585;"	d
GPIO_OUT_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2094;"	d
GPIO_OUT_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4203;"	d
GPIO_OUT_PIN30_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4840;"	d
GPIO_OUT_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	584;"	d
GPIO_OUT_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2093;"	d
GPIO_OUT_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4202;"	d
GPIO_OUT_PIN30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4839;"	d
GPIO_OUT_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	583;"	d
GPIO_OUT_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2092;"	d
GPIO_OUT_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4201;"	d
GPIO_OUT_PIN30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4838;"	d
GPIO_OUT_PIN31_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	580;"	d
GPIO_OUT_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2089;"	d
GPIO_OUT_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4198;"	d
GPIO_OUT_PIN31_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4835;"	d
GPIO_OUT_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	579;"	d
GPIO_OUT_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2088;"	d
GPIO_OUT_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4197;"	d
GPIO_OUT_PIN31_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4834;"	d
GPIO_OUT_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	578;"	d
GPIO_OUT_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2087;"	d
GPIO_OUT_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4196;"	d
GPIO_OUT_PIN31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4833;"	d
GPIO_OUT_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	577;"	d
GPIO_OUT_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2086;"	d
GPIO_OUT_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4195;"	d
GPIO_OUT_PIN31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4832;"	d
GPIO_OUT_PIN3_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	748;"	d
GPIO_OUT_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2257;"	d
GPIO_OUT_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4366;"	d
GPIO_OUT_PIN3_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5003;"	d
GPIO_OUT_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	747;"	d
GPIO_OUT_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2256;"	d
GPIO_OUT_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4365;"	d
GPIO_OUT_PIN3_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5002;"	d
GPIO_OUT_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	746;"	d
GPIO_OUT_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2255;"	d
GPIO_OUT_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4364;"	d
GPIO_OUT_PIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5001;"	d
GPIO_OUT_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	745;"	d
GPIO_OUT_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2254;"	d
GPIO_OUT_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4363;"	d
GPIO_OUT_PIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	5000;"	d
GPIO_OUT_PIN4_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	742;"	d
GPIO_OUT_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2251;"	d
GPIO_OUT_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4360;"	d
GPIO_OUT_PIN4_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4997;"	d
GPIO_OUT_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	741;"	d
GPIO_OUT_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2250;"	d
GPIO_OUT_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4359;"	d
GPIO_OUT_PIN4_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4996;"	d
GPIO_OUT_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	740;"	d
GPIO_OUT_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2249;"	d
GPIO_OUT_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4358;"	d
GPIO_OUT_PIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4995;"	d
GPIO_OUT_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	739;"	d
GPIO_OUT_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2248;"	d
GPIO_OUT_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4357;"	d
GPIO_OUT_PIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4994;"	d
GPIO_OUT_PIN5_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	736;"	d
GPIO_OUT_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2245;"	d
GPIO_OUT_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4354;"	d
GPIO_OUT_PIN5_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4991;"	d
GPIO_OUT_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	735;"	d
GPIO_OUT_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2244;"	d
GPIO_OUT_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4353;"	d
GPIO_OUT_PIN5_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4990;"	d
GPIO_OUT_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	734;"	d
GPIO_OUT_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2243;"	d
GPIO_OUT_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4352;"	d
GPIO_OUT_PIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4989;"	d
GPIO_OUT_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	733;"	d
GPIO_OUT_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2242;"	d
GPIO_OUT_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4351;"	d
GPIO_OUT_PIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4988;"	d
GPIO_OUT_PIN6_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	730;"	d
GPIO_OUT_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2239;"	d
GPIO_OUT_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4348;"	d
GPIO_OUT_PIN6_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4985;"	d
GPIO_OUT_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	729;"	d
GPIO_OUT_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2238;"	d
GPIO_OUT_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4347;"	d
GPIO_OUT_PIN6_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4984;"	d
GPIO_OUT_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	728;"	d
GPIO_OUT_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2237;"	d
GPIO_OUT_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4346;"	d
GPIO_OUT_PIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4983;"	d
GPIO_OUT_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	727;"	d
GPIO_OUT_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2236;"	d
GPIO_OUT_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4345;"	d
GPIO_OUT_PIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4982;"	d
GPIO_OUT_PIN7_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	724;"	d
GPIO_OUT_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2233;"	d
GPIO_OUT_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4342;"	d
GPIO_OUT_PIN7_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4979;"	d
GPIO_OUT_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	723;"	d
GPIO_OUT_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2232;"	d
GPIO_OUT_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4341;"	d
GPIO_OUT_PIN7_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4978;"	d
GPIO_OUT_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	722;"	d
GPIO_OUT_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2231;"	d
GPIO_OUT_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4340;"	d
GPIO_OUT_PIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4977;"	d
GPIO_OUT_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	721;"	d
GPIO_OUT_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2230;"	d
GPIO_OUT_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4339;"	d
GPIO_OUT_PIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4976;"	d
GPIO_OUT_PIN8_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	718;"	d
GPIO_OUT_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2227;"	d
GPIO_OUT_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4336;"	d
GPIO_OUT_PIN8_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4973;"	d
GPIO_OUT_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	717;"	d
GPIO_OUT_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2226;"	d
GPIO_OUT_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4335;"	d
GPIO_OUT_PIN8_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4972;"	d
GPIO_OUT_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	716;"	d
GPIO_OUT_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2225;"	d
GPIO_OUT_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4334;"	d
GPIO_OUT_PIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4971;"	d
GPIO_OUT_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	715;"	d
GPIO_OUT_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2224;"	d
GPIO_OUT_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4333;"	d
GPIO_OUT_PIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4970;"	d
GPIO_OUT_PIN9_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	712;"	d
GPIO_OUT_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2221;"	d
GPIO_OUT_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4330;"	d
GPIO_OUT_PIN9_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4967;"	d
GPIO_OUT_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	711;"	d
GPIO_OUT_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2220;"	d
GPIO_OUT_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4329;"	d
GPIO_OUT_PIN9_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4966;"	d
GPIO_OUT_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	710;"	d
GPIO_OUT_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2219;"	d
GPIO_OUT_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4328;"	d
GPIO_OUT_PIN9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4965;"	d
GPIO_OUT_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	709;"	d
GPIO_OUT_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2218;"	d
GPIO_OUT_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4327;"	d
GPIO_OUT_PIN9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4964;"	d
GPIO_PIN_CNF_DIR_Input	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2104;"	d
GPIO_PIN_CNF_DIR_Input	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3817;"	d
GPIO_PIN_CNF_DIR_Input	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5926;"	d
GPIO_PIN_CNF_DIR_Input	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6563;"	d
GPIO_PIN_CNF_DIR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2103;"	d
GPIO_PIN_CNF_DIR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3816;"	d
GPIO_PIN_CNF_DIR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5925;"	d
GPIO_PIN_CNF_DIR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6562;"	d
GPIO_PIN_CNF_DIR_Output	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2105;"	d
GPIO_PIN_CNF_DIR_Output	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3818;"	d
GPIO_PIN_CNF_DIR_Output	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5927;"	d
GPIO_PIN_CNF_DIR_Output	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6564;"	d
GPIO_PIN_CNF_DIR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2102;"	d
GPIO_PIN_CNF_DIR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3815;"	d
GPIO_PIN_CNF_DIR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5924;"	d
GPIO_PIN_CNF_DIR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6561;"	d
GPIO_PIN_CNF_DRIVE_D0H1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2084;"	d
GPIO_PIN_CNF_DRIVE_D0H1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3797;"	d
GPIO_PIN_CNF_DRIVE_D0H1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5906;"	d
GPIO_PIN_CNF_DRIVE_D0H1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6543;"	d
GPIO_PIN_CNF_DRIVE_D0S1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2083;"	d
GPIO_PIN_CNF_DRIVE_D0S1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3796;"	d
GPIO_PIN_CNF_DRIVE_D0S1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5905;"	d
GPIO_PIN_CNF_DRIVE_D0S1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6542;"	d
GPIO_PIN_CNF_DRIVE_H0D1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2086;"	d
GPIO_PIN_CNF_DRIVE_H0D1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3799;"	d
GPIO_PIN_CNF_DRIVE_H0D1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5908;"	d
GPIO_PIN_CNF_DRIVE_H0D1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6545;"	d
GPIO_PIN_CNF_DRIVE_H0H1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2082;"	d
GPIO_PIN_CNF_DRIVE_H0H1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3795;"	d
GPIO_PIN_CNF_DRIVE_H0H1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5904;"	d
GPIO_PIN_CNF_DRIVE_H0H1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6541;"	d
GPIO_PIN_CNF_DRIVE_H0S1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2080;"	d
GPIO_PIN_CNF_DRIVE_H0S1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3793;"	d
GPIO_PIN_CNF_DRIVE_H0S1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5902;"	d
GPIO_PIN_CNF_DRIVE_H0S1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6539;"	d
GPIO_PIN_CNF_DRIVE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2078;"	d
GPIO_PIN_CNF_DRIVE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3791;"	d
GPIO_PIN_CNF_DRIVE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5900;"	d
GPIO_PIN_CNF_DRIVE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6537;"	d
GPIO_PIN_CNF_DRIVE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2077;"	d
GPIO_PIN_CNF_DRIVE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3790;"	d
GPIO_PIN_CNF_DRIVE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5899;"	d
GPIO_PIN_CNF_DRIVE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6536;"	d
GPIO_PIN_CNF_DRIVE_S0D1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2085;"	d
GPIO_PIN_CNF_DRIVE_S0D1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3798;"	d
GPIO_PIN_CNF_DRIVE_S0D1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5907;"	d
GPIO_PIN_CNF_DRIVE_S0D1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6544;"	d
GPIO_PIN_CNF_DRIVE_S0H1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2081;"	d
GPIO_PIN_CNF_DRIVE_S0H1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3794;"	d
GPIO_PIN_CNF_DRIVE_S0H1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5903;"	d
GPIO_PIN_CNF_DRIVE_S0H1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6540;"	d
GPIO_PIN_CNF_DRIVE_S0S1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2079;"	d
GPIO_PIN_CNF_DRIVE_S0S1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3792;"	d
GPIO_PIN_CNF_DRIVE_S0S1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5901;"	d
GPIO_PIN_CNF_DRIVE_S0S1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6538;"	d
GPIO_PIN_CNF_INPUT_Connect	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2098;"	d
GPIO_PIN_CNF_INPUT_Connect	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3811;"	d
GPIO_PIN_CNF_INPUT_Connect	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5920;"	d
GPIO_PIN_CNF_INPUT_Connect	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6557;"	d
GPIO_PIN_CNF_INPUT_Disconnect	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2099;"	d
GPIO_PIN_CNF_INPUT_Disconnect	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3812;"	d
GPIO_PIN_CNF_INPUT_Disconnect	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5921;"	d
GPIO_PIN_CNF_INPUT_Disconnect	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6558;"	d
GPIO_PIN_CNF_INPUT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2097;"	d
GPIO_PIN_CNF_INPUT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3810;"	d
GPIO_PIN_CNF_INPUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5919;"	d
GPIO_PIN_CNF_INPUT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6556;"	d
GPIO_PIN_CNF_INPUT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2096;"	d
GPIO_PIN_CNF_INPUT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3809;"	d
GPIO_PIN_CNF_INPUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5918;"	d
GPIO_PIN_CNF_INPUT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6555;"	d
GPIO_PIN_CNF_PULL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2091;"	d
GPIO_PIN_CNF_PULL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3804;"	d
GPIO_PIN_CNF_PULL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5913;"	d
GPIO_PIN_CNF_PULL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6550;"	d
GPIO_PIN_CNF_PULL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2090;"	d
GPIO_PIN_CNF_PULL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3803;"	d
GPIO_PIN_CNF_PULL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5912;"	d
GPIO_PIN_CNF_PULL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6549;"	d
GPIO_PIN_CNF_PULL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2089;"	d
GPIO_PIN_CNF_PULL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3802;"	d
GPIO_PIN_CNF_PULL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5911;"	d
GPIO_PIN_CNF_PULL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6548;"	d
GPIO_PIN_CNF_PULL_Pulldown	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2092;"	d
GPIO_PIN_CNF_PULL_Pulldown	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3805;"	d
GPIO_PIN_CNF_PULL_Pulldown	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5914;"	d
GPIO_PIN_CNF_PULL_Pulldown	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6551;"	d
GPIO_PIN_CNF_PULL_Pullup	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2093;"	d
GPIO_PIN_CNF_PULL_Pullup	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3806;"	d
GPIO_PIN_CNF_PULL_Pullup	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5915;"	d
GPIO_PIN_CNF_PULL_Pullup	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6552;"	d
GPIO_PIN_CNF_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2072;"	d
GPIO_PIN_CNF_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3785;"	d
GPIO_PIN_CNF_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5894;"	d
GPIO_PIN_CNF_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6531;"	d
GPIO_PIN_CNF_SENSE_High	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2073;"	d
GPIO_PIN_CNF_SENSE_High	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3786;"	d
GPIO_PIN_CNF_SENSE_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5895;"	d
GPIO_PIN_CNF_SENSE_High	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6532;"	d
GPIO_PIN_CNF_SENSE_Low	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2074;"	d
GPIO_PIN_CNF_SENSE_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3787;"	d
GPIO_PIN_CNF_SENSE_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5896;"	d
GPIO_PIN_CNF_SENSE_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6533;"	d
GPIO_PIN_CNF_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2071;"	d
GPIO_PIN_CNF_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3784;"	d
GPIO_PIN_CNF_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5893;"	d
GPIO_PIN_CNF_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6530;"	d
GPIO_PIN_CNF_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2070;"	d
GPIO_PIN_CNF_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3783;"	d
GPIO_PIN_CNF_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5892;"	d
GPIO_PIN_CNF_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6529;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	48;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	48;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	48;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	48;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	48;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	53;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	61;"	d
GPIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	63;"	d
GPREGRET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  GPREGRET;                          \/*!< General purpose retention register. This register is a retained$/;"	m	struct:__anon194
GPREGRET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  GPREGRET;                          \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon271
GPREGRET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  GPREGRET;                          \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon340
GPREGRET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  GPREGRET;                          \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon429
GPREGRET2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  GPREGRET2;                         \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon271
GPREGRET2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  GPREGRET2;                         \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon340
GPREGRET2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  GPREGRET2;                         \/*!< General purpose retention register                                    *\/$/;"	m	struct:__anon429
HALTED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_HALTED_Type HALTED;                          \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
HARDFAULT_HANDLER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3181;"	d
HARDFAULT_HANDLER_ENABLED	.\app\inc\sdk_config.h	3181;"	d
HARDFAULT_HANDLER_ENABLED	.\sdk_config.h	3181;"	d
HCI_MAX_PACKET_SIZE_IN_BITS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3277;"	d
HCI_MAX_PACKET_SIZE_IN_BITS	.\app\inc\sdk_config.h	3277;"	d
HCI_MAX_PACKET_SIZE_IN_BITS	.\sdk_config.h	3277;"	d
HCI_MEM_POOL_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3187;"	d
HCI_MEM_POOL_ENABLED	.\app\inc\sdk_config.h	3187;"	d
HCI_MEM_POOL_ENABLED	.\sdk_config.h	3187;"	d
HCI_RX_BUF_QUEUE_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3202;"	d
HCI_RX_BUF_QUEUE_SIZE	.\app\inc\sdk_config.h	3202;"	d
HCI_RX_BUF_QUEUE_SIZE	.\sdk_config.h	3202;"	d
HCI_RX_BUF_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3197;"	d
HCI_RX_BUF_SIZE	.\app\inc\sdk_config.h	3197;"	d
HCI_RX_BUF_SIZE	.\sdk_config.h	3197;"	d
HCI_SLIP_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3211;"	d
HCI_SLIP_ENABLED	.\app\inc\sdk_config.h	3211;"	d
HCI_SLIP_ENABLED	.\sdk_config.h	3211;"	d
HCI_TRANSPORT_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3272;"	d
HCI_TRANSPORT_ENABLED	.\app\inc\sdk_config.h	3272;"	d
HCI_TRANSPORT_ENABLED	.\sdk_config.h	3272;"	d
HCI_TX_BUF_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3192;"	d
HCI_TX_BUF_SIZE	.\app\inc\sdk_config.h	3192;"	d
HCI_TX_BUF_SIZE	.\sdk_config.h	3192;"	d
HCI_UART_BAUDRATE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3234;"	d
HCI_UART_BAUDRATE	.\app\inc\sdk_config.h	3234;"	d
HCI_UART_BAUDRATE	.\sdk_config.h	3234;"	d
HCI_UART_CTS_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3263;"	d
HCI_UART_CTS_PIN	.\app\inc\sdk_config.h	3263;"	d
HCI_UART_CTS_PIN	.\sdk_config.h	3263;"	d
HCI_UART_FLOW_CONTROL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3243;"	d
HCI_UART_FLOW_CONTROL	.\app\inc\sdk_config.h	3243;"	d
HCI_UART_FLOW_CONTROL	.\sdk_config.h	3243;"	d
HCI_UART_RTS_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3258;"	d
HCI_UART_RTS_PIN	.\app\inc\sdk_config.h	3258;"	d
HCI_UART_RTS_PIN	.\sdk_config.h	3258;"	d
HCI_UART_RX_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3248;"	d
HCI_UART_RX_PIN	.\app\inc\sdk_config.h	3248;"	d
HCI_UART_RX_PIN	.\sdk_config.h	3248;"	d
HCI_UART_TX_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3253;"	d
HCI_UART_TX_PIN	.\app\inc\sdk_config.h	3253;"	d
HCI_UART_TX_PIN	.\sdk_config.h	3253;"	d
HELPER	.\thumb_crt0.s	/^HELPER __aeabi_assert$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __aeabi_read_tp$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __assert$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __close$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __getchar$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __open$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __putchar$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __read  $/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __seek$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __sync_synchronize$/;"	l
HELPER	.\thumb_crt0.s	/^HELPER __write   $/;"	l
HELPER	.\thumb_crt0.s	/^HELPER abort$/;"	l
HFCLKRUN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  HFCLKRUN;                          \/*!< Task HFCLKSTART trigger status.                                       *\/$/;"	m	struct:__anon195
HFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  HFCLKRUN;                          \/*!< Status indicating that HFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon272
HFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  HFCLKRUN;                          \/*!< Status indicating that HFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon341
HFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  HFCLKRUN;                          \/*!< Status indicating that HFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon430
HFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  HFCLKSTAT;                         \/*!< High frequency clock status.                                          *\/$/;"	m	struct:__anon195
HFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  HFCLKSTAT;                         \/*!< HFCLK status                                                          *\/$/;"	m	struct:__anon272
HFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  HFCLKSTAT;                         \/*!< HFCLK status                                                          *\/$/;"	m	struct:__anon341
HFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  HFCLKSTAT;                         \/*!< HFCLK status                                                          *\/$/;"	m	struct:__anon430
HFSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register *\/$/;"	m	struct:__anon113
HFSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register *\/$/;"	m	struct:__anon131
HFSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register *\/$/;"	m	struct:__anon150
HFSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t HFSR;                   \/*!< Offset: 0x02C (R\/W)  HardFault Status Register *\/$/;"	m	struct:__anon182
HFXODEBOUNCE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  HFXODEBOUNCE;                      \/*!< HFXO debounce time. The HFXO is started by triggering the TASKS_HFCLKSTART$/;"	m	struct:__anon430
HYST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  HYST;                              \/*!< Comparator hysteresis enable                                          *\/$/;"	m	struct:__anon294
HYST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  HYST;                              \/*!< Comparator hysteresis enable                                          *\/$/;"	m	struct:__anon295
HYST	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  HYST;                              \/*!< Comparator hysteresis enable                                          *\/$/;"	m	struct:__anon359
HYST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  HYST;                              \/*!< Comparator hysteresis enable                                          *\/$/;"	m	struct:__anon452
HYST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  HYST;                              \/*!< Comparator hysteresis enable                                          *\/$/;"	m	struct:__anon453
HardFault_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^HardFault_Handler:$/;"	l
HardFault_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  HardFault_IRQn                = -13,              \/*!<   3  Hard Fault, all classes of Fault                                 *\/$/;"	e	enum:__anon191
HardFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  HardFault_IRQn                = -13,              \/*!<   3  Hard Fault, all classes of Fault                                 *\/$/;"	e	enum:__anon223
HardFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  HardFault_IRQn                = -13,              \/*!<   3  Hard Fault, all classes of Fault                                 *\/$/;"	e	enum:__anon307
HardFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  HardFault_IRQn                = -13,              \/*!<   3  Hard Fault, all classes of Fault                                 *\/$/;"	e	enum:__anon368
Heap_Mem	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Heap_Size       EQU 2048$/;"	d
Heap_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Heap_Size       EQU __HEAP_SIZE$/;"	d
Heap_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Heap_Size       EQU __STARTUP_CONFIG_HEAP_SIZE$/;"	d
Heap_Size	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Heap_Size       EQU     2048$/;"	d
Heap_Size	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Heap_Size       EQU     __HEAP_SIZE$/;"	d
Heap_Size	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Heap_Size       EQU     2048$/;"	d
Heap_Size	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Heap_Size       EQU     __HEAP_SIZE$/;"	d
I2S_CONFIG_ALIGN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	788;"	d
I2S_CONFIG_ALIGN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	423;"	d
I2S_CONFIG_ALIGN	.\app\inc\sdk_config.h	788;"	d
I2S_CONFIG_ALIGN	.\app\nRF51822_xxAC\nrf_drv_config.h	423;"	d
I2S_CONFIG_ALIGN	.\sdk_config.h	788;"	d
I2S_CONFIG_ALIGN_ALIGN_LEFT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	58;"	d
I2S_CONFIG_ALIGN_ALIGN_LEFT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	81;"	d
I2S_CONFIG_ALIGN_ALIGN_LEFT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	81;"	d
I2S_CONFIG_ALIGN_ALIGN_Left	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1800;"	d
I2S_CONFIG_ALIGN_ALIGN_Left	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2477;"	d
I2S_CONFIG_ALIGN_ALIGN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1799;"	d
I2S_CONFIG_ALIGN_ALIGN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2476;"	d
I2S_CONFIG_ALIGN_ALIGN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1798;"	d
I2S_CONFIG_ALIGN_ALIGN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2475;"	d
I2S_CONFIG_ALIGN_ALIGN_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	59;"	d
I2S_CONFIG_ALIGN_ALIGN_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	82;"	d
I2S_CONFIG_ALIGN_ALIGN_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	82;"	d
I2S_CONFIG_ALIGN_ALIGN_Right	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1801;"	d
I2S_CONFIG_ALIGN_ALIGN_Right	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2478;"	d
I2S_CONFIG_CHANNELS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	808;"	d
I2S_CONFIG_CHANNELS	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	425;"	d
I2S_CONFIG_CHANNELS	.\app\inc\sdk_config.h	808;"	d
I2S_CONFIG_CHANNELS	.\app\nRF51822_xxAC\nrf_drv_config.h	425;"	d
I2S_CONFIG_CHANNELS	.\sdk_config.h	808;"	d
I2S_CONFIG_CHANNELS_CHANNELS_LEFT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	62;"	d
I2S_CONFIG_CHANNELS_CHANNELS_LEFT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	85;"	d
I2S_CONFIG_CHANNELS_CHANNELS_LEFT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	85;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Left	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1819;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Left	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2496;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1817;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2494;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1816;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2493;"	d
I2S_CONFIG_CHANNELS_CHANNELS_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	63;"	d
I2S_CONFIG_CHANNELS_CHANNELS_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	86;"	d
I2S_CONFIG_CHANNELS_CHANNELS_RIGHT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	86;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Right	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1820;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Right	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2497;"	d
I2S_CONFIG_CHANNELS_CHANNELS_STEREO	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	61;"	d
I2S_CONFIG_CHANNELS_CHANNELS_STEREO	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	84;"	d
I2S_CONFIG_CHANNELS_CHANNELS_STEREO	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	84;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Stereo	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1818;"	d
I2S_CONFIG_CHANNELS_CHANNELS_Stereo	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2495;"	d
I2S_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	913;"	d
I2S_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	913;"	d
I2S_CONFIG_DEBUG_COLOR	.\sdk_config.h	913;"	d
I2S_CONFIG_FORMAT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	779;"	d
I2S_CONFIG_FORMAT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	422;"	d
I2S_CONFIG_FORMAT	.\app\inc\sdk_config.h	779;"	d
I2S_CONFIG_FORMAT	.\app\nRF51822_xxAC\nrf_drv_config.h	422;"	d
I2S_CONFIG_FORMAT	.\sdk_config.h	779;"	d
I2S_CONFIG_FORMAT_FORMAT_ALIGNED	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	60;"	d
I2S_CONFIG_FORMAT_FORMAT_ALIGNED	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	83;"	d
I2S_CONFIG_FORMAT_FORMAT_ALIGNED	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	83;"	d
I2S_CONFIG_FORMAT_FORMAT_Aligned	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1810;"	d
I2S_CONFIG_FORMAT_FORMAT_Aligned	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2487;"	d
I2S_CONFIG_FORMAT_FORMAT_I2S	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1809;"	d
I2S_CONFIG_FORMAT_FORMAT_I2S	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2486;"	d
I2S_CONFIG_FORMAT_FORMAT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1808;"	d
I2S_CONFIG_FORMAT_FORMAT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2485;"	d
I2S_CONFIG_FORMAT_FORMAT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1807;"	d
I2S_CONFIG_FORMAT_FORMAT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2484;"	d
I2S_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	897;"	d
I2S_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	897;"	d
I2S_CONFIG_INFO_COLOR	.\sdk_config.h	897;"	d
I2S_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	863;"	d
I2S_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	420;"	d
I2S_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	863;"	d
I2S_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	420;"	d
I2S_CONFIG_IRQ_PRIORITY	.\sdk_config.h	863;"	d
I2S_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	869;"	d
I2S_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	869;"	d
I2S_CONFIG_LOG_ENABLED	.\sdk_config.h	869;"	d
I2S_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	881;"	d
I2S_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	881;"	d
I2S_CONFIG_LOG_LEVEL	.\sdk_config.h	881;"	d
I2S_CONFIG_LRCK_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	742;"	d
I2S_CONFIG_LRCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	416;"	d
I2S_CONFIG_LRCK_PIN	.\app\inc\sdk_config.h	742;"	d
I2S_CONFIG_LRCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	416;"	d
I2S_CONFIG_LRCK_PIN	.\sdk_config.h	742;"	d
I2S_CONFIG_MASTER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	770;"	d
I2S_CONFIG_MASTER	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	421;"	d
I2S_CONFIG_MASTER	.\app\inc\sdk_config.h	770;"	d
I2S_CONFIG_MASTER	.\app\nRF51822_xxAC\nrf_drv_config.h	421;"	d
I2S_CONFIG_MASTER	.\sdk_config.h	770;"	d
I2S_CONFIG_MCKEN_MCKEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	53;"	d
I2S_CONFIG_MCKEN_MCKEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	76;"	d
I2S_CONFIG_MCKEN_MCKEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	76;"	d
I2S_CONFIG_MCKEN_MCKEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1740;"	d
I2S_CONFIG_MCKEN_MCKEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2417;"	d
I2S_CONFIG_MCKEN_MCKEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	54;"	d
I2S_CONFIG_MCKEN_MCKEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	77;"	d
I2S_CONFIG_MCKEN_MCKEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	77;"	d
I2S_CONFIG_MCKEN_MCKEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1741;"	d
I2S_CONFIG_MCKEN_MCKEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2418;"	d
I2S_CONFIG_MCKEN_MCKEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1739;"	d
I2S_CONFIG_MCKEN_MCKEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2416;"	d
I2S_CONFIG_MCKEN_MCKEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1738;"	d
I2S_CONFIG_MCKEN_MCKEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2415;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1760;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2437;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1759;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2436;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1749;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2426;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1758;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2435;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1757;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2434;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1766;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2443;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1756;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2433;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1755;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2432;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1765;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2442;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1754;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2431;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1753;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2430;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1752;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2429;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1764;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2441;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1751;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2428;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1763;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2440;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1762;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2439;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1750;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2427;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1761;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2438;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1748;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2425;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1747;"	d
I2S_CONFIG_MCKFREQ_MCKFREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2424;"	d
I2S_CONFIG_MCK_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	747;"	d
I2S_CONFIG_MCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	417;"	d
I2S_CONFIG_MCK_PIN	.\app\inc\sdk_config.h	747;"	d
I2S_CONFIG_MCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	417;"	d
I2S_CONFIG_MCK_PIN	.\sdk_config.h	747;"	d
I2S_CONFIG_MCK_SETUP	.\RTE\_nrf51822_xxac_s130\sdk_config.h	834;"	d
I2S_CONFIG_MCK_SETUP	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	426;"	d
I2S_CONFIG_MCK_SETUP	.\app\inc\sdk_config.h	834;"	d
I2S_CONFIG_MCK_SETUP	.\app\nRF51822_xxAC\nrf_drv_config.h	426;"	d
I2S_CONFIG_MCK_SETUP	.\sdk_config.h	834;"	d
I2S_CONFIG_MODE_MODE_MASTER	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	47;"	d
I2S_CONFIG_MODE_MODE_MASTER	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	70;"	d
I2S_CONFIG_MODE_MODE_MASTER	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	70;"	d
I2S_CONFIG_MODE_MODE_Master	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1713;"	d
I2S_CONFIG_MODE_MODE_Master	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2390;"	d
I2S_CONFIG_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1712;"	d
I2S_CONFIG_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2389;"	d
I2S_CONFIG_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1711;"	d
I2S_CONFIG_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2388;"	d
I2S_CONFIG_MODE_MODE_SLAVE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	48;"	d
I2S_CONFIG_MODE_MODE_SLAVE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	71;"	d
I2S_CONFIG_MODE_MODE_SLAVE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	71;"	d
I2S_CONFIG_MODE_MODE_Slave	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1714;"	d
I2S_CONFIG_MODE_MODE_Slave	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2391;"	d
I2S_CONFIG_RATIO	.\RTE\_nrf51822_xxac_s130\sdk_config.h	850;"	d
I2S_CONFIG_RATIO	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	427;"	d
I2S_CONFIG_RATIO	.\app\inc\sdk_config.h	850;"	d
I2S_CONFIG_RATIO	.\app\nRF51822_xxAC\nrf_drv_config.h	427;"	d
I2S_CONFIG_RATIO	.\sdk_config.h	850;"	d
I2S_CONFIG_RATIO_RATIO_128X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1778;"	d
I2S_CONFIG_RATIO_RATIO_128X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2455;"	d
I2S_CONFIG_RATIO_RATIO_192X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1779;"	d
I2S_CONFIG_RATIO_RATIO_192X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2456;"	d
I2S_CONFIG_RATIO_RATIO_256X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1780;"	d
I2S_CONFIG_RATIO_RATIO_256X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2457;"	d
I2S_CONFIG_RATIO_RATIO_32X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1774;"	d
I2S_CONFIG_RATIO_RATIO_32X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2451;"	d
I2S_CONFIG_RATIO_RATIO_384X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1781;"	d
I2S_CONFIG_RATIO_RATIO_384X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2458;"	d
I2S_CONFIG_RATIO_RATIO_48X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1775;"	d
I2S_CONFIG_RATIO_RATIO_48X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2452;"	d
I2S_CONFIG_RATIO_RATIO_512X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1782;"	d
I2S_CONFIG_RATIO_RATIO_512X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2459;"	d
I2S_CONFIG_RATIO_RATIO_64X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1776;"	d
I2S_CONFIG_RATIO_RATIO_64X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2453;"	d
I2S_CONFIG_RATIO_RATIO_96X	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1777;"	d
I2S_CONFIG_RATIO_RATIO_96X	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2454;"	d
I2S_CONFIG_RATIO_RATIO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1773;"	d
I2S_CONFIG_RATIO_RATIO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2450;"	d
I2S_CONFIG_RATIO_RATIO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1772;"	d
I2S_CONFIG_RATIO_RATIO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2449;"	d
I2S_CONFIG_RXEN_RXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	49;"	d
I2S_CONFIG_RXEN_RXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	72;"	d
I2S_CONFIG_RXEN_RXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	72;"	d
I2S_CONFIG_RXEN_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1722;"	d
I2S_CONFIG_RXEN_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2399;"	d
I2S_CONFIG_RXEN_RXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	50;"	d
I2S_CONFIG_RXEN_RXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	73;"	d
I2S_CONFIG_RXEN_RXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	73;"	d
I2S_CONFIG_RXEN_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1723;"	d
I2S_CONFIG_RXEN_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2400;"	d
I2S_CONFIG_RXEN_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1721;"	d
I2S_CONFIG_RXEN_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2398;"	d
I2S_CONFIG_RXEN_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1720;"	d
I2S_CONFIG_RXEN_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2397;"	d
I2S_CONFIG_SCK_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	735;"	d
I2S_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	415;"	d
I2S_CONFIG_SCK_PIN	.\app\inc\sdk_config.h	735;"	d
I2S_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	415;"	d
I2S_CONFIG_SCK_PIN	.\sdk_config.h	735;"	d
I2S_CONFIG_SDIN_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	761;"	d
I2S_CONFIG_SDIN_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	419;"	d
I2S_CONFIG_SDIN_PIN	.\app\inc\sdk_config.h	761;"	d
I2S_CONFIG_SDIN_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	419;"	d
I2S_CONFIG_SDIN_PIN	.\sdk_config.h	761;"	d
I2S_CONFIG_SDOUT_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	754;"	d
I2S_CONFIG_SDOUT_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	418;"	d
I2S_CONFIG_SDOUT_PIN	.\app\inc\sdk_config.h	754;"	d
I2S_CONFIG_SDOUT_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	418;"	d
I2S_CONFIG_SDOUT_PIN	.\sdk_config.h	754;"	d
I2S_CONFIG_SWIDTH	.\RTE\_nrf51822_xxac_s130\sdk_config.h	798;"	d
I2S_CONFIG_SWIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	424;"	d
I2S_CONFIG_SWIDTH	.\app\inc\sdk_config.h	798;"	d
I2S_CONFIG_SWIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	424;"	d
I2S_CONFIG_SWIDTH	.\sdk_config.h	798;"	d
I2S_CONFIG_SWIDTH_SWIDTH_16BIT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	56;"	d
I2S_CONFIG_SWIDTH_SWIDTH_16BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	79;"	d
I2S_CONFIG_SWIDTH_SWIDTH_16BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	79;"	d
I2S_CONFIG_SWIDTH_SWIDTH_16Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1791;"	d
I2S_CONFIG_SWIDTH_SWIDTH_16Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2468;"	d
I2S_CONFIG_SWIDTH_SWIDTH_24BIT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	57;"	d
I2S_CONFIG_SWIDTH_SWIDTH_24BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	80;"	d
I2S_CONFIG_SWIDTH_SWIDTH_24BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	80;"	d
I2S_CONFIG_SWIDTH_SWIDTH_24Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1792;"	d
I2S_CONFIG_SWIDTH_SWIDTH_24Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2469;"	d
I2S_CONFIG_SWIDTH_SWIDTH_8BIT	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	55;"	d
I2S_CONFIG_SWIDTH_SWIDTH_8BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	78;"	d
I2S_CONFIG_SWIDTH_SWIDTH_8BIT	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	78;"	d
I2S_CONFIG_SWIDTH_SWIDTH_8Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1790;"	d
I2S_CONFIG_SWIDTH_SWIDTH_8Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2467;"	d
I2S_CONFIG_SWIDTH_SWIDTH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1789;"	d
I2S_CONFIG_SWIDTH_SWIDTH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2466;"	d
I2S_CONFIG_SWIDTH_SWIDTH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1788;"	d
I2S_CONFIG_SWIDTH_SWIDTH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2465;"	d
I2S_CONFIG_TXEN_TXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	51;"	d
I2S_CONFIG_TXEN_TXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	74;"	d
I2S_CONFIG_TXEN_TXEN_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	74;"	d
I2S_CONFIG_TXEN_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1731;"	d
I2S_CONFIG_TXEN_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2408;"	d
I2S_CONFIG_TXEN_TXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	52;"	d
I2S_CONFIG_TXEN_TXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	75;"	d
I2S_CONFIG_TXEN_TXEN_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	75;"	d
I2S_CONFIG_TXEN_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1732;"	d
I2S_CONFIG_TXEN_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2409;"	d
I2S_CONFIG_TXEN_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1730;"	d
I2S_CONFIG_TXEN_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2407;"	d
I2S_CONFIG_TXEN_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1729;"	d
I2S_CONFIG_TXEN_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2406;"	d
I2S_CONFIG_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} I2S_CONFIG_Type;$/;"	t	typeref:struct:__anon263
I2S_CONFIG_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} I2S_CONFIG_Type;$/;"	t	typeref:struct:__anon412
I2S_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	261;"	d
I2S_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	269;"	d
I2S_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	263;"	d
I2S_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	271;"	d
I2S_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	728;"	d
I2S_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	412;"	d
I2S_ENABLED	.\app\inc\sdk_config.h	728;"	d
I2S_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	412;"	d
I2S_ENABLED	.\sdk_config.h	728;"	d
I2S_ENABLE_ENABLE_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	45;"	d
I2S_ENABLE_ENABLE_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	68;"	d
I2S_ENABLE_ENABLE_DISABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	68;"	d
I2S_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1704;"	d
I2S_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2381;"	d
I2S_ENABLE_ENABLE_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	46;"	d
I2S_ENABLE_ENABLE_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	69;"	d
I2S_ENABLE_ENABLE_ENABLE	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	69;"	d
I2S_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1705;"	d
I2S_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2382;"	d
I2S_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1703;"	d
I2S_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2380;"	d
I2S_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1702;"	d
I2S_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2379;"	d
I2S_INTENCLR_RXPTRUPD_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1696;"	d
I2S_INTENCLR_RXPTRUPD_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2373;"	d
I2S_INTENCLR_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1694;"	d
I2S_INTENCLR_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2371;"	d
I2S_INTENCLR_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1695;"	d
I2S_INTENCLR_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2372;"	d
I2S_INTENCLR_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1693;"	d
I2S_INTENCLR_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2370;"	d
I2S_INTENCLR_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1692;"	d
I2S_INTENCLR_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2369;"	d
I2S_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1689;"	d
I2S_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2366;"	d
I2S_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1687;"	d
I2S_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2364;"	d
I2S_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1688;"	d
I2S_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2365;"	d
I2S_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1686;"	d
I2S_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2363;"	d
I2S_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1685;"	d
I2S_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2362;"	d
I2S_INTENCLR_TXPTRUPD_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1682;"	d
I2S_INTENCLR_TXPTRUPD_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2359;"	d
I2S_INTENCLR_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1680;"	d
I2S_INTENCLR_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2357;"	d
I2S_INTENCLR_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1681;"	d
I2S_INTENCLR_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2358;"	d
I2S_INTENCLR_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1679;"	d
I2S_INTENCLR_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2356;"	d
I2S_INTENCLR_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1678;"	d
I2S_INTENCLR_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2355;"	d
I2S_INTENSET_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1670;"	d
I2S_INTENSET_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2347;"	d
I2S_INTENSET_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1671;"	d
I2S_INTENSET_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2348;"	d
I2S_INTENSET_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1669;"	d
I2S_INTENSET_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2346;"	d
I2S_INTENSET_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1668;"	d
I2S_INTENSET_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2345;"	d
I2S_INTENSET_RXPTRUPD_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1672;"	d
I2S_INTENSET_RXPTRUPD_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2349;"	d
I2S_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1663;"	d
I2S_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2340;"	d
I2S_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1664;"	d
I2S_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2341;"	d
I2S_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1662;"	d
I2S_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2339;"	d
I2S_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1661;"	d
I2S_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2338;"	d
I2S_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1665;"	d
I2S_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2342;"	d
I2S_INTENSET_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1656;"	d
I2S_INTENSET_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2333;"	d
I2S_INTENSET_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1657;"	d
I2S_INTENSET_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2334;"	d
I2S_INTENSET_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1655;"	d
I2S_INTENSET_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2332;"	d
I2S_INTENSET_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1654;"	d
I2S_INTENSET_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2331;"	d
I2S_INTENSET_TXPTRUPD_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1658;"	d
I2S_INTENSET_TXPTRUPD_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2335;"	d
I2S_INTEN_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1647;"	d
I2S_INTEN_RXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2324;"	d
I2S_INTEN_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1648;"	d
I2S_INTEN_RXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2325;"	d
I2S_INTEN_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1646;"	d
I2S_INTEN_RXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2323;"	d
I2S_INTEN_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1645;"	d
I2S_INTEN_RXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2322;"	d
I2S_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1641;"	d
I2S_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2318;"	d
I2S_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1642;"	d
I2S_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2319;"	d
I2S_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1640;"	d
I2S_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2317;"	d
I2S_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1639;"	d
I2S_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2316;"	d
I2S_INTEN_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1635;"	d
I2S_INTEN_TXPTRUPD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2312;"	d
I2S_INTEN_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1636;"	d
I2S_INTEN_TXPTRUPD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2313;"	d
I2S_INTEN_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1634;"	d
I2S_INTEN_TXPTRUPD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2311;"	d
I2S_INTEN_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1633;"	d
I2S_INTEN_TXPTRUPD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2310;"	d
I2S_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_IRQn                      =  37,              \/*!<  37  I2S                                                              *\/$/;"	e	enum:__anon223
I2S_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_IRQn                      =  37,              \/*!<  37  I2S                                                              *\/$/;"	e	enum:__anon368
I2S_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	260;"	d
I2S_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	268;"	d
I2S_PSEL_LRCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1883;"	d
I2S_PSEL_LRCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2552;"	d
I2S_PSEL_LRCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1884;"	d
I2S_PSEL_LRCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2553;"	d
I2S_PSEL_LRCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1882;"	d
I2S_PSEL_LRCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2551;"	d
I2S_PSEL_LRCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1881;"	d
I2S_PSEL_LRCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2550;"	d
I2S_PSEL_LRCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1892;"	d
I2S_PSEL_LRCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2557;"	d
I2S_PSEL_LRCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1891;"	d
I2S_PSEL_LRCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2556;"	d
I2S_PSEL_LRCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1888;"	d
I2S_PSEL_LRCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1887;"	d
I2S_PSEL_MCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1849;"	d
I2S_PSEL_MCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2526;"	d
I2S_PSEL_MCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1850;"	d
I2S_PSEL_MCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2527;"	d
I2S_PSEL_MCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1848;"	d
I2S_PSEL_MCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2525;"	d
I2S_PSEL_MCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1847;"	d
I2S_PSEL_MCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2524;"	d
I2S_PSEL_MCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1858;"	d
I2S_PSEL_MCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2531;"	d
I2S_PSEL_MCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1857;"	d
I2S_PSEL_MCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2530;"	d
I2S_PSEL_MCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1854;"	d
I2S_PSEL_MCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1853;"	d
I2S_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1866;"	d
I2S_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2539;"	d
I2S_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1867;"	d
I2S_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2540;"	d
I2S_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1865;"	d
I2S_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2538;"	d
I2S_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1864;"	d
I2S_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2537;"	d
I2S_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1875;"	d
I2S_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2544;"	d
I2S_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1874;"	d
I2S_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2543;"	d
I2S_PSEL_SCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1871;"	d
I2S_PSEL_SCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1870;"	d
I2S_PSEL_SDIN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1900;"	d
I2S_PSEL_SDIN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2565;"	d
I2S_PSEL_SDIN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1901;"	d
I2S_PSEL_SDIN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2566;"	d
I2S_PSEL_SDIN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1899;"	d
I2S_PSEL_SDIN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2564;"	d
I2S_PSEL_SDIN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1898;"	d
I2S_PSEL_SDIN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2563;"	d
I2S_PSEL_SDIN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1909;"	d
I2S_PSEL_SDIN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2570;"	d
I2S_PSEL_SDIN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1908;"	d
I2S_PSEL_SDIN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2569;"	d
I2S_PSEL_SDIN_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1905;"	d
I2S_PSEL_SDIN_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1904;"	d
I2S_PSEL_SDOUT_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1917;"	d
I2S_PSEL_SDOUT_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2578;"	d
I2S_PSEL_SDOUT_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1918;"	d
I2S_PSEL_SDOUT_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2579;"	d
I2S_PSEL_SDOUT_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1916;"	d
I2S_PSEL_SDOUT_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2577;"	d
I2S_PSEL_SDOUT_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1915;"	d
I2S_PSEL_SDOUT_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2576;"	d
I2S_PSEL_SDOUT_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1926;"	d
I2S_PSEL_SDOUT_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2583;"	d
I2S_PSEL_SDOUT_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1925;"	d
I2S_PSEL_SDOUT_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2582;"	d
I2S_PSEL_SDOUT_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1922;"	d
I2S_PSEL_SDOUT_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1921;"	d
I2S_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} I2S_PSEL_Type;$/;"	t	typeref:struct:__anon267
I2S_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} I2S_PSEL_Type;$/;"	t	typeref:struct:__anon416
I2S_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1827;"	d
I2S_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2504;"	d
I2S_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1826;"	d
I2S_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2503;"	d
I2S_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} I2S_RXD_Type;$/;"	t	typeref:struct:__anon264
I2S_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} I2S_RXD_Type;$/;"	t	typeref:struct:__anon413
I2S_RXTXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1841;"	d
I2S_RXTXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2518;"	d
I2S_RXTXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1840;"	d
I2S_RXTXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2517;"	d
I2S_RXTXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} I2S_RXTXD_Type;$/;"	t	typeref:struct:__anon266
I2S_RXTXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} I2S_RXTXD_Type;$/;"	t	typeref:struct:__anon415
I2S_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1834;"	d
I2S_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2511;"	d
I2S_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1833;"	d
I2S_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2510;"	d
I2S_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} I2S_TXD_Type;$/;"	t	typeref:struct:__anon265
I2S_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} I2S_TXD_Type;$/;"	t	typeref:struct:__anon414
IABR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register *\/$/;"	m	struct:__anon112
IABR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register *\/$/;"	m	struct:__anon130
IABR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register *\/$/;"	m	struct:__anon149
IABR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t IABR[8U];               \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register *\/$/;"	m	struct:__anon181
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7085;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7093;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7099;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7116;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7119;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7128;"	d
IAR_ONLY_LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7134;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7088;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7094;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7100;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7123;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7129;"	d
IAR_ONLY_LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7135;"	d
ICACHECNF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ICACHECNF;                         \/*!< I-Code cache configuration register.                                  *\/$/;"	m	struct:__anon300
ICACHECNF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ICACHECNF;                         \/*!< I-code cache configuration register.                                  *\/$/;"	m	struct:__anon458
ICER	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon89
ICER	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon100
ICER	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon112
ICER	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon130
ICER	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon149
ICER	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon168
ICER	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ICER[8U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon181
ICIALLU	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t ICIALLU;                \/*!< Offset: 0x250 ( \/W)  I-Cache Invalidate All to PoU *\/$/;"	m	struct:__anon150
ICIMVAU	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t ICIMVAU;                \/*!< Offset: 0x258 ( \/W)  I-Cache Invalidate by MVA to PoU *\/$/;"	m	struct:__anon150
ICPR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon89
ICPR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon100
ICPR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon112
ICPR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon130
ICPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon149
ICPR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon168
ICPR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ICPR[8U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon181
ICSR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon90
ICSR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon101
ICSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon113
ICSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon131
ICSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon150
ICSR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon169
ICSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon182
ICTR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register *\/$/;"	m	struct:__anon114
ICTR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register *\/$/;"	m	struct:__anon132
ICTR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register *\/$/;"	m	struct:__anon151
ICTR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t ICTR;                   \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register *\/$/;"	m	struct:__anon183
ID_AFR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ID_AFR;                 \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register *\/$/;"	m	struct:__anon150
ID_DFR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ID_DFR;                 \/*!< Offset: 0x048 (R\/ )  Debug Feature Register *\/$/;"	m	struct:__anon150
ID_ISAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ID_ISAR[5U];            \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register *\/$/;"	m	struct:__anon150
ID_MFR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ID_MFR[4U];             \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register *\/$/;"	m	struct:__anon150
ID_PFR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ID_PFR[2U];             \/*!< Offset: 0x040 (R\/ )  Processor Feature Register *\/$/;"	m	struct:__anon150
IFCONFIG0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IFCONFIG0;                         \/*!< Interface configuration.                                              *\/$/;"	m	struct:__anon466
IFCONFIG1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IFCONFIG1;                         \/*!< Interface configuration.                                              *\/$/;"	m	struct:__anon466
IFTIMING	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM_IFTIMING_Type IFTIMING;                      \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon434
IFTIMING	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IFTIMING;                          \/*!< SPI interface timing.                                                 *\/$/;"	m	struct:__anon466
IHIT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  IHIT;                              \/*!< I-Code cache hit counter.                                             *\/$/;"	m	struct:__anon300
IHIT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IHIT;                              \/*!< I-code cache hit counter.                                             *\/$/;"	m	struct:__anon458
IMCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t IMCR;                   \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register *\/$/;"	m	struct:__anon116
IMCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t IMCR;                   \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register *\/$/;"	m	struct:__anon134
IMCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t IMCR;                   \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register *\/$/;"	m	struct:__anon153
IMCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t IMCR;                   \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register *\/$/;"	m	struct:__anon185
IMISS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  IMISS;                             \/*!< I-Code cache miss counter.                                            *\/$/;"	m	struct:__anon300
IMISS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IMISS;                             \/*!< I-code cache miss counter.                                            *\/$/;"	m	struct:__anon458
IN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  IN;                                \/*!< Read GPIO port.                                                       *\/$/;"	m	struct:__anon222
IN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  IN;                                \/*!< Read GPIO port                                                        *\/$/;"	m	struct:__anon306
IN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  IN;                                \/*!< Read GPIO port                                                        *\/$/;"	m	struct:__anon367
IN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  IN;                                \/*!< Read GPIO port                                                        *\/$/;"	m	struct:__anon467
INCREASE_IDX	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	21;"	d	file:
INCREASE_IDX	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	21;"	d	file:
INCREASE_IDX	.\app\src\app_twi.c	21;"	d	file:
INDEX_MASK	.\CMSIS_4\CMSIS\Include\arm_math.h	332;"	d
INFO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  FICR_INFO_Type INFO;                              \/*!< Device info                                                           *\/$/;"	m	struct:__anon268
INFO	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  FICR_INFO_Type INFO;                              \/*!< Device info                                                           *\/$/;"	m	struct:__anon337
INFO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  FICR_INFO_Type INFO;                              \/*!< Device info                                                           *\/$/;"	m	struct:__anon427
INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	160;"	d	file:
INIT	.\SEGGER_RTT.c	261;"	d	file:
INPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INPTR;                             \/*!< Pointer to the input packet.                                          *\/$/;"	m	struct:__anon210
INPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INPTR;                             \/*!< Input pointer                                                         *\/$/;"	m	struct:__anon290
INPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INPTR;                             \/*!< Input pointer                                                         *\/$/;"	m	struct:__anon355
INPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INPTR;                             \/*!< Input pointer                                                         *\/$/;"	m	struct:__anon448
INPUT_SPACING	.\CMSIS_4\CMSIS\Include\arm_math.h	354;"	d
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon274
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon278
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon279
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon282
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon284
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon294
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon297
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon298
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon299
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon303
INTEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon304
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon343
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon344
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon345
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon349
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon359
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon361
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon362
INTEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon363
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon432
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon436
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon437
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon440
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon442
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon452
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon455
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon456
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon457
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon462
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon463
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon465
INTEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTEN;                             \/*!< Enable or disable interrupt                                           *\/$/;"	m	struct:__anon466
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register                                       *\/$/;"	m	struct:__anon207
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon194
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon195
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon197
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon198
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon199
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon200
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon201
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon202
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon203
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon204
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon205
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon206
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon208
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon209
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon210
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon211
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon212
INTENCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Interrupt enable clear register.                                      *\/$/;"	m	struct:__anon213
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon271
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon272
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon273
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon274
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon275
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon276
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon277
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon278
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon279
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon280
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon281
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon282
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon283
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon284
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon285
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon286
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon287
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon288
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon289
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon290
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon291
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon292
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon293
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon294
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon295
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon297
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon298
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon299
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon303
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon304
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon340
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon341
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon342
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon343
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon344
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon345
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon346
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon347
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon348
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon349
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon350
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon351
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon352
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon353
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon354
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon355
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon356
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon357
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon358
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon359
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon361
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon362
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon363
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon429
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon430
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon431
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon432
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon433
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon434
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon435
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon436
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon437
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon438
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon439
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon440
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon441
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon442
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon443
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon444
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon445
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon446
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon447
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon448
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon449
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon450
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon451
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon452
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon453
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon455
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon456
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon457
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon462
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon463
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon465
INTENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENCLR;                          \/*!< Disable interrupt                                                     *\/$/;"	m	struct:__anon466
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register                                         *\/$/;"	m	struct:__anon207
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon194
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon195
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon197
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon198
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon199
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon200
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon201
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon202
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon203
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon204
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon205
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon206
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon208
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon209
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon210
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon211
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon212
INTENSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  INTENSET;                          \/*!< Interrupt enable set register.                                        *\/$/;"	m	struct:__anon213
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon271
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon272
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon273
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon274
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon275
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon276
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon277
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon278
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon279
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon280
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon281
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon282
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon283
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon284
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon285
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon286
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon287
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon288
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon289
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon290
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon291
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon292
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon293
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon294
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon295
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon297
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon298
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon299
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon303
INTENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon304
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon340
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon341
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon342
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon343
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon344
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon345
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon346
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon347
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon348
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon349
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon350
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon351
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon352
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon353
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon354
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon355
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon356
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon357
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon358
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon359
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon361
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon362
INTENSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon363
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon429
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon430
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon431
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon432
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon433
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon434
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon435
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon436
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon437
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon438
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon439
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon440
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon441
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon442
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon443
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon444
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon445
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon446
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon447
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon448
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon449
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon450
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon451
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon452
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon453
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon455
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon456
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon457
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon462
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon463
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon465
INTENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  INTENSET;                          \/*!< Enable interrupt                                                      *\/$/;"	m	struct:__anon466
INVALID_OPCODE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	25;"	d	file:
INVALID_OPCODE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	25;"	d	file:
INVALID_OPCODE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	25;"	d	file:
INVALID_OPCODE	.\app\nRF51822_xxAC\pstorage.c	25;"	d	file:
IO0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IO0;                               \/*!< Pin select for serial data MOSI\/IO0.                                  *\/$/;"	m	struct:__anon426
IO1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IO1;                               \/*!< Pin select for serial data MISO\/IO1.                                  *\/$/;"	m	struct:__anon426
IO2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IO2;                               \/*!< Pin select for serial data IO2.                                       *\/$/;"	m	struct:__anon426
IO3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IO3;                               \/*!< Pin select for serial data IO3.                                       *\/$/;"	m	struct:__anon426
IP	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register *\/$/;"	m	struct:__anon89
IP	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register *\/$/;"	m	struct:__anon100
IP	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon112
IP	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon130
IP	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon149
IP	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register *\/$/;"	m	struct:__anon168
IP	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint8_t  IP[240U];               \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon181
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	289;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	300;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	300;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	359;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	374;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	295;"	d
IPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	300;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	288;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	299;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	299;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	358;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	373;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	294;"	d
IPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	299;"	d
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon83
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon94
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon106
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon124
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon143
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon162
IPSR_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon175
IR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  IR[4];                             \/*!< Identity root.                                                        *\/$/;"	m	struct:__anon218
IR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  IR[4];                             \/*!< Description collection[0]: Identity Root, word 0                      *\/$/;"	m	struct:__anon268
IR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  IR[4];                             \/*!< Description collection[0]: Identity root, word 0                      *\/$/;"	m	struct:__anon337
IR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  IR[4];                             \/*!< Description collection[0]: Identity Root, word 0                      *\/$/;"	m	struct:__anon427
IR0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	122;"	d
IR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	566;"	d
IR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	135;"	d
IR0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	181;"	d
IR1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	123;"	d
IR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	567;"	d
IR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	136;"	d
IR1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	182;"	d
IR2	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	124;"	d
IR2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	568;"	d
IR2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	137;"	d
IR2	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	183;"	d
IR3	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	125;"	d
IR3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	569;"	d
IR3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	138;"	d
IR3	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	184;"	d
IRKPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  IRKPTR;                            \/*!< Pointer to the IRK data structure.                                    *\/$/;"	m	struct:__anon209
IRKPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  IRKPTR;                            \/*!< Pointer to IRK data structure                                         *\/$/;"	m	struct:__anon291
IRKPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  IRKPTR;                            \/*!< Pointer to IRK data structure                                         *\/$/;"	m	struct:__anon356
IRKPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  IRKPTR;                            \/*!< Pointer to IRK data structure                                         *\/$/;"	m	struct:__anon449
IRQn_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon191
IRQn_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon223
IRQn_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon307
IRQn_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon368
IRR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t IRR;                    \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register *\/$/;"	m	struct:__anon116
IRR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t IRR;                    \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register *\/$/;"	m	struct:__anon134
IRR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t IRR;                    \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register *\/$/;"	m	struct:__anon153
IRR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t IRR;                    \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register *\/$/;"	m	struct:__anon185
ISAR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register *\/$/;"	m	struct:__anon113
ISAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register *\/$/;"	m	struct:__anon131
ISAR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t ISAR[5U];               \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register *\/$/;"	m	struct:__anon182
ISER	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon89
ISER	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon100
ISER	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon112
ISER	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon130
ISER	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon149
ISER	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon168
ISER	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ISER[8U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon181
ISOIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_ISOIN_Type ISOIN;                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
ISOINCONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ISOINCONFIG;                       \/*!< Controls the response of the ISO IN endpoint to an IN token$/;"	m	struct:__anon465
ISOOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_ISOOUT_Type ISOOUT;                          \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
ISOOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  ISOOUT;                            \/*!< Amount of bytes received last on this iso OUT data endpoint           *\/$/;"	m	struct:__anon418
ISOSPLIT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ISOSPLIT;                          \/*!< Controls the split of ISO buffers                                     *\/$/;"	m	struct:__anon465
ISOURCE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ISOURCE;                           \/*!< Current source select on analog input                                 *\/$/;"	m	struct:__anon294
ISPR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon89
ISPR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon100
ISPR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon112
ISPR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon130
ISPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon149
ISPR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon168
ISPR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ISPR[8U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon181
ISR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon83::__anon84
ISR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon85::__anon86
ISR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon94::__anon95
ISR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon96::__anon97
ISR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon106::__anon107
ISR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon108::__anon109
ISR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon124::__anon125
ISR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon126::__anon127
ISR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon143::__anon144
ISR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon145::__anon146
ISR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon162::__anon163
ISR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon164::__anon165
ISR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon175::__anon176
ISR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon177::__anon178
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER BusFault_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER DebugMon_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR0$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR1$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR10$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR11$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR12$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR13$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR14$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR15$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR16$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR17$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR18$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR19$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR2$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR20$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR21$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR22$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR23$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR24$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR25$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR26$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR27$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR28$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR29$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR3$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR30$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR31$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR4$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR5$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR6$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR7$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR8$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER ExternalISR9$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER HardFault_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER MemManage_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER NMI_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER PendSV_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER SVC_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER SysTick_Handler$/;"	l
ISR_HANDLER	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_HANDLER UsageFault_Handler$/;"	l
ISR_RESERVED	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^ISR_RESERVED$/;"	l
IT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon108::__anon109
IT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon126::__anon127
IT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon145::__anon146
IT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0) *\/$/;"	m	struct:__anon177::__anon178
ITATBCTR0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon119
ITATBCTR0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon137
ITATBCTR0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon156
ITATBCTR0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t ITATBCTR0;              \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon188
ITATBCTR2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon119
ITATBCTR2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon137
ITATBCTR2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon156
ITATBCTR2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t ITATBCTR2;              \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon188
ITCMCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ITCMCR;                 \/*!< Offset: 0x290 (R\/W)  Instruction Tightly-Coupled Memory Control Register *\/$/;"	m	struct:__anon150
ITCTRL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon119
ITCTRL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon137
ITCTRL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon156
ITCTRL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t ITCTRL;                 \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon188
ITM	.\CMSIS_4\CMSIS\Include\core_cm3.h	1377;"	d
ITM	.\CMSIS_4\CMSIS\Include\core_cm4.h	1546;"	d
ITM	.\CMSIS_4\CMSIS\Include\core_cm7.h	1754;"	d
ITM	.\CMSIS_4\CMSIS\Include\core_sc300.h	1359;"	d
ITM_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1365;"	d
ITM_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1534;"	d
ITM_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1742;"	d
ITM_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1347;"	d
ITM_CheckChar	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_CheckChar	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_CheckChar	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_CheckChar	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void)$/;"	f
ITM_IMCR_INTEGRATION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	813;"	d
ITM_IMCR_INTEGRATION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	874;"	d
ITM_IMCR_INTEGRATION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1076;"	d
ITM_IMCR_INTEGRATION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	795;"	d
ITM_IMCR_INTEGRATION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	812;"	d
ITM_IMCR_INTEGRATION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	873;"	d
ITM_IMCR_INTEGRATION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1075;"	d
ITM_IMCR_INTEGRATION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	794;"	d
ITM_IRR_ATREADYM_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	809;"	d
ITM_IRR_ATREADYM_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	870;"	d
ITM_IRR_ATREADYM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1072;"	d
ITM_IRR_ATREADYM_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	791;"	d
ITM_IRR_ATREADYM_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	808;"	d
ITM_IRR_ATREADYM_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	869;"	d
ITM_IRR_ATREADYM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1071;"	d
ITM_IRR_ATREADYM_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	790;"	d
ITM_IWR_ATVALIDM_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	805;"	d
ITM_IWR_ATVALIDM_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	866;"	d
ITM_IWR_ATVALIDM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1068;"	d
ITM_IWR_ATVALIDM_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	787;"	d
ITM_IWR_ATVALIDM_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	804;"	d
ITM_IWR_ATVALIDM_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	865;"	d
ITM_IWR_ATVALIDM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1067;"	d
ITM_IWR_ATVALIDM_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	786;"	d
ITM_LSR_Access_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	820;"	d
ITM_LSR_Access_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	881;"	d
ITM_LSR_Access_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1083;"	d
ITM_LSR_Access_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	802;"	d
ITM_LSR_Access_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	819;"	d
ITM_LSR_Access_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	880;"	d
ITM_LSR_Access_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1082;"	d
ITM_LSR_Access_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	801;"	d
ITM_LSR_ByteAcc_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	817;"	d
ITM_LSR_ByteAcc_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	878;"	d
ITM_LSR_ByteAcc_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1080;"	d
ITM_LSR_ByteAcc_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	799;"	d
ITM_LSR_ByteAcc_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	816;"	d
ITM_LSR_ByteAcc_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	877;"	d
ITM_LSR_ByteAcc_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1079;"	d
ITM_LSR_ByteAcc_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	798;"	d
ITM_LSR_Present_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	823;"	d
ITM_LSR_Present_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	884;"	d
ITM_LSR_Present_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1086;"	d
ITM_LSR_Present_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	805;"	d
ITM_LSR_Present_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	822;"	d
ITM_LSR_Present_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	883;"	d
ITM_LSR_Present_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1085;"	d
ITM_LSR_Present_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	804;"	d
ITM_RXBUFFER_EMPTY	.\CMSIS_4\CMSIS\Include\core_cm3.h	1687;"	d
ITM_RXBUFFER_EMPTY	.\CMSIS_4\CMSIS\Include\core_cm4.h	1861;"	d
ITM_RXBUFFER_EMPTY	.\CMSIS_4\CMSIS\Include\core_cm7.h	2436;"	d
ITM_RXBUFFER_EMPTY	.\CMSIS_4\CMSIS\Include\core_sc300.h	1669;"	d
ITM_ReceiveChar	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_ReceiveChar	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_ReceiveChar	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_ReceiveChar	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void)$/;"	f
ITM_SendChar	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_SendChar	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	777;"	d
ITM_TCR_BUSY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	838;"	d
ITM_TCR_BUSY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1040;"	d
ITM_TCR_BUSY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	759;"	d
ITM_TCR_BUSY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	776;"	d
ITM_TCR_BUSY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	837;"	d
ITM_TCR_BUSY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1039;"	d
ITM_TCR_BUSY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	758;"	d
ITM_TCR_DWTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	792;"	d
ITM_TCR_DWTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	853;"	d
ITM_TCR_DWTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1055;"	d
ITM_TCR_DWTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	774;"	d
ITM_TCR_DWTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	791;"	d
ITM_TCR_DWTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	852;"	d
ITM_TCR_DWTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1054;"	d
ITM_TCR_DWTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	773;"	d
ITM_TCR_GTSFREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	783;"	d
ITM_TCR_GTSFREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	844;"	d
ITM_TCR_GTSFREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1046;"	d
ITM_TCR_GTSFREQ_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	765;"	d
ITM_TCR_GTSFREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	782;"	d
ITM_TCR_GTSFREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	843;"	d
ITM_TCR_GTSFREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1045;"	d
ITM_TCR_GTSFREQ_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	764;"	d
ITM_TCR_ITMENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	801;"	d
ITM_TCR_ITMENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	862;"	d
ITM_TCR_ITMENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1064;"	d
ITM_TCR_ITMENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	783;"	d
ITM_TCR_ITMENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	800;"	d
ITM_TCR_ITMENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	861;"	d
ITM_TCR_ITMENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1063;"	d
ITM_TCR_ITMENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	782;"	d
ITM_TCR_SWOENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	789;"	d
ITM_TCR_SWOENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	850;"	d
ITM_TCR_SWOENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1052;"	d
ITM_TCR_SWOENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	771;"	d
ITM_TCR_SWOENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	788;"	d
ITM_TCR_SWOENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	849;"	d
ITM_TCR_SWOENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1051;"	d
ITM_TCR_SWOENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	770;"	d
ITM_TCR_SYNCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	795;"	d
ITM_TCR_SYNCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	856;"	d
ITM_TCR_SYNCENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1058;"	d
ITM_TCR_SYNCENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	777;"	d
ITM_TCR_SYNCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	794;"	d
ITM_TCR_SYNCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	855;"	d
ITM_TCR_SYNCENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1057;"	d
ITM_TCR_SYNCENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	776;"	d
ITM_TCR_TSENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	798;"	d
ITM_TCR_TSENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	859;"	d
ITM_TCR_TSENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1061;"	d
ITM_TCR_TSENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	780;"	d
ITM_TCR_TSENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	797;"	d
ITM_TCR_TSENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	858;"	d
ITM_TCR_TSENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1060;"	d
ITM_TCR_TSENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	779;"	d
ITM_TCR_TSPrescale_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	786;"	d
ITM_TCR_TSPrescale_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	847;"	d
ITM_TCR_TSPrescale_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1049;"	d
ITM_TCR_TSPrescale_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	768;"	d
ITM_TCR_TSPrescale_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	785;"	d
ITM_TCR_TSPrescale_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	846;"	d
ITM_TCR_TSPrescale_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1048;"	d
ITM_TCR_TSPrescale_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	767;"	d
ITM_TCR_TraceBusID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	780;"	d
ITM_TCR_TraceBusID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	841;"	d
ITM_TCR_TraceBusID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1043;"	d
ITM_TCR_TraceBusID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	762;"	d
ITM_TCR_TraceBusID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	779;"	d
ITM_TCR_TraceBusID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	840;"	d
ITM_TCR_TraceBusID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1042;"	d
ITM_TCR_TraceBusID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	761;"	d
ITM_TPR_PRIVMASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	773;"	d
ITM_TPR_PRIVMASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	834;"	d
ITM_TPR_PRIVMASK_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1036;"	d
ITM_TPR_PRIVMASK_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	755;"	d
ITM_TPR_PRIVMASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	772;"	d
ITM_TPR_PRIVMASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	833;"	d
ITM_TPR_PRIVMASK_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1035;"	d
ITM_TPR_PRIVMASK_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	754;"	d
ITM_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon116
ITM_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon134
ITM_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon153
ITM_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon185
IWR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __OM  uint32_t IWR;                    \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register *\/$/;"	m	struct:__anon116
IWR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __OM  uint32_t IWR;                    \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register *\/$/;"	m	struct:__anon134
IWR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t IWR;                    \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register *\/$/;"	m	struct:__anon153
IWR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __OM  uint32_t IWR;                    \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register *\/$/;"	m	struct:__anon185
InitializeUserMemorySections	.\nRF\Source\ses_nRF_Startup.s	/^InitializeUserMemorySections:$/;"	l
Kd	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t Kd;          \/**< The derivative gain. *\/$/;"	m	struct:__anon33
Kd	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon31
Kd	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon32
Ki	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t Ki;          \/**< The integral gain. *\/$/;"	m	struct:__anon33
Ki	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon31
Ki	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon32
Kp	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t Kp;          \/**< The proportional gain. *\/$/;"	m	struct:__anon33
Kp	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon31
Kp	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon32
L	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon58
L	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon59
L	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon60
LAR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon116
LAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon134
LAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 (  W)  Lock Access Register *\/$/;"	m	struct:__anon155
LAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon153
LAR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __OM  uint32_t LAR;                    \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register *\/$/;"	m	struct:__anon185
LATCH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LATCH;                             \/*!< Latch register indicating what GPIO pins that have met the criteria$/;"	m	struct:__anon306
LATCH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LATCH;                             \/*!< Latch register indicating what GPIO pins that have met the criteria$/;"	m	struct:__anon367
LATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LATCH;                             \/*!< Latch register indicating what GPIO pins that have met the criteria$/;"	m	struct:__anon467
LED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LED;                               \/*!< Pin select for LED signal                                             *\/$/;"	m	struct:__anon250
LED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LED;                               \/*!< Pin select for LED signal                                             *\/$/;"	m	struct:__anon329
LED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LED;                               \/*!< Pin select for LED signal                                             *\/$/;"	m	struct:__anon398
LEDPOL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  LEDPOL;                            \/*!< LED output pin polarity.                                              *\/$/;"	m	struct:__anon212
LEDPOL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LEDPOL;                            \/*!< LED output pin polarity                                               *\/$/;"	m	struct:__anon293
LEDPOL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LEDPOL;                            \/*!< LED output pin polarity                                               *\/$/;"	m	struct:__anon358
LEDPOL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LEDPOL;                            \/*!< LED output pin polarity                                               *\/$/;"	m	struct:__anon451
LEDPRE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  LEDPRE;                            \/*!< Time LED is switched ON before the sample.                            *\/$/;"	m	struct:__anon212
LEDPRE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LEDPRE;                            \/*!< Time period the LED is switched ON prior to sampling                  *\/$/;"	m	struct:__anon293
LEDPRE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LEDPRE;                            \/*!< Time period the LED is switched ON prior to sampling                  *\/$/;"	m	struct:__anon358
LEDPRE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LEDPRE;                            \/*!< Time period the LED is switched ON prior to sampling                  *\/$/;"	m	struct:__anon451
LED_SOFTBLINK_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3287;"	d
LED_SOFTBLINK_ENABLED	.\app\inc\sdk_config.h	3287;"	d
LED_SOFTBLINK_ENABLED	.\sdk_config.h	3287;"	d
LEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LEN;                               \/*!< Size of block to be erased.                                           *\/$/;"	m	struct:__anon425
LFCLKRUN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  LFCLKRUN;                          \/*!< Task LFCLKSTART triggered status.                                     *\/$/;"	m	struct:__anon195
LFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  LFCLKRUN;                          \/*!< Status indicating that LFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon272
LFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  LFCLKRUN;                          \/*!< Status indicating that LFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon341
LFCLKRUN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  LFCLKRUN;                          \/*!< Status indicating that LFCLKSTART task has been triggered             *\/$/;"	m	struct:__anon430
LFCLKSRC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  LFCLKSRC;                          \/*!< Clock source for the LFCLK clock.                                     *\/$/;"	m	struct:__anon195
LFCLKSRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LFCLKSRC;                          \/*!< Clock source for the LFCLK                                            *\/$/;"	m	struct:__anon272
LFCLKSRC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LFCLKSRC;                          \/*!< Clock source for the LFCLK                                            *\/$/;"	m	struct:__anon341
LFCLKSRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LFCLKSRC;                          \/*!< Clock source for the LFCLK                                            *\/$/;"	m	struct:__anon430
LFCLKSRCCOPY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  LFCLKSRCCOPY;                      \/*!< Clock source for the LFCLK clock, set when task LKCLKSTART is$/;"	m	struct:__anon195
LFCLKSRCCOPY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  LFCLKSRCCOPY;                      \/*!< Copy of LFCLKSRC register, set when LFCLKSTART task was triggered     *\/$/;"	m	struct:__anon272
LFCLKSRCCOPY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  LFCLKSRCCOPY;                      \/*!< Copy of LFCLKSRC register, set when LFCLKSTART task was triggered     *\/$/;"	m	struct:__anon341
LFCLKSRCCOPY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  LFCLKSRCCOPY;                      \/*!< Copy of LFCLKSRC register, set when LFCLKSTART task was triggered     *\/$/;"	m	struct:__anon430
LFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  LFCLKSTAT;                         \/*!< Low frequency clock status.                                           *\/$/;"	m	struct:__anon195
LFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  LFCLKSTAT;                         \/*!< LFCLK status                                                          *\/$/;"	m	struct:__anon272
LFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  LFCLKSTAT;                         \/*!< LFCLK status                                                          *\/$/;"	m	struct:__anon341
LFCLKSTAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  LFCLKSTAT;                         \/*!< LFCLK status                                                          *\/$/;"	m	struct:__anon430
LFRCMODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LFRCMODE;                          \/*!< LFRC mode configuration                                               *\/$/;"	m	struct:__anon430
LIMIT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIMIT;                             \/*!< Description cluster[0]: High\/low limits for event monitoring$/;"	m	struct:__anon248
LIMIT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIMIT;                             \/*!< Description cluster[0]: High\/low limits for event monitoring$/;"	m	struct:__anon327
LIMIT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIMIT;                             \/*!< Description cluster[0]: High\/low limits for event monitoring$/;"	m	struct:__anon396
LIMITH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIMITH;                            \/*!< Description cluster[0]: Last results is equal or above CH[0].LIMIT.HIGH *\/$/;"	m	struct:__anon247
LIMITH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIMITH;                            \/*!< Description cluster[0]: Last results is equal or above CH[0].LIMIT.HIGH *\/$/;"	m	struct:__anon326
LIMITH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIMITH;                            \/*!< Description cluster[0]: Last results is equal or above CH[0].LIMIT.HIGH *\/$/;"	m	struct:__anon395
LIMITL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIMITL;                            \/*!< Description cluster[0]: Last results is equal or below CH[0].LIMIT.LOW *\/$/;"	m	struct:__anon247
LIMITL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIMITL;                            \/*!< Description cluster[0]: Last results is equal or below CH[0].LIMIT.LOW *\/$/;"	m	struct:__anon326
LIMITL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIMITL;                            \/*!< Description cluster[0]: Last results is equal or below CH[0].LIMIT.LOW *\/$/;"	m	struct:__anon395
LIST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon232
LIST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon233
LIST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon238
LIST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon239
LIST	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon315
LIST	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon316
LIST	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon321
LIST	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon322
LIST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon378
LIST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon379
LIST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon385
LIST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LIST;                              \/*!< EasyDMA list type                                                     *\/$/;"	m	struct:__anon386
LOAD	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon91
LOAD	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon102
LOAD	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon115
LOAD	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon133
LOAD	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon152
LOAD	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon171
LOAD	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon184
LOG	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	21;"	d	file:
LOG	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	21;"	d	file:
LOG	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	21;"	d	file:
LOG_TERMINAL_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	25;"	d
LOG_TERMINAL_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	27;"	d
LOG_TERMINAL_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	26;"	d
LOG_TERMINAL_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	28;"	d
LOG_TERMINAL_NORMAL	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	24;"	d
LOG_TERMINAL_NORMAL	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	26;"	d
LOOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LOOP;                              \/*!< Amount of playback of a loop                                          *\/$/;"	m	struct:__anon298
LOOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  LOOP;                              \/*!< Amount of playback of a loop                                          *\/$/;"	m	struct:__anon362
LOOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LOOP;                              \/*!< Amount of playback of a loop                                          *\/$/;"	m	struct:__anon456
LOWPOWER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LOWPOWER;                          \/*!< Controls USBD peripheral low-power mode during USB suspend            *\/$/;"	m	struct:__anon465
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7069;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7073;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7091;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7097;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7105;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7108;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7126;"	d
LOW_OPTIMIZATION_ENTER	.\CMSIS_4\CMSIS\Include\arm_math.h	7132;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7078;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7081;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7092;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7098;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7112;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7127;"	d
LOW_OPTIMIZATION_EXIT	.\CMSIS_4\CMSIS\Include\arm_math.h	7133;"	d
LOW_POWER_PWM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3294;"	d
LOW_POWER_PWM_ENABLED	.\app\inc\sdk_config.h	3294;"	d
LOW_POWER_PWM_ENABLED	.\sdk_config.h	3294;"	d
LPCOMP_ANADETECT_ANADETECT_Cross	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2386;"	d
LPCOMP_ANADETECT_ANADETECT_Cross	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2098;"	d
LPCOMP_ANADETECT_ANADETECT_Cross	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2755;"	d
LPCOMP_ANADETECT_ANADETECT_Down	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2388;"	d
LPCOMP_ANADETECT_ANADETECT_Down	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2100;"	d
LPCOMP_ANADETECT_ANADETECT_Down	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2757;"	d
LPCOMP_ANADETECT_ANADETECT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2385;"	d
LPCOMP_ANADETECT_ANADETECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2097;"	d
LPCOMP_ANADETECT_ANADETECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2754;"	d
LPCOMP_ANADETECT_ANADETECT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2384;"	d
LPCOMP_ANADETECT_ANADETECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2096;"	d
LPCOMP_ANADETECT_ANADETECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2753;"	d
LPCOMP_ANADETECT_ANADETECT_Up	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2387;"	d
LPCOMP_ANADETECT_ANADETECT_Up	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2099;"	d
LPCOMP_ANADETECT_ANADETECT_Up	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2756;"	d
LPCOMP_COMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	50;"	d
LPCOMP_COMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	532;"	d
LPCOMP_COMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	147;"	d
LPCOMP_COMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	51;"	d
LPCOMP_COMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	533;"	d
LPCOMP_COMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	148;"	d
LPCOMP_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1044;"	d
LPCOMP_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1044;"	d
LPCOMP_CONFIG_DEBUG_COLOR	.\sdk_config.h	1044;"	d
LPCOMP_CONFIG_DETECTION	.\RTE\_nrf51822_xxac_s130\sdk_config.h	959;"	d
LPCOMP_CONFIG_DETECTION	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	319;"	d
LPCOMP_CONFIG_DETECTION	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	319;"	d
LPCOMP_CONFIG_DETECTION	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	392;"	d
LPCOMP_CONFIG_DETECTION	.\app\inc\sdk_config.h	959;"	d
LPCOMP_CONFIG_DETECTION	.\app\nRF51822_xxAC\nrf_drv_config.h	392;"	d
LPCOMP_CONFIG_DETECTION	.\sdk_config.h	959;"	d
LPCOMP_CONFIG_HYST	.\RTE\_nrf51822_xxac_s130\sdk_config.h	981;"	d
LPCOMP_CONFIG_HYST	.\app\inc\sdk_config.h	981;"	d
LPCOMP_CONFIG_HYST	.\sdk_config.h	981;"	d
LPCOMP_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1028;"	d
LPCOMP_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1028;"	d
LPCOMP_CONFIG_INFO_COLOR	.\sdk_config.h	1028;"	d
LPCOMP_CONFIG_INPUT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	974;"	d
LPCOMP_CONFIG_INPUT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	321;"	d
LPCOMP_CONFIG_INPUT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	321;"	d
LPCOMP_CONFIG_INPUT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	394;"	d
LPCOMP_CONFIG_INPUT	.\app\inc\sdk_config.h	974;"	d
LPCOMP_CONFIG_INPUT	.\app\nRF51822_xxAC\nrf_drv_config.h	394;"	d
LPCOMP_CONFIG_INPUT	.\sdk_config.h	974;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	994;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	320;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	320;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	393;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	994;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	393;"	d
LPCOMP_CONFIG_IRQ_PRIORITY	.\sdk_config.h	994;"	d
LPCOMP_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1000;"	d
LPCOMP_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1000;"	d
LPCOMP_CONFIG_LOG_ENABLED	.\sdk_config.h	1000;"	d
LPCOMP_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1012;"	d
LPCOMP_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1012;"	d
LPCOMP_CONFIG_LOG_LEVEL	.\sdk_config.h	1012;"	d
LPCOMP_CONFIG_REFERENCE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	949;"	d
LPCOMP_CONFIG_REFERENCE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	318;"	d
LPCOMP_CONFIG_REFERENCE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	318;"	d
LPCOMP_CONFIG_REFERENCE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	391;"	d
LPCOMP_CONFIG_REFERENCE	.\app\inc\sdk_config.h	949;"	d
LPCOMP_CONFIG_REFERENCE	.\app\nRF51822_xxAC\nrf_drv_config.h	391;"	d
LPCOMP_CONFIG_REFERENCE	.\sdk_config.h	949;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	150;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	150;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	150;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	150;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	150;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	231;"	d
LPCOMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	237;"	d
LPCOMP_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	925;"	d
LPCOMP_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	315;"	d
LPCOMP_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	315;"	d
LPCOMP_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	388;"	d
LPCOMP_ENABLED	.\app\inc\sdk_config.h	925;"	d
LPCOMP_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	388;"	d
LPCOMP_ENABLED	.\sdk_config.h	925;"	d
LPCOMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2338;"	d
LPCOMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2042;"	d
LPCOMP_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2699;"	d
LPCOMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2339;"	d
LPCOMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2043;"	d
LPCOMP_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2700;"	d
LPCOMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2337;"	d
LPCOMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2041;"	d
LPCOMP_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2698;"	d
LPCOMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2336;"	d
LPCOMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2040;"	d
LPCOMP_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2697;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2377;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2089;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2746;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2378;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2090;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2747;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2376;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2088;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2745;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2375;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2087;"	d
LPCOMP_EXTREFSEL_EXTREFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2744;"	d
LPCOMP_FEATURE_HYST_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	235;"	d
LPCOMP_FEATURE_HYST_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	241;"	d
LPCOMP_HYST_HYST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2108;"	d
LPCOMP_HYST_HYST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2109;"	d
LPCOMP_HYST_HYST_Hyst50mV	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2766;"	d
LPCOMP_HYST_HYST_Hyst50mV	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	61;"	d
LPCOMP_HYST_HYST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2107;"	d
LPCOMP_HYST_HYST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2764;"	d
LPCOMP_HYST_HYST_NoHyst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2765;"	d
LPCOMP_HYST_HYST_NoHyst	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	60;"	d
LPCOMP_HYST_HYST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2106;"	d
LPCOMP_HYST_HYST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2763;"	d
LPCOMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2300;"	d
LPCOMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2004;"	d
LPCOMP_INTENCLR_CROSS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2661;"	d
LPCOMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2298;"	d
LPCOMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2002;"	d
LPCOMP_INTENCLR_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2659;"	d
LPCOMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2299;"	d
LPCOMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2003;"	d
LPCOMP_INTENCLR_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2660;"	d
LPCOMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2297;"	d
LPCOMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2001;"	d
LPCOMP_INTENCLR_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2658;"	d
LPCOMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2296;"	d
LPCOMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2000;"	d
LPCOMP_INTENCLR_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2657;"	d
LPCOMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2314;"	d
LPCOMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2018;"	d
LPCOMP_INTENCLR_DOWN_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2675;"	d
LPCOMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2312;"	d
LPCOMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2016;"	d
LPCOMP_INTENCLR_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2673;"	d
LPCOMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2313;"	d
LPCOMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2017;"	d
LPCOMP_INTENCLR_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2674;"	d
LPCOMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2311;"	d
LPCOMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2015;"	d
LPCOMP_INTENCLR_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2672;"	d
LPCOMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2310;"	d
LPCOMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2014;"	d
LPCOMP_INTENCLR_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2671;"	d
LPCOMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2321;"	d
LPCOMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2025;"	d
LPCOMP_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2682;"	d
LPCOMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2319;"	d
LPCOMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2023;"	d
LPCOMP_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2680;"	d
LPCOMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2320;"	d
LPCOMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2024;"	d
LPCOMP_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2681;"	d
LPCOMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2318;"	d
LPCOMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2022;"	d
LPCOMP_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2679;"	d
LPCOMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2317;"	d
LPCOMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2021;"	d
LPCOMP_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2678;"	d
LPCOMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2307;"	d
LPCOMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2011;"	d
LPCOMP_INTENCLR_UP_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2668;"	d
LPCOMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2305;"	d
LPCOMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2009;"	d
LPCOMP_INTENCLR_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2666;"	d
LPCOMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2306;"	d
LPCOMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2010;"	d
LPCOMP_INTENCLR_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2667;"	d
LPCOMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2304;"	d
LPCOMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2008;"	d
LPCOMP_INTENCLR_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2665;"	d
LPCOMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2303;"	d
LPCOMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2007;"	d
LPCOMP_INTENCLR_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2664;"	d
LPCOMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2267;"	d
LPCOMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1971;"	d
LPCOMP_INTENSET_CROSS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2628;"	d
LPCOMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2268;"	d
LPCOMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1972;"	d
LPCOMP_INTENSET_CROSS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2629;"	d
LPCOMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2266;"	d
LPCOMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1970;"	d
LPCOMP_INTENSET_CROSS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2627;"	d
LPCOMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2265;"	d
LPCOMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1969;"	d
LPCOMP_INTENSET_CROSS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2626;"	d
LPCOMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2269;"	d
LPCOMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1973;"	d
LPCOMP_INTENSET_CROSS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2630;"	d
LPCOMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2281;"	d
LPCOMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1985;"	d
LPCOMP_INTENSET_DOWN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2642;"	d
LPCOMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2282;"	d
LPCOMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1986;"	d
LPCOMP_INTENSET_DOWN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2643;"	d
LPCOMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2280;"	d
LPCOMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1984;"	d
LPCOMP_INTENSET_DOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2641;"	d
LPCOMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2279;"	d
LPCOMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1983;"	d
LPCOMP_INTENSET_DOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2640;"	d
LPCOMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2283;"	d
LPCOMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1987;"	d
LPCOMP_INTENSET_DOWN_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2644;"	d
LPCOMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2288;"	d
LPCOMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1992;"	d
LPCOMP_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2649;"	d
LPCOMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2289;"	d
LPCOMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1993;"	d
LPCOMP_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2650;"	d
LPCOMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2287;"	d
LPCOMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1991;"	d
LPCOMP_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2648;"	d
LPCOMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2286;"	d
LPCOMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1990;"	d
LPCOMP_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2647;"	d
LPCOMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2290;"	d
LPCOMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1994;"	d
LPCOMP_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2651;"	d
LPCOMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2274;"	d
LPCOMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1978;"	d
LPCOMP_INTENSET_UP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2635;"	d
LPCOMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2275;"	d
LPCOMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1979;"	d
LPCOMP_INTENSET_UP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2636;"	d
LPCOMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2273;"	d
LPCOMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1977;"	d
LPCOMP_INTENSET_UP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2634;"	d
LPCOMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2272;"	d
LPCOMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1976;"	d
LPCOMP_INTENSET_UP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2633;"	d
LPCOMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2276;"	d
LPCOMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1980;"	d
LPCOMP_INTENSET_UP_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2637;"	d
LPCOMP_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^LPCOMP_IRQHandler$/;"	l
LPCOMP_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^LPCOMP_IRQHandler$/;"	l
LPCOMP_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^LPCOMP_IRQHandler$/;"	l
LPCOMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	50;"	d
LPCOMP_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	50;"	d
LPCOMP_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^LPCOMP_IRQHandler:$/;"	l
LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  LPCOMP_IRQn                   =  19,              \/*!<  19  LPCOMP                                                           *\/$/;"	e	enum:__anon191
LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	62;"	d
LPCOMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	62;"	d
LPCOMP_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2396;"	d
LPCOMP_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2397;"	d
LPCOMP_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2395;"	d
LPCOMP_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2394;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	149;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	149;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	149;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	149;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	149;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	230;"	d
LPCOMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	236;"	d
LPCOMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2347;"	d
LPCOMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2051;"	d
LPCOMP_PSEL_PSEL_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2708;"	d
LPCOMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2348;"	d
LPCOMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2052;"	d
LPCOMP_PSEL_PSEL_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2709;"	d
LPCOMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2349;"	d
LPCOMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2053;"	d
LPCOMP_PSEL_PSEL_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2710;"	d
LPCOMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2350;"	d
LPCOMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2054;"	d
LPCOMP_PSEL_PSEL_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2711;"	d
LPCOMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2351;"	d
LPCOMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2055;"	d
LPCOMP_PSEL_PSEL_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2712;"	d
LPCOMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2352;"	d
LPCOMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2056;"	d
LPCOMP_PSEL_PSEL_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2713;"	d
LPCOMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2353;"	d
LPCOMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2057;"	d
LPCOMP_PSEL_PSEL_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2714;"	d
LPCOMP_PSEL_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2354;"	d
LPCOMP_PSEL_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2058;"	d
LPCOMP_PSEL_PSEL_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2715;"	d
LPCOMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2346;"	d
LPCOMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2050;"	d
LPCOMP_PSEL_PSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2707;"	d
LPCOMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2345;"	d
LPCOMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2049;"	d
LPCOMP_PSEL_PSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2706;"	d
LPCOMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2369;"	d
LPCOMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2073;"	d
LPCOMP_REFSEL_REFSEL_ARef	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2730;"	d
LPCOMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2361;"	d
LPCOMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2065;"	d
LPCOMP_REFSEL_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2722;"	d
LPCOMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2360;"	d
LPCOMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2064;"	d
LPCOMP_REFSEL_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2721;"	d
LPCOMP_REFSEL_REFSEL_Ref11_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2079;"	d
LPCOMP_REFSEL_REFSEL_Ref11_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2736;"	d
LPCOMP_REFSEL_REFSEL_Ref13_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2080;"	d
LPCOMP_REFSEL_REFSEL_Ref13_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2737;"	d
LPCOMP_REFSEL_REFSEL_Ref15_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2081;"	d
LPCOMP_REFSEL_REFSEL_Ref15_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2738;"	d
LPCOMP_REFSEL_REFSEL_Ref1_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2074;"	d
LPCOMP_REFSEL_REFSEL_Ref1_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2731;"	d
LPCOMP_REFSEL_REFSEL_Ref1_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2066;"	d
LPCOMP_REFSEL_REFSEL_Ref1_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2723;"	d
LPCOMP_REFSEL_REFSEL_Ref2_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2067;"	d
LPCOMP_REFSEL_REFSEL_Ref2_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2724;"	d
LPCOMP_REFSEL_REFSEL_Ref3_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2075;"	d
LPCOMP_REFSEL_REFSEL_Ref3_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2732;"	d
LPCOMP_REFSEL_REFSEL_Ref3_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2068;"	d
LPCOMP_REFSEL_REFSEL_Ref3_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2725;"	d
LPCOMP_REFSEL_REFSEL_Ref4_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2069;"	d
LPCOMP_REFSEL_REFSEL_Ref4_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2726;"	d
LPCOMP_REFSEL_REFSEL_Ref5_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2076;"	d
LPCOMP_REFSEL_REFSEL_Ref5_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2733;"	d
LPCOMP_REFSEL_REFSEL_Ref5_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2070;"	d
LPCOMP_REFSEL_REFSEL_Ref5_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2727;"	d
LPCOMP_REFSEL_REFSEL_Ref6_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2071;"	d
LPCOMP_REFSEL_REFSEL_Ref6_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2728;"	d
LPCOMP_REFSEL_REFSEL_Ref7_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2077;"	d
LPCOMP_REFSEL_REFSEL_Ref7_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2734;"	d
LPCOMP_REFSEL_REFSEL_Ref7_8Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2072;"	d
LPCOMP_REFSEL_REFSEL_Ref7_8Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2729;"	d
LPCOMP_REFSEL_REFSEL_Ref9_16Vdd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2078;"	d
LPCOMP_REFSEL_REFSEL_Ref9_16Vdd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2735;"	d
LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2366;"	d
LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	541;"	d
LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	156;"	d
LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2365;"	d
LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	540;"	d
LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	155;"	d
LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2362;"	d
LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	537;"	d
LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	152;"	d
LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2368;"	d
LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	543;"	d
LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	158;"	d
LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2367;"	d
LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	542;"	d
LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	157;"	d
LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2364;"	d
LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	539;"	d
LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	154;"	d
LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2363;"	d
LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	538;"	d
LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	153;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	152;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	152;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	152;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	152;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	152;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	233;"	d
LPCOMP_REFSEL_RESOLUTION	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	239;"	d
LPCOMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2330;"	d
LPCOMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2034;"	d
LPCOMP_RESULT_RESULT_Above	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2691;"	d
LPCOMP_RESULT_RESULT_Bellow	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	53;"	d
LPCOMP_RESULT_RESULT_Bellow	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	67;"	d
LPCOMP_RESULT_RESULT_Bellow	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	90;"	d
LPCOMP_RESULT_RESULT_Bellow	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	90;"	d
LPCOMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2329;"	d
LPCOMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2033;"	d
LPCOMP_RESULT_RESULT_Below	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2690;"	d
LPCOMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2328;"	d
LPCOMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2032;"	d
LPCOMP_RESULT_RESULT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2689;"	d
LPCOMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2327;"	d
LPCOMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2031;"	d
LPCOMP_RESULT_RESULT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2688;"	d
LPCOMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2234;"	d
LPCOMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1938;"	d
LPCOMP_SHORTS_CROSS_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2595;"	d
LPCOMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2235;"	d
LPCOMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1939;"	d
LPCOMP_SHORTS_CROSS_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2596;"	d
LPCOMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2233;"	d
LPCOMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1937;"	d
LPCOMP_SHORTS_CROSS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2594;"	d
LPCOMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2232;"	d
LPCOMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1936;"	d
LPCOMP_SHORTS_CROSS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2593;"	d
LPCOMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2246;"	d
LPCOMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1950;"	d
LPCOMP_SHORTS_DOWN_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2607;"	d
LPCOMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2247;"	d
LPCOMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1951;"	d
LPCOMP_SHORTS_DOWN_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2608;"	d
LPCOMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2245;"	d
LPCOMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1949;"	d
LPCOMP_SHORTS_DOWN_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2606;"	d
LPCOMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2244;"	d
LPCOMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1948;"	d
LPCOMP_SHORTS_DOWN_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2605;"	d
LPCOMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2258;"	d
LPCOMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1962;"	d
LPCOMP_SHORTS_READY_SAMPLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2619;"	d
LPCOMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2259;"	d
LPCOMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1963;"	d
LPCOMP_SHORTS_READY_SAMPLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2620;"	d
LPCOMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2257;"	d
LPCOMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1961;"	d
LPCOMP_SHORTS_READY_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2618;"	d
LPCOMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2256;"	d
LPCOMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1960;"	d
LPCOMP_SHORTS_READY_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2617;"	d
LPCOMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2252;"	d
LPCOMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1956;"	d
LPCOMP_SHORTS_READY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2613;"	d
LPCOMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2253;"	d
LPCOMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1957;"	d
LPCOMP_SHORTS_READY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2614;"	d
LPCOMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2251;"	d
LPCOMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1955;"	d
LPCOMP_SHORTS_READY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2612;"	d
LPCOMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2250;"	d
LPCOMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1954;"	d
LPCOMP_SHORTS_READY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2611;"	d
LPCOMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2240;"	d
LPCOMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1944;"	d
LPCOMP_SHORTS_UP_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2601;"	d
LPCOMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2241;"	d
LPCOMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1945;"	d
LPCOMP_SHORTS_UP_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2602;"	d
LPCOMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2239;"	d
LPCOMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1943;"	d
LPCOMP_SHORTS_UP_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2600;"	d
LPCOMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2238;"	d
LPCOMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	1942;"	d
LPCOMP_SHORTS_UP_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2599;"	d
LRCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  LRCK;                              \/*!< Pin select for LRCK signal.                                           *\/$/;"	m	struct:__anon267
LRCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  LRCK;                              \/*!< Pin select for LRCK signal.                                           *\/$/;"	m	struct:__anon416
LSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon116
LSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon134
LSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R  )  Lock Status Register *\/$/;"	m	struct:__anon155
LSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon153
LSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t LSR;                    \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register *\/$/;"	m	struct:__anon185
LSUCNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon118
LSUCNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon136
LSUCNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon155
LSUCNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t LSUCNT;                 \/*!< Offset: 0x014 (R\/W)  LSU Count Register *\/$/;"	m	struct:__anon187
M	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon55
M	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon56
M	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon57
MAINREGSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  MAINREGSTATUS;                     \/*!< Main supply status                                                    *\/$/;"	m	struct:__anon429
MASK0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon118
MASK0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon136
MASK0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon155
MASK0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t MASK0;                  \/*!< Offset: 0x024 (R\/W)  Mask Register 0 *\/$/;"	m	struct:__anon187
MASK1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon118
MASK1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon136
MASK1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon155
MASK1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t MASK1;                  \/*!< Offset: 0x034 (R\/W)  Mask Register 1 *\/$/;"	m	struct:__anon187
MASK2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon118
MASK2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon136
MASK2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon155
MASK2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t MASK2;                  \/*!< Offset: 0x044 (R\/W)  Mask Register 2 *\/$/;"	m	struct:__anon187
MASK3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon118
MASK3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon136
MASK3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon155
MASK3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t MASK3;                  \/*!< Offset: 0x054 (R\/W)  Mask Register 3 *\/$/;"	m	struct:__anon187
MASK_FLASH_API_ERR_BUSY	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	38;"	d	file:
MASK_FLASH_API_ERR_BUSY	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	38;"	d	file:
MASK_FLASH_API_ERR_BUSY	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	38;"	d	file:
MASK_FLASH_API_ERR_BUSY	.\app\nRF51822_xxAC\pstorage.c	38;"	d	file:
MASK_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	37;"	d	file:
MASK_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	37;"	d	file:
MASK_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	37;"	d	file:
MASK_MODULE_INITIALIZED	.\app\nRF51822_xxAC\pstorage.c	37;"	d	file:
MASK_SINGLE_PAGE_OPERATION	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	36;"	d	file:
MASK_SINGLE_PAGE_OPERATION	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	36;"	d	file:
MASK_SINGLE_PAGE_OPERATION	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	36;"	d	file:
MASK_SINGLE_PAGE_OPERATION	.\app\nRF51822_xxAC\pstorage.c	36;"	d	file:
MASK_TAIL_SWAP_DONE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	35;"	d	file:
MASK_TAIL_SWAP_DONE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	35;"	d	file:
MASK_TAIL_SWAP_DONE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	35;"	d	file:
MASK_TAIL_SWAP_DONE	.\app\nRF51822_xxAC\pstorage.c	35;"	d	file:
MATCH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  MATCH;                             \/*!< Status register indicating which address had a match                  *\/$/;"	m	struct:__anon279
MATCH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  MATCH;                             \/*!< Status register indicating which address had a match                  *\/$/;"	m	struct:__anon345
MATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  MATCH;                             \/*!< Status register indicating which address had a match                  *\/$/;"	m	struct:__anon437
MAX	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	108;"	d	file:
MAX	.\SEGGER_RTT.c	144;"	d	file:
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of buffer words to transfer                            *\/$/;"	m	struct:__anon249
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in RXD buffer                                 *\/$/;"	m	struct:__anon241
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in TXD buffer                                 *\/$/;"	m	struct:__anon242
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon229
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon232
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon235
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon238
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon230
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon233
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon236
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon239
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Number of samples to allocate memory for in EasyDMA mode              *\/$/;"	m	struct:__anon254
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Size of RXD and TXD buffers.                                          *\/$/;"	m	struct:__anon266
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of buffer words to transfer                            *\/$/;"	m	struct:__anon328
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in RXD buffer                                 *\/$/;"	m	struct:__anon318
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in TXD buffer                                 *\/$/;"	m	struct:__anon319
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon312
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon315
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon321
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon324
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon313
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon316
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon322
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon325
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Number of samples to allocate memory for in EasyDMA mode              *\/$/;"	m	struct:__anon333
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Description cluster[0]: Maximum number of bytes to transfer           *\/$/;"	m	struct:__anon419
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Description cluster[0]: Maximum number of bytes to transfer           *\/$/;"	m	struct:__anon421
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of buffer words to transfer                            *\/$/;"	m	struct:__anon397
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in RXD buffer                                 *\/$/;"	m	struct:__anon388
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in TXD buffer                                 *\/$/;"	m	struct:__anon389
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon374
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon378
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon382
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in receive buffer                             *\/$/;"	m	struct:__anon385
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon375
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon383
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes in transmit buffer                            *\/$/;"	m	struct:__anon386
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes to transfer                                   *\/$/;"	m	struct:__anon420
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Maximum number of bytes to transfer                                   *\/$/;"	m	struct:__anon422
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Number of bytes in transmit buffer                                    *\/$/;"	m	struct:__anon379
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Number of samples to allocate memory for in EasyDMA mode              *\/$/;"	m	struct:__anon402
MAXCNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXCNT;                            \/*!< Size of RXD and TXD buffers.                                          *\/$/;"	m	struct:__anon415
MAXLEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MAXLEN;                            \/*!< Size of allocated for TXD and RXD data storage buffer in Data$/;"	m	struct:__anon282
MAXLEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXLEN;                            \/*!< Size of the RAM buffer allocated to TXD and RXD data storage$/;"	m	struct:__anon440
MAXPACKETSIZE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MAXPACKETSIZE;                     \/*!< Length of key-stream generated when MODE.LENGTH = Extended.           *\/$/;"	m	struct:__anon355
MAXPACKETSIZE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MAXPACKETSIZE;                     \/*!< Length of key-stream generated when MODE.LENGTH = Extended.           *\/$/;"	m	struct:__anon448
MAXRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  MAXRX;                             \/*!< Maximum number of bytes in the receive buffer.                        *\/$/;"	m	struct:__anon201
MAXRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	103;"	d
MAXRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	87;"	d
MAXRX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	103;"	d
MAXTX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  MAXTX;                             \/*!< Maximum number of bytes in the transmit buffer.                       *\/$/;"	m	struct:__anon201
MAXTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	114;"	d
MAXTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	98;"	d
MAXTX	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	114;"	d
MAX_RTC_COUNTER_VAL	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	30;"	d	file:
MAX_RTC_COUNTER_VAL	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	30;"	d	file:
MAX_RTC_COUNTER_VAL	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	30;"	d	file:
MAX_RTC_TASKS_DELAY	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	38;"	d	file:
MAX_RTC_TASKS_DELAY	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	38;"	d	file:
MAX_RTC_TASKS_DELAY	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	38;"	d	file:
MAX_TEST_DATA_BYTES	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	123;"	d	file:
MAX_TEST_DATA_BYTES	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	141;"	d	file:
MCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MCK;                               \/*!< Pin select for MCK signal.                                            *\/$/;"	m	struct:__anon267
MCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MCK;                               \/*!< Pin select for MCK signal.                                            *\/$/;"	m	struct:__anon416
MCKEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MCKEN;                             \/*!< Master clock generator enable.                                        *\/$/;"	m	struct:__anon263
MCKEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MCKEN;                             \/*!< Master clock generator enable.                                        *\/$/;"	m	struct:__anon412
MCKFREQ	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MCKFREQ;                           \/*!< Master clock generator frequency.                                     *\/$/;"	m	struct:__anon263
MCKFREQ	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MCKFREQ;                           \/*!< Master clock generator frequency.                                     *\/$/;"	m	struct:__anon412
MDK_MAJOR_VERSION	.\nRF\CMSIS\Device\Include\nrf.h	37;"	d
MDK_MICRO_VERSION	.\nRF\CMSIS\Device\Include\nrf.h	39;"	d
MDK_MINOR_VERSION	.\nRF\CMSIS\Device\Include\nrf.h	38;"	d
MEASUREMENT_PERIOD	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3423;"	d
MEASUREMENT_PERIOD	.\app\inc\sdk_config.h	3423;"	d
MEASUREMENT_PERIOD	.\sdk_config.h	3423;"	d
MEMCPY	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	100;"	d	file:
MEMORY_MANAGER_LARGE_BLOCK_COUNT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3335;"	d
MEMORY_MANAGER_LARGE_BLOCK_COUNT	.\app\inc\sdk_config.h	3335;"	d
MEMORY_MANAGER_LARGE_BLOCK_COUNT	.\sdk_config.h	3335;"	d
MEMORY_MANAGER_LARGE_BLOCK_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3342;"	d
MEMORY_MANAGER_LARGE_BLOCK_SIZE	.\app\inc\sdk_config.h	3342;"	d
MEMORY_MANAGER_LARGE_BLOCK_SIZE	.\sdk_config.h	3342;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_COUNT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3321;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_COUNT	.\app\inc\sdk_config.h	3321;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_COUNT	.\sdk_config.h	3321;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3328;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_SIZE	.\app\inc\sdk_config.h	3328;"	d
MEMORY_MANAGER_MEDIUM_BLOCK_SIZE	.\sdk_config.h	3328;"	d
MEMORY_MANAGER_SMALL_BLOCK_COUNT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3307;"	d
MEMORY_MANAGER_SMALL_BLOCK_COUNT	.\app\inc\sdk_config.h	3307;"	d
MEMORY_MANAGER_SMALL_BLOCK_COUNT	.\sdk_config.h	3307;"	d
MEMORY_MANAGER_SMALL_BLOCK_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3314;"	d
MEMORY_MANAGER_SMALL_BLOCK_SIZE	.\app\inc\sdk_config.h	3314;"	d
MEMORY_MANAGER_SMALL_BLOCK_SIZE	.\sdk_config.h	3314;"	d
MEM_MANAGER_DISABLE_API_PARAM_CHECK	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3356;"	d
MEM_MANAGER_DISABLE_API_PARAM_CHECK	.\app\inc\sdk_config.h	3356;"	d
MEM_MANAGER_DISABLE_API_PARAM_CHECK	.\sdk_config.h	3356;"	d
MEM_MANAGER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3300;"	d
MEM_MANAGER_ENABLED	.\app\inc\sdk_config.h	3300;"	d
MEM_MANAGER_ENABLED	.\sdk_config.h	3300;"	d
MEM_MANAGER_ENABLE_LOGS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3349;"	d
MEM_MANAGER_ENABLE_LOGS	.\app\inc\sdk_config.h	3349;"	d
MEM_MANAGER_ENABLE_LOGS	.\sdk_config.h	3349;"	d
MHRMATCHCONF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MHRMATCHCONF;                      \/*!< Search Pattern Configuration                                          *\/$/;"	m	struct:__anon431
MHRMATCHMAS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MHRMATCHMAS;                       \/*!< Pattern mask                                                          *\/$/;"	m	struct:__anon431
MICSTATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  MICSTATUS;                         \/*!< CCM RX MIC check result.                                              *\/$/;"	m	struct:__anon210
MICSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  MICSTATUS;                         \/*!< MIC check result                                                      *\/$/;"	m	struct:__anon290
MICSTATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  MICSTATUS;                         \/*!< MIC check result                                                      *\/$/;"	m	struct:__anon355
MICSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  MICSTATUS;                         \/*!< MIC check result                                                      *\/$/;"	m	struct:__anon448
MIN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	104;"	d	file:
MIN	.\SEGGER_RTT.c	140;"	d	file:
MISO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO                                                   *\/$/;"	m	struct:__anon243
MISO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon231
MISO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon234
MISO	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon320
MISO	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon323
MISO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon377
MISO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon381
MISO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MISO;                              \/*!< Pin select for MISO signal                                            *\/$/;"	m	struct:__anon390
MMFAR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register *\/$/;"	m	struct:__anon113
MMFAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register *\/$/;"	m	struct:__anon131
MMFAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register *\/$/;"	m	struct:__anon150
MMFAR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t MMFAR;                  \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register *\/$/;"	m	struct:__anon182
MMFR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register *\/$/;"	m	struct:__anon113
MMFR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register *\/$/;"	m	struct:__anon131
MMFR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t MMFR[4U];               \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register *\/$/;"	m	struct:__anon182
MODE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  MODE;                              \/*!< Data rate and modulation.                                             *\/$/;"	m	struct:__anon197
MODE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  MODE;                              \/*!< Operation mode.                                                       *\/$/;"	m	struct:__anon210
MODE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  MODE;                              \/*!< Timer Mode selection.                                                 *\/$/;"	m	struct:__anon204
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Data rate and modulation                                              *\/$/;"	m	struct:__anon273
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Defines the routing of the connected PDM microphones' signals         *\/$/;"	m	struct:__anon299
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< I2S mode.                                                             *\/$/;"	m	struct:__anon263
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Mode configuration                                                    *\/$/;"	m	struct:__anon294
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Operation mode                                                        *\/$/;"	m	struct:__anon290
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Selects operating mode of the wave counter                            *\/$/;"	m	struct:__anon298
MODE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODE;                              \/*!< Timer mode selection                                                  *\/$/;"	m	struct:__anon285
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Data rate and modulation                                              *\/$/;"	m	struct:__anon342
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Defines the routing of the connected PDM microphones' signals         *\/$/;"	m	struct:__anon363
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Mode configuration                                                    *\/$/;"	m	struct:__anon359
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Operation mode                                                        *\/$/;"	m	struct:__anon355
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Selects operating mode of the wave counter                            *\/$/;"	m	struct:__anon362
MODE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODE;                              \/*!< Timer mode selection                                                  *\/$/;"	m	struct:__anon350
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Data rate and modulation                                              *\/$/;"	m	struct:__anon431
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Defines the routing of the connected PDM microphones' signals         *\/$/;"	m	struct:__anon457
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< I2S mode.                                                             *\/$/;"	m	struct:__anon412
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Mode configuration                                                    *\/$/;"	m	struct:__anon452
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Operation mode                                                        *\/$/;"	m	struct:__anon448
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Selects operating mode of the wave counter                            *\/$/;"	m	struct:__anon456
MODE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODE;                              \/*!< Timer mode selection                                                  *\/$/;"	m	struct:__anon443
MODECNF0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MODECNF0;                          \/*!< Radio mode configuration register 0                                   *\/$/;"	m	struct:__anon273
MODECNF0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MODECNF0;                          \/*!< Radio mode configuration register 0                                   *\/$/;"	m	struct:__anon342
MODECNF0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MODECNF0;                          \/*!< Radio mode configuration register 0                                   *\/$/;"	m	struct:__anon431
MODULE_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	140;"	d	file:
MODULE_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	140;"	d	file:
MODULE_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	140;"	d	file:
MODULE_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	129;"	d	file:
MODULE_BLOCK_SIZE	.\app\nRF51822_xxAC\pstorage.c	140;"	d	file:
MODULE_BLOCK_SIZE	.\app\nRF51822_xxAC\pstorage_nosd.c	129;"	d	file:
MODULE_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	60;"	d	file:
MODULE_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	60;"	d	file:
MODULE_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	60;"	d	file:
MODULE_ID_RANGE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	45;"	d	file:
MODULE_ID_RANGE_CHECK	.\app\nRF51822_xxAC\pstorage.c	60;"	d	file:
MODULE_ID_RANGE_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	45;"	d	file:
MODULE_INITIALIZED	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	137;"	d	file:
MODULE_RAW_HANDLE_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	114;"	d	file:
MODULE_RAW_HANDLE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	114;"	d	file:
MODULE_RAW_HANDLE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	114;"	d	file:
MODULE_RAW_HANDLE_CHECK	.\app\nRF51822_xxAC\pstorage.c	114;"	d	file:
MODULE_SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	106;"	d	file:
MODULE_SIZE_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	106;"	d	file:
MOSI	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI                                                   *\/$/;"	m	struct:__anon243
MOSI	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon231
MOSI	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon234
MOSI	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon320
MOSI	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon323
MOSI	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon377
MOSI	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon381
MOSI	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  MOSI;                              \/*!< Pin select for MOSI signal                                            *\/$/;"	m	struct:__anon390
MPU	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	705;"	d
MPU	.\CMSIS_4\CMSIS\Include\core_cm3.h	1384;"	d
MPU	.\CMSIS_4\CMSIS\Include\core_cm4.h	1553;"	d
MPU	.\CMSIS_4\CMSIS\Include\core_cm7.h	1761;"	d
MPU	.\CMSIS_4\CMSIS\Include\core_sc000.h	717;"	d
MPU	.\CMSIS_4\CMSIS\Include\core_sc300.h	1366;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	704;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1383;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1552;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1760;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_sc000.h	716;"	d
MPU_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1365;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	599;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1174;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1235;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1440;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	610;"	d
MPU_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1156;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	598;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1173;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1234;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1439;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	609;"	d
MPU_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1155;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	596;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1171;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1232;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1437;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	607;"	d
MPU_CTRL_HFNMIENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1153;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	595;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1170;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1231;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1436;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	606;"	d
MPU_CTRL_HFNMIENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1152;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	593;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1168;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1229;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1434;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	604;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1150;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	592;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1167;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1228;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1433;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	603;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1149;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2993;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	132;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2992;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	131;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2991;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	130;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2990;"	d
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	129;"	d
MPU_PERR0_ADC_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2494;"	d
MPU_PERR0_ADC_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2493;"	d
MPU_PERR0_ADC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2492;"	d
MPU_PERR0_ADC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2491;"	d
MPU_PERR0_CCM_AAR_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2446;"	d
MPU_PERR0_CCM_AAR_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2445;"	d
MPU_PERR0_CCM_AAR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2444;"	d
MPU_PERR0_CCM_AAR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2443;"	d
MPU_PERR0_ECB_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2452;"	d
MPU_PERR0_ECB_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2451;"	d
MPU_PERR0_ECB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2450;"	d
MPU_PERR0_ECB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2449;"	d
MPU_PERR0_GPIOTE_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2500;"	d
MPU_PERR0_GPIOTE_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2499;"	d
MPU_PERR0_GPIOTE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2498;"	d
MPU_PERR0_GPIOTE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2497;"	d
MPU_PERR0_LPCOMP_COMP_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	61;"	d
MPU_PERR0_LPCOMP_COMP_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	60;"	d
MPU_PERR0_LPCOMP_COMP_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	59;"	d
MPU_PERR0_LPCOMP_COMP_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	58;"	d
MPU_PERR0_LPCOMP_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2422;"	d
MPU_PERR0_LPCOMP_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2421;"	d
MPU_PERR0_LPCOMP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2420;"	d
MPU_PERR0_LPCOMP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2419;"	d
MPU_PERR0_NVMC_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2416;"	d
MPU_PERR0_NVMC_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2415;"	d
MPU_PERR0_NVMC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2414;"	d
MPU_PERR0_NVMC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2413;"	d
MPU_PERR0_POWER_CLOCK_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2530;"	d
MPU_PERR0_POWER_CLOCK_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2529;"	d
MPU_PERR0_POWER_CLOCK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2528;"	d
MPU_PERR0_POWER_CLOCK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2527;"	d
MPU_PERR0_PPI_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2410;"	d
MPU_PERR0_PPI_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2409;"	d
MPU_PERR0_PPI_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2408;"	d
MPU_PERR0_PPI_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2407;"	d
MPU_PERR0_QDEC_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2428;"	d
MPU_PERR0_QDEC_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2427;"	d
MPU_PERR0_QDEC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2426;"	d
MPU_PERR0_QDEC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2425;"	d
MPU_PERR0_RADIO_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2524;"	d
MPU_PERR0_RADIO_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2523;"	d
MPU_PERR0_RADIO_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2522;"	d
MPU_PERR0_RADIO_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2521;"	d
MPU_PERR0_RNG_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2458;"	d
MPU_PERR0_RNG_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2457;"	d
MPU_PERR0_RNG_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2456;"	d
MPU_PERR0_RNG_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2455;"	d
MPU_PERR0_RTC0_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2470;"	d
MPU_PERR0_RTC0_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2469;"	d
MPU_PERR0_RTC0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2468;"	d
MPU_PERR0_RTC0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2467;"	d
MPU_PERR0_RTC1_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2434;"	d
MPU_PERR0_RTC1_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2433;"	d
MPU_PERR0_RTC1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2432;"	d
MPU_PERR0_RTC1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2431;"	d
MPU_PERR0_SPI0_TWI0_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2512;"	d
MPU_PERR0_SPI0_TWI0_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2511;"	d
MPU_PERR0_SPI0_TWI0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2510;"	d
MPU_PERR0_SPI0_TWI0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2509;"	d
MPU_PERR0_SPI1_TWI1_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2506;"	d
MPU_PERR0_SPI1_TWI1_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2505;"	d
MPU_PERR0_SPI1_TWI1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2504;"	d
MPU_PERR0_SPI1_TWI1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2503;"	d
MPU_PERR0_TEMP_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2464;"	d
MPU_PERR0_TEMP_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2463;"	d
MPU_PERR0_TEMP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2462;"	d
MPU_PERR0_TEMP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2461;"	d
MPU_PERR0_TIMER0_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2488;"	d
MPU_PERR0_TIMER0_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2487;"	d
MPU_PERR0_TIMER0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2486;"	d
MPU_PERR0_TIMER0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2485;"	d
MPU_PERR0_TIMER1_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2482;"	d
MPU_PERR0_TIMER1_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2481;"	d
MPU_PERR0_TIMER1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2480;"	d
MPU_PERR0_TIMER1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2479;"	d
MPU_PERR0_TIMER2_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2476;"	d
MPU_PERR0_TIMER2_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2475;"	d
MPU_PERR0_TIMER2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2474;"	d
MPU_PERR0_TIMER2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2473;"	d
MPU_PERR0_UART0_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2518;"	d
MPU_PERR0_UART0_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2517;"	d
MPU_PERR0_UART0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2516;"	d
MPU_PERR0_UART0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2515;"	d
MPU_PERR0_WDT_InRegion0	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2440;"	d
MPU_PERR0_WDT_InRegion1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2439;"	d
MPU_PERR0_WDT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2438;"	d
MPU_PERR0_WDT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2437;"	d
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3001;"	d
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3000;"	d
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2999;"	d
MPU_PROTENSET0_PROTREG0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2755;"	d
MPU_PROTENSET0_PROTREG0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	518;"	d
MPU_PROTENSET0_PROTREG0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2756;"	d
MPU_PROTENSET0_PROTREG0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	519;"	d
MPU_PROTENSET0_PROTREG0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2754;"	d
MPU_PROTENSET0_PROTREG0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	517;"	d
MPU_PROTENSET0_PROTREG0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2753;"	d
MPU_PROTENSET0_PROTREG0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	516;"	d
MPU_PROTENSET0_PROTREG0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2757;"	d
MPU_PROTENSET0_PROTREG0_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	520;"	d
MPU_PROTENSET0_PROTREG10_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2685;"	d
MPU_PROTENSET0_PROTREG10_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	458;"	d
MPU_PROTENSET0_PROTREG10_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2686;"	d
MPU_PROTENSET0_PROTREG10_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	459;"	d
MPU_PROTENSET0_PROTREG10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2684;"	d
MPU_PROTENSET0_PROTREG10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	457;"	d
MPU_PROTENSET0_PROTREG10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2683;"	d
MPU_PROTENSET0_PROTREG10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	456;"	d
MPU_PROTENSET0_PROTREG10_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2687;"	d
MPU_PROTENSET0_PROTREG10_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	460;"	d
MPU_PROTENSET0_PROTREG11_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2678;"	d
MPU_PROTENSET0_PROTREG11_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	452;"	d
MPU_PROTENSET0_PROTREG11_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2679;"	d
MPU_PROTENSET0_PROTREG11_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	453;"	d
MPU_PROTENSET0_PROTREG11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2677;"	d
MPU_PROTENSET0_PROTREG11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	451;"	d
MPU_PROTENSET0_PROTREG11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2676;"	d
MPU_PROTENSET0_PROTREG11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	450;"	d
MPU_PROTENSET0_PROTREG11_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2680;"	d
MPU_PROTENSET0_PROTREG11_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	454;"	d
MPU_PROTENSET0_PROTREG12_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2671;"	d
MPU_PROTENSET0_PROTREG12_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	446;"	d
MPU_PROTENSET0_PROTREG12_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2672;"	d
MPU_PROTENSET0_PROTREG12_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	447;"	d
MPU_PROTENSET0_PROTREG12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2670;"	d
MPU_PROTENSET0_PROTREG12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	445;"	d
MPU_PROTENSET0_PROTREG12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2669;"	d
MPU_PROTENSET0_PROTREG12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	444;"	d
MPU_PROTENSET0_PROTREG12_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2673;"	d
MPU_PROTENSET0_PROTREG12_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	448;"	d
MPU_PROTENSET0_PROTREG13_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2664;"	d
MPU_PROTENSET0_PROTREG13_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	440;"	d
MPU_PROTENSET0_PROTREG13_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2665;"	d
MPU_PROTENSET0_PROTREG13_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	441;"	d
MPU_PROTENSET0_PROTREG13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2663;"	d
MPU_PROTENSET0_PROTREG13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	439;"	d
MPU_PROTENSET0_PROTREG13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2662;"	d
MPU_PROTENSET0_PROTREG13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	438;"	d
MPU_PROTENSET0_PROTREG13_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2666;"	d
MPU_PROTENSET0_PROTREG13_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	442;"	d
MPU_PROTENSET0_PROTREG14_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2657;"	d
MPU_PROTENSET0_PROTREG14_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	434;"	d
MPU_PROTENSET0_PROTREG14_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2658;"	d
MPU_PROTENSET0_PROTREG14_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	435;"	d
MPU_PROTENSET0_PROTREG14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2656;"	d
MPU_PROTENSET0_PROTREG14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	433;"	d
MPU_PROTENSET0_PROTREG14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2655;"	d
MPU_PROTENSET0_PROTREG14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	432;"	d
MPU_PROTENSET0_PROTREG14_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2659;"	d
MPU_PROTENSET0_PROTREG14_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	436;"	d
MPU_PROTENSET0_PROTREG15_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2650;"	d
MPU_PROTENSET0_PROTREG15_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	428;"	d
MPU_PROTENSET0_PROTREG15_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2651;"	d
MPU_PROTENSET0_PROTREG15_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	429;"	d
MPU_PROTENSET0_PROTREG15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2649;"	d
MPU_PROTENSET0_PROTREG15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	427;"	d
MPU_PROTENSET0_PROTREG15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2648;"	d
MPU_PROTENSET0_PROTREG15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	426;"	d
MPU_PROTENSET0_PROTREG15_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2652;"	d
MPU_PROTENSET0_PROTREG15_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	430;"	d
MPU_PROTENSET0_PROTREG16_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2643;"	d
MPU_PROTENSET0_PROTREG16_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	422;"	d
MPU_PROTENSET0_PROTREG16_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2644;"	d
MPU_PROTENSET0_PROTREG16_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	423;"	d
MPU_PROTENSET0_PROTREG16_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2642;"	d
MPU_PROTENSET0_PROTREG16_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	421;"	d
MPU_PROTENSET0_PROTREG16_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2641;"	d
MPU_PROTENSET0_PROTREG16_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	420;"	d
MPU_PROTENSET0_PROTREG16_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2645;"	d
MPU_PROTENSET0_PROTREG16_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	424;"	d
MPU_PROTENSET0_PROTREG17_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2636;"	d
MPU_PROTENSET0_PROTREG17_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	416;"	d
MPU_PROTENSET0_PROTREG17_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2637;"	d
MPU_PROTENSET0_PROTREG17_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	417;"	d
MPU_PROTENSET0_PROTREG17_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2635;"	d
MPU_PROTENSET0_PROTREG17_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	415;"	d
MPU_PROTENSET0_PROTREG17_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2634;"	d
MPU_PROTENSET0_PROTREG17_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	414;"	d
MPU_PROTENSET0_PROTREG17_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2638;"	d
MPU_PROTENSET0_PROTREG17_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	418;"	d
MPU_PROTENSET0_PROTREG18_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2629;"	d
MPU_PROTENSET0_PROTREG18_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	410;"	d
MPU_PROTENSET0_PROTREG18_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2630;"	d
MPU_PROTENSET0_PROTREG18_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	411;"	d
MPU_PROTENSET0_PROTREG18_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2628;"	d
MPU_PROTENSET0_PROTREG18_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	409;"	d
MPU_PROTENSET0_PROTREG18_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2627;"	d
MPU_PROTENSET0_PROTREG18_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	408;"	d
MPU_PROTENSET0_PROTREG18_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2631;"	d
MPU_PROTENSET0_PROTREG18_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	412;"	d
MPU_PROTENSET0_PROTREG19_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2622;"	d
MPU_PROTENSET0_PROTREG19_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	404;"	d
MPU_PROTENSET0_PROTREG19_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2623;"	d
MPU_PROTENSET0_PROTREG19_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	405;"	d
MPU_PROTENSET0_PROTREG19_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2621;"	d
MPU_PROTENSET0_PROTREG19_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	403;"	d
MPU_PROTENSET0_PROTREG19_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2620;"	d
MPU_PROTENSET0_PROTREG19_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	402;"	d
MPU_PROTENSET0_PROTREG19_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2624;"	d
MPU_PROTENSET0_PROTREG19_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	406;"	d
MPU_PROTENSET0_PROTREG1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2748;"	d
MPU_PROTENSET0_PROTREG1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	512;"	d
MPU_PROTENSET0_PROTREG1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2749;"	d
MPU_PROTENSET0_PROTREG1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	513;"	d
MPU_PROTENSET0_PROTREG1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2747;"	d
MPU_PROTENSET0_PROTREG1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	511;"	d
MPU_PROTENSET0_PROTREG1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2746;"	d
MPU_PROTENSET0_PROTREG1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	510;"	d
MPU_PROTENSET0_PROTREG1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2750;"	d
MPU_PROTENSET0_PROTREG1_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	514;"	d
MPU_PROTENSET0_PROTREG20_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2615;"	d
MPU_PROTENSET0_PROTREG20_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	398;"	d
MPU_PROTENSET0_PROTREG20_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2616;"	d
MPU_PROTENSET0_PROTREG20_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	399;"	d
MPU_PROTENSET0_PROTREG20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2614;"	d
MPU_PROTENSET0_PROTREG20_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	397;"	d
MPU_PROTENSET0_PROTREG20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2613;"	d
MPU_PROTENSET0_PROTREG20_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	396;"	d
MPU_PROTENSET0_PROTREG20_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2617;"	d
MPU_PROTENSET0_PROTREG20_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	400;"	d
MPU_PROTENSET0_PROTREG21_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2608;"	d
MPU_PROTENSET0_PROTREG21_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	392;"	d
MPU_PROTENSET0_PROTREG21_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2609;"	d
MPU_PROTENSET0_PROTREG21_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	393;"	d
MPU_PROTENSET0_PROTREG21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2607;"	d
MPU_PROTENSET0_PROTREG21_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	391;"	d
MPU_PROTENSET0_PROTREG21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2606;"	d
MPU_PROTENSET0_PROTREG21_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	390;"	d
MPU_PROTENSET0_PROTREG21_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2610;"	d
MPU_PROTENSET0_PROTREG21_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	394;"	d
MPU_PROTENSET0_PROTREG22_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2601;"	d
MPU_PROTENSET0_PROTREG22_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	386;"	d
MPU_PROTENSET0_PROTREG22_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2602;"	d
MPU_PROTENSET0_PROTREG22_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	387;"	d
MPU_PROTENSET0_PROTREG22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2600;"	d
MPU_PROTENSET0_PROTREG22_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	385;"	d
MPU_PROTENSET0_PROTREG22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2599;"	d
MPU_PROTENSET0_PROTREG22_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	384;"	d
MPU_PROTENSET0_PROTREG22_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2603;"	d
MPU_PROTENSET0_PROTREG22_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	388;"	d
MPU_PROTENSET0_PROTREG23_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2594;"	d
MPU_PROTENSET0_PROTREG23_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	380;"	d
MPU_PROTENSET0_PROTREG23_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2595;"	d
MPU_PROTENSET0_PROTREG23_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	381;"	d
MPU_PROTENSET0_PROTREG23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2593;"	d
MPU_PROTENSET0_PROTREG23_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	379;"	d
MPU_PROTENSET0_PROTREG23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2592;"	d
MPU_PROTENSET0_PROTREG23_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	378;"	d
MPU_PROTENSET0_PROTREG23_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2596;"	d
MPU_PROTENSET0_PROTREG23_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	382;"	d
MPU_PROTENSET0_PROTREG24_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2587;"	d
MPU_PROTENSET0_PROTREG24_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	374;"	d
MPU_PROTENSET0_PROTREG24_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2588;"	d
MPU_PROTENSET0_PROTREG24_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	375;"	d
MPU_PROTENSET0_PROTREG24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2586;"	d
MPU_PROTENSET0_PROTREG24_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	373;"	d
MPU_PROTENSET0_PROTREG24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2585;"	d
MPU_PROTENSET0_PROTREG24_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	372;"	d
MPU_PROTENSET0_PROTREG24_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2589;"	d
MPU_PROTENSET0_PROTREG24_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	376;"	d
MPU_PROTENSET0_PROTREG25_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2580;"	d
MPU_PROTENSET0_PROTREG25_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	368;"	d
MPU_PROTENSET0_PROTREG25_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2581;"	d
MPU_PROTENSET0_PROTREG25_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	369;"	d
MPU_PROTENSET0_PROTREG25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2579;"	d
MPU_PROTENSET0_PROTREG25_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	367;"	d
MPU_PROTENSET0_PROTREG25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2578;"	d
MPU_PROTENSET0_PROTREG25_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	366;"	d
MPU_PROTENSET0_PROTREG25_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2582;"	d
MPU_PROTENSET0_PROTREG25_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	370;"	d
MPU_PROTENSET0_PROTREG26_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2573;"	d
MPU_PROTENSET0_PROTREG26_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	362;"	d
MPU_PROTENSET0_PROTREG26_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2574;"	d
MPU_PROTENSET0_PROTREG26_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	363;"	d
MPU_PROTENSET0_PROTREG26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2572;"	d
MPU_PROTENSET0_PROTREG26_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	361;"	d
MPU_PROTENSET0_PROTREG26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2571;"	d
MPU_PROTENSET0_PROTREG26_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	360;"	d
MPU_PROTENSET0_PROTREG26_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2575;"	d
MPU_PROTENSET0_PROTREG26_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	364;"	d
MPU_PROTENSET0_PROTREG27_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2566;"	d
MPU_PROTENSET0_PROTREG27_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	356;"	d
MPU_PROTENSET0_PROTREG27_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2567;"	d
MPU_PROTENSET0_PROTREG27_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	357;"	d
MPU_PROTENSET0_PROTREG27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2565;"	d
MPU_PROTENSET0_PROTREG27_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	355;"	d
MPU_PROTENSET0_PROTREG27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2564;"	d
MPU_PROTENSET0_PROTREG27_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	354;"	d
MPU_PROTENSET0_PROTREG27_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2568;"	d
MPU_PROTENSET0_PROTREG27_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	358;"	d
MPU_PROTENSET0_PROTREG28_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2559;"	d
MPU_PROTENSET0_PROTREG28_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	350;"	d
MPU_PROTENSET0_PROTREG28_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2560;"	d
MPU_PROTENSET0_PROTREG28_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	351;"	d
MPU_PROTENSET0_PROTREG28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2558;"	d
MPU_PROTENSET0_PROTREG28_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	349;"	d
MPU_PROTENSET0_PROTREG28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2557;"	d
MPU_PROTENSET0_PROTREG28_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	348;"	d
MPU_PROTENSET0_PROTREG28_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2561;"	d
MPU_PROTENSET0_PROTREG28_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	352;"	d
MPU_PROTENSET0_PROTREG29_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2552;"	d
MPU_PROTENSET0_PROTREG29_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	344;"	d
MPU_PROTENSET0_PROTREG29_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2553;"	d
MPU_PROTENSET0_PROTREG29_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	345;"	d
MPU_PROTENSET0_PROTREG29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2551;"	d
MPU_PROTENSET0_PROTREG29_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	343;"	d
MPU_PROTENSET0_PROTREG29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2550;"	d
MPU_PROTENSET0_PROTREG29_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	342;"	d
MPU_PROTENSET0_PROTREG29_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2554;"	d
MPU_PROTENSET0_PROTREG29_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	346;"	d
MPU_PROTENSET0_PROTREG2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2741;"	d
MPU_PROTENSET0_PROTREG2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	506;"	d
MPU_PROTENSET0_PROTREG2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2742;"	d
MPU_PROTENSET0_PROTREG2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	507;"	d
MPU_PROTENSET0_PROTREG2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2740;"	d
MPU_PROTENSET0_PROTREG2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	505;"	d
MPU_PROTENSET0_PROTREG2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2739;"	d
MPU_PROTENSET0_PROTREG2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	504;"	d
MPU_PROTENSET0_PROTREG2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2743;"	d
MPU_PROTENSET0_PROTREG2_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	508;"	d
MPU_PROTENSET0_PROTREG30_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2545;"	d
MPU_PROTENSET0_PROTREG30_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	338;"	d
MPU_PROTENSET0_PROTREG30_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2546;"	d
MPU_PROTENSET0_PROTREG30_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	339;"	d
MPU_PROTENSET0_PROTREG30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2544;"	d
MPU_PROTENSET0_PROTREG30_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	337;"	d
MPU_PROTENSET0_PROTREG30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2543;"	d
MPU_PROTENSET0_PROTREG30_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	336;"	d
MPU_PROTENSET0_PROTREG30_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2547;"	d
MPU_PROTENSET0_PROTREG30_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	340;"	d
MPU_PROTENSET0_PROTREG31_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2538;"	d
MPU_PROTENSET0_PROTREG31_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	332;"	d
MPU_PROTENSET0_PROTREG31_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2539;"	d
MPU_PROTENSET0_PROTREG31_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	333;"	d
MPU_PROTENSET0_PROTREG31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2537;"	d
MPU_PROTENSET0_PROTREG31_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	331;"	d
MPU_PROTENSET0_PROTREG31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2536;"	d
MPU_PROTENSET0_PROTREG31_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	330;"	d
MPU_PROTENSET0_PROTREG31_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2540;"	d
MPU_PROTENSET0_PROTREG31_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	334;"	d
MPU_PROTENSET0_PROTREG3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2734;"	d
MPU_PROTENSET0_PROTREG3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	500;"	d
MPU_PROTENSET0_PROTREG3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2735;"	d
MPU_PROTENSET0_PROTREG3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	501;"	d
MPU_PROTENSET0_PROTREG3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2733;"	d
MPU_PROTENSET0_PROTREG3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	499;"	d
MPU_PROTENSET0_PROTREG3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2732;"	d
MPU_PROTENSET0_PROTREG3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	498;"	d
MPU_PROTENSET0_PROTREG3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2736;"	d
MPU_PROTENSET0_PROTREG3_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	502;"	d
MPU_PROTENSET0_PROTREG4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2727;"	d
MPU_PROTENSET0_PROTREG4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	494;"	d
MPU_PROTENSET0_PROTREG4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2728;"	d
MPU_PROTENSET0_PROTREG4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	495;"	d
MPU_PROTENSET0_PROTREG4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2726;"	d
MPU_PROTENSET0_PROTREG4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	493;"	d
MPU_PROTENSET0_PROTREG4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2725;"	d
MPU_PROTENSET0_PROTREG4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	492;"	d
MPU_PROTENSET0_PROTREG4_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2729;"	d
MPU_PROTENSET0_PROTREG4_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	496;"	d
MPU_PROTENSET0_PROTREG5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2720;"	d
MPU_PROTENSET0_PROTREG5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	488;"	d
MPU_PROTENSET0_PROTREG5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2721;"	d
MPU_PROTENSET0_PROTREG5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	489;"	d
MPU_PROTENSET0_PROTREG5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2719;"	d
MPU_PROTENSET0_PROTREG5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	487;"	d
MPU_PROTENSET0_PROTREG5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2718;"	d
MPU_PROTENSET0_PROTREG5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	486;"	d
MPU_PROTENSET0_PROTREG5_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2722;"	d
MPU_PROTENSET0_PROTREG5_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	490;"	d
MPU_PROTENSET0_PROTREG6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2713;"	d
MPU_PROTENSET0_PROTREG6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	482;"	d
MPU_PROTENSET0_PROTREG6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2714;"	d
MPU_PROTENSET0_PROTREG6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	483;"	d
MPU_PROTENSET0_PROTREG6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2712;"	d
MPU_PROTENSET0_PROTREG6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	481;"	d
MPU_PROTENSET0_PROTREG6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2711;"	d
MPU_PROTENSET0_PROTREG6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	480;"	d
MPU_PROTENSET0_PROTREG6_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2715;"	d
MPU_PROTENSET0_PROTREG6_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	484;"	d
MPU_PROTENSET0_PROTREG7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2706;"	d
MPU_PROTENSET0_PROTREG7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	476;"	d
MPU_PROTENSET0_PROTREG7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2707;"	d
MPU_PROTENSET0_PROTREG7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	477;"	d
MPU_PROTENSET0_PROTREG7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2705;"	d
MPU_PROTENSET0_PROTREG7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	475;"	d
MPU_PROTENSET0_PROTREG7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2704;"	d
MPU_PROTENSET0_PROTREG7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	474;"	d
MPU_PROTENSET0_PROTREG7_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2708;"	d
MPU_PROTENSET0_PROTREG7_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	478;"	d
MPU_PROTENSET0_PROTREG8_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2699;"	d
MPU_PROTENSET0_PROTREG8_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	470;"	d
MPU_PROTENSET0_PROTREG8_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2700;"	d
MPU_PROTENSET0_PROTREG8_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	471;"	d
MPU_PROTENSET0_PROTREG8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2698;"	d
MPU_PROTENSET0_PROTREG8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	469;"	d
MPU_PROTENSET0_PROTREG8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2697;"	d
MPU_PROTENSET0_PROTREG8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	468;"	d
MPU_PROTENSET0_PROTREG8_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2701;"	d
MPU_PROTENSET0_PROTREG8_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	472;"	d
MPU_PROTENSET0_PROTREG9_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2692;"	d
MPU_PROTENSET0_PROTREG9_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	464;"	d
MPU_PROTENSET0_PROTREG9_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2693;"	d
MPU_PROTENSET0_PROTREG9_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	465;"	d
MPU_PROTENSET0_PROTREG9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2691;"	d
MPU_PROTENSET0_PROTREG9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	463;"	d
MPU_PROTENSET0_PROTREG9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2690;"	d
MPU_PROTENSET0_PROTREG9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	462;"	d
MPU_PROTENSET0_PROTREG9_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2694;"	d
MPU_PROTENSET0_PROTREG9_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	466;"	d
MPU_PROTENSET1_PROTREG32_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2982;"	d
MPU_PROTENSET1_PROTREG32_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	326;"	d
MPU_PROTENSET1_PROTREG32_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2983;"	d
MPU_PROTENSET1_PROTREG32_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	327;"	d
MPU_PROTENSET1_PROTREG32_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2981;"	d
MPU_PROTENSET1_PROTREG32_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	325;"	d
MPU_PROTENSET1_PROTREG32_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2980;"	d
MPU_PROTENSET1_PROTREG32_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	324;"	d
MPU_PROTENSET1_PROTREG32_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2984;"	d
MPU_PROTENSET1_PROTREG32_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	328;"	d
MPU_PROTENSET1_PROTREG33_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2975;"	d
MPU_PROTENSET1_PROTREG33_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	320;"	d
MPU_PROTENSET1_PROTREG33_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2976;"	d
MPU_PROTENSET1_PROTREG33_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	321;"	d
MPU_PROTENSET1_PROTREG33_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2974;"	d
MPU_PROTENSET1_PROTREG33_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	319;"	d
MPU_PROTENSET1_PROTREG33_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2973;"	d
MPU_PROTENSET1_PROTREG33_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	318;"	d
MPU_PROTENSET1_PROTREG33_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2977;"	d
MPU_PROTENSET1_PROTREG33_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	322;"	d
MPU_PROTENSET1_PROTREG34_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2968;"	d
MPU_PROTENSET1_PROTREG34_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	314;"	d
MPU_PROTENSET1_PROTREG34_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2969;"	d
MPU_PROTENSET1_PROTREG34_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	315;"	d
MPU_PROTENSET1_PROTREG34_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2967;"	d
MPU_PROTENSET1_PROTREG34_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	313;"	d
MPU_PROTENSET1_PROTREG34_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2966;"	d
MPU_PROTENSET1_PROTREG34_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	312;"	d
MPU_PROTENSET1_PROTREG34_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2970;"	d
MPU_PROTENSET1_PROTREG34_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	316;"	d
MPU_PROTENSET1_PROTREG35_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2961;"	d
MPU_PROTENSET1_PROTREG35_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	308;"	d
MPU_PROTENSET1_PROTREG35_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2962;"	d
MPU_PROTENSET1_PROTREG35_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	309;"	d
MPU_PROTENSET1_PROTREG35_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2960;"	d
MPU_PROTENSET1_PROTREG35_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	307;"	d
MPU_PROTENSET1_PROTREG35_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2959;"	d
MPU_PROTENSET1_PROTREG35_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	306;"	d
MPU_PROTENSET1_PROTREG35_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2963;"	d
MPU_PROTENSET1_PROTREG35_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	310;"	d
MPU_PROTENSET1_PROTREG36_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2954;"	d
MPU_PROTENSET1_PROTREG36_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	302;"	d
MPU_PROTENSET1_PROTREG36_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2955;"	d
MPU_PROTENSET1_PROTREG36_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	303;"	d
MPU_PROTENSET1_PROTREG36_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2953;"	d
MPU_PROTENSET1_PROTREG36_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	301;"	d
MPU_PROTENSET1_PROTREG36_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2952;"	d
MPU_PROTENSET1_PROTREG36_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	300;"	d
MPU_PROTENSET1_PROTREG36_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2956;"	d
MPU_PROTENSET1_PROTREG36_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	304;"	d
MPU_PROTENSET1_PROTREG37_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2947;"	d
MPU_PROTENSET1_PROTREG37_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	296;"	d
MPU_PROTENSET1_PROTREG37_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2948;"	d
MPU_PROTENSET1_PROTREG37_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	297;"	d
MPU_PROTENSET1_PROTREG37_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2946;"	d
MPU_PROTENSET1_PROTREG37_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	295;"	d
MPU_PROTENSET1_PROTREG37_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2945;"	d
MPU_PROTENSET1_PROTREG37_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	294;"	d
MPU_PROTENSET1_PROTREG37_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2949;"	d
MPU_PROTENSET1_PROTREG37_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	298;"	d
MPU_PROTENSET1_PROTREG38_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2940;"	d
MPU_PROTENSET1_PROTREG38_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	290;"	d
MPU_PROTENSET1_PROTREG38_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2941;"	d
MPU_PROTENSET1_PROTREG38_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	291;"	d
MPU_PROTENSET1_PROTREG38_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2939;"	d
MPU_PROTENSET1_PROTREG38_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	289;"	d
MPU_PROTENSET1_PROTREG38_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2938;"	d
MPU_PROTENSET1_PROTREG38_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	288;"	d
MPU_PROTENSET1_PROTREG38_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2942;"	d
MPU_PROTENSET1_PROTREG38_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	292;"	d
MPU_PROTENSET1_PROTREG39_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2933;"	d
MPU_PROTENSET1_PROTREG39_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	284;"	d
MPU_PROTENSET1_PROTREG39_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2934;"	d
MPU_PROTENSET1_PROTREG39_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	285;"	d
MPU_PROTENSET1_PROTREG39_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2932;"	d
MPU_PROTENSET1_PROTREG39_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	283;"	d
MPU_PROTENSET1_PROTREG39_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2931;"	d
MPU_PROTENSET1_PROTREG39_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	282;"	d
MPU_PROTENSET1_PROTREG39_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2935;"	d
MPU_PROTENSET1_PROTREG39_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	286;"	d
MPU_PROTENSET1_PROTREG40_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2926;"	d
MPU_PROTENSET1_PROTREG40_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	278;"	d
MPU_PROTENSET1_PROTREG40_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2927;"	d
MPU_PROTENSET1_PROTREG40_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	279;"	d
MPU_PROTENSET1_PROTREG40_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2925;"	d
MPU_PROTENSET1_PROTREG40_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	277;"	d
MPU_PROTENSET1_PROTREG40_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2924;"	d
MPU_PROTENSET1_PROTREG40_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	276;"	d
MPU_PROTENSET1_PROTREG40_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2928;"	d
MPU_PROTENSET1_PROTREG40_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	280;"	d
MPU_PROTENSET1_PROTREG41_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2919;"	d
MPU_PROTENSET1_PROTREG41_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	272;"	d
MPU_PROTENSET1_PROTREG41_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2920;"	d
MPU_PROTENSET1_PROTREG41_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	273;"	d
MPU_PROTENSET1_PROTREG41_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2918;"	d
MPU_PROTENSET1_PROTREG41_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	271;"	d
MPU_PROTENSET1_PROTREG41_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2917;"	d
MPU_PROTENSET1_PROTREG41_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	270;"	d
MPU_PROTENSET1_PROTREG41_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2921;"	d
MPU_PROTENSET1_PROTREG41_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	274;"	d
MPU_PROTENSET1_PROTREG42_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2912;"	d
MPU_PROTENSET1_PROTREG42_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	266;"	d
MPU_PROTENSET1_PROTREG42_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2913;"	d
MPU_PROTENSET1_PROTREG42_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	267;"	d
MPU_PROTENSET1_PROTREG42_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2911;"	d
MPU_PROTENSET1_PROTREG42_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	265;"	d
MPU_PROTENSET1_PROTREG42_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2910;"	d
MPU_PROTENSET1_PROTREG42_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	264;"	d
MPU_PROTENSET1_PROTREG42_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2914;"	d
MPU_PROTENSET1_PROTREG42_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	268;"	d
MPU_PROTENSET1_PROTREG43_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2905;"	d
MPU_PROTENSET1_PROTREG43_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	260;"	d
MPU_PROTENSET1_PROTREG43_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2906;"	d
MPU_PROTENSET1_PROTREG43_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	261;"	d
MPU_PROTENSET1_PROTREG43_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2904;"	d
MPU_PROTENSET1_PROTREG43_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	259;"	d
MPU_PROTENSET1_PROTREG43_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2903;"	d
MPU_PROTENSET1_PROTREG43_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	258;"	d
MPU_PROTENSET1_PROTREG43_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2907;"	d
MPU_PROTENSET1_PROTREG43_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	262;"	d
MPU_PROTENSET1_PROTREG44_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2898;"	d
MPU_PROTENSET1_PROTREG44_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	254;"	d
MPU_PROTENSET1_PROTREG44_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2899;"	d
MPU_PROTENSET1_PROTREG44_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	255;"	d
MPU_PROTENSET1_PROTREG44_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2897;"	d
MPU_PROTENSET1_PROTREG44_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	253;"	d
MPU_PROTENSET1_PROTREG44_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2896;"	d
MPU_PROTENSET1_PROTREG44_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	252;"	d
MPU_PROTENSET1_PROTREG44_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2900;"	d
MPU_PROTENSET1_PROTREG44_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	256;"	d
MPU_PROTENSET1_PROTREG45_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2891;"	d
MPU_PROTENSET1_PROTREG45_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	248;"	d
MPU_PROTENSET1_PROTREG45_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2892;"	d
MPU_PROTENSET1_PROTREG45_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	249;"	d
MPU_PROTENSET1_PROTREG45_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2890;"	d
MPU_PROTENSET1_PROTREG45_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	247;"	d
MPU_PROTENSET1_PROTREG45_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2889;"	d
MPU_PROTENSET1_PROTREG45_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	246;"	d
MPU_PROTENSET1_PROTREG45_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2893;"	d
MPU_PROTENSET1_PROTREG45_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	250;"	d
MPU_PROTENSET1_PROTREG46_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2884;"	d
MPU_PROTENSET1_PROTREG46_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	242;"	d
MPU_PROTENSET1_PROTREG46_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2885;"	d
MPU_PROTENSET1_PROTREG46_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	243;"	d
MPU_PROTENSET1_PROTREG46_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2883;"	d
MPU_PROTENSET1_PROTREG46_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	241;"	d
MPU_PROTENSET1_PROTREG46_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2882;"	d
MPU_PROTENSET1_PROTREG46_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	240;"	d
MPU_PROTENSET1_PROTREG46_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2886;"	d
MPU_PROTENSET1_PROTREG46_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	244;"	d
MPU_PROTENSET1_PROTREG47_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2877;"	d
MPU_PROTENSET1_PROTREG47_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	236;"	d
MPU_PROTENSET1_PROTREG47_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2878;"	d
MPU_PROTENSET1_PROTREG47_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	237;"	d
MPU_PROTENSET1_PROTREG47_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2876;"	d
MPU_PROTENSET1_PROTREG47_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	235;"	d
MPU_PROTENSET1_PROTREG47_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2875;"	d
MPU_PROTENSET1_PROTREG47_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	234;"	d
MPU_PROTENSET1_PROTREG47_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2879;"	d
MPU_PROTENSET1_PROTREG47_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	238;"	d
MPU_PROTENSET1_PROTREG48_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2870;"	d
MPU_PROTENSET1_PROTREG48_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	230;"	d
MPU_PROTENSET1_PROTREG48_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2871;"	d
MPU_PROTENSET1_PROTREG48_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	231;"	d
MPU_PROTENSET1_PROTREG48_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2869;"	d
MPU_PROTENSET1_PROTREG48_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	229;"	d
MPU_PROTENSET1_PROTREG48_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2868;"	d
MPU_PROTENSET1_PROTREG48_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	228;"	d
MPU_PROTENSET1_PROTREG48_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2872;"	d
MPU_PROTENSET1_PROTREG48_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	232;"	d
MPU_PROTENSET1_PROTREG49_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2863;"	d
MPU_PROTENSET1_PROTREG49_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	224;"	d
MPU_PROTENSET1_PROTREG49_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2864;"	d
MPU_PROTENSET1_PROTREG49_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	225;"	d
MPU_PROTENSET1_PROTREG49_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2862;"	d
MPU_PROTENSET1_PROTREG49_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	223;"	d
MPU_PROTENSET1_PROTREG49_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2861;"	d
MPU_PROTENSET1_PROTREG49_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	222;"	d
MPU_PROTENSET1_PROTREG49_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2865;"	d
MPU_PROTENSET1_PROTREG49_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	226;"	d
MPU_PROTENSET1_PROTREG50_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2856;"	d
MPU_PROTENSET1_PROTREG50_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	218;"	d
MPU_PROTENSET1_PROTREG50_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2857;"	d
MPU_PROTENSET1_PROTREG50_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	219;"	d
MPU_PROTENSET1_PROTREG50_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2855;"	d
MPU_PROTENSET1_PROTREG50_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	217;"	d
MPU_PROTENSET1_PROTREG50_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2854;"	d
MPU_PROTENSET1_PROTREG50_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	216;"	d
MPU_PROTENSET1_PROTREG50_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2858;"	d
MPU_PROTENSET1_PROTREG50_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	220;"	d
MPU_PROTENSET1_PROTREG51_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2849;"	d
MPU_PROTENSET1_PROTREG51_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	212;"	d
MPU_PROTENSET1_PROTREG51_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2850;"	d
MPU_PROTENSET1_PROTREG51_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	213;"	d
MPU_PROTENSET1_PROTREG51_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2848;"	d
MPU_PROTENSET1_PROTREG51_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	211;"	d
MPU_PROTENSET1_PROTREG51_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2847;"	d
MPU_PROTENSET1_PROTREG51_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	210;"	d
MPU_PROTENSET1_PROTREG51_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2851;"	d
MPU_PROTENSET1_PROTREG51_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	214;"	d
MPU_PROTENSET1_PROTREG52_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2842;"	d
MPU_PROTENSET1_PROTREG52_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	206;"	d
MPU_PROTENSET1_PROTREG52_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2843;"	d
MPU_PROTENSET1_PROTREG52_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	207;"	d
MPU_PROTENSET1_PROTREG52_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2841;"	d
MPU_PROTENSET1_PROTREG52_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	205;"	d
MPU_PROTENSET1_PROTREG52_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2840;"	d
MPU_PROTENSET1_PROTREG52_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	204;"	d
MPU_PROTENSET1_PROTREG52_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2844;"	d
MPU_PROTENSET1_PROTREG52_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	208;"	d
MPU_PROTENSET1_PROTREG53_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2835;"	d
MPU_PROTENSET1_PROTREG53_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	200;"	d
MPU_PROTENSET1_PROTREG53_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2836;"	d
MPU_PROTENSET1_PROTREG53_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	201;"	d
MPU_PROTENSET1_PROTREG53_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2834;"	d
MPU_PROTENSET1_PROTREG53_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	199;"	d
MPU_PROTENSET1_PROTREG53_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2833;"	d
MPU_PROTENSET1_PROTREG53_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	198;"	d
MPU_PROTENSET1_PROTREG53_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2837;"	d
MPU_PROTENSET1_PROTREG53_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	202;"	d
MPU_PROTENSET1_PROTREG54_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2828;"	d
MPU_PROTENSET1_PROTREG54_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	194;"	d
MPU_PROTENSET1_PROTREG54_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2829;"	d
MPU_PROTENSET1_PROTREG54_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	195;"	d
MPU_PROTENSET1_PROTREG54_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2827;"	d
MPU_PROTENSET1_PROTREG54_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	193;"	d
MPU_PROTENSET1_PROTREG54_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2826;"	d
MPU_PROTENSET1_PROTREG54_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	192;"	d
MPU_PROTENSET1_PROTREG54_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2830;"	d
MPU_PROTENSET1_PROTREG54_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	196;"	d
MPU_PROTENSET1_PROTREG55_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2821;"	d
MPU_PROTENSET1_PROTREG55_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	188;"	d
MPU_PROTENSET1_PROTREG55_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2822;"	d
MPU_PROTENSET1_PROTREG55_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	189;"	d
MPU_PROTENSET1_PROTREG55_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2820;"	d
MPU_PROTENSET1_PROTREG55_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	187;"	d
MPU_PROTENSET1_PROTREG55_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2819;"	d
MPU_PROTENSET1_PROTREG55_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	186;"	d
MPU_PROTENSET1_PROTREG55_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2823;"	d
MPU_PROTENSET1_PROTREG55_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	190;"	d
MPU_PROTENSET1_PROTREG56_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2814;"	d
MPU_PROTENSET1_PROTREG56_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	182;"	d
MPU_PROTENSET1_PROTREG56_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2815;"	d
MPU_PROTENSET1_PROTREG56_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	183;"	d
MPU_PROTENSET1_PROTREG56_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2813;"	d
MPU_PROTENSET1_PROTREG56_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	181;"	d
MPU_PROTENSET1_PROTREG56_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2812;"	d
MPU_PROTENSET1_PROTREG56_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	180;"	d
MPU_PROTENSET1_PROTREG56_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2816;"	d
MPU_PROTENSET1_PROTREG56_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	184;"	d
MPU_PROTENSET1_PROTREG57_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2807;"	d
MPU_PROTENSET1_PROTREG57_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	176;"	d
MPU_PROTENSET1_PROTREG57_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2808;"	d
MPU_PROTENSET1_PROTREG57_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	177;"	d
MPU_PROTENSET1_PROTREG57_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2806;"	d
MPU_PROTENSET1_PROTREG57_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	175;"	d
MPU_PROTENSET1_PROTREG57_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2805;"	d
MPU_PROTENSET1_PROTREG57_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	174;"	d
MPU_PROTENSET1_PROTREG57_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2809;"	d
MPU_PROTENSET1_PROTREG57_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	178;"	d
MPU_PROTENSET1_PROTREG58_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2800;"	d
MPU_PROTENSET1_PROTREG58_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	170;"	d
MPU_PROTENSET1_PROTREG58_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2801;"	d
MPU_PROTENSET1_PROTREG58_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	171;"	d
MPU_PROTENSET1_PROTREG58_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2799;"	d
MPU_PROTENSET1_PROTREG58_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	169;"	d
MPU_PROTENSET1_PROTREG58_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2798;"	d
MPU_PROTENSET1_PROTREG58_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	168;"	d
MPU_PROTENSET1_PROTREG58_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2802;"	d
MPU_PROTENSET1_PROTREG58_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	172;"	d
MPU_PROTENSET1_PROTREG59_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2793;"	d
MPU_PROTENSET1_PROTREG59_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	164;"	d
MPU_PROTENSET1_PROTREG59_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2794;"	d
MPU_PROTENSET1_PROTREG59_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	165;"	d
MPU_PROTENSET1_PROTREG59_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2792;"	d
MPU_PROTENSET1_PROTREG59_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	163;"	d
MPU_PROTENSET1_PROTREG59_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2791;"	d
MPU_PROTENSET1_PROTREG59_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	162;"	d
MPU_PROTENSET1_PROTREG59_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2795;"	d
MPU_PROTENSET1_PROTREG59_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	166;"	d
MPU_PROTENSET1_PROTREG60_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2786;"	d
MPU_PROTENSET1_PROTREG60_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	158;"	d
MPU_PROTENSET1_PROTREG60_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2787;"	d
MPU_PROTENSET1_PROTREG60_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	159;"	d
MPU_PROTENSET1_PROTREG60_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2785;"	d
MPU_PROTENSET1_PROTREG60_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	157;"	d
MPU_PROTENSET1_PROTREG60_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2784;"	d
MPU_PROTENSET1_PROTREG60_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	156;"	d
MPU_PROTENSET1_PROTREG60_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2788;"	d
MPU_PROTENSET1_PROTREG60_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	160;"	d
MPU_PROTENSET1_PROTREG61_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2779;"	d
MPU_PROTENSET1_PROTREG61_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	152;"	d
MPU_PROTENSET1_PROTREG61_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2780;"	d
MPU_PROTENSET1_PROTREG61_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	153;"	d
MPU_PROTENSET1_PROTREG61_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2778;"	d
MPU_PROTENSET1_PROTREG61_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	151;"	d
MPU_PROTENSET1_PROTREG61_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2777;"	d
MPU_PROTENSET1_PROTREG61_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	150;"	d
MPU_PROTENSET1_PROTREG61_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2781;"	d
MPU_PROTENSET1_PROTREG61_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	154;"	d
MPU_PROTENSET1_PROTREG62_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2772;"	d
MPU_PROTENSET1_PROTREG62_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	146;"	d
MPU_PROTENSET1_PROTREG62_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2773;"	d
MPU_PROTENSET1_PROTREG62_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	147;"	d
MPU_PROTENSET1_PROTREG62_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2771;"	d
MPU_PROTENSET1_PROTREG62_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	145;"	d
MPU_PROTENSET1_PROTREG62_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2770;"	d
MPU_PROTENSET1_PROTREG62_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	144;"	d
MPU_PROTENSET1_PROTREG62_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2774;"	d
MPU_PROTENSET1_PROTREG62_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	148;"	d
MPU_PROTENSET1_PROTREG63_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2765;"	d
MPU_PROTENSET1_PROTREG63_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	140;"	d
MPU_PROTENSET1_PROTREG63_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2766;"	d
MPU_PROTENSET1_PROTREG63_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	141;"	d
MPU_PROTENSET1_PROTREG63_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2764;"	d
MPU_PROTENSET1_PROTREG63_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	139;"	d
MPU_PROTENSET1_PROTREG63_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2763;"	d
MPU_PROTENSET1_PROTREG63_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	138;"	d
MPU_PROTENSET1_PROTREG63_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	2767;"	d
MPU_PROTENSET1_PROTREG63_Set	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	142;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	623;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1198;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1259;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1464;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	634;"	d
MPU_RASR_AP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1180;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	622;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1197;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1258;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1463;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	633;"	d
MPU_RASR_AP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1179;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	617;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1192;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1253;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1458;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	628;"	d
MPU_RASR_ATTRS_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1174;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	616;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1191;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1252;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1457;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	627;"	d
MPU_RASR_ATTRS_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1173;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	635;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1210;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1271;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1476;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	646;"	d
MPU_RASR_B_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1192;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	634;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1209;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1270;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1475;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	645;"	d
MPU_RASR_B_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1191;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	632;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1207;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1268;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1473;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	643;"	d
MPU_RASR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1189;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	631;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1206;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1267;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1472;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	642;"	d
MPU_RASR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1188;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	644;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1219;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1280;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1485;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	655;"	d
MPU_RASR_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1201;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	643;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1218;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1279;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1484;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	654;"	d
MPU_RASR_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1200;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	641;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1216;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1277;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1482;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	652;"	d
MPU_RASR_SIZE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1198;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	640;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1215;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1276;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1481;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	651;"	d
MPU_RASR_SIZE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1197;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	638;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1213;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1274;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1479;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	649;"	d
MPU_RASR_SRD_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1195;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	637;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1212;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1273;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1478;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	648;"	d
MPU_RASR_SRD_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1194;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	629;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1204;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1265;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1470;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	640;"	d
MPU_RASR_S_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1186;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	628;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1203;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1264;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1469;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	639;"	d
MPU_RASR_S_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1185;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	626;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1201;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1262;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1467;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	637;"	d
MPU_RASR_TEX_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1183;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	625;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1200;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1261;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1466;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	636;"	d
MPU_RASR_TEX_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1182;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	620;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1195;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1256;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1461;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	631;"	d
MPU_RASR_XN_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1177;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	619;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1194;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1255;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1460;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	630;"	d
MPU_RASR_XN_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1176;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	607;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1182;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1243;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1448;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	618;"	d
MPU_RBAR_ADDR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1164;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	606;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1181;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1242;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1447;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	617;"	d
MPU_RBAR_ADDR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1163;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	613;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1188;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1249;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1454;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	624;"	d
MPU_RBAR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1170;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	612;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1187;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1248;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1453;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	623;"	d
MPU_RBAR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1169;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	610;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1185;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1246;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1451;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	621;"	d
MPU_RBAR_VALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1167;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	609;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1184;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1245;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1450;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	620;"	d
MPU_RBAR_VALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1166;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	603;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1178;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1239;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1444;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	614;"	d
MPU_RNR_REGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1160;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	602;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1177;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1238;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1443;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	613;"	d
MPU_RNR_REGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1159;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	586;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1161;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1222;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1427;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	597;"	d
MPU_TYPE_DREGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1143;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	585;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1160;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1221;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1426;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	596;"	d
MPU_TYPE_DREGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1142;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	583;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1158;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1219;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1424;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	594;"	d
MPU_TYPE_IREGION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1140;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	582;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1157;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1218;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1423;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	593;"	d
MPU_TYPE_IREGION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1139;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	589;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1164;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1225;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1430;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	600;"	d
MPU_TYPE_SEPARATE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1146;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	588;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1163;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1224;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1429;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	599;"	d
MPU_TYPE_SEPARATE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1145;"	d
MPU_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon103
MPU_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon120
MPU_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon138
MPU_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon157
MPU_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon172
MPU_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon189
MVFR0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0 *\/$/;"	m	struct:__anon139
MVFR0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0 *\/$/;"	m	struct:__anon158
MVFR0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR0;                  \/*!< Offset: 0x240 (R\/ )  Media and VFP Feature Register 0 *\/$/;"	m	struct:__anon150
MVFR1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1 *\/$/;"	m	struct:__anon139
MVFR1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1 *\/$/;"	m	struct:__anon158
MVFR1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR1;                  \/*!< Offset: 0x244 (R\/ )  Media and VFP Feature Register 1 *\/$/;"	m	struct:__anon150
MVFR2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x018 (R\/ )  Media and FP Feature Register 2 *\/$/;"	m	struct:__anon158
MVFR2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t MVFR2;                  \/*!< Offset: 0x248 (R\/ )  Media and VFP Feature Register 1 *\/$/;"	m	struct:__anon150
MWU_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	58;"	d
MWU_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	60;"	d
MWU_EVENTS_PREGION_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} MWU_EVENTS_PREGION_Type;$/;"	t	typeref:struct:__anon259
MWU_EVENTS_PREGION_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} MWU_EVENTS_PREGION_Type;$/;"	t	typeref:struct:__anon408
MWU_EVENTS_REGION_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} MWU_EVENTS_REGION_Type;$/;"	t	typeref:struct:__anon258
MWU_EVENTS_REGION_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} MWU_EVENTS_REGION_Type;$/;"	t	typeref:struct:__anon407
MWU_INTENCLR_PREGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2299;"	d
MWU_INTENCLR_PREGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2956;"	d
MWU_INTENCLR_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2297;"	d
MWU_INTENCLR_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2954;"	d
MWU_INTENCLR_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2298;"	d
MWU_INTENCLR_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2955;"	d
MWU_INTENCLR_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2296;"	d
MWU_INTENCLR_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2953;"	d
MWU_INTENCLR_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2295;"	d
MWU_INTENCLR_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2952;"	d
MWU_INTENCLR_PREGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2306;"	d
MWU_INTENCLR_PREGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2963;"	d
MWU_INTENCLR_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2304;"	d
MWU_INTENCLR_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2961;"	d
MWU_INTENCLR_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2305;"	d
MWU_INTENCLR_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2962;"	d
MWU_INTENCLR_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2303;"	d
MWU_INTENCLR_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2960;"	d
MWU_INTENCLR_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2302;"	d
MWU_INTENCLR_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2959;"	d
MWU_INTENCLR_PREGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2285;"	d
MWU_INTENCLR_PREGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2942;"	d
MWU_INTENCLR_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2283;"	d
MWU_INTENCLR_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2940;"	d
MWU_INTENCLR_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2284;"	d
MWU_INTENCLR_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2941;"	d
MWU_INTENCLR_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2282;"	d
MWU_INTENCLR_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2939;"	d
MWU_INTENCLR_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2281;"	d
MWU_INTENCLR_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2938;"	d
MWU_INTENCLR_PREGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2292;"	d
MWU_INTENCLR_PREGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2949;"	d
MWU_INTENCLR_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2290;"	d
MWU_INTENCLR_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2947;"	d
MWU_INTENCLR_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2291;"	d
MWU_INTENCLR_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2948;"	d
MWU_INTENCLR_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2289;"	d
MWU_INTENCLR_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2946;"	d
MWU_INTENCLR_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2288;"	d
MWU_INTENCLR_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2945;"	d
MWU_INTENCLR_REGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2355;"	d
MWU_INTENCLR_REGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3012;"	d
MWU_INTENCLR_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2353;"	d
MWU_INTENCLR_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3010;"	d
MWU_INTENCLR_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2354;"	d
MWU_INTENCLR_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3011;"	d
MWU_INTENCLR_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2352;"	d
MWU_INTENCLR_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3009;"	d
MWU_INTENCLR_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2351;"	d
MWU_INTENCLR_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3008;"	d
MWU_INTENCLR_REGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2362;"	d
MWU_INTENCLR_REGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3019;"	d
MWU_INTENCLR_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2360;"	d
MWU_INTENCLR_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3017;"	d
MWU_INTENCLR_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2361;"	d
MWU_INTENCLR_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3018;"	d
MWU_INTENCLR_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2359;"	d
MWU_INTENCLR_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3016;"	d
MWU_INTENCLR_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2358;"	d
MWU_INTENCLR_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3015;"	d
MWU_INTENCLR_REGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2341;"	d
MWU_INTENCLR_REGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2998;"	d
MWU_INTENCLR_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2339;"	d
MWU_INTENCLR_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2996;"	d
MWU_INTENCLR_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2340;"	d
MWU_INTENCLR_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2997;"	d
MWU_INTENCLR_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2338;"	d
MWU_INTENCLR_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2995;"	d
MWU_INTENCLR_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2337;"	d
MWU_INTENCLR_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2994;"	d
MWU_INTENCLR_REGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2348;"	d
MWU_INTENCLR_REGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3005;"	d
MWU_INTENCLR_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2346;"	d
MWU_INTENCLR_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3003;"	d
MWU_INTENCLR_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2347;"	d
MWU_INTENCLR_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3004;"	d
MWU_INTENCLR_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2345;"	d
MWU_INTENCLR_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3002;"	d
MWU_INTENCLR_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2344;"	d
MWU_INTENCLR_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3001;"	d
MWU_INTENCLR_REGION2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2327;"	d
MWU_INTENCLR_REGION2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2984;"	d
MWU_INTENCLR_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2325;"	d
MWU_INTENCLR_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2982;"	d
MWU_INTENCLR_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2326;"	d
MWU_INTENCLR_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2983;"	d
MWU_INTENCLR_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2324;"	d
MWU_INTENCLR_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2981;"	d
MWU_INTENCLR_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2323;"	d
MWU_INTENCLR_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2980;"	d
MWU_INTENCLR_REGION2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2334;"	d
MWU_INTENCLR_REGION2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2991;"	d
MWU_INTENCLR_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2332;"	d
MWU_INTENCLR_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2989;"	d
MWU_INTENCLR_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2333;"	d
MWU_INTENCLR_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2990;"	d
MWU_INTENCLR_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2331;"	d
MWU_INTENCLR_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2988;"	d
MWU_INTENCLR_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2330;"	d
MWU_INTENCLR_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2987;"	d
MWU_INTENCLR_REGION3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2313;"	d
MWU_INTENCLR_REGION3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2970;"	d
MWU_INTENCLR_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2311;"	d
MWU_INTENCLR_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2968;"	d
MWU_INTENCLR_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2312;"	d
MWU_INTENCLR_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2969;"	d
MWU_INTENCLR_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2310;"	d
MWU_INTENCLR_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2967;"	d
MWU_INTENCLR_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2309;"	d
MWU_INTENCLR_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2966;"	d
MWU_INTENCLR_REGION3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2320;"	d
MWU_INTENCLR_REGION3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2977;"	d
MWU_INTENCLR_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2318;"	d
MWU_INTENCLR_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2975;"	d
MWU_INTENCLR_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2319;"	d
MWU_INTENCLR_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2976;"	d
MWU_INTENCLR_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2317;"	d
MWU_INTENCLR_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2974;"	d
MWU_INTENCLR_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2316;"	d
MWU_INTENCLR_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2973;"	d
MWU_INTENSET_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2210;"	d
MWU_INTENSET_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2867;"	d
MWU_INTENSET_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2211;"	d
MWU_INTENSET_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2868;"	d
MWU_INTENSET_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2209;"	d
MWU_INTENSET_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2866;"	d
MWU_INTENSET_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2208;"	d
MWU_INTENSET_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2865;"	d
MWU_INTENSET_PREGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2212;"	d
MWU_INTENSET_PREGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2869;"	d
MWU_INTENSET_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2217;"	d
MWU_INTENSET_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2874;"	d
MWU_INTENSET_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2218;"	d
MWU_INTENSET_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2875;"	d
MWU_INTENSET_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2216;"	d
MWU_INTENSET_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2873;"	d
MWU_INTENSET_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2215;"	d
MWU_INTENSET_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2872;"	d
MWU_INTENSET_PREGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2219;"	d
MWU_INTENSET_PREGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2876;"	d
MWU_INTENSET_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2196;"	d
MWU_INTENSET_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2853;"	d
MWU_INTENSET_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2197;"	d
MWU_INTENSET_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2854;"	d
MWU_INTENSET_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2195;"	d
MWU_INTENSET_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2852;"	d
MWU_INTENSET_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2194;"	d
MWU_INTENSET_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2851;"	d
MWU_INTENSET_PREGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2198;"	d
MWU_INTENSET_PREGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2855;"	d
MWU_INTENSET_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2203;"	d
MWU_INTENSET_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2860;"	d
MWU_INTENSET_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2204;"	d
MWU_INTENSET_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2861;"	d
MWU_INTENSET_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2202;"	d
MWU_INTENSET_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2859;"	d
MWU_INTENSET_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2201;"	d
MWU_INTENSET_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2858;"	d
MWU_INTENSET_PREGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2205;"	d
MWU_INTENSET_PREGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2862;"	d
MWU_INTENSET_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2266;"	d
MWU_INTENSET_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2923;"	d
MWU_INTENSET_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2267;"	d
MWU_INTENSET_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2924;"	d
MWU_INTENSET_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2265;"	d
MWU_INTENSET_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2922;"	d
MWU_INTENSET_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2264;"	d
MWU_INTENSET_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2921;"	d
MWU_INTENSET_REGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2268;"	d
MWU_INTENSET_REGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2925;"	d
MWU_INTENSET_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2273;"	d
MWU_INTENSET_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2930;"	d
MWU_INTENSET_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2274;"	d
MWU_INTENSET_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2931;"	d
MWU_INTENSET_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2272;"	d
MWU_INTENSET_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2929;"	d
MWU_INTENSET_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2271;"	d
MWU_INTENSET_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2928;"	d
MWU_INTENSET_REGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2275;"	d
MWU_INTENSET_REGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2932;"	d
MWU_INTENSET_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2252;"	d
MWU_INTENSET_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2909;"	d
MWU_INTENSET_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2253;"	d
MWU_INTENSET_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2910;"	d
MWU_INTENSET_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2251;"	d
MWU_INTENSET_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2908;"	d
MWU_INTENSET_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2250;"	d
MWU_INTENSET_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2907;"	d
MWU_INTENSET_REGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2254;"	d
MWU_INTENSET_REGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2911;"	d
MWU_INTENSET_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2259;"	d
MWU_INTENSET_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2916;"	d
MWU_INTENSET_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2260;"	d
MWU_INTENSET_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2917;"	d
MWU_INTENSET_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2258;"	d
MWU_INTENSET_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2915;"	d
MWU_INTENSET_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2257;"	d
MWU_INTENSET_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2914;"	d
MWU_INTENSET_REGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2261;"	d
MWU_INTENSET_REGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2918;"	d
MWU_INTENSET_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2238;"	d
MWU_INTENSET_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2895;"	d
MWU_INTENSET_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2239;"	d
MWU_INTENSET_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2896;"	d
MWU_INTENSET_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2237;"	d
MWU_INTENSET_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2894;"	d
MWU_INTENSET_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2236;"	d
MWU_INTENSET_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2893;"	d
MWU_INTENSET_REGION2RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2240;"	d
MWU_INTENSET_REGION2RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2897;"	d
MWU_INTENSET_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2245;"	d
MWU_INTENSET_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2902;"	d
MWU_INTENSET_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2246;"	d
MWU_INTENSET_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2903;"	d
MWU_INTENSET_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2244;"	d
MWU_INTENSET_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2901;"	d
MWU_INTENSET_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2243;"	d
MWU_INTENSET_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2900;"	d
MWU_INTENSET_REGION2WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2247;"	d
MWU_INTENSET_REGION2WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2904;"	d
MWU_INTENSET_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2224;"	d
MWU_INTENSET_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2881;"	d
MWU_INTENSET_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2225;"	d
MWU_INTENSET_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2882;"	d
MWU_INTENSET_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2223;"	d
MWU_INTENSET_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2880;"	d
MWU_INTENSET_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2222;"	d
MWU_INTENSET_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2879;"	d
MWU_INTENSET_REGION3RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2226;"	d
MWU_INTENSET_REGION3RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2883;"	d
MWU_INTENSET_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2231;"	d
MWU_INTENSET_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2888;"	d
MWU_INTENSET_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2232;"	d
MWU_INTENSET_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2889;"	d
MWU_INTENSET_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2230;"	d
MWU_INTENSET_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2887;"	d
MWU_INTENSET_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2229;"	d
MWU_INTENSET_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2886;"	d
MWU_INTENSET_REGION3WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2233;"	d
MWU_INTENSET_REGION3WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2890;"	d
MWU_INTEN_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2133;"	d
MWU_INTEN_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2790;"	d
MWU_INTEN_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2134;"	d
MWU_INTEN_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2791;"	d
MWU_INTEN_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2132;"	d
MWU_INTEN_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2789;"	d
MWU_INTEN_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2131;"	d
MWU_INTEN_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2788;"	d
MWU_INTEN_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2139;"	d
MWU_INTEN_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2796;"	d
MWU_INTEN_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2140;"	d
MWU_INTEN_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2797;"	d
MWU_INTEN_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2138;"	d
MWU_INTEN_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2795;"	d
MWU_INTEN_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2137;"	d
MWU_INTEN_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2794;"	d
MWU_INTEN_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2121;"	d
MWU_INTEN_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2778;"	d
MWU_INTEN_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2122;"	d
MWU_INTEN_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2779;"	d
MWU_INTEN_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2120;"	d
MWU_INTEN_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2777;"	d
MWU_INTEN_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2119;"	d
MWU_INTEN_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2776;"	d
MWU_INTEN_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2127;"	d
MWU_INTEN_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2784;"	d
MWU_INTEN_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2128;"	d
MWU_INTEN_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2785;"	d
MWU_INTEN_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2126;"	d
MWU_INTEN_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2783;"	d
MWU_INTEN_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2125;"	d
MWU_INTEN_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2782;"	d
MWU_INTEN_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2181;"	d
MWU_INTEN_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2838;"	d
MWU_INTEN_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2182;"	d
MWU_INTEN_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2839;"	d
MWU_INTEN_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2180;"	d
MWU_INTEN_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2837;"	d
MWU_INTEN_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2179;"	d
MWU_INTEN_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2836;"	d
MWU_INTEN_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2187;"	d
MWU_INTEN_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2844;"	d
MWU_INTEN_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2188;"	d
MWU_INTEN_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2845;"	d
MWU_INTEN_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2186;"	d
MWU_INTEN_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2843;"	d
MWU_INTEN_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2185;"	d
MWU_INTEN_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2842;"	d
MWU_INTEN_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2169;"	d
MWU_INTEN_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2826;"	d
MWU_INTEN_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2170;"	d
MWU_INTEN_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2827;"	d
MWU_INTEN_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2168;"	d
MWU_INTEN_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2825;"	d
MWU_INTEN_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2167;"	d
MWU_INTEN_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2824;"	d
MWU_INTEN_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2175;"	d
MWU_INTEN_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2832;"	d
MWU_INTEN_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2176;"	d
MWU_INTEN_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2833;"	d
MWU_INTEN_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2174;"	d
MWU_INTEN_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2831;"	d
MWU_INTEN_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2173;"	d
MWU_INTEN_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2830;"	d
MWU_INTEN_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2157;"	d
MWU_INTEN_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2814;"	d
MWU_INTEN_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2158;"	d
MWU_INTEN_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2815;"	d
MWU_INTEN_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2156;"	d
MWU_INTEN_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2813;"	d
MWU_INTEN_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2155;"	d
MWU_INTEN_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2812;"	d
MWU_INTEN_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2163;"	d
MWU_INTEN_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2820;"	d
MWU_INTEN_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2164;"	d
MWU_INTEN_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2821;"	d
MWU_INTEN_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2162;"	d
MWU_INTEN_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2819;"	d
MWU_INTEN_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2161;"	d
MWU_INTEN_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2818;"	d
MWU_INTEN_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2145;"	d
MWU_INTEN_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2802;"	d
MWU_INTEN_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2146;"	d
MWU_INTEN_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2803;"	d
MWU_INTEN_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2144;"	d
MWU_INTEN_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2801;"	d
MWU_INTEN_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2143;"	d
MWU_INTEN_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2800;"	d
MWU_INTEN_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2151;"	d
MWU_INTEN_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2808;"	d
MWU_INTEN_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2152;"	d
MWU_INTEN_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2809;"	d
MWU_INTEN_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2150;"	d
MWU_INTEN_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2807;"	d
MWU_INTEN_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2149;"	d
MWU_INTEN_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	2806;"	d
MWU_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_IRQn                      =  32,              \/*!<  32  MWU                                                              *\/$/;"	e	enum:__anon223
MWU_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_IRQn                      =  32,              \/*!<  32  MWU                                                              *\/$/;"	e	enum:__anon368
MWU_NMIENCLR_PREGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2548;"	d
MWU_NMIENCLR_PREGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3205;"	d
MWU_NMIENCLR_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2546;"	d
MWU_NMIENCLR_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3203;"	d
MWU_NMIENCLR_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2547;"	d
MWU_NMIENCLR_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3204;"	d
MWU_NMIENCLR_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2545;"	d
MWU_NMIENCLR_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3202;"	d
MWU_NMIENCLR_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2544;"	d
MWU_NMIENCLR_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3201;"	d
MWU_NMIENCLR_PREGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2555;"	d
MWU_NMIENCLR_PREGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3212;"	d
MWU_NMIENCLR_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2553;"	d
MWU_NMIENCLR_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3210;"	d
MWU_NMIENCLR_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2554;"	d
MWU_NMIENCLR_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3211;"	d
MWU_NMIENCLR_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2552;"	d
MWU_NMIENCLR_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3209;"	d
MWU_NMIENCLR_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2551;"	d
MWU_NMIENCLR_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3208;"	d
MWU_NMIENCLR_PREGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2534;"	d
MWU_NMIENCLR_PREGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3191;"	d
MWU_NMIENCLR_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2532;"	d
MWU_NMIENCLR_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3189;"	d
MWU_NMIENCLR_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2533;"	d
MWU_NMIENCLR_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3190;"	d
MWU_NMIENCLR_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2531;"	d
MWU_NMIENCLR_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3188;"	d
MWU_NMIENCLR_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2530;"	d
MWU_NMIENCLR_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3187;"	d
MWU_NMIENCLR_PREGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2541;"	d
MWU_NMIENCLR_PREGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3198;"	d
MWU_NMIENCLR_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2539;"	d
MWU_NMIENCLR_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3196;"	d
MWU_NMIENCLR_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2540;"	d
MWU_NMIENCLR_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3197;"	d
MWU_NMIENCLR_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2538;"	d
MWU_NMIENCLR_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3195;"	d
MWU_NMIENCLR_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2537;"	d
MWU_NMIENCLR_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3194;"	d
MWU_NMIENCLR_REGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2604;"	d
MWU_NMIENCLR_REGION0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3261;"	d
MWU_NMIENCLR_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2602;"	d
MWU_NMIENCLR_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3259;"	d
MWU_NMIENCLR_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2603;"	d
MWU_NMIENCLR_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3260;"	d
MWU_NMIENCLR_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2601;"	d
MWU_NMIENCLR_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3258;"	d
MWU_NMIENCLR_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2600;"	d
MWU_NMIENCLR_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3257;"	d
MWU_NMIENCLR_REGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2611;"	d
MWU_NMIENCLR_REGION0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3268;"	d
MWU_NMIENCLR_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2609;"	d
MWU_NMIENCLR_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3266;"	d
MWU_NMIENCLR_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2610;"	d
MWU_NMIENCLR_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3267;"	d
MWU_NMIENCLR_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2608;"	d
MWU_NMIENCLR_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3265;"	d
MWU_NMIENCLR_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2607;"	d
MWU_NMIENCLR_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3264;"	d
MWU_NMIENCLR_REGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2590;"	d
MWU_NMIENCLR_REGION1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3247;"	d
MWU_NMIENCLR_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2588;"	d
MWU_NMIENCLR_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3245;"	d
MWU_NMIENCLR_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2589;"	d
MWU_NMIENCLR_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3246;"	d
MWU_NMIENCLR_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2587;"	d
MWU_NMIENCLR_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3244;"	d
MWU_NMIENCLR_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2586;"	d
MWU_NMIENCLR_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3243;"	d
MWU_NMIENCLR_REGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2597;"	d
MWU_NMIENCLR_REGION1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3254;"	d
MWU_NMIENCLR_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2595;"	d
MWU_NMIENCLR_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3252;"	d
MWU_NMIENCLR_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2596;"	d
MWU_NMIENCLR_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3253;"	d
MWU_NMIENCLR_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2594;"	d
MWU_NMIENCLR_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3251;"	d
MWU_NMIENCLR_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2593;"	d
MWU_NMIENCLR_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3250;"	d
MWU_NMIENCLR_REGION2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2576;"	d
MWU_NMIENCLR_REGION2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3233;"	d
MWU_NMIENCLR_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2574;"	d
MWU_NMIENCLR_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3231;"	d
MWU_NMIENCLR_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2575;"	d
MWU_NMIENCLR_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3232;"	d
MWU_NMIENCLR_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2573;"	d
MWU_NMIENCLR_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3230;"	d
MWU_NMIENCLR_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2572;"	d
MWU_NMIENCLR_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3229;"	d
MWU_NMIENCLR_REGION2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2583;"	d
MWU_NMIENCLR_REGION2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3240;"	d
MWU_NMIENCLR_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2581;"	d
MWU_NMIENCLR_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3238;"	d
MWU_NMIENCLR_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2582;"	d
MWU_NMIENCLR_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3239;"	d
MWU_NMIENCLR_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2580;"	d
MWU_NMIENCLR_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3237;"	d
MWU_NMIENCLR_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2579;"	d
MWU_NMIENCLR_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3236;"	d
MWU_NMIENCLR_REGION3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2562;"	d
MWU_NMIENCLR_REGION3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3219;"	d
MWU_NMIENCLR_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2560;"	d
MWU_NMIENCLR_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3217;"	d
MWU_NMIENCLR_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2561;"	d
MWU_NMIENCLR_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3218;"	d
MWU_NMIENCLR_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2559;"	d
MWU_NMIENCLR_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3216;"	d
MWU_NMIENCLR_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2558;"	d
MWU_NMIENCLR_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3215;"	d
MWU_NMIENCLR_REGION3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2569;"	d
MWU_NMIENCLR_REGION3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3226;"	d
MWU_NMIENCLR_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2567;"	d
MWU_NMIENCLR_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3224;"	d
MWU_NMIENCLR_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2568;"	d
MWU_NMIENCLR_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3225;"	d
MWU_NMIENCLR_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2566;"	d
MWU_NMIENCLR_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3223;"	d
MWU_NMIENCLR_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2565;"	d
MWU_NMIENCLR_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3222;"	d
MWU_NMIENSET_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2459;"	d
MWU_NMIENSET_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3116;"	d
MWU_NMIENSET_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2460;"	d
MWU_NMIENSET_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3117;"	d
MWU_NMIENSET_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2458;"	d
MWU_NMIENSET_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3115;"	d
MWU_NMIENSET_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2457;"	d
MWU_NMIENSET_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3114;"	d
MWU_NMIENSET_PREGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2461;"	d
MWU_NMIENSET_PREGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3118;"	d
MWU_NMIENSET_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2466;"	d
MWU_NMIENSET_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3123;"	d
MWU_NMIENSET_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2467;"	d
MWU_NMIENSET_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3124;"	d
MWU_NMIENSET_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2465;"	d
MWU_NMIENSET_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3122;"	d
MWU_NMIENSET_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2464;"	d
MWU_NMIENSET_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3121;"	d
MWU_NMIENSET_PREGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2468;"	d
MWU_NMIENSET_PREGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3125;"	d
MWU_NMIENSET_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2445;"	d
MWU_NMIENSET_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3102;"	d
MWU_NMIENSET_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2446;"	d
MWU_NMIENSET_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3103;"	d
MWU_NMIENSET_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2444;"	d
MWU_NMIENSET_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3101;"	d
MWU_NMIENSET_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2443;"	d
MWU_NMIENSET_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3100;"	d
MWU_NMIENSET_PREGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2447;"	d
MWU_NMIENSET_PREGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3104;"	d
MWU_NMIENSET_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2452;"	d
MWU_NMIENSET_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3109;"	d
MWU_NMIENSET_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2453;"	d
MWU_NMIENSET_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3110;"	d
MWU_NMIENSET_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2451;"	d
MWU_NMIENSET_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3108;"	d
MWU_NMIENSET_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2450;"	d
MWU_NMIENSET_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3107;"	d
MWU_NMIENSET_PREGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2454;"	d
MWU_NMIENSET_PREGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3111;"	d
MWU_NMIENSET_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2515;"	d
MWU_NMIENSET_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3172;"	d
MWU_NMIENSET_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2516;"	d
MWU_NMIENSET_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3173;"	d
MWU_NMIENSET_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2514;"	d
MWU_NMIENSET_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3171;"	d
MWU_NMIENSET_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2513;"	d
MWU_NMIENSET_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3170;"	d
MWU_NMIENSET_REGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2517;"	d
MWU_NMIENSET_REGION0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3174;"	d
MWU_NMIENSET_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2522;"	d
MWU_NMIENSET_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3179;"	d
MWU_NMIENSET_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2523;"	d
MWU_NMIENSET_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3180;"	d
MWU_NMIENSET_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2521;"	d
MWU_NMIENSET_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3178;"	d
MWU_NMIENSET_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2520;"	d
MWU_NMIENSET_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3177;"	d
MWU_NMIENSET_REGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2524;"	d
MWU_NMIENSET_REGION0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3181;"	d
MWU_NMIENSET_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2501;"	d
MWU_NMIENSET_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3158;"	d
MWU_NMIENSET_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2502;"	d
MWU_NMIENSET_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3159;"	d
MWU_NMIENSET_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2500;"	d
MWU_NMIENSET_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3157;"	d
MWU_NMIENSET_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2499;"	d
MWU_NMIENSET_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3156;"	d
MWU_NMIENSET_REGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2503;"	d
MWU_NMIENSET_REGION1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3160;"	d
MWU_NMIENSET_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2508;"	d
MWU_NMIENSET_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3165;"	d
MWU_NMIENSET_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2509;"	d
MWU_NMIENSET_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3166;"	d
MWU_NMIENSET_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2507;"	d
MWU_NMIENSET_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3164;"	d
MWU_NMIENSET_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2506;"	d
MWU_NMIENSET_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3163;"	d
MWU_NMIENSET_REGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2510;"	d
MWU_NMIENSET_REGION1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3167;"	d
MWU_NMIENSET_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2487;"	d
MWU_NMIENSET_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3144;"	d
MWU_NMIENSET_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2488;"	d
MWU_NMIENSET_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3145;"	d
MWU_NMIENSET_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2486;"	d
MWU_NMIENSET_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3143;"	d
MWU_NMIENSET_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2485;"	d
MWU_NMIENSET_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3142;"	d
MWU_NMIENSET_REGION2RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2489;"	d
MWU_NMIENSET_REGION2RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3146;"	d
MWU_NMIENSET_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2494;"	d
MWU_NMIENSET_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3151;"	d
MWU_NMIENSET_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2495;"	d
MWU_NMIENSET_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3152;"	d
MWU_NMIENSET_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2493;"	d
MWU_NMIENSET_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3150;"	d
MWU_NMIENSET_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2492;"	d
MWU_NMIENSET_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3149;"	d
MWU_NMIENSET_REGION2WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2496;"	d
MWU_NMIENSET_REGION2WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3153;"	d
MWU_NMIENSET_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2473;"	d
MWU_NMIENSET_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3130;"	d
MWU_NMIENSET_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2474;"	d
MWU_NMIENSET_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3131;"	d
MWU_NMIENSET_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2472;"	d
MWU_NMIENSET_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3129;"	d
MWU_NMIENSET_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2471;"	d
MWU_NMIENSET_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3128;"	d
MWU_NMIENSET_REGION3RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2475;"	d
MWU_NMIENSET_REGION3RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3132;"	d
MWU_NMIENSET_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2480;"	d
MWU_NMIENSET_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3137;"	d
MWU_NMIENSET_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2481;"	d
MWU_NMIENSET_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3138;"	d
MWU_NMIENSET_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2479;"	d
MWU_NMIENSET_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3136;"	d
MWU_NMIENSET_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2478;"	d
MWU_NMIENSET_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3135;"	d
MWU_NMIENSET_REGION3WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2482;"	d
MWU_NMIENSET_REGION3WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3139;"	d
MWU_NMIEN_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2382;"	d
MWU_NMIEN_PREGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3039;"	d
MWU_NMIEN_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2383;"	d
MWU_NMIEN_PREGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3040;"	d
MWU_NMIEN_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2381;"	d
MWU_NMIEN_PREGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3038;"	d
MWU_NMIEN_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2380;"	d
MWU_NMIEN_PREGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3037;"	d
MWU_NMIEN_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2388;"	d
MWU_NMIEN_PREGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3045;"	d
MWU_NMIEN_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2389;"	d
MWU_NMIEN_PREGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3046;"	d
MWU_NMIEN_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2387;"	d
MWU_NMIEN_PREGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3044;"	d
MWU_NMIEN_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2386;"	d
MWU_NMIEN_PREGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3043;"	d
MWU_NMIEN_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2370;"	d
MWU_NMIEN_PREGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3027;"	d
MWU_NMIEN_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2371;"	d
MWU_NMIEN_PREGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3028;"	d
MWU_NMIEN_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2369;"	d
MWU_NMIEN_PREGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3026;"	d
MWU_NMIEN_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2368;"	d
MWU_NMIEN_PREGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3025;"	d
MWU_NMIEN_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2376;"	d
MWU_NMIEN_PREGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3033;"	d
MWU_NMIEN_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2377;"	d
MWU_NMIEN_PREGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3034;"	d
MWU_NMIEN_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2375;"	d
MWU_NMIEN_PREGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3032;"	d
MWU_NMIEN_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2374;"	d
MWU_NMIEN_PREGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3031;"	d
MWU_NMIEN_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2430;"	d
MWU_NMIEN_REGION0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3087;"	d
MWU_NMIEN_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2431;"	d
MWU_NMIEN_REGION0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3088;"	d
MWU_NMIEN_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2429;"	d
MWU_NMIEN_REGION0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3086;"	d
MWU_NMIEN_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2428;"	d
MWU_NMIEN_REGION0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3085;"	d
MWU_NMIEN_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2436;"	d
MWU_NMIEN_REGION0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3093;"	d
MWU_NMIEN_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2437;"	d
MWU_NMIEN_REGION0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3094;"	d
MWU_NMIEN_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2435;"	d
MWU_NMIEN_REGION0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3092;"	d
MWU_NMIEN_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2434;"	d
MWU_NMIEN_REGION0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3091;"	d
MWU_NMIEN_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2418;"	d
MWU_NMIEN_REGION1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3075;"	d
MWU_NMIEN_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2419;"	d
MWU_NMIEN_REGION1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3076;"	d
MWU_NMIEN_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2417;"	d
MWU_NMIEN_REGION1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3074;"	d
MWU_NMIEN_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2416;"	d
MWU_NMIEN_REGION1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3073;"	d
MWU_NMIEN_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2424;"	d
MWU_NMIEN_REGION1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3081;"	d
MWU_NMIEN_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2425;"	d
MWU_NMIEN_REGION1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3082;"	d
MWU_NMIEN_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2423;"	d
MWU_NMIEN_REGION1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3080;"	d
MWU_NMIEN_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2422;"	d
MWU_NMIEN_REGION1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3079;"	d
MWU_NMIEN_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2406;"	d
MWU_NMIEN_REGION2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3063;"	d
MWU_NMIEN_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2407;"	d
MWU_NMIEN_REGION2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3064;"	d
MWU_NMIEN_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2405;"	d
MWU_NMIEN_REGION2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3062;"	d
MWU_NMIEN_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2404;"	d
MWU_NMIEN_REGION2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3061;"	d
MWU_NMIEN_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2412;"	d
MWU_NMIEN_REGION2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3069;"	d
MWU_NMIEN_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2413;"	d
MWU_NMIEN_REGION2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3070;"	d
MWU_NMIEN_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2411;"	d
MWU_NMIEN_REGION2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3068;"	d
MWU_NMIEN_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2410;"	d
MWU_NMIEN_REGION2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3067;"	d
MWU_NMIEN_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2394;"	d
MWU_NMIEN_REGION3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3051;"	d
MWU_NMIEN_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2395;"	d
MWU_NMIEN_REGION3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3052;"	d
MWU_NMIEN_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2393;"	d
MWU_NMIEN_REGION3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3050;"	d
MWU_NMIEN_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2392;"	d
MWU_NMIEN_REGION3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3049;"	d
MWU_NMIEN_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2400;"	d
MWU_NMIEN_REGION3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3057;"	d
MWU_NMIEN_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2401;"	d
MWU_NMIEN_REGION3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3058;"	d
MWU_NMIEN_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2399;"	d
MWU_NMIEN_REGION3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3056;"	d
MWU_NMIEN_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2398;"	d
MWU_NMIEN_REGION3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3055;"	d
MWU_PERREGION_SUBSTATRA_SR0_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3001;"	d
MWU_PERREGION_SUBSTATRA_SR0_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3658;"	d
MWU_PERREGION_SUBSTATRA_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2999;"	d
MWU_PERREGION_SUBSTATRA_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3656;"	d
MWU_PERREGION_SUBSTATRA_SR0_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3000;"	d
MWU_PERREGION_SUBSTATRA_SR0_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3657;"	d
MWU_PERREGION_SUBSTATRA_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2998;"	d
MWU_PERREGION_SUBSTATRA_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3655;"	d
MWU_PERREGION_SUBSTATRA_SR10_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2941;"	d
MWU_PERREGION_SUBSTATRA_SR10_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3598;"	d
MWU_PERREGION_SUBSTATRA_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2939;"	d
MWU_PERREGION_SUBSTATRA_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3596;"	d
MWU_PERREGION_SUBSTATRA_SR10_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2940;"	d
MWU_PERREGION_SUBSTATRA_SR10_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3597;"	d
MWU_PERREGION_SUBSTATRA_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2938;"	d
MWU_PERREGION_SUBSTATRA_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3595;"	d
MWU_PERREGION_SUBSTATRA_SR11_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2935;"	d
MWU_PERREGION_SUBSTATRA_SR11_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3592;"	d
MWU_PERREGION_SUBSTATRA_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2933;"	d
MWU_PERREGION_SUBSTATRA_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3590;"	d
MWU_PERREGION_SUBSTATRA_SR11_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2934;"	d
MWU_PERREGION_SUBSTATRA_SR11_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3591;"	d
MWU_PERREGION_SUBSTATRA_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2932;"	d
MWU_PERREGION_SUBSTATRA_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3589;"	d
MWU_PERREGION_SUBSTATRA_SR12_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2929;"	d
MWU_PERREGION_SUBSTATRA_SR12_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3586;"	d
MWU_PERREGION_SUBSTATRA_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2927;"	d
MWU_PERREGION_SUBSTATRA_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3584;"	d
MWU_PERREGION_SUBSTATRA_SR12_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2928;"	d
MWU_PERREGION_SUBSTATRA_SR12_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3585;"	d
MWU_PERREGION_SUBSTATRA_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2926;"	d
MWU_PERREGION_SUBSTATRA_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3583;"	d
MWU_PERREGION_SUBSTATRA_SR13_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2923;"	d
MWU_PERREGION_SUBSTATRA_SR13_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3580;"	d
MWU_PERREGION_SUBSTATRA_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2921;"	d
MWU_PERREGION_SUBSTATRA_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3578;"	d
MWU_PERREGION_SUBSTATRA_SR13_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2922;"	d
MWU_PERREGION_SUBSTATRA_SR13_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3579;"	d
MWU_PERREGION_SUBSTATRA_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2920;"	d
MWU_PERREGION_SUBSTATRA_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3577;"	d
MWU_PERREGION_SUBSTATRA_SR14_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2917;"	d
MWU_PERREGION_SUBSTATRA_SR14_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3574;"	d
MWU_PERREGION_SUBSTATRA_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2915;"	d
MWU_PERREGION_SUBSTATRA_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3572;"	d
MWU_PERREGION_SUBSTATRA_SR14_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2916;"	d
MWU_PERREGION_SUBSTATRA_SR14_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3573;"	d
MWU_PERREGION_SUBSTATRA_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2914;"	d
MWU_PERREGION_SUBSTATRA_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3571;"	d
MWU_PERREGION_SUBSTATRA_SR15_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2911;"	d
MWU_PERREGION_SUBSTATRA_SR15_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3568;"	d
MWU_PERREGION_SUBSTATRA_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2909;"	d
MWU_PERREGION_SUBSTATRA_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3566;"	d
MWU_PERREGION_SUBSTATRA_SR15_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2910;"	d
MWU_PERREGION_SUBSTATRA_SR15_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3567;"	d
MWU_PERREGION_SUBSTATRA_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2908;"	d
MWU_PERREGION_SUBSTATRA_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3565;"	d
MWU_PERREGION_SUBSTATRA_SR16_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2905;"	d
MWU_PERREGION_SUBSTATRA_SR16_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3562;"	d
MWU_PERREGION_SUBSTATRA_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2903;"	d
MWU_PERREGION_SUBSTATRA_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3560;"	d
MWU_PERREGION_SUBSTATRA_SR16_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2904;"	d
MWU_PERREGION_SUBSTATRA_SR16_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3561;"	d
MWU_PERREGION_SUBSTATRA_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2902;"	d
MWU_PERREGION_SUBSTATRA_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3559;"	d
MWU_PERREGION_SUBSTATRA_SR17_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2899;"	d
MWU_PERREGION_SUBSTATRA_SR17_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3556;"	d
MWU_PERREGION_SUBSTATRA_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2897;"	d
MWU_PERREGION_SUBSTATRA_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3554;"	d
MWU_PERREGION_SUBSTATRA_SR17_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2898;"	d
MWU_PERREGION_SUBSTATRA_SR17_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3555;"	d
MWU_PERREGION_SUBSTATRA_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2896;"	d
MWU_PERREGION_SUBSTATRA_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3553;"	d
MWU_PERREGION_SUBSTATRA_SR18_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2893;"	d
MWU_PERREGION_SUBSTATRA_SR18_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3550;"	d
MWU_PERREGION_SUBSTATRA_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2891;"	d
MWU_PERREGION_SUBSTATRA_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3548;"	d
MWU_PERREGION_SUBSTATRA_SR18_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2892;"	d
MWU_PERREGION_SUBSTATRA_SR18_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3549;"	d
MWU_PERREGION_SUBSTATRA_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2890;"	d
MWU_PERREGION_SUBSTATRA_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3547;"	d
MWU_PERREGION_SUBSTATRA_SR19_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2887;"	d
MWU_PERREGION_SUBSTATRA_SR19_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3544;"	d
MWU_PERREGION_SUBSTATRA_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2885;"	d
MWU_PERREGION_SUBSTATRA_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3542;"	d
MWU_PERREGION_SUBSTATRA_SR19_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2886;"	d
MWU_PERREGION_SUBSTATRA_SR19_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3543;"	d
MWU_PERREGION_SUBSTATRA_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2884;"	d
MWU_PERREGION_SUBSTATRA_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3541;"	d
MWU_PERREGION_SUBSTATRA_SR1_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2995;"	d
MWU_PERREGION_SUBSTATRA_SR1_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3652;"	d
MWU_PERREGION_SUBSTATRA_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2993;"	d
MWU_PERREGION_SUBSTATRA_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3650;"	d
MWU_PERREGION_SUBSTATRA_SR1_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2994;"	d
MWU_PERREGION_SUBSTATRA_SR1_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3651;"	d
MWU_PERREGION_SUBSTATRA_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2992;"	d
MWU_PERREGION_SUBSTATRA_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3649;"	d
MWU_PERREGION_SUBSTATRA_SR20_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2881;"	d
MWU_PERREGION_SUBSTATRA_SR20_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3538;"	d
MWU_PERREGION_SUBSTATRA_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2879;"	d
MWU_PERREGION_SUBSTATRA_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3536;"	d
MWU_PERREGION_SUBSTATRA_SR20_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2880;"	d
MWU_PERREGION_SUBSTATRA_SR20_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3537;"	d
MWU_PERREGION_SUBSTATRA_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2878;"	d
MWU_PERREGION_SUBSTATRA_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3535;"	d
MWU_PERREGION_SUBSTATRA_SR21_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2875;"	d
MWU_PERREGION_SUBSTATRA_SR21_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3532;"	d
MWU_PERREGION_SUBSTATRA_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2873;"	d
MWU_PERREGION_SUBSTATRA_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3530;"	d
MWU_PERREGION_SUBSTATRA_SR21_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2874;"	d
MWU_PERREGION_SUBSTATRA_SR21_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3531;"	d
MWU_PERREGION_SUBSTATRA_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2872;"	d
MWU_PERREGION_SUBSTATRA_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3529;"	d
MWU_PERREGION_SUBSTATRA_SR22_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2869;"	d
MWU_PERREGION_SUBSTATRA_SR22_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3526;"	d
MWU_PERREGION_SUBSTATRA_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2867;"	d
MWU_PERREGION_SUBSTATRA_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3524;"	d
MWU_PERREGION_SUBSTATRA_SR22_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2868;"	d
MWU_PERREGION_SUBSTATRA_SR22_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3525;"	d
MWU_PERREGION_SUBSTATRA_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2866;"	d
MWU_PERREGION_SUBSTATRA_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3523;"	d
MWU_PERREGION_SUBSTATRA_SR23_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2863;"	d
MWU_PERREGION_SUBSTATRA_SR23_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3520;"	d
MWU_PERREGION_SUBSTATRA_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2861;"	d
MWU_PERREGION_SUBSTATRA_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3518;"	d
MWU_PERREGION_SUBSTATRA_SR23_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2862;"	d
MWU_PERREGION_SUBSTATRA_SR23_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3519;"	d
MWU_PERREGION_SUBSTATRA_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2860;"	d
MWU_PERREGION_SUBSTATRA_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3517;"	d
MWU_PERREGION_SUBSTATRA_SR24_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2857;"	d
MWU_PERREGION_SUBSTATRA_SR24_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3514;"	d
MWU_PERREGION_SUBSTATRA_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2855;"	d
MWU_PERREGION_SUBSTATRA_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3512;"	d
MWU_PERREGION_SUBSTATRA_SR24_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2856;"	d
MWU_PERREGION_SUBSTATRA_SR24_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3513;"	d
MWU_PERREGION_SUBSTATRA_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2854;"	d
MWU_PERREGION_SUBSTATRA_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3511;"	d
MWU_PERREGION_SUBSTATRA_SR25_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2851;"	d
MWU_PERREGION_SUBSTATRA_SR25_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3508;"	d
MWU_PERREGION_SUBSTATRA_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2849;"	d
MWU_PERREGION_SUBSTATRA_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3506;"	d
MWU_PERREGION_SUBSTATRA_SR25_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2850;"	d
MWU_PERREGION_SUBSTATRA_SR25_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3507;"	d
MWU_PERREGION_SUBSTATRA_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2848;"	d
MWU_PERREGION_SUBSTATRA_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3505;"	d
MWU_PERREGION_SUBSTATRA_SR26_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2845;"	d
MWU_PERREGION_SUBSTATRA_SR26_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3502;"	d
MWU_PERREGION_SUBSTATRA_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2843;"	d
MWU_PERREGION_SUBSTATRA_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3500;"	d
MWU_PERREGION_SUBSTATRA_SR26_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2844;"	d
MWU_PERREGION_SUBSTATRA_SR26_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3501;"	d
MWU_PERREGION_SUBSTATRA_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2842;"	d
MWU_PERREGION_SUBSTATRA_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3499;"	d
MWU_PERREGION_SUBSTATRA_SR27_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2839;"	d
MWU_PERREGION_SUBSTATRA_SR27_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3496;"	d
MWU_PERREGION_SUBSTATRA_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2837;"	d
MWU_PERREGION_SUBSTATRA_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3494;"	d
MWU_PERREGION_SUBSTATRA_SR27_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2838;"	d
MWU_PERREGION_SUBSTATRA_SR27_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3495;"	d
MWU_PERREGION_SUBSTATRA_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2836;"	d
MWU_PERREGION_SUBSTATRA_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3493;"	d
MWU_PERREGION_SUBSTATRA_SR28_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2833;"	d
MWU_PERREGION_SUBSTATRA_SR28_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3490;"	d
MWU_PERREGION_SUBSTATRA_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2831;"	d
MWU_PERREGION_SUBSTATRA_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3488;"	d
MWU_PERREGION_SUBSTATRA_SR28_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2832;"	d
MWU_PERREGION_SUBSTATRA_SR28_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3489;"	d
MWU_PERREGION_SUBSTATRA_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2830;"	d
MWU_PERREGION_SUBSTATRA_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3487;"	d
MWU_PERREGION_SUBSTATRA_SR29_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2827;"	d
MWU_PERREGION_SUBSTATRA_SR29_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3484;"	d
MWU_PERREGION_SUBSTATRA_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2825;"	d
MWU_PERREGION_SUBSTATRA_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3482;"	d
MWU_PERREGION_SUBSTATRA_SR29_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2826;"	d
MWU_PERREGION_SUBSTATRA_SR29_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3483;"	d
MWU_PERREGION_SUBSTATRA_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2824;"	d
MWU_PERREGION_SUBSTATRA_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3481;"	d
MWU_PERREGION_SUBSTATRA_SR2_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2989;"	d
MWU_PERREGION_SUBSTATRA_SR2_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3646;"	d
MWU_PERREGION_SUBSTATRA_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2987;"	d
MWU_PERREGION_SUBSTATRA_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3644;"	d
MWU_PERREGION_SUBSTATRA_SR2_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2988;"	d
MWU_PERREGION_SUBSTATRA_SR2_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3645;"	d
MWU_PERREGION_SUBSTATRA_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2986;"	d
MWU_PERREGION_SUBSTATRA_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3643;"	d
MWU_PERREGION_SUBSTATRA_SR30_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2821;"	d
MWU_PERREGION_SUBSTATRA_SR30_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3478;"	d
MWU_PERREGION_SUBSTATRA_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2819;"	d
MWU_PERREGION_SUBSTATRA_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3476;"	d
MWU_PERREGION_SUBSTATRA_SR30_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2820;"	d
MWU_PERREGION_SUBSTATRA_SR30_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3477;"	d
MWU_PERREGION_SUBSTATRA_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2818;"	d
MWU_PERREGION_SUBSTATRA_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3475;"	d
MWU_PERREGION_SUBSTATRA_SR31_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2815;"	d
MWU_PERREGION_SUBSTATRA_SR31_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3472;"	d
MWU_PERREGION_SUBSTATRA_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2813;"	d
MWU_PERREGION_SUBSTATRA_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3470;"	d
MWU_PERREGION_SUBSTATRA_SR31_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2814;"	d
MWU_PERREGION_SUBSTATRA_SR31_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3471;"	d
MWU_PERREGION_SUBSTATRA_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2812;"	d
MWU_PERREGION_SUBSTATRA_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3469;"	d
MWU_PERREGION_SUBSTATRA_SR3_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2983;"	d
MWU_PERREGION_SUBSTATRA_SR3_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3640;"	d
MWU_PERREGION_SUBSTATRA_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2981;"	d
MWU_PERREGION_SUBSTATRA_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3638;"	d
MWU_PERREGION_SUBSTATRA_SR3_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2982;"	d
MWU_PERREGION_SUBSTATRA_SR3_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3639;"	d
MWU_PERREGION_SUBSTATRA_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2980;"	d
MWU_PERREGION_SUBSTATRA_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3637;"	d
MWU_PERREGION_SUBSTATRA_SR4_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2977;"	d
MWU_PERREGION_SUBSTATRA_SR4_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3634;"	d
MWU_PERREGION_SUBSTATRA_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2975;"	d
MWU_PERREGION_SUBSTATRA_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3632;"	d
MWU_PERREGION_SUBSTATRA_SR4_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2976;"	d
MWU_PERREGION_SUBSTATRA_SR4_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3633;"	d
MWU_PERREGION_SUBSTATRA_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2974;"	d
MWU_PERREGION_SUBSTATRA_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3631;"	d
MWU_PERREGION_SUBSTATRA_SR5_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2971;"	d
MWU_PERREGION_SUBSTATRA_SR5_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3628;"	d
MWU_PERREGION_SUBSTATRA_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2969;"	d
MWU_PERREGION_SUBSTATRA_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3626;"	d
MWU_PERREGION_SUBSTATRA_SR5_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2970;"	d
MWU_PERREGION_SUBSTATRA_SR5_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3627;"	d
MWU_PERREGION_SUBSTATRA_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2968;"	d
MWU_PERREGION_SUBSTATRA_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3625;"	d
MWU_PERREGION_SUBSTATRA_SR6_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2965;"	d
MWU_PERREGION_SUBSTATRA_SR6_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3622;"	d
MWU_PERREGION_SUBSTATRA_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2963;"	d
MWU_PERREGION_SUBSTATRA_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3620;"	d
MWU_PERREGION_SUBSTATRA_SR6_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2964;"	d
MWU_PERREGION_SUBSTATRA_SR6_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3621;"	d
MWU_PERREGION_SUBSTATRA_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2962;"	d
MWU_PERREGION_SUBSTATRA_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3619;"	d
MWU_PERREGION_SUBSTATRA_SR7_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2959;"	d
MWU_PERREGION_SUBSTATRA_SR7_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3616;"	d
MWU_PERREGION_SUBSTATRA_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2957;"	d
MWU_PERREGION_SUBSTATRA_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3614;"	d
MWU_PERREGION_SUBSTATRA_SR7_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2958;"	d
MWU_PERREGION_SUBSTATRA_SR7_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3615;"	d
MWU_PERREGION_SUBSTATRA_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2956;"	d
MWU_PERREGION_SUBSTATRA_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3613;"	d
MWU_PERREGION_SUBSTATRA_SR8_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2953;"	d
MWU_PERREGION_SUBSTATRA_SR8_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3610;"	d
MWU_PERREGION_SUBSTATRA_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2951;"	d
MWU_PERREGION_SUBSTATRA_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3608;"	d
MWU_PERREGION_SUBSTATRA_SR8_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2952;"	d
MWU_PERREGION_SUBSTATRA_SR8_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3609;"	d
MWU_PERREGION_SUBSTATRA_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2950;"	d
MWU_PERREGION_SUBSTATRA_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3607;"	d
MWU_PERREGION_SUBSTATRA_SR9_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2947;"	d
MWU_PERREGION_SUBSTATRA_SR9_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3604;"	d
MWU_PERREGION_SUBSTATRA_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2945;"	d
MWU_PERREGION_SUBSTATRA_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3602;"	d
MWU_PERREGION_SUBSTATRA_SR9_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2946;"	d
MWU_PERREGION_SUBSTATRA_SR9_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3603;"	d
MWU_PERREGION_SUBSTATRA_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2944;"	d
MWU_PERREGION_SUBSTATRA_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3601;"	d
MWU_PERREGION_SUBSTATWA_SR0_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2806;"	d
MWU_PERREGION_SUBSTATWA_SR0_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3463;"	d
MWU_PERREGION_SUBSTATWA_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2804;"	d
MWU_PERREGION_SUBSTATWA_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3461;"	d
MWU_PERREGION_SUBSTATWA_SR0_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2805;"	d
MWU_PERREGION_SUBSTATWA_SR0_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3462;"	d
MWU_PERREGION_SUBSTATWA_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2803;"	d
MWU_PERREGION_SUBSTATWA_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3460;"	d
MWU_PERREGION_SUBSTATWA_SR10_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2746;"	d
MWU_PERREGION_SUBSTATWA_SR10_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3403;"	d
MWU_PERREGION_SUBSTATWA_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2744;"	d
MWU_PERREGION_SUBSTATWA_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3401;"	d
MWU_PERREGION_SUBSTATWA_SR10_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2745;"	d
MWU_PERREGION_SUBSTATWA_SR10_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3402;"	d
MWU_PERREGION_SUBSTATWA_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2743;"	d
MWU_PERREGION_SUBSTATWA_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3400;"	d
MWU_PERREGION_SUBSTATWA_SR11_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2740;"	d
MWU_PERREGION_SUBSTATWA_SR11_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3397;"	d
MWU_PERREGION_SUBSTATWA_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2738;"	d
MWU_PERREGION_SUBSTATWA_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3395;"	d
MWU_PERREGION_SUBSTATWA_SR11_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2739;"	d
MWU_PERREGION_SUBSTATWA_SR11_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3396;"	d
MWU_PERREGION_SUBSTATWA_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2737;"	d
MWU_PERREGION_SUBSTATWA_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3394;"	d
MWU_PERREGION_SUBSTATWA_SR12_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2734;"	d
MWU_PERREGION_SUBSTATWA_SR12_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3391;"	d
MWU_PERREGION_SUBSTATWA_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2732;"	d
MWU_PERREGION_SUBSTATWA_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3389;"	d
MWU_PERREGION_SUBSTATWA_SR12_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2733;"	d
MWU_PERREGION_SUBSTATWA_SR12_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3390;"	d
MWU_PERREGION_SUBSTATWA_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2731;"	d
MWU_PERREGION_SUBSTATWA_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3388;"	d
MWU_PERREGION_SUBSTATWA_SR13_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2728;"	d
MWU_PERREGION_SUBSTATWA_SR13_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3385;"	d
MWU_PERREGION_SUBSTATWA_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2726;"	d
MWU_PERREGION_SUBSTATWA_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3383;"	d
MWU_PERREGION_SUBSTATWA_SR13_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2727;"	d
MWU_PERREGION_SUBSTATWA_SR13_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3384;"	d
MWU_PERREGION_SUBSTATWA_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2725;"	d
MWU_PERREGION_SUBSTATWA_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3382;"	d
MWU_PERREGION_SUBSTATWA_SR14_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2722;"	d
MWU_PERREGION_SUBSTATWA_SR14_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3379;"	d
MWU_PERREGION_SUBSTATWA_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2720;"	d
MWU_PERREGION_SUBSTATWA_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3377;"	d
MWU_PERREGION_SUBSTATWA_SR14_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2721;"	d
MWU_PERREGION_SUBSTATWA_SR14_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3378;"	d
MWU_PERREGION_SUBSTATWA_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2719;"	d
MWU_PERREGION_SUBSTATWA_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3376;"	d
MWU_PERREGION_SUBSTATWA_SR15_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2716;"	d
MWU_PERREGION_SUBSTATWA_SR15_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3373;"	d
MWU_PERREGION_SUBSTATWA_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2714;"	d
MWU_PERREGION_SUBSTATWA_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3371;"	d
MWU_PERREGION_SUBSTATWA_SR15_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2715;"	d
MWU_PERREGION_SUBSTATWA_SR15_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3372;"	d
MWU_PERREGION_SUBSTATWA_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2713;"	d
MWU_PERREGION_SUBSTATWA_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3370;"	d
MWU_PERREGION_SUBSTATWA_SR16_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2710;"	d
MWU_PERREGION_SUBSTATWA_SR16_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3367;"	d
MWU_PERREGION_SUBSTATWA_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2708;"	d
MWU_PERREGION_SUBSTATWA_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3365;"	d
MWU_PERREGION_SUBSTATWA_SR16_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2709;"	d
MWU_PERREGION_SUBSTATWA_SR16_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3366;"	d
MWU_PERREGION_SUBSTATWA_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2707;"	d
MWU_PERREGION_SUBSTATWA_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3364;"	d
MWU_PERREGION_SUBSTATWA_SR17_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2704;"	d
MWU_PERREGION_SUBSTATWA_SR17_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3361;"	d
MWU_PERREGION_SUBSTATWA_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2702;"	d
MWU_PERREGION_SUBSTATWA_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3359;"	d
MWU_PERREGION_SUBSTATWA_SR17_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2703;"	d
MWU_PERREGION_SUBSTATWA_SR17_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3360;"	d
MWU_PERREGION_SUBSTATWA_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2701;"	d
MWU_PERREGION_SUBSTATWA_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3358;"	d
MWU_PERREGION_SUBSTATWA_SR18_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2698;"	d
MWU_PERREGION_SUBSTATWA_SR18_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3355;"	d
MWU_PERREGION_SUBSTATWA_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2696;"	d
MWU_PERREGION_SUBSTATWA_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3353;"	d
MWU_PERREGION_SUBSTATWA_SR18_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2697;"	d
MWU_PERREGION_SUBSTATWA_SR18_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3354;"	d
MWU_PERREGION_SUBSTATWA_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2695;"	d
MWU_PERREGION_SUBSTATWA_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3352;"	d
MWU_PERREGION_SUBSTATWA_SR19_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2692;"	d
MWU_PERREGION_SUBSTATWA_SR19_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3349;"	d
MWU_PERREGION_SUBSTATWA_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2690;"	d
MWU_PERREGION_SUBSTATWA_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3347;"	d
MWU_PERREGION_SUBSTATWA_SR19_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2691;"	d
MWU_PERREGION_SUBSTATWA_SR19_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3348;"	d
MWU_PERREGION_SUBSTATWA_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2689;"	d
MWU_PERREGION_SUBSTATWA_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3346;"	d
MWU_PERREGION_SUBSTATWA_SR1_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2800;"	d
MWU_PERREGION_SUBSTATWA_SR1_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3457;"	d
MWU_PERREGION_SUBSTATWA_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2798;"	d
MWU_PERREGION_SUBSTATWA_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3455;"	d
MWU_PERREGION_SUBSTATWA_SR1_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2799;"	d
MWU_PERREGION_SUBSTATWA_SR1_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3456;"	d
MWU_PERREGION_SUBSTATWA_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2797;"	d
MWU_PERREGION_SUBSTATWA_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3454;"	d
MWU_PERREGION_SUBSTATWA_SR20_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2686;"	d
MWU_PERREGION_SUBSTATWA_SR20_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3343;"	d
MWU_PERREGION_SUBSTATWA_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2684;"	d
MWU_PERREGION_SUBSTATWA_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3341;"	d
MWU_PERREGION_SUBSTATWA_SR20_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2685;"	d
MWU_PERREGION_SUBSTATWA_SR20_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3342;"	d
MWU_PERREGION_SUBSTATWA_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2683;"	d
MWU_PERREGION_SUBSTATWA_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3340;"	d
MWU_PERREGION_SUBSTATWA_SR21_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2680;"	d
MWU_PERREGION_SUBSTATWA_SR21_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3337;"	d
MWU_PERREGION_SUBSTATWA_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2678;"	d
MWU_PERREGION_SUBSTATWA_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3335;"	d
MWU_PERREGION_SUBSTATWA_SR21_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2679;"	d
MWU_PERREGION_SUBSTATWA_SR21_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3336;"	d
MWU_PERREGION_SUBSTATWA_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2677;"	d
MWU_PERREGION_SUBSTATWA_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3334;"	d
MWU_PERREGION_SUBSTATWA_SR22_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2674;"	d
MWU_PERREGION_SUBSTATWA_SR22_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3331;"	d
MWU_PERREGION_SUBSTATWA_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2672;"	d
MWU_PERREGION_SUBSTATWA_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3329;"	d
MWU_PERREGION_SUBSTATWA_SR22_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2673;"	d
MWU_PERREGION_SUBSTATWA_SR22_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3330;"	d
MWU_PERREGION_SUBSTATWA_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2671;"	d
MWU_PERREGION_SUBSTATWA_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3328;"	d
MWU_PERREGION_SUBSTATWA_SR23_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2668;"	d
MWU_PERREGION_SUBSTATWA_SR23_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3325;"	d
MWU_PERREGION_SUBSTATWA_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2666;"	d
MWU_PERREGION_SUBSTATWA_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3323;"	d
MWU_PERREGION_SUBSTATWA_SR23_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2667;"	d
MWU_PERREGION_SUBSTATWA_SR23_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3324;"	d
MWU_PERREGION_SUBSTATWA_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2665;"	d
MWU_PERREGION_SUBSTATWA_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3322;"	d
MWU_PERREGION_SUBSTATWA_SR24_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2662;"	d
MWU_PERREGION_SUBSTATWA_SR24_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3319;"	d
MWU_PERREGION_SUBSTATWA_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2660;"	d
MWU_PERREGION_SUBSTATWA_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3317;"	d
MWU_PERREGION_SUBSTATWA_SR24_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2661;"	d
MWU_PERREGION_SUBSTATWA_SR24_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3318;"	d
MWU_PERREGION_SUBSTATWA_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2659;"	d
MWU_PERREGION_SUBSTATWA_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3316;"	d
MWU_PERREGION_SUBSTATWA_SR25_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2656;"	d
MWU_PERREGION_SUBSTATWA_SR25_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3313;"	d
MWU_PERREGION_SUBSTATWA_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2654;"	d
MWU_PERREGION_SUBSTATWA_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3311;"	d
MWU_PERREGION_SUBSTATWA_SR25_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2655;"	d
MWU_PERREGION_SUBSTATWA_SR25_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3312;"	d
MWU_PERREGION_SUBSTATWA_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2653;"	d
MWU_PERREGION_SUBSTATWA_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3310;"	d
MWU_PERREGION_SUBSTATWA_SR26_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2650;"	d
MWU_PERREGION_SUBSTATWA_SR26_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3307;"	d
MWU_PERREGION_SUBSTATWA_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2648;"	d
MWU_PERREGION_SUBSTATWA_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3305;"	d
MWU_PERREGION_SUBSTATWA_SR26_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2649;"	d
MWU_PERREGION_SUBSTATWA_SR26_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3306;"	d
MWU_PERREGION_SUBSTATWA_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2647;"	d
MWU_PERREGION_SUBSTATWA_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3304;"	d
MWU_PERREGION_SUBSTATWA_SR27_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2644;"	d
MWU_PERREGION_SUBSTATWA_SR27_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3301;"	d
MWU_PERREGION_SUBSTATWA_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2642;"	d
MWU_PERREGION_SUBSTATWA_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3299;"	d
MWU_PERREGION_SUBSTATWA_SR27_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2643;"	d
MWU_PERREGION_SUBSTATWA_SR27_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3300;"	d
MWU_PERREGION_SUBSTATWA_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2641;"	d
MWU_PERREGION_SUBSTATWA_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3298;"	d
MWU_PERREGION_SUBSTATWA_SR28_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2638;"	d
MWU_PERREGION_SUBSTATWA_SR28_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3295;"	d
MWU_PERREGION_SUBSTATWA_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2636;"	d
MWU_PERREGION_SUBSTATWA_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3293;"	d
MWU_PERREGION_SUBSTATWA_SR28_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2637;"	d
MWU_PERREGION_SUBSTATWA_SR28_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3294;"	d
MWU_PERREGION_SUBSTATWA_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2635;"	d
MWU_PERREGION_SUBSTATWA_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3292;"	d
MWU_PERREGION_SUBSTATWA_SR29_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2632;"	d
MWU_PERREGION_SUBSTATWA_SR29_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3289;"	d
MWU_PERREGION_SUBSTATWA_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2630;"	d
MWU_PERREGION_SUBSTATWA_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3287;"	d
MWU_PERREGION_SUBSTATWA_SR29_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2631;"	d
MWU_PERREGION_SUBSTATWA_SR29_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3288;"	d
MWU_PERREGION_SUBSTATWA_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2629;"	d
MWU_PERREGION_SUBSTATWA_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3286;"	d
MWU_PERREGION_SUBSTATWA_SR2_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2794;"	d
MWU_PERREGION_SUBSTATWA_SR2_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3451;"	d
MWU_PERREGION_SUBSTATWA_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2792;"	d
MWU_PERREGION_SUBSTATWA_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3449;"	d
MWU_PERREGION_SUBSTATWA_SR2_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2793;"	d
MWU_PERREGION_SUBSTATWA_SR2_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3450;"	d
MWU_PERREGION_SUBSTATWA_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2791;"	d
MWU_PERREGION_SUBSTATWA_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3448;"	d
MWU_PERREGION_SUBSTATWA_SR30_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2626;"	d
MWU_PERREGION_SUBSTATWA_SR30_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3283;"	d
MWU_PERREGION_SUBSTATWA_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2624;"	d
MWU_PERREGION_SUBSTATWA_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3281;"	d
MWU_PERREGION_SUBSTATWA_SR30_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2625;"	d
MWU_PERREGION_SUBSTATWA_SR30_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3282;"	d
MWU_PERREGION_SUBSTATWA_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2623;"	d
MWU_PERREGION_SUBSTATWA_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3280;"	d
MWU_PERREGION_SUBSTATWA_SR31_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2620;"	d
MWU_PERREGION_SUBSTATWA_SR31_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3277;"	d
MWU_PERREGION_SUBSTATWA_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2618;"	d
MWU_PERREGION_SUBSTATWA_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3275;"	d
MWU_PERREGION_SUBSTATWA_SR31_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2619;"	d
MWU_PERREGION_SUBSTATWA_SR31_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3276;"	d
MWU_PERREGION_SUBSTATWA_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2617;"	d
MWU_PERREGION_SUBSTATWA_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3274;"	d
MWU_PERREGION_SUBSTATWA_SR3_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2788;"	d
MWU_PERREGION_SUBSTATWA_SR3_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3445;"	d
MWU_PERREGION_SUBSTATWA_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2786;"	d
MWU_PERREGION_SUBSTATWA_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3443;"	d
MWU_PERREGION_SUBSTATWA_SR3_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2787;"	d
MWU_PERREGION_SUBSTATWA_SR3_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3444;"	d
MWU_PERREGION_SUBSTATWA_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2785;"	d
MWU_PERREGION_SUBSTATWA_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3442;"	d
MWU_PERREGION_SUBSTATWA_SR4_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2782;"	d
MWU_PERREGION_SUBSTATWA_SR4_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3439;"	d
MWU_PERREGION_SUBSTATWA_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2780;"	d
MWU_PERREGION_SUBSTATWA_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3437;"	d
MWU_PERREGION_SUBSTATWA_SR4_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2781;"	d
MWU_PERREGION_SUBSTATWA_SR4_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3438;"	d
MWU_PERREGION_SUBSTATWA_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2779;"	d
MWU_PERREGION_SUBSTATWA_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3436;"	d
MWU_PERREGION_SUBSTATWA_SR5_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2776;"	d
MWU_PERREGION_SUBSTATWA_SR5_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3433;"	d
MWU_PERREGION_SUBSTATWA_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2774;"	d
MWU_PERREGION_SUBSTATWA_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3431;"	d
MWU_PERREGION_SUBSTATWA_SR5_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2775;"	d
MWU_PERREGION_SUBSTATWA_SR5_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3432;"	d
MWU_PERREGION_SUBSTATWA_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2773;"	d
MWU_PERREGION_SUBSTATWA_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3430;"	d
MWU_PERREGION_SUBSTATWA_SR6_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2770;"	d
MWU_PERREGION_SUBSTATWA_SR6_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3427;"	d
MWU_PERREGION_SUBSTATWA_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2768;"	d
MWU_PERREGION_SUBSTATWA_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3425;"	d
MWU_PERREGION_SUBSTATWA_SR6_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2769;"	d
MWU_PERREGION_SUBSTATWA_SR6_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3426;"	d
MWU_PERREGION_SUBSTATWA_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2767;"	d
MWU_PERREGION_SUBSTATWA_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3424;"	d
MWU_PERREGION_SUBSTATWA_SR7_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2764;"	d
MWU_PERREGION_SUBSTATWA_SR7_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3421;"	d
MWU_PERREGION_SUBSTATWA_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2762;"	d
MWU_PERREGION_SUBSTATWA_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3419;"	d
MWU_PERREGION_SUBSTATWA_SR7_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2763;"	d
MWU_PERREGION_SUBSTATWA_SR7_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3420;"	d
MWU_PERREGION_SUBSTATWA_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2761;"	d
MWU_PERREGION_SUBSTATWA_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3418;"	d
MWU_PERREGION_SUBSTATWA_SR8_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2758;"	d
MWU_PERREGION_SUBSTATWA_SR8_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3415;"	d
MWU_PERREGION_SUBSTATWA_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2756;"	d
MWU_PERREGION_SUBSTATWA_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3413;"	d
MWU_PERREGION_SUBSTATWA_SR8_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2757;"	d
MWU_PERREGION_SUBSTATWA_SR8_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3414;"	d
MWU_PERREGION_SUBSTATWA_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2755;"	d
MWU_PERREGION_SUBSTATWA_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3412;"	d
MWU_PERREGION_SUBSTATWA_SR9_Access	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2752;"	d
MWU_PERREGION_SUBSTATWA_SR9_Access	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3409;"	d
MWU_PERREGION_SUBSTATWA_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2750;"	d
MWU_PERREGION_SUBSTATWA_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3407;"	d
MWU_PERREGION_SUBSTATWA_SR9_NoAccess	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2751;"	d
MWU_PERREGION_SUBSTATWA_SR9_NoAccess	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3408;"	d
MWU_PERREGION_SUBSTATWA_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	2749;"	d
MWU_PERREGION_SUBSTATWA_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3406;"	d
MWU_PERREGION_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} MWU_PERREGION_Type;$/;"	t	typeref:struct:__anon260
MWU_PERREGION_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} MWU_PERREGION_Type;$/;"	t	typeref:struct:__anon409
MWU_PREGION_END_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3278;"	d
MWU_PREGION_END_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3935;"	d
MWU_PREGION_END_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3277;"	d
MWU_PREGION_END_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3934;"	d
MWU_PREGION_START_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3271;"	d
MWU_PREGION_START_START_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3928;"	d
MWU_PREGION_START_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3270;"	d
MWU_PREGION_START_START_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3927;"	d
MWU_PREGION_SUBS_SR0_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3472;"	d
MWU_PREGION_SUBS_SR0_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4129;"	d
MWU_PREGION_SUBS_SR0_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3473;"	d
MWU_PREGION_SUBS_SR0_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4130;"	d
MWU_PREGION_SUBS_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3471;"	d
MWU_PREGION_SUBS_SR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4128;"	d
MWU_PREGION_SUBS_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3470;"	d
MWU_PREGION_SUBS_SR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4127;"	d
MWU_PREGION_SUBS_SR10_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3412;"	d
MWU_PREGION_SUBS_SR10_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4069;"	d
MWU_PREGION_SUBS_SR10_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3413;"	d
MWU_PREGION_SUBS_SR10_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4070;"	d
MWU_PREGION_SUBS_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3411;"	d
MWU_PREGION_SUBS_SR10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4068;"	d
MWU_PREGION_SUBS_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3410;"	d
MWU_PREGION_SUBS_SR10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4067;"	d
MWU_PREGION_SUBS_SR11_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3406;"	d
MWU_PREGION_SUBS_SR11_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4063;"	d
MWU_PREGION_SUBS_SR11_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3407;"	d
MWU_PREGION_SUBS_SR11_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4064;"	d
MWU_PREGION_SUBS_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3405;"	d
MWU_PREGION_SUBS_SR11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4062;"	d
MWU_PREGION_SUBS_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3404;"	d
MWU_PREGION_SUBS_SR11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4061;"	d
MWU_PREGION_SUBS_SR12_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3400;"	d
MWU_PREGION_SUBS_SR12_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4057;"	d
MWU_PREGION_SUBS_SR12_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3401;"	d
MWU_PREGION_SUBS_SR12_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4058;"	d
MWU_PREGION_SUBS_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3399;"	d
MWU_PREGION_SUBS_SR12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4056;"	d
MWU_PREGION_SUBS_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3398;"	d
MWU_PREGION_SUBS_SR12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4055;"	d
MWU_PREGION_SUBS_SR13_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3394;"	d
MWU_PREGION_SUBS_SR13_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4051;"	d
MWU_PREGION_SUBS_SR13_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3395;"	d
MWU_PREGION_SUBS_SR13_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4052;"	d
MWU_PREGION_SUBS_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3393;"	d
MWU_PREGION_SUBS_SR13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4050;"	d
MWU_PREGION_SUBS_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3392;"	d
MWU_PREGION_SUBS_SR13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4049;"	d
MWU_PREGION_SUBS_SR14_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3388;"	d
MWU_PREGION_SUBS_SR14_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4045;"	d
MWU_PREGION_SUBS_SR14_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3389;"	d
MWU_PREGION_SUBS_SR14_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4046;"	d
MWU_PREGION_SUBS_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3387;"	d
MWU_PREGION_SUBS_SR14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4044;"	d
MWU_PREGION_SUBS_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3386;"	d
MWU_PREGION_SUBS_SR14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4043;"	d
MWU_PREGION_SUBS_SR15_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3382;"	d
MWU_PREGION_SUBS_SR15_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4039;"	d
MWU_PREGION_SUBS_SR15_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3383;"	d
MWU_PREGION_SUBS_SR15_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4040;"	d
MWU_PREGION_SUBS_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3381;"	d
MWU_PREGION_SUBS_SR15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4038;"	d
MWU_PREGION_SUBS_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3380;"	d
MWU_PREGION_SUBS_SR15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4037;"	d
MWU_PREGION_SUBS_SR16_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3376;"	d
MWU_PREGION_SUBS_SR16_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4033;"	d
MWU_PREGION_SUBS_SR16_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3377;"	d
MWU_PREGION_SUBS_SR16_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4034;"	d
MWU_PREGION_SUBS_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3375;"	d
MWU_PREGION_SUBS_SR16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4032;"	d
MWU_PREGION_SUBS_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3374;"	d
MWU_PREGION_SUBS_SR16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4031;"	d
MWU_PREGION_SUBS_SR17_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3370;"	d
MWU_PREGION_SUBS_SR17_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4027;"	d
MWU_PREGION_SUBS_SR17_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3371;"	d
MWU_PREGION_SUBS_SR17_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4028;"	d
MWU_PREGION_SUBS_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3369;"	d
MWU_PREGION_SUBS_SR17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4026;"	d
MWU_PREGION_SUBS_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3368;"	d
MWU_PREGION_SUBS_SR17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4025;"	d
MWU_PREGION_SUBS_SR18_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3364;"	d
MWU_PREGION_SUBS_SR18_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4021;"	d
MWU_PREGION_SUBS_SR18_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3365;"	d
MWU_PREGION_SUBS_SR18_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4022;"	d
MWU_PREGION_SUBS_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3363;"	d
MWU_PREGION_SUBS_SR18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4020;"	d
MWU_PREGION_SUBS_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3362;"	d
MWU_PREGION_SUBS_SR18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4019;"	d
MWU_PREGION_SUBS_SR19_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3358;"	d
MWU_PREGION_SUBS_SR19_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4015;"	d
MWU_PREGION_SUBS_SR19_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3359;"	d
MWU_PREGION_SUBS_SR19_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4016;"	d
MWU_PREGION_SUBS_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3357;"	d
MWU_PREGION_SUBS_SR19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4014;"	d
MWU_PREGION_SUBS_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3356;"	d
MWU_PREGION_SUBS_SR19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4013;"	d
MWU_PREGION_SUBS_SR1_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3466;"	d
MWU_PREGION_SUBS_SR1_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4123;"	d
MWU_PREGION_SUBS_SR1_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3467;"	d
MWU_PREGION_SUBS_SR1_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4124;"	d
MWU_PREGION_SUBS_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3465;"	d
MWU_PREGION_SUBS_SR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4122;"	d
MWU_PREGION_SUBS_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3464;"	d
MWU_PREGION_SUBS_SR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4121;"	d
MWU_PREGION_SUBS_SR20_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3352;"	d
MWU_PREGION_SUBS_SR20_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4009;"	d
MWU_PREGION_SUBS_SR20_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3353;"	d
MWU_PREGION_SUBS_SR20_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4010;"	d
MWU_PREGION_SUBS_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3351;"	d
MWU_PREGION_SUBS_SR20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4008;"	d
MWU_PREGION_SUBS_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3350;"	d
MWU_PREGION_SUBS_SR20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4007;"	d
MWU_PREGION_SUBS_SR21_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3346;"	d
MWU_PREGION_SUBS_SR21_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4003;"	d
MWU_PREGION_SUBS_SR21_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3347;"	d
MWU_PREGION_SUBS_SR21_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4004;"	d
MWU_PREGION_SUBS_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3345;"	d
MWU_PREGION_SUBS_SR21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4002;"	d
MWU_PREGION_SUBS_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3344;"	d
MWU_PREGION_SUBS_SR21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4001;"	d
MWU_PREGION_SUBS_SR22_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3340;"	d
MWU_PREGION_SUBS_SR22_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3997;"	d
MWU_PREGION_SUBS_SR22_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3341;"	d
MWU_PREGION_SUBS_SR22_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3998;"	d
MWU_PREGION_SUBS_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3339;"	d
MWU_PREGION_SUBS_SR22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3996;"	d
MWU_PREGION_SUBS_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3338;"	d
MWU_PREGION_SUBS_SR22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3995;"	d
MWU_PREGION_SUBS_SR23_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3334;"	d
MWU_PREGION_SUBS_SR23_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3991;"	d
MWU_PREGION_SUBS_SR23_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3335;"	d
MWU_PREGION_SUBS_SR23_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3992;"	d
MWU_PREGION_SUBS_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3333;"	d
MWU_PREGION_SUBS_SR23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3990;"	d
MWU_PREGION_SUBS_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3332;"	d
MWU_PREGION_SUBS_SR23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3989;"	d
MWU_PREGION_SUBS_SR24_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3328;"	d
MWU_PREGION_SUBS_SR24_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3985;"	d
MWU_PREGION_SUBS_SR24_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3329;"	d
MWU_PREGION_SUBS_SR24_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3986;"	d
MWU_PREGION_SUBS_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3327;"	d
MWU_PREGION_SUBS_SR24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3984;"	d
MWU_PREGION_SUBS_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3326;"	d
MWU_PREGION_SUBS_SR24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3983;"	d
MWU_PREGION_SUBS_SR25_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3322;"	d
MWU_PREGION_SUBS_SR25_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3979;"	d
MWU_PREGION_SUBS_SR25_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3323;"	d
MWU_PREGION_SUBS_SR25_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3980;"	d
MWU_PREGION_SUBS_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3321;"	d
MWU_PREGION_SUBS_SR25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3978;"	d
MWU_PREGION_SUBS_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3320;"	d
MWU_PREGION_SUBS_SR25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3977;"	d
MWU_PREGION_SUBS_SR26_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3316;"	d
MWU_PREGION_SUBS_SR26_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3973;"	d
MWU_PREGION_SUBS_SR26_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3317;"	d
MWU_PREGION_SUBS_SR26_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3974;"	d
MWU_PREGION_SUBS_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3315;"	d
MWU_PREGION_SUBS_SR26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3972;"	d
MWU_PREGION_SUBS_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3314;"	d
MWU_PREGION_SUBS_SR26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3971;"	d
MWU_PREGION_SUBS_SR27_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3310;"	d
MWU_PREGION_SUBS_SR27_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3967;"	d
MWU_PREGION_SUBS_SR27_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3311;"	d
MWU_PREGION_SUBS_SR27_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3968;"	d
MWU_PREGION_SUBS_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3309;"	d
MWU_PREGION_SUBS_SR27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3966;"	d
MWU_PREGION_SUBS_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3308;"	d
MWU_PREGION_SUBS_SR27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3965;"	d
MWU_PREGION_SUBS_SR28_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3304;"	d
MWU_PREGION_SUBS_SR28_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3961;"	d
MWU_PREGION_SUBS_SR28_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3305;"	d
MWU_PREGION_SUBS_SR28_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3962;"	d
MWU_PREGION_SUBS_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3303;"	d
MWU_PREGION_SUBS_SR28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3960;"	d
MWU_PREGION_SUBS_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3302;"	d
MWU_PREGION_SUBS_SR28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3959;"	d
MWU_PREGION_SUBS_SR29_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3298;"	d
MWU_PREGION_SUBS_SR29_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3955;"	d
MWU_PREGION_SUBS_SR29_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3299;"	d
MWU_PREGION_SUBS_SR29_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3956;"	d
MWU_PREGION_SUBS_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3297;"	d
MWU_PREGION_SUBS_SR29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3954;"	d
MWU_PREGION_SUBS_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3296;"	d
MWU_PREGION_SUBS_SR29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3953;"	d
MWU_PREGION_SUBS_SR2_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3460;"	d
MWU_PREGION_SUBS_SR2_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4117;"	d
MWU_PREGION_SUBS_SR2_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3461;"	d
MWU_PREGION_SUBS_SR2_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4118;"	d
MWU_PREGION_SUBS_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3459;"	d
MWU_PREGION_SUBS_SR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4116;"	d
MWU_PREGION_SUBS_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3458;"	d
MWU_PREGION_SUBS_SR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4115;"	d
MWU_PREGION_SUBS_SR30_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3292;"	d
MWU_PREGION_SUBS_SR30_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3949;"	d
MWU_PREGION_SUBS_SR30_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3293;"	d
MWU_PREGION_SUBS_SR30_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3950;"	d
MWU_PREGION_SUBS_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3291;"	d
MWU_PREGION_SUBS_SR30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3948;"	d
MWU_PREGION_SUBS_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3290;"	d
MWU_PREGION_SUBS_SR30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3947;"	d
MWU_PREGION_SUBS_SR31_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3286;"	d
MWU_PREGION_SUBS_SR31_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3943;"	d
MWU_PREGION_SUBS_SR31_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3287;"	d
MWU_PREGION_SUBS_SR31_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3944;"	d
MWU_PREGION_SUBS_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3285;"	d
MWU_PREGION_SUBS_SR31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3942;"	d
MWU_PREGION_SUBS_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3284;"	d
MWU_PREGION_SUBS_SR31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3941;"	d
MWU_PREGION_SUBS_SR3_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3454;"	d
MWU_PREGION_SUBS_SR3_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4111;"	d
MWU_PREGION_SUBS_SR3_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3455;"	d
MWU_PREGION_SUBS_SR3_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4112;"	d
MWU_PREGION_SUBS_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3453;"	d
MWU_PREGION_SUBS_SR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4110;"	d
MWU_PREGION_SUBS_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3452;"	d
MWU_PREGION_SUBS_SR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4109;"	d
MWU_PREGION_SUBS_SR4_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3448;"	d
MWU_PREGION_SUBS_SR4_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4105;"	d
MWU_PREGION_SUBS_SR4_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3449;"	d
MWU_PREGION_SUBS_SR4_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4106;"	d
MWU_PREGION_SUBS_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3447;"	d
MWU_PREGION_SUBS_SR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4104;"	d
MWU_PREGION_SUBS_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3446;"	d
MWU_PREGION_SUBS_SR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4103;"	d
MWU_PREGION_SUBS_SR5_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3442;"	d
MWU_PREGION_SUBS_SR5_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4099;"	d
MWU_PREGION_SUBS_SR5_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3443;"	d
MWU_PREGION_SUBS_SR5_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4100;"	d
MWU_PREGION_SUBS_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3441;"	d
MWU_PREGION_SUBS_SR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4098;"	d
MWU_PREGION_SUBS_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3440;"	d
MWU_PREGION_SUBS_SR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4097;"	d
MWU_PREGION_SUBS_SR6_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3436;"	d
MWU_PREGION_SUBS_SR6_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4093;"	d
MWU_PREGION_SUBS_SR6_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3437;"	d
MWU_PREGION_SUBS_SR6_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4094;"	d
MWU_PREGION_SUBS_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3435;"	d
MWU_PREGION_SUBS_SR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4092;"	d
MWU_PREGION_SUBS_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3434;"	d
MWU_PREGION_SUBS_SR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4091;"	d
MWU_PREGION_SUBS_SR7_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3430;"	d
MWU_PREGION_SUBS_SR7_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4087;"	d
MWU_PREGION_SUBS_SR7_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3431;"	d
MWU_PREGION_SUBS_SR7_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4088;"	d
MWU_PREGION_SUBS_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3429;"	d
MWU_PREGION_SUBS_SR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4086;"	d
MWU_PREGION_SUBS_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3428;"	d
MWU_PREGION_SUBS_SR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4085;"	d
MWU_PREGION_SUBS_SR8_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3424;"	d
MWU_PREGION_SUBS_SR8_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4081;"	d
MWU_PREGION_SUBS_SR8_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3425;"	d
MWU_PREGION_SUBS_SR8_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4082;"	d
MWU_PREGION_SUBS_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3423;"	d
MWU_PREGION_SUBS_SR8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4080;"	d
MWU_PREGION_SUBS_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3422;"	d
MWU_PREGION_SUBS_SR8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4079;"	d
MWU_PREGION_SUBS_SR9_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3418;"	d
MWU_PREGION_SUBS_SR9_Exclude	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4075;"	d
MWU_PREGION_SUBS_SR9_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3419;"	d
MWU_PREGION_SUBS_SR9_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4076;"	d
MWU_PREGION_SUBS_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3417;"	d
MWU_PREGION_SUBS_SR9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4074;"	d
MWU_PREGION_SUBS_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3416;"	d
MWU_PREGION_SUBS_SR9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4073;"	d
MWU_PREGION_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} MWU_PREGION_Type;$/;"	t	typeref:struct:__anon262
MWU_PREGION_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} MWU_PREGION_Type;$/;"	t	typeref:struct:__anon411
MWU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	57;"	d
MWU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	59;"	d
MWU_REGIONENCLR_PRGN0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3187;"	d
MWU_REGIONENCLR_PRGN0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3844;"	d
MWU_REGIONENCLR_PRGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3185;"	d
MWU_REGIONENCLR_PRGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3842;"	d
MWU_REGIONENCLR_PRGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3186;"	d
MWU_REGIONENCLR_PRGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3843;"	d
MWU_REGIONENCLR_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3184;"	d
MWU_REGIONENCLR_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3841;"	d
MWU_REGIONENCLR_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3183;"	d
MWU_REGIONENCLR_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3840;"	d
MWU_REGIONENCLR_PRGN0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3194;"	d
MWU_REGIONENCLR_PRGN0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3851;"	d
MWU_REGIONENCLR_PRGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3192;"	d
MWU_REGIONENCLR_PRGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3849;"	d
MWU_REGIONENCLR_PRGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3193;"	d
MWU_REGIONENCLR_PRGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3850;"	d
MWU_REGIONENCLR_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3191;"	d
MWU_REGIONENCLR_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3848;"	d
MWU_REGIONENCLR_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3190;"	d
MWU_REGIONENCLR_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3847;"	d
MWU_REGIONENCLR_PRGN1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3173;"	d
MWU_REGIONENCLR_PRGN1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3830;"	d
MWU_REGIONENCLR_PRGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3171;"	d
MWU_REGIONENCLR_PRGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3828;"	d
MWU_REGIONENCLR_PRGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3172;"	d
MWU_REGIONENCLR_PRGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3829;"	d
MWU_REGIONENCLR_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3170;"	d
MWU_REGIONENCLR_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3827;"	d
MWU_REGIONENCLR_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3169;"	d
MWU_REGIONENCLR_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3826;"	d
MWU_REGIONENCLR_PRGN1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3180;"	d
MWU_REGIONENCLR_PRGN1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3837;"	d
MWU_REGIONENCLR_PRGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3178;"	d
MWU_REGIONENCLR_PRGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3835;"	d
MWU_REGIONENCLR_PRGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3179;"	d
MWU_REGIONENCLR_PRGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3836;"	d
MWU_REGIONENCLR_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3177;"	d
MWU_REGIONENCLR_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3834;"	d
MWU_REGIONENCLR_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3176;"	d
MWU_REGIONENCLR_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3833;"	d
MWU_REGIONENCLR_RGN0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3243;"	d
MWU_REGIONENCLR_RGN0RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3900;"	d
MWU_REGIONENCLR_RGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3241;"	d
MWU_REGIONENCLR_RGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3898;"	d
MWU_REGIONENCLR_RGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3242;"	d
MWU_REGIONENCLR_RGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3899;"	d
MWU_REGIONENCLR_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3240;"	d
MWU_REGIONENCLR_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3897;"	d
MWU_REGIONENCLR_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3239;"	d
MWU_REGIONENCLR_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3896;"	d
MWU_REGIONENCLR_RGN0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3250;"	d
MWU_REGIONENCLR_RGN0WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3907;"	d
MWU_REGIONENCLR_RGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3248;"	d
MWU_REGIONENCLR_RGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3905;"	d
MWU_REGIONENCLR_RGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3249;"	d
MWU_REGIONENCLR_RGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3906;"	d
MWU_REGIONENCLR_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3247;"	d
MWU_REGIONENCLR_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3904;"	d
MWU_REGIONENCLR_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3246;"	d
MWU_REGIONENCLR_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3903;"	d
MWU_REGIONENCLR_RGN1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3229;"	d
MWU_REGIONENCLR_RGN1RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3886;"	d
MWU_REGIONENCLR_RGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3227;"	d
MWU_REGIONENCLR_RGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3884;"	d
MWU_REGIONENCLR_RGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3228;"	d
MWU_REGIONENCLR_RGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3885;"	d
MWU_REGIONENCLR_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3226;"	d
MWU_REGIONENCLR_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3883;"	d
MWU_REGIONENCLR_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3225;"	d
MWU_REGIONENCLR_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3882;"	d
MWU_REGIONENCLR_RGN1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3236;"	d
MWU_REGIONENCLR_RGN1WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3893;"	d
MWU_REGIONENCLR_RGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3234;"	d
MWU_REGIONENCLR_RGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3891;"	d
MWU_REGIONENCLR_RGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3235;"	d
MWU_REGIONENCLR_RGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3892;"	d
MWU_REGIONENCLR_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3233;"	d
MWU_REGIONENCLR_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3890;"	d
MWU_REGIONENCLR_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3232;"	d
MWU_REGIONENCLR_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3889;"	d
MWU_REGIONENCLR_RGN2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3215;"	d
MWU_REGIONENCLR_RGN2RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3872;"	d
MWU_REGIONENCLR_RGN2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3213;"	d
MWU_REGIONENCLR_RGN2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3870;"	d
MWU_REGIONENCLR_RGN2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3214;"	d
MWU_REGIONENCLR_RGN2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3871;"	d
MWU_REGIONENCLR_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3212;"	d
MWU_REGIONENCLR_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3869;"	d
MWU_REGIONENCLR_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3211;"	d
MWU_REGIONENCLR_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3868;"	d
MWU_REGIONENCLR_RGN2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3222;"	d
MWU_REGIONENCLR_RGN2WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3879;"	d
MWU_REGIONENCLR_RGN2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3220;"	d
MWU_REGIONENCLR_RGN2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3877;"	d
MWU_REGIONENCLR_RGN2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3221;"	d
MWU_REGIONENCLR_RGN2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3878;"	d
MWU_REGIONENCLR_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3219;"	d
MWU_REGIONENCLR_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3876;"	d
MWU_REGIONENCLR_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3218;"	d
MWU_REGIONENCLR_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3875;"	d
MWU_REGIONENCLR_RGN3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3201;"	d
MWU_REGIONENCLR_RGN3RA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3858;"	d
MWU_REGIONENCLR_RGN3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3199;"	d
MWU_REGIONENCLR_RGN3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3856;"	d
MWU_REGIONENCLR_RGN3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3200;"	d
MWU_REGIONENCLR_RGN3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3857;"	d
MWU_REGIONENCLR_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3198;"	d
MWU_REGIONENCLR_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3855;"	d
MWU_REGIONENCLR_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3197;"	d
MWU_REGIONENCLR_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3854;"	d
MWU_REGIONENCLR_RGN3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3208;"	d
MWU_REGIONENCLR_RGN3WA_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3865;"	d
MWU_REGIONENCLR_RGN3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3206;"	d
MWU_REGIONENCLR_RGN3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3863;"	d
MWU_REGIONENCLR_RGN3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3207;"	d
MWU_REGIONENCLR_RGN3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3864;"	d
MWU_REGIONENCLR_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3205;"	d
MWU_REGIONENCLR_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3862;"	d
MWU_REGIONENCLR_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3204;"	d
MWU_REGIONENCLR_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3861;"	d
MWU_REGIONENSET_PRGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3098;"	d
MWU_REGIONENSET_PRGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3755;"	d
MWU_REGIONENSET_PRGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3099;"	d
MWU_REGIONENSET_PRGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3756;"	d
MWU_REGIONENSET_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3097;"	d
MWU_REGIONENSET_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3754;"	d
MWU_REGIONENSET_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3096;"	d
MWU_REGIONENSET_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3753;"	d
MWU_REGIONENSET_PRGN0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3100;"	d
MWU_REGIONENSET_PRGN0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3757;"	d
MWU_REGIONENSET_PRGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3105;"	d
MWU_REGIONENSET_PRGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3762;"	d
MWU_REGIONENSET_PRGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3106;"	d
MWU_REGIONENSET_PRGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3763;"	d
MWU_REGIONENSET_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3104;"	d
MWU_REGIONENSET_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3761;"	d
MWU_REGIONENSET_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3103;"	d
MWU_REGIONENSET_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3760;"	d
MWU_REGIONENSET_PRGN0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3107;"	d
MWU_REGIONENSET_PRGN0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3764;"	d
MWU_REGIONENSET_PRGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3084;"	d
MWU_REGIONENSET_PRGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3741;"	d
MWU_REGIONENSET_PRGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3085;"	d
MWU_REGIONENSET_PRGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3742;"	d
MWU_REGIONENSET_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3083;"	d
MWU_REGIONENSET_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3740;"	d
MWU_REGIONENSET_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3082;"	d
MWU_REGIONENSET_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3739;"	d
MWU_REGIONENSET_PRGN1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3086;"	d
MWU_REGIONENSET_PRGN1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3743;"	d
MWU_REGIONENSET_PRGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3091;"	d
MWU_REGIONENSET_PRGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3748;"	d
MWU_REGIONENSET_PRGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3092;"	d
MWU_REGIONENSET_PRGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3749;"	d
MWU_REGIONENSET_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3090;"	d
MWU_REGIONENSET_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3747;"	d
MWU_REGIONENSET_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3089;"	d
MWU_REGIONENSET_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3746;"	d
MWU_REGIONENSET_PRGN1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3093;"	d
MWU_REGIONENSET_PRGN1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3750;"	d
MWU_REGIONENSET_RGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3154;"	d
MWU_REGIONENSET_RGN0RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3811;"	d
MWU_REGIONENSET_RGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3155;"	d
MWU_REGIONENSET_RGN0RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3812;"	d
MWU_REGIONENSET_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3153;"	d
MWU_REGIONENSET_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3810;"	d
MWU_REGIONENSET_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3152;"	d
MWU_REGIONENSET_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3809;"	d
MWU_REGIONENSET_RGN0RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3156;"	d
MWU_REGIONENSET_RGN0RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3813;"	d
MWU_REGIONENSET_RGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3161;"	d
MWU_REGIONENSET_RGN0WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3818;"	d
MWU_REGIONENSET_RGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3162;"	d
MWU_REGIONENSET_RGN0WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3819;"	d
MWU_REGIONENSET_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3160;"	d
MWU_REGIONENSET_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3817;"	d
MWU_REGIONENSET_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3159;"	d
MWU_REGIONENSET_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3816;"	d
MWU_REGIONENSET_RGN0WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3163;"	d
MWU_REGIONENSET_RGN0WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3820;"	d
MWU_REGIONENSET_RGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3140;"	d
MWU_REGIONENSET_RGN1RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3797;"	d
MWU_REGIONENSET_RGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3141;"	d
MWU_REGIONENSET_RGN1RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3798;"	d
MWU_REGIONENSET_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3139;"	d
MWU_REGIONENSET_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3796;"	d
MWU_REGIONENSET_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3138;"	d
MWU_REGIONENSET_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3795;"	d
MWU_REGIONENSET_RGN1RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3142;"	d
MWU_REGIONENSET_RGN1RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3799;"	d
MWU_REGIONENSET_RGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3147;"	d
MWU_REGIONENSET_RGN1WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3804;"	d
MWU_REGIONENSET_RGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3148;"	d
MWU_REGIONENSET_RGN1WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3805;"	d
MWU_REGIONENSET_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3146;"	d
MWU_REGIONENSET_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3803;"	d
MWU_REGIONENSET_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3145;"	d
MWU_REGIONENSET_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3802;"	d
MWU_REGIONENSET_RGN1WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3149;"	d
MWU_REGIONENSET_RGN1WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3806;"	d
MWU_REGIONENSET_RGN2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3126;"	d
MWU_REGIONENSET_RGN2RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3783;"	d
MWU_REGIONENSET_RGN2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3127;"	d
MWU_REGIONENSET_RGN2RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3784;"	d
MWU_REGIONENSET_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3125;"	d
MWU_REGIONENSET_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3782;"	d
MWU_REGIONENSET_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3124;"	d
MWU_REGIONENSET_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3781;"	d
MWU_REGIONENSET_RGN2RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3128;"	d
MWU_REGIONENSET_RGN2RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3785;"	d
MWU_REGIONENSET_RGN2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3133;"	d
MWU_REGIONENSET_RGN2WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3790;"	d
MWU_REGIONENSET_RGN2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3134;"	d
MWU_REGIONENSET_RGN2WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3791;"	d
MWU_REGIONENSET_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3132;"	d
MWU_REGIONENSET_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3789;"	d
MWU_REGIONENSET_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3131;"	d
MWU_REGIONENSET_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3788;"	d
MWU_REGIONENSET_RGN2WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3135;"	d
MWU_REGIONENSET_RGN2WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3792;"	d
MWU_REGIONENSET_RGN3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3112;"	d
MWU_REGIONENSET_RGN3RA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3769;"	d
MWU_REGIONENSET_RGN3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3113;"	d
MWU_REGIONENSET_RGN3RA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3770;"	d
MWU_REGIONENSET_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3111;"	d
MWU_REGIONENSET_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3768;"	d
MWU_REGIONENSET_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3110;"	d
MWU_REGIONENSET_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3767;"	d
MWU_REGIONENSET_RGN3RA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3114;"	d
MWU_REGIONENSET_RGN3RA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3771;"	d
MWU_REGIONENSET_RGN3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3119;"	d
MWU_REGIONENSET_RGN3WA_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3776;"	d
MWU_REGIONENSET_RGN3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3120;"	d
MWU_REGIONENSET_RGN3WA_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3777;"	d
MWU_REGIONENSET_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3118;"	d
MWU_REGIONENSET_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3775;"	d
MWU_REGIONENSET_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3117;"	d
MWU_REGIONENSET_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3774;"	d
MWU_REGIONENSET_RGN3WA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3121;"	d
MWU_REGIONENSET_RGN3WA_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3778;"	d
MWU_REGIONEN_PRGN0RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3021;"	d
MWU_REGIONEN_PRGN0RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3678;"	d
MWU_REGIONEN_PRGN0RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3022;"	d
MWU_REGIONEN_PRGN0RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3679;"	d
MWU_REGIONEN_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3020;"	d
MWU_REGIONEN_PRGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3677;"	d
MWU_REGIONEN_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3019;"	d
MWU_REGIONEN_PRGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3676;"	d
MWU_REGIONEN_PRGN0WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3027;"	d
MWU_REGIONEN_PRGN0WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3684;"	d
MWU_REGIONEN_PRGN0WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3028;"	d
MWU_REGIONEN_PRGN0WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3685;"	d
MWU_REGIONEN_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3026;"	d
MWU_REGIONEN_PRGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3683;"	d
MWU_REGIONEN_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3025;"	d
MWU_REGIONEN_PRGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3682;"	d
MWU_REGIONEN_PRGN1RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3009;"	d
MWU_REGIONEN_PRGN1RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3666;"	d
MWU_REGIONEN_PRGN1RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3010;"	d
MWU_REGIONEN_PRGN1RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3667;"	d
MWU_REGIONEN_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3008;"	d
MWU_REGIONEN_PRGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3665;"	d
MWU_REGIONEN_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3007;"	d
MWU_REGIONEN_PRGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3664;"	d
MWU_REGIONEN_PRGN1WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3015;"	d
MWU_REGIONEN_PRGN1WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3672;"	d
MWU_REGIONEN_PRGN1WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3016;"	d
MWU_REGIONEN_PRGN1WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3673;"	d
MWU_REGIONEN_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3014;"	d
MWU_REGIONEN_PRGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3671;"	d
MWU_REGIONEN_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3013;"	d
MWU_REGIONEN_PRGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3670;"	d
MWU_REGIONEN_RGN0RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3069;"	d
MWU_REGIONEN_RGN0RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3726;"	d
MWU_REGIONEN_RGN0RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3070;"	d
MWU_REGIONEN_RGN0RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3727;"	d
MWU_REGIONEN_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3068;"	d
MWU_REGIONEN_RGN0RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3725;"	d
MWU_REGIONEN_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3067;"	d
MWU_REGIONEN_RGN0RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3724;"	d
MWU_REGIONEN_RGN0WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3075;"	d
MWU_REGIONEN_RGN0WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3732;"	d
MWU_REGIONEN_RGN0WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3076;"	d
MWU_REGIONEN_RGN0WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3733;"	d
MWU_REGIONEN_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3074;"	d
MWU_REGIONEN_RGN0WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3731;"	d
MWU_REGIONEN_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3073;"	d
MWU_REGIONEN_RGN0WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3730;"	d
MWU_REGIONEN_RGN1RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3057;"	d
MWU_REGIONEN_RGN1RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3714;"	d
MWU_REGIONEN_RGN1RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3058;"	d
MWU_REGIONEN_RGN1RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3715;"	d
MWU_REGIONEN_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3056;"	d
MWU_REGIONEN_RGN1RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3713;"	d
MWU_REGIONEN_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3055;"	d
MWU_REGIONEN_RGN1RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3712;"	d
MWU_REGIONEN_RGN1WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3063;"	d
MWU_REGIONEN_RGN1WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3720;"	d
MWU_REGIONEN_RGN1WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3064;"	d
MWU_REGIONEN_RGN1WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3721;"	d
MWU_REGIONEN_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3062;"	d
MWU_REGIONEN_RGN1WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3719;"	d
MWU_REGIONEN_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3061;"	d
MWU_REGIONEN_RGN1WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3718;"	d
MWU_REGIONEN_RGN2RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3045;"	d
MWU_REGIONEN_RGN2RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3702;"	d
MWU_REGIONEN_RGN2RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3046;"	d
MWU_REGIONEN_RGN2RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3703;"	d
MWU_REGIONEN_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3044;"	d
MWU_REGIONEN_RGN2RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3701;"	d
MWU_REGIONEN_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3043;"	d
MWU_REGIONEN_RGN2RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3700;"	d
MWU_REGIONEN_RGN2WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3051;"	d
MWU_REGIONEN_RGN2WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3708;"	d
MWU_REGIONEN_RGN2WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3052;"	d
MWU_REGIONEN_RGN2WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3709;"	d
MWU_REGIONEN_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3050;"	d
MWU_REGIONEN_RGN2WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3707;"	d
MWU_REGIONEN_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3049;"	d
MWU_REGIONEN_RGN2WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3706;"	d
MWU_REGIONEN_RGN3RA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3033;"	d
MWU_REGIONEN_RGN3RA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3690;"	d
MWU_REGIONEN_RGN3RA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3034;"	d
MWU_REGIONEN_RGN3RA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3691;"	d
MWU_REGIONEN_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3032;"	d
MWU_REGIONEN_RGN3RA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3689;"	d
MWU_REGIONEN_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3031;"	d
MWU_REGIONEN_RGN3RA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3688;"	d
MWU_REGIONEN_RGN3WA_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3039;"	d
MWU_REGIONEN_RGN3WA_Disable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3696;"	d
MWU_REGIONEN_RGN3WA_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3040;"	d
MWU_REGIONEN_RGN3WA_Enable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3697;"	d
MWU_REGIONEN_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3038;"	d
MWU_REGIONEN_RGN3WA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3695;"	d
MWU_REGIONEN_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3037;"	d
MWU_REGIONEN_RGN3WA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3694;"	d
MWU_REGION_END_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3264;"	d
MWU_REGION_END_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3921;"	d
MWU_REGION_END_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3263;"	d
MWU_REGION_END_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3920;"	d
MWU_REGION_START_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3257;"	d
MWU_REGION_START_START_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3914;"	d
MWU_REGION_START_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3256;"	d
MWU_REGION_START_START_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	3913;"	d
MWU_REGION_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} MWU_REGION_Type;$/;"	t	typeref:struct:__anon261
MWU_REGION_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} MWU_REGION_Type;$/;"	t	typeref:struct:__anon410
MaxNumDownBuffers	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  int                     MaxNumDownBuffers;                        \/\/ Initialized to SEGGER_RTT_MAX_NUM_DOWN_BUFFERS (type. 2)$/;"	m	struct:__anon593
MaxNumDownBuffers	.\SEGGER_RTT.h	/^  int                     MaxNumDownBuffers;                        \/\/ Initialized to SEGGER_RTT_MAX_NUM_DOWN_BUFFERS (type. 2)$/;"	m	struct:__anon597
MaxNumUpBuffers	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  int                     MaxNumUpBuffers;                          \/\/ Initialized to SEGGER_RTT_MAX_NUM_UP_BUFFERS (type. 2)$/;"	m	struct:__anon593
MaxNumUpBuffers	.\SEGGER_RTT.h	/^  int                     MaxNumUpBuffers;                          \/\/ Initialized to SEGGER_RTT_MAX_NUM_UP_BUFFERS (type. 2)$/;"	m	struct:__anon597
MemoryManagement_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MemoryManagement_IRQn         = -12,              \/*!<   4  Memory Management, MPU mismatch, including Access Violation$/;"	e	enum:__anon223
MemoryManagement_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  MemoryManagement_IRQn         = -12,              \/*!<   4  Memory Management, MPU mismatch, including Access Violation$/;"	e	enum:__anon307
MemoryManagement_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MemoryManagement_IRQn         = -12,              \/*!<   4  Memory Management, MPU mismatch, including Access Violation$/;"	e	enum:__anon368
N	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t N;                          \/**< length of the DCT4. *\/$/;"	m	struct:__anon52
N	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t N;                          \/**< length of the DCT4. *\/$/;"	m	struct:__anon53
N	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t N;                          \/**< length of the DCT4. *\/$/;"	m	struct:__anon54
N	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon81::__anon82
N	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon85::__anon86
N	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon92::__anon93
N	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon96::__anon97
N	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon104::__anon105
N	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon108::__anon109
N	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon122::__anon123
N	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon126::__anon127
N	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon141::__anon142
N	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon145::__anon146
N	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon160::__anon161
N	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon164::__anon165
N	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon173::__anon174
N	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon177::__anon178
NFC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  FICR_NFC_Type NFC;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon268
NFC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  FICR_NFC_Type NFC;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon427
NFCID1_2ND_LAST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NFCID1_2ND_LAST;                   \/*!< Second last NFCID1 part (7 or 10 bytes ID)                            *\/$/;"	m	struct:__anon282
NFCID1_2ND_LAST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NFCID1_2ND_LAST;                   \/*!< Second last NFCID1 part (7 or 10 bytes ID)                            *\/$/;"	m	struct:__anon440
NFCID1_3RD_LAST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NFCID1_3RD_LAST;                   \/*!< Third last NFCID1 part (10 bytes ID)                                  *\/$/;"	m	struct:__anon282
NFCID1_3RD_LAST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NFCID1_3RD_LAST;                   \/*!< Third last NFCID1 part (10 bytes ID)                                  *\/$/;"	m	struct:__anon440
NFCID1_LAST	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NFCID1_LAST;                       \/*!< Last NFCID1 part (4, 7 or 10 bytes ID)                                *\/$/;"	m	struct:__anon282
NFCID1_LAST	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NFCID1_LAST;                       \/*!< Last NFCID1 part (4, 7 or 10 bytes ID)                                *\/$/;"	m	struct:__anon440
NFCPINS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NFCPINS;                           \/*!< Setting of pins dedicated to NFC functionality: NFC antenna$/;"	m	struct:__anon269
NFCPINS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NFCPINS;                           \/*!< Setting of pins dedicated to NFC functionality: NFC antenna$/;"	m	struct:__anon428
NFCTAGSTATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  NFCTAGSTATE;                       \/*!< NfcTag state register                                                 *\/$/;"	m	struct:__anon440
NFCT_AUTOCOLRESCONFIG_MODE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4030;"	d
NFCT_AUTOCOLRESCONFIG_MODE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4029;"	d
NFCT_AUTOCOLRESCONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4028;"	d
NFCT_AUTOCOLRESCONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4027;"	d
NFCT_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	94;"	d
NFCT_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	96;"	d
NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4501;"	d
NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4500;"	d
NFCT_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	96;"	d
NFCT_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	98;"	d
NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3814;"	d
NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4473;"	d
NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3813;"	d
NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4472;"	d
NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4469;"	d
NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4468;"	d
NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4465;"	d
NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4464;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3863;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4516;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3861;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4514;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_NoField	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3862;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_NoField	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4515;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3860;"	d
NFCT_FIELDPRESENT_FIELDPRESENT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4513;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Locked	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3857;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Locked	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4510;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3855;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4508;"	d
NFCT_FIELDPRESENT_LOCKDETECT_NotLocked	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3856;"	d
NFCT_FIELDPRESENT_LOCKDETECT_NotLocked	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4509;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3854;"	d
NFCT_FIELDPRESENT_LOCKDETECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4507;"	d
NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3877;"	d
NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4530;"	d
NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3876;"	d
NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4529;"	d
NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3870;"	d
NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4523;"	d
NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3869;"	d
NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4522;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3887;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4540;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3885;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4538;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3884;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4537;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3883;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4536;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3886;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4539;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3888;"	d
NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4541;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3834;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4493;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_CRCError	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3835;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_CRCError	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4494;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3833;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4492;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3832;"	d
NFCT_FRAMESTATUS_RX_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4491;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3821;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4480;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3822;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4481;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Overrun	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3823;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Overrun	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4482;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3820;"	d
NFCT_FRAMESTATUS_RX_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4479;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3827;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4486;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3829;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4488;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3828;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4487;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3826;"	d
NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4485;"	d
NFCT_FRAMESTATUS_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NFCT_FRAMESTATUS_Type;$/;"	t	typeref:struct:__anon244
NFCT_FRAMESTATUS_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NFCT_FRAMESTATUS_Type;$/;"	t	typeref:struct:__anon392
NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3730;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4381;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3728;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4379;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3729;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4380;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3727;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4378;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3726;"	d
NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4377;"	d
NFCT_INTENCLR_COLLISION_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3723;"	d
NFCT_INTENCLR_COLLISION_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4374;"	d
NFCT_INTENCLR_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3721;"	d
NFCT_INTENCLR_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4372;"	d
NFCT_INTENCLR_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3722;"	d
NFCT_INTENCLR_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4373;"	d
NFCT_INTENCLR_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3720;"	d
NFCT_INTENCLR_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4371;"	d
NFCT_INTENCLR_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3719;"	d
NFCT_INTENCLR_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4370;"	d
NFCT_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3744;"	d
NFCT_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4395;"	d
NFCT_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3742;"	d
NFCT_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4393;"	d
NFCT_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3743;"	d
NFCT_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4394;"	d
NFCT_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3741;"	d
NFCT_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4392;"	d
NFCT_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3740;"	d
NFCT_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4391;"	d
NFCT_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3737;"	d
NFCT_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4388;"	d
NFCT_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3735;"	d
NFCT_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4386;"	d
NFCT_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3736;"	d
NFCT_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4387;"	d
NFCT_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3734;"	d
NFCT_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4385;"	d
NFCT_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3733;"	d
NFCT_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4384;"	d
NFCT_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3758;"	d
NFCT_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4409;"	d
NFCT_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3756;"	d
NFCT_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4407;"	d
NFCT_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3757;"	d
NFCT_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4408;"	d
NFCT_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3755;"	d
NFCT_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4406;"	d
NFCT_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3754;"	d
NFCT_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4405;"	d
NFCT_INTENCLR_FIELDDETECTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3800;"	d
NFCT_INTENCLR_FIELDDETECTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4451;"	d
NFCT_INTENCLR_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3798;"	d
NFCT_INTENCLR_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4449;"	d
NFCT_INTENCLR_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3799;"	d
NFCT_INTENCLR_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4450;"	d
NFCT_INTENCLR_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3797;"	d
NFCT_INTENCLR_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4448;"	d
NFCT_INTENCLR_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3796;"	d
NFCT_INTENCLR_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4447;"	d
NFCT_INTENCLR_FIELDLOST_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3793;"	d
NFCT_INTENCLR_FIELDLOST_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4444;"	d
NFCT_INTENCLR_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3791;"	d
NFCT_INTENCLR_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4442;"	d
NFCT_INTENCLR_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3792;"	d
NFCT_INTENCLR_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4443;"	d
NFCT_INTENCLR_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3790;"	d
NFCT_INTENCLR_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4441;"	d
NFCT_INTENCLR_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3789;"	d
NFCT_INTENCLR_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4440;"	d
NFCT_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3807;"	d
NFCT_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4458;"	d
NFCT_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3805;"	d
NFCT_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4456;"	d
NFCT_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3806;"	d
NFCT_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4457;"	d
NFCT_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3804;"	d
NFCT_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4455;"	d
NFCT_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3803;"	d
NFCT_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4454;"	d
NFCT_INTENCLR_RXERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3751;"	d
NFCT_INTENCLR_RXERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4402;"	d
NFCT_INTENCLR_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3749;"	d
NFCT_INTENCLR_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4400;"	d
NFCT_INTENCLR_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3750;"	d
NFCT_INTENCLR_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4401;"	d
NFCT_INTENCLR_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3748;"	d
NFCT_INTENCLR_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4399;"	d
NFCT_INTENCLR_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3747;"	d
NFCT_INTENCLR_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4398;"	d
NFCT_INTENCLR_RXFRAMEEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3765;"	d
NFCT_INTENCLR_RXFRAMEEND_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4416;"	d
NFCT_INTENCLR_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3763;"	d
NFCT_INTENCLR_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4414;"	d
NFCT_INTENCLR_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3764;"	d
NFCT_INTENCLR_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4415;"	d
NFCT_INTENCLR_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3762;"	d
NFCT_INTENCLR_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4413;"	d
NFCT_INTENCLR_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3761;"	d
NFCT_INTENCLR_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4412;"	d
NFCT_INTENCLR_RXFRAMESTART_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3772;"	d
NFCT_INTENCLR_RXFRAMESTART_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4423;"	d
NFCT_INTENCLR_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3770;"	d
NFCT_INTENCLR_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4421;"	d
NFCT_INTENCLR_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3771;"	d
NFCT_INTENCLR_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4422;"	d
NFCT_INTENCLR_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3769;"	d
NFCT_INTENCLR_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4420;"	d
NFCT_INTENCLR_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3768;"	d
NFCT_INTENCLR_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4419;"	d
NFCT_INTENCLR_SELECTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3716;"	d
NFCT_INTENCLR_SELECTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4367;"	d
NFCT_INTENCLR_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3714;"	d
NFCT_INTENCLR_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4365;"	d
NFCT_INTENCLR_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3715;"	d
NFCT_INTENCLR_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4366;"	d
NFCT_INTENCLR_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3713;"	d
NFCT_INTENCLR_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4364;"	d
NFCT_INTENCLR_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3712;"	d
NFCT_INTENCLR_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4363;"	d
NFCT_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3709;"	d
NFCT_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4360;"	d
NFCT_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3707;"	d
NFCT_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4358;"	d
NFCT_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3708;"	d
NFCT_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4359;"	d
NFCT_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3706;"	d
NFCT_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4357;"	d
NFCT_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3705;"	d
NFCT_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4356;"	d
NFCT_INTENCLR_TXFRAMEEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3779;"	d
NFCT_INTENCLR_TXFRAMEEND_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4430;"	d
NFCT_INTENCLR_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3777;"	d
NFCT_INTENCLR_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4428;"	d
NFCT_INTENCLR_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3778;"	d
NFCT_INTENCLR_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4429;"	d
NFCT_INTENCLR_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3776;"	d
NFCT_INTENCLR_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4427;"	d
NFCT_INTENCLR_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3775;"	d
NFCT_INTENCLR_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4426;"	d
NFCT_INTENCLR_TXFRAMESTART_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3786;"	d
NFCT_INTENCLR_TXFRAMESTART_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4437;"	d
NFCT_INTENCLR_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3784;"	d
NFCT_INTENCLR_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4435;"	d
NFCT_INTENCLR_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3785;"	d
NFCT_INTENCLR_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4436;"	d
NFCT_INTENCLR_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3783;"	d
NFCT_INTENCLR_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4434;"	d
NFCT_INTENCLR_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3782;"	d
NFCT_INTENCLR_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4433;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3620;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4271;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3621;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4272;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3619;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4270;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3618;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4269;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3622;"	d
NFCT_INTENSET_AUTOCOLRESSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4273;"	d
NFCT_INTENSET_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3613;"	d
NFCT_INTENSET_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4264;"	d
NFCT_INTENSET_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3614;"	d
NFCT_INTENSET_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4265;"	d
NFCT_INTENSET_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3612;"	d
NFCT_INTENSET_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4263;"	d
NFCT_INTENSET_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3611;"	d
NFCT_INTENSET_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4262;"	d
NFCT_INTENSET_COLLISION_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3615;"	d
NFCT_INTENSET_COLLISION_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4266;"	d
NFCT_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3634;"	d
NFCT_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4285;"	d
NFCT_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3635;"	d
NFCT_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4286;"	d
NFCT_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3633;"	d
NFCT_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4284;"	d
NFCT_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3632;"	d
NFCT_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4283;"	d
NFCT_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3636;"	d
NFCT_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4287;"	d
NFCT_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3627;"	d
NFCT_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4278;"	d
NFCT_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3628;"	d
NFCT_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4279;"	d
NFCT_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3626;"	d
NFCT_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4277;"	d
NFCT_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3625;"	d
NFCT_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4276;"	d
NFCT_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3629;"	d
NFCT_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4280;"	d
NFCT_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3648;"	d
NFCT_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4299;"	d
NFCT_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3649;"	d
NFCT_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4300;"	d
NFCT_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3647;"	d
NFCT_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4298;"	d
NFCT_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3646;"	d
NFCT_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4297;"	d
NFCT_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3650;"	d
NFCT_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4301;"	d
NFCT_INTENSET_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3690;"	d
NFCT_INTENSET_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4341;"	d
NFCT_INTENSET_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3691;"	d
NFCT_INTENSET_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4342;"	d
NFCT_INTENSET_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3689;"	d
NFCT_INTENSET_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4340;"	d
NFCT_INTENSET_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3688;"	d
NFCT_INTENSET_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4339;"	d
NFCT_INTENSET_FIELDDETECTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3692;"	d
NFCT_INTENSET_FIELDDETECTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4343;"	d
NFCT_INTENSET_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3683;"	d
NFCT_INTENSET_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4334;"	d
NFCT_INTENSET_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3684;"	d
NFCT_INTENSET_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4335;"	d
NFCT_INTENSET_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3682;"	d
NFCT_INTENSET_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4333;"	d
NFCT_INTENSET_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3681;"	d
NFCT_INTENSET_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4332;"	d
NFCT_INTENSET_FIELDLOST_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3685;"	d
NFCT_INTENSET_FIELDLOST_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4336;"	d
NFCT_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3697;"	d
NFCT_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4348;"	d
NFCT_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3698;"	d
NFCT_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4349;"	d
NFCT_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3696;"	d
NFCT_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4347;"	d
NFCT_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3695;"	d
NFCT_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4346;"	d
NFCT_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3699;"	d
NFCT_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4350;"	d
NFCT_INTENSET_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3641;"	d
NFCT_INTENSET_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4292;"	d
NFCT_INTENSET_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3642;"	d
NFCT_INTENSET_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4293;"	d
NFCT_INTENSET_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3640;"	d
NFCT_INTENSET_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4291;"	d
NFCT_INTENSET_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3639;"	d
NFCT_INTENSET_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4290;"	d
NFCT_INTENSET_RXERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3643;"	d
NFCT_INTENSET_RXERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4294;"	d
NFCT_INTENSET_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3655;"	d
NFCT_INTENSET_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4306;"	d
NFCT_INTENSET_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3656;"	d
NFCT_INTENSET_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4307;"	d
NFCT_INTENSET_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3654;"	d
NFCT_INTENSET_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4305;"	d
NFCT_INTENSET_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3653;"	d
NFCT_INTENSET_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4304;"	d
NFCT_INTENSET_RXFRAMEEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3657;"	d
NFCT_INTENSET_RXFRAMEEND_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4308;"	d
NFCT_INTENSET_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3662;"	d
NFCT_INTENSET_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4313;"	d
NFCT_INTENSET_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3663;"	d
NFCT_INTENSET_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4314;"	d
NFCT_INTENSET_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3661;"	d
NFCT_INTENSET_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4312;"	d
NFCT_INTENSET_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3660;"	d
NFCT_INTENSET_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4311;"	d
NFCT_INTENSET_RXFRAMESTART_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3664;"	d
NFCT_INTENSET_RXFRAMESTART_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4315;"	d
NFCT_INTENSET_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3606;"	d
NFCT_INTENSET_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4257;"	d
NFCT_INTENSET_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3607;"	d
NFCT_INTENSET_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4258;"	d
NFCT_INTENSET_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3605;"	d
NFCT_INTENSET_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4256;"	d
NFCT_INTENSET_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3604;"	d
NFCT_INTENSET_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4255;"	d
NFCT_INTENSET_SELECTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3608;"	d
NFCT_INTENSET_SELECTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4259;"	d
NFCT_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3599;"	d
NFCT_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4250;"	d
NFCT_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3600;"	d
NFCT_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4251;"	d
NFCT_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3598;"	d
NFCT_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4249;"	d
NFCT_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3597;"	d
NFCT_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4248;"	d
NFCT_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3601;"	d
NFCT_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4252;"	d
NFCT_INTENSET_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3669;"	d
NFCT_INTENSET_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4320;"	d
NFCT_INTENSET_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3670;"	d
NFCT_INTENSET_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4321;"	d
NFCT_INTENSET_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3668;"	d
NFCT_INTENSET_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4319;"	d
NFCT_INTENSET_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3667;"	d
NFCT_INTENSET_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4318;"	d
NFCT_INTENSET_TXFRAMEEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3671;"	d
NFCT_INTENSET_TXFRAMEEND_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4322;"	d
NFCT_INTENSET_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3676;"	d
NFCT_INTENSET_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4327;"	d
NFCT_INTENSET_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3677;"	d
NFCT_INTENSET_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4328;"	d
NFCT_INTENSET_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3675;"	d
NFCT_INTENSET_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4326;"	d
NFCT_INTENSET_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3674;"	d
NFCT_INTENSET_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4325;"	d
NFCT_INTENSET_TXFRAMESTART_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3678;"	d
NFCT_INTENSET_TXFRAMESTART_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4329;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3524;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4175;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3525;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4176;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3523;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4174;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3522;"	d
NFCT_INTEN_AUTOCOLRESSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4173;"	d
NFCT_INTEN_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3518;"	d
NFCT_INTEN_COLLISION_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4169;"	d
NFCT_INTEN_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3519;"	d
NFCT_INTEN_COLLISION_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4170;"	d
NFCT_INTEN_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3517;"	d
NFCT_INTEN_COLLISION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4168;"	d
NFCT_INTEN_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3516;"	d
NFCT_INTEN_COLLISION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4167;"	d
NFCT_INTEN_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3536;"	d
NFCT_INTEN_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4187;"	d
NFCT_INTEN_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3537;"	d
NFCT_INTEN_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4188;"	d
NFCT_INTEN_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3535;"	d
NFCT_INTEN_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4186;"	d
NFCT_INTEN_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3534;"	d
NFCT_INTEN_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4185;"	d
NFCT_INTEN_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3530;"	d
NFCT_INTEN_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4181;"	d
NFCT_INTEN_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3531;"	d
NFCT_INTEN_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4182;"	d
NFCT_INTEN_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3529;"	d
NFCT_INTEN_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4180;"	d
NFCT_INTEN_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3528;"	d
NFCT_INTEN_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4179;"	d
NFCT_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3548;"	d
NFCT_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4199;"	d
NFCT_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3549;"	d
NFCT_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4200;"	d
NFCT_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3547;"	d
NFCT_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4198;"	d
NFCT_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3546;"	d
NFCT_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4197;"	d
NFCT_INTEN_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3584;"	d
NFCT_INTEN_FIELDDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4235;"	d
NFCT_INTEN_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3585;"	d
NFCT_INTEN_FIELDDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4236;"	d
NFCT_INTEN_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3583;"	d
NFCT_INTEN_FIELDDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4234;"	d
NFCT_INTEN_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3582;"	d
NFCT_INTEN_FIELDDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4233;"	d
NFCT_INTEN_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3578;"	d
NFCT_INTEN_FIELDLOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4229;"	d
NFCT_INTEN_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3579;"	d
NFCT_INTEN_FIELDLOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4230;"	d
NFCT_INTEN_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3577;"	d
NFCT_INTEN_FIELDLOST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4228;"	d
NFCT_INTEN_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3576;"	d
NFCT_INTEN_FIELDLOST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4227;"	d
NFCT_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3590;"	d
NFCT_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4241;"	d
NFCT_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3591;"	d
NFCT_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4242;"	d
NFCT_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3589;"	d
NFCT_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4240;"	d
NFCT_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3588;"	d
NFCT_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4239;"	d
NFCT_INTEN_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3542;"	d
NFCT_INTEN_RXERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4193;"	d
NFCT_INTEN_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3543;"	d
NFCT_INTEN_RXERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4194;"	d
NFCT_INTEN_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3541;"	d
NFCT_INTEN_RXERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4192;"	d
NFCT_INTEN_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3540;"	d
NFCT_INTEN_RXERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4191;"	d
NFCT_INTEN_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3554;"	d
NFCT_INTEN_RXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4205;"	d
NFCT_INTEN_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3555;"	d
NFCT_INTEN_RXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4206;"	d
NFCT_INTEN_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3553;"	d
NFCT_INTEN_RXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4204;"	d
NFCT_INTEN_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3552;"	d
NFCT_INTEN_RXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4203;"	d
NFCT_INTEN_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3560;"	d
NFCT_INTEN_RXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4211;"	d
NFCT_INTEN_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3561;"	d
NFCT_INTEN_RXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4212;"	d
NFCT_INTEN_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3559;"	d
NFCT_INTEN_RXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4210;"	d
NFCT_INTEN_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3558;"	d
NFCT_INTEN_RXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4209;"	d
NFCT_INTEN_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3512;"	d
NFCT_INTEN_SELECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4163;"	d
NFCT_INTEN_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3513;"	d
NFCT_INTEN_SELECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4164;"	d
NFCT_INTEN_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3511;"	d
NFCT_INTEN_SELECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4162;"	d
NFCT_INTEN_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3510;"	d
NFCT_INTEN_SELECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4161;"	d
NFCT_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3506;"	d
NFCT_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4157;"	d
NFCT_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3507;"	d
NFCT_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4158;"	d
NFCT_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3505;"	d
NFCT_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4156;"	d
NFCT_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3504;"	d
NFCT_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4155;"	d
NFCT_INTEN_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3566;"	d
NFCT_INTEN_TXFRAMEEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4217;"	d
NFCT_INTEN_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3567;"	d
NFCT_INTEN_TXFRAMEEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4218;"	d
NFCT_INTEN_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3565;"	d
NFCT_INTEN_TXFRAMEEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4216;"	d
NFCT_INTEN_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3564;"	d
NFCT_INTEN_TXFRAMEEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4215;"	d
NFCT_INTEN_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3572;"	d
NFCT_INTEN_TXFRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4223;"	d
NFCT_INTEN_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3573;"	d
NFCT_INTEN_TXFRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4224;"	d
NFCT_INTEN_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3571;"	d
NFCT_INTEN_TXFRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4222;"	d
NFCT_INTEN_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3570;"	d
NFCT_INTEN_TXFRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4221;"	d
NFCT_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  NFCT_IRQn                     =   5,              \/*!<   5  NFCT                                                             *\/$/;"	e	enum:__anon223
NFCT_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  NFCT_IRQn                     =   5,              \/*!<   5  NFCT                                                             *\/$/;"	e	enum:__anon368
NFCT_MAXLEN_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3902;"	d
NFCT_MAXLEN_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4555;"	d
NFCT_MAXLEN_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3901;"	d
NFCT_MAXLEN_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4554;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3998;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4651;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3997;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4650;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4002;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4655;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4001;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4654;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4006;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4659;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4005;"	d
NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4658;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4013;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4666;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4012;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4665;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4017;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4670;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4016;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4669;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4021;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4674;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4020;"	d
NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4673;"	d
NFCT_NFCID1_LAST_NFCID1_W_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3979;"	d
NFCT_NFCID1_LAST_NFCID1_W_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4632;"	d
NFCT_NFCID1_LAST_NFCID1_W_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3978;"	d
NFCT_NFCID1_LAST_NFCID1_W_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4631;"	d
NFCT_NFCID1_LAST_NFCID1_X_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3983;"	d
NFCT_NFCID1_LAST_NFCID1_X_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4636;"	d
NFCT_NFCID1_LAST_NFCID1_X_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3982;"	d
NFCT_NFCID1_LAST_NFCID1_X_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4635;"	d
NFCT_NFCID1_LAST_NFCID1_Y_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3987;"	d
NFCT_NFCID1_LAST_NFCID1_Y_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4640;"	d
NFCT_NFCID1_LAST_NFCID1_Y_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3986;"	d
NFCT_NFCID1_LAST_NFCID1_Y_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4639;"	d
NFCT_NFCID1_LAST_NFCID1_Z_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3991;"	d
NFCT_NFCID1_LAST_NFCID1_Z_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4644;"	d
NFCT_NFCID1_LAST_NFCID1_Z_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3990;"	d
NFCT_NFCID1_LAST_NFCID1_Z_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4643;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3843;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_FrameDelay	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3847;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Idle	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3845;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3842;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3841;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_RampUp	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3844;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Receive	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3846;"	d
NFCT_NFCTAGSTATE_NFCTAGSTATE_Transmit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3848;"	d
NFCT_PACKETPTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3895;"	d
NFCT_PACKETPTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4548;"	d
NFCT_PACKETPTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3894;"	d
NFCT_PACKETPTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4547;"	d
NFCT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	93;"	d
NFCT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	95;"	d
NFCT_RXD_AMOUNT_RXDATABITS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3972;"	d
NFCT_RXD_AMOUNT_RXDATABITS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4625;"	d
NFCT_RXD_AMOUNT_RXDATABITS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3971;"	d
NFCT_RXD_AMOUNT_RXDATABITS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4624;"	d
NFCT_RXD_AMOUNT_RXDATABYTES_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3968;"	d
NFCT_RXD_AMOUNT_RXDATABYTES_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4621;"	d
NFCT_RXD_AMOUNT_RXDATABYTES_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3967;"	d
NFCT_RXD_AMOUNT_RXDATABYTES_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4620;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3949;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4602;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3947;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4600;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3948;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4601;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3946;"	d
NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4599;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3959;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4612;"	d
NFCT_RXD_FRAMECONFIG_PARITY_NoParity	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3960;"	d
NFCT_RXD_FRAMECONFIG_PARITY_NoParity	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4613;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Parity	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3961;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Parity	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4614;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3958;"	d
NFCT_RXD_FRAMECONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4611;"	d
NFCT_RXD_FRAMECONFIG_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3953;"	d
NFCT_RXD_FRAMECONFIG_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4606;"	d
NFCT_RXD_FRAMECONFIG_SOF_NoSoF	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3954;"	d
NFCT_RXD_FRAMECONFIG_SOF_NoSoF	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4607;"	d
NFCT_RXD_FRAMECONFIG_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3952;"	d
NFCT_RXD_FRAMECONFIG_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4605;"	d
NFCT_RXD_FRAMECONFIG_SOF_SoF	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3955;"	d
NFCT_RXD_FRAMECONFIG_SOF_SoF	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4608;"	d
NFCT_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NFCT_RXD_Type;$/;"	t	typeref:struct:__anon246
NFCT_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NFCT_RXD_Type;$/;"	t	typeref:struct:__anon394
NFCT_SELRES_CASCADE_Complete	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4726;"	d
NFCT_SELRES_CASCADE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4081;"	d
NFCT_SELRES_CASCADE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4725;"	d
NFCT_SELRES_CASCADE_NotComplete	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4727;"	d
NFCT_SELRES_CASCADE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4080;"	d
NFCT_SELRES_CASCADE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4724;"	d
NFCT_SELRES_PROTOCOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4073;"	d
NFCT_SELRES_PROTOCOL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4717;"	d
NFCT_SELRES_PROTOCOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4072;"	d
NFCT_SELRES_PROTOCOL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4716;"	d
NFCT_SELRES_RFU10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4085;"	d
NFCT_SELRES_RFU10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4731;"	d
NFCT_SELRES_RFU10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4084;"	d
NFCT_SELRES_RFU10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4730;"	d
NFCT_SELRES_RFU43_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4077;"	d
NFCT_SELRES_RFU43_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4721;"	d
NFCT_SELRES_RFU43_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4076;"	d
NFCT_SELRES_RFU43_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4720;"	d
NFCT_SELRES_RFU7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4069;"	d
NFCT_SELRES_RFU7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4713;"	d
NFCT_SELRES_RFU7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4068;"	d
NFCT_SELRES_RFU7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4712;"	d
NFCT_SENSRES_BITFRAMESDD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4056;"	d
NFCT_SENSRES_BITFRAMESDD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4700;"	d
NFCT_SENSRES_BITFRAMESDD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4055;"	d
NFCT_SENSRES_BITFRAMESDD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4699;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4057;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4701;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00001	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4058;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00001	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4702;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00010	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4059;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00010	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4703;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00100	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4060;"	d
NFCT_SENSRES_BITFRAMESDD_SDD00100	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4704;"	d
NFCT_SENSRES_BITFRAMESDD_SDD01000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4061;"	d
NFCT_SENSRES_BITFRAMESDD_SDD01000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4705;"	d
NFCT_SENSRES_BITFRAMESDD_SDD10000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4062;"	d
NFCT_SENSRES_BITFRAMESDD_SDD10000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4706;"	d
NFCT_SENSRES_NFCIDSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4045;"	d
NFCT_SENSRES_NFCIDSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4689;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Double	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4047;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Double	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4691;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Single	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4046;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Single	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4690;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Triple	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4048;"	d
NFCT_SENSRES_NFCIDSIZE_NFCID1Triple	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4692;"	d
NFCT_SENSRES_NFCIDSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4044;"	d
NFCT_SENSRES_NFCIDSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4688;"	d
NFCT_SENSRES_PLATFCONFIG_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4041;"	d
NFCT_SENSRES_PLATFCONFIG_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4685;"	d
NFCT_SENSRES_PLATFCONFIG_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4040;"	d
NFCT_SENSRES_PLATFCONFIG_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4684;"	d
NFCT_SENSRES_RFU5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4052;"	d
NFCT_SENSRES_RFU5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4696;"	d
NFCT_SENSRES_RFU5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4051;"	d
NFCT_SENSRES_RFU5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4695;"	d
NFCT_SENSRES_RFU74_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4037;"	d
NFCT_SENSRES_RFU74_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4681;"	d
NFCT_SENSRES_RFU74_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4036;"	d
NFCT_SENSRES_RFU74_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4680;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3497;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4148;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3498;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4149;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3496;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4147;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3495;"	d
NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4146;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3491;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4142;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3492;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4143;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3490;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4141;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3489;"	d
NFCT_SHORTS_FIELDLOST_SENSE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4140;"	d
NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3485;"	d
NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3486;"	d
NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3484;"	d
NFCT_SHORTS_TXFRAMEEND_ENABLERXDATA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3483;"	d
NFCT_TXD_AMOUNT_TXDATABITS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3940;"	d
NFCT_TXD_AMOUNT_TXDATABITS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4593;"	d
NFCT_TXD_AMOUNT_TXDATABITS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3939;"	d
NFCT_TXD_AMOUNT_TXDATABITS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4592;"	d
NFCT_TXD_AMOUNT_TXDATABYTES_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3936;"	d
NFCT_TXD_AMOUNT_TXDATABYTES_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4589;"	d
NFCT_TXD_AMOUNT_TXDATABYTES_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3935;"	d
NFCT_TXD_AMOUNT_TXDATABYTES_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4588;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3911;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4564;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3909;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4562;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3910;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4563;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3908;"	d
NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4561;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3922;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4575;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3923;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4576;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3921;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4574;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3920;"	d
NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4573;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3927;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4580;"	d
NFCT_TXD_FRAMECONFIG_PARITY_NoParity	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3928;"	d
NFCT_TXD_FRAMECONFIG_PARITY_NoParity	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4581;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Parity	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3929;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Parity	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4582;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3926;"	d
NFCT_TXD_FRAMECONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4579;"	d
NFCT_TXD_FRAMECONFIG_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3915;"	d
NFCT_TXD_FRAMECONFIG_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4568;"	d
NFCT_TXD_FRAMECONFIG_SOF_NoSoF	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3916;"	d
NFCT_TXD_FRAMECONFIG_SOF_NoSoF	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4569;"	d
NFCT_TXD_FRAMECONFIG_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3914;"	d
NFCT_TXD_FRAMECONFIG_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4567;"	d
NFCT_TXD_FRAMECONFIG_SOF_SoF	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	3917;"	d
NFCT_TXD_FRAMECONFIG_SOF_SoF	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4570;"	d
NFCT_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NFCT_TXD_Type;$/;"	t	typeref:struct:__anon245
NFCT_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NFCT_TXD_Type;$/;"	t	typeref:struct:__anon393
NIRK	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  NIRK;                              \/*!< Number of Identity root Keys in the IRK data structure.               *\/$/;"	m	struct:__anon209
NIRK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NIRK;                              \/*!< Number of IRKs                                                        *\/$/;"	m	struct:__anon291
NIRK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  NIRK;                              \/*!< Number of IRKs                                                        *\/$/;"	m	struct:__anon356
NIRK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NIRK;                              \/*!< Number of IRKs                                                        *\/$/;"	m	struct:__anon449
NMIEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NMIEN;                             \/*!< Enable or disable non-maskable interrupt                              *\/$/;"	m	struct:__anon303
NMIEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NMIEN;                             \/*!< Enable or disable non-maskable interrupt                              *\/$/;"	m	struct:__anon462
NMIENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NMIENCLR;                          \/*!< Disable non-maskable interrupt                                        *\/$/;"	m	struct:__anon303
NMIENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NMIENCLR;                          \/*!< Disable non-maskable interrupt                                        *\/$/;"	m	struct:__anon462
NMIENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NMIENSET;                          \/*!< Enable non-maskable interrupt                                         *\/$/;"	m	struct:__anon303
NMIENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NMIENSET;                          \/*!< Enable non-maskable interrupt                                         *\/$/;"	m	struct:__anon462
NMI_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^NMI_Handler:$/;"	l
NRF51_DEPRECATED_H	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	34;"	d
NRF51_H	.\nRF\CMSIS\Device\Include\nrf51.h	56;"	d
NRF51_TO_NRF52810_H	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	34;"	d
NRF51_TO_NRF52840_H	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	34;"	d
NRF51_TO_NRF52_H	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	34;"	d
NRF52810_H	.\nRF\CMSIS\Device\Include\nrf52810.h	56;"	d
NRF52832_XXAA	.\nRF\CMSIS\Device\Include\nrf.h	44;"	d
NRF52840_H	.\nRF\CMSIS\Device\Include\nrf52840.h	56;"	d
NRF52_H	.\nRF\CMSIS\Device\Include\nrf52.h	56;"	d
NRF52_NAME_CHANGE_H	.\nRF\CMSIS\Device\Include\nrf52_name_change.h	34;"	d
NRF52_SERIES	.\nRF\CMSIS\Device\Include\nrf.h	51;"	d
NRF52_TO_NRF52810_H	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	34;"	d
NRF52_TO_NRF52840_H	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	34;"	d
NRFFW	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __IO uint32_t  NRFFW[15];                       \/*!< Reserved for Nordic firmware design.                                  *\/$/;"	m	union:__anon220::__anon221
NRFFW	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NRFFW[15];                         \/*!< Description collection[0]: Reserved for Nordic firmware design        *\/$/;"	m	struct:__anon269
NRFFW	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  NRFFW[15];                         \/*!< Description collection[0]: Reserved for Nordic firmware design        *\/$/;"	m	struct:__anon338
NRFFW	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NRFFW[15];                         \/*!< Description collection[0]: Reserved for Nordic firmware design        *\/$/;"	m	struct:__anon428
NRFHW	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  NRFHW[12];                         \/*!< Reserved for Nordic hardware design.                                  *\/$/;"	m	struct:__anon220
NRFHW	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  NRFHW[12];                         \/*!< Description collection[0]: Reserved for Nordic hardware design        *\/$/;"	m	struct:__anon269
NRFHW	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  NRFHW[12];                         \/*!< Description collection[0]: Reserved for Nordic hardware design        *\/$/;"	m	struct:__anon338
NRFHW	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  NRFHW[12];                         \/*!< Description collection[0]: Reserved for Nordic hardware design        *\/$/;"	m	struct:__anon428
NRF_1MBIT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  NRF_1MBIT[5];                      \/*!< Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit$/;"	m	struct:__anon218
NRF_AAR	.\nRF\CMSIS\Device\Include\nrf51.h	1169;"	d
NRF_AAR	.\nRF\CMSIS\Device\Include\nrf52.h	2045;"	d
NRF_AAR	.\nRF\CMSIS\Device\Include\nrf52810.h	1550;"	d
NRF_AAR	.\nRF\CMSIS\Device\Include\nrf52840.h	2379;"	d
NRF_AAR_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1132;"	d
NRF_AAR_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1974;"	d
NRF_AAR_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1505;"	d
NRF_AAR_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2301;"	d
NRF_AAR_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_AAR_Type;$/;"	t	typeref:struct:__anon209
NRF_AAR_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_AAR_Type;$/;"	t	typeref:struct:__anon291
NRF_AAR_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_AAR_Type;$/;"	t	typeref:struct:__anon356
NRF_AAR_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_AAR_Type;$/;"	t	typeref:struct:__anon449
NRF_ACL	.\nRF\CMSIS\Device\Include\nrf52840.h	2402;"	d
NRF_ACL_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2324;"	d
NRF_ACL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_ACL_Type;$/;"	t	typeref:struct:__anon460
NRF_ADC	.\nRF\CMSIS\Device\Include\nrf51.h	1161;"	d
NRF_ADC_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1124;"	d
NRF_ADC_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_ADC_Type;$/;"	t	typeref:struct:__anon203
NRF_ASSERT_H_	.\RTE\nRF_Libraries\nRF51422_xxAC\nrf_assert.h	15;"	d
NRF_ASSERT_H_	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_assert.h	15;"	d
NRF_ASSERT_H_	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_assert.h	15;"	d
NRF_BLE_QWR_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	44;"	d
NRF_BLE_QWR_ENABLED	.\app\inc\sdk_config.h	44;"	d
NRF_BLE_QWR_ENABLED	.\sdk_config.h	44;"	d
NRF_BPROT	.\nRF\CMSIS\Device\Include\nrf52.h	2016;"	d
NRF_BPROT	.\nRF\CMSIS\Device\Include\nrf52810.h	1531;"	d
NRF_BPROT_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1945;"	d
NRF_BPROT_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1486;"	d
NRF_BPROT_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_BPROT_Type;$/;"	t	typeref:struct:__anon270
NRF_BPROT_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_BPROT_Type;$/;"	t	typeref:struct:__anon339
NRF_CCM	.\nRF\CMSIS\Device\Include\nrf51.h	1170;"	d
NRF_CCM	.\nRF\CMSIS\Device\Include\nrf52.h	2044;"	d
NRF_CCM	.\nRF\CMSIS\Device\Include\nrf52810.h	1549;"	d
NRF_CCM	.\nRF\CMSIS\Device\Include\nrf52840.h	2378;"	d
NRF_CCM_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1133;"	d
NRF_CCM_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1973;"	d
NRF_CCM_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1504;"	d
NRF_CCM_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2300;"	d
NRF_CCM_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_CCM_Type;$/;"	t	typeref:struct:__anon210
NRF_CCM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_CCM_Type;$/;"	t	typeref:struct:__anon290
NRF_CCM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_CCM_Type;$/;"	t	typeref:struct:__anon355
NRF_CCM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_CCM_Type;$/;"	t	typeref:struct:__anon448
NRF_CLOCK	.\nRF\CMSIS\Device\Include\nrf51.h	1151;"	d
NRF_CLOCK	.\nRF\CMSIS\Device\Include\nrf52.h	2018;"	d
NRF_CLOCK	.\nRF\CMSIS\Device\Include\nrf52810.h	1533;"	d
NRF_CLOCK	.\nRF\CMSIS\Device\Include\nrf52840.h	2352;"	d
NRF_CLOCK_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1114;"	d
NRF_CLOCK_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1947;"	d
NRF_CLOCK_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1488;"	d
NRF_CLOCK_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2274;"	d
NRF_CLOCK_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_CLOCK_Type;$/;"	t	typeref:struct:__anon195
NRF_CLOCK_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_CLOCK_Type;$/;"	t	typeref:struct:__anon272
NRF_CLOCK_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_CLOCK_Type;$/;"	t	typeref:struct:__anon341
NRF_CLOCK_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_CLOCK_Type;$/;"	t	typeref:struct:__anon430
NRF_COMP	.\nRF\CMSIS\Device\Include\nrf52.h	2049;"	d
NRF_COMP	.\nRF\CMSIS\Device\Include\nrf52810.h	1554;"	d
NRF_COMP	.\nRF\CMSIS\Device\Include\nrf52840.h	2383;"	d
NRF_COMP_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1978;"	d
NRF_COMP_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1509;"	d
NRF_COMP_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2305;"	d
NRF_COMP_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_COMP_Type;$/;"	t	typeref:struct:__anon294
NRF_COMP_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_COMP_Type;$/;"	t	typeref:struct:__anon359
NRF_COMP_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_COMP_Type;$/;"	t	typeref:struct:__anon452
NRF_CRYPTOCELL	.\nRF\CMSIS\Device\Include\nrf52840.h	2420;"	d
NRF_CRYPTOCELL_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2342;"	d
NRF_CRYPTOCELL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_CRYPTOCELL_Type;$/;"	t	typeref:struct:__anon468
NRF_CSENSE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3365;"	d
NRF_CSENSE_ENABLED	.\app\inc\sdk_config.h	3365;"	d
NRF_CSENSE_ENABLED	.\sdk_config.h	3365;"	d
NRF_CSENSE_MAX_PADS_NUMBER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3385;"	d
NRF_CSENSE_MAX_PADS_NUMBER	.\app\inc\sdk_config.h	3385;"	d
NRF_CSENSE_MAX_PADS_NUMBER	.\sdk_config.h	3385;"	d
NRF_CSENSE_MAX_VALUE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3390;"	d
NRF_CSENSE_MAX_VALUE	.\app\inc\sdk_config.h	3390;"	d
NRF_CSENSE_MAX_VALUE	.\sdk_config.h	3390;"	d
NRF_CSENSE_MIN_PAD_VALUE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3380;"	d
NRF_CSENSE_MIN_PAD_VALUE	.\app\inc\sdk_config.h	3380;"	d
NRF_CSENSE_MIN_PAD_VALUE	.\sdk_config.h	3380;"	d
NRF_CSENSE_OUTPUT_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3397;"	d
NRF_CSENSE_OUTPUT_PIN	.\app\inc\sdk_config.h	3397;"	d
NRF_CSENSE_OUTPUT_PIN	.\sdk_config.h	3397;"	d
NRF_CSENSE_PAD_DEVIATION	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3375;"	d
NRF_CSENSE_PAD_DEVIATION	.\app\inc\sdk_config.h	3375;"	d
NRF_CSENSE_PAD_DEVIATION	.\sdk_config.h	3375;"	d
NRF_CSENSE_PAD_HYSTERESIS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3370;"	d
NRF_CSENSE_PAD_HYSTERESIS	.\app\inc\sdk_config.h	3370;"	d
NRF_CSENSE_PAD_HYSTERESIS	.\sdk_config.h	3370;"	d
NRF_DRV_CONFIG_H	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	14;"	d
NRF_DRV_CONFIG_H	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	14;"	d
NRF_DRV_CONFIG_H	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	14;"	d
NRF_DRV_CONFIG_H	.\app\nRF51822_xxAC\nrf_drv_config.h	14;"	d
NRF_DRV_CSENSE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3406;"	d
NRF_DRV_CSENSE_ENABLED	.\app\inc\sdk_config.h	3406;"	d
NRF_DRV_CSENSE_ENABLED	.\sdk_config.h	3406;"	d
NRF_DRV_USBD_DMASCHEDULER_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2823;"	d
NRF_DRV_USBD_DMASCHEDULER_MODE	.\app\inc\sdk_config.h	2823;"	d
NRF_DRV_USBD_DMASCHEDULER_MODE	.\sdk_config.h	2823;"	d
NRF_ECB	.\nRF\CMSIS\Device\Include\nrf51.h	1168;"	d
NRF_ECB	.\nRF\CMSIS\Device\Include\nrf52.h	2043;"	d
NRF_ECB	.\nRF\CMSIS\Device\Include\nrf52810.h	1548;"	d
NRF_ECB	.\nRF\CMSIS\Device\Include\nrf52840.h	2377;"	d
NRF_ECB_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1131;"	d
NRF_ECB_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1972;"	d
NRF_ECB_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1503;"	d
NRF_ECB_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2299;"	d
NRF_ECB_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_ECB_Type;$/;"	t	typeref:struct:__anon208
NRF_ECB_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_ECB_Type;$/;"	t	typeref:struct:__anon289
NRF_ECB_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_ECB_Type;$/;"	t	typeref:struct:__anon354
NRF_ECB_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_ECB_Type;$/;"	t	typeref:struct:__anon447
NRF_EGU0	.\nRF\CMSIS\Device\Include\nrf52.h	2052;"	d
NRF_EGU0	.\nRF\CMSIS\Device\Include\nrf52810.h	1556;"	d
NRF_EGU0	.\nRF\CMSIS\Device\Include\nrf52840.h	2386;"	d
NRF_EGU0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1981;"	d
NRF_EGU0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1511;"	d
NRF_EGU0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2308;"	d
NRF_EGU1	.\nRF\CMSIS\Device\Include\nrf52.h	2054;"	d
NRF_EGU1	.\nRF\CMSIS\Device\Include\nrf52810.h	1558;"	d
NRF_EGU1	.\nRF\CMSIS\Device\Include\nrf52840.h	2388;"	d
NRF_EGU1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1983;"	d
NRF_EGU1_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1513;"	d
NRF_EGU1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2310;"	d
NRF_EGU2	.\nRF\CMSIS\Device\Include\nrf52.h	2056;"	d
NRF_EGU2	.\nRF\CMSIS\Device\Include\nrf52840.h	2390;"	d
NRF_EGU2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1985;"	d
NRF_EGU2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2312;"	d
NRF_EGU3	.\nRF\CMSIS\Device\Include\nrf52.h	2058;"	d
NRF_EGU3	.\nRF\CMSIS\Device\Include\nrf52840.h	2392;"	d
NRF_EGU3_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1987;"	d
NRF_EGU3_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2314;"	d
NRF_EGU4	.\nRF\CMSIS\Device\Include\nrf52.h	2060;"	d
NRF_EGU4	.\nRF\CMSIS\Device\Include\nrf52840.h	2394;"	d
NRF_EGU4_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1989;"	d
NRF_EGU4_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2316;"	d
NRF_EGU5	.\nRF\CMSIS\Device\Include\nrf52.h	2062;"	d
NRF_EGU5	.\nRF\CMSIS\Device\Include\nrf52840.h	2396;"	d
NRF_EGU5_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1991;"	d
NRF_EGU5_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2318;"	d
NRF_EGU_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_EGU_Type;$/;"	t	typeref:struct:__anon297
NRF_EGU_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_EGU_Type;$/;"	t	typeref:struct:__anon361
NRF_EGU_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_EGU_Type;$/;"	t	typeref:struct:__anon455
NRF_FAULT_ID_SDK_ASSERT	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	37;"	d
NRF_FAULT_ID_SDK_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	36;"	d
NRF_FAULT_ID_SDK_RANGE_START	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	32;"	d
NRF_FICR	.\nRF\CMSIS\Device\Include\nrf51.h	1178;"	d
NRF_FICR	.\nRF\CMSIS\Device\Include\nrf52.h	2014;"	d
NRF_FICR	.\nRF\CMSIS\Device\Include\nrf52810.h	1529;"	d
NRF_FICR	.\nRF\CMSIS\Device\Include\nrf52840.h	2349;"	d
NRF_FICR_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1141;"	d
NRF_FICR_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1943;"	d
NRF_FICR_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1484;"	d
NRF_FICR_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2271;"	d
NRF_FICR_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_FICR_Type;$/;"	t	typeref:struct:__anon218
NRF_FICR_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_FICR_Type;$/;"	t	typeref:struct:__anon268
NRF_FICR_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_FICR_Type;$/;"	t	typeref:struct:__anon337
NRF_FICR_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_FICR_Type;$/;"	t	typeref:struct:__anon427
NRF_FPU	.\nRF\CMSIS\Device\Include\nrf52.h	2077;"	d
NRF_FPU	.\nRF\CMSIS\Device\Include\nrf52840.h	2412;"	d
NRF_FPU_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2006;"	d
NRF_FPU_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2334;"	d
NRF_FPU_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_FPU_Type;$/;"	t	typeref:struct:__anon305
NRF_FPU_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_FPU_Type;$/;"	t	typeref:struct:__anon464
NRF_GPIO	.\nRF\CMSIS\Device\Include\nrf51.h	1180;"	d
NRF_GPIO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	83;"	d
NRF_GPIO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	67;"	d
NRF_GPIO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	83;"	d
NRF_GPIOTE	.\nRF\CMSIS\Device\Include\nrf51.h	1160;"	d
NRF_GPIOTE	.\nRF\CMSIS\Device\Include\nrf52.h	2035;"	d
NRF_GPIOTE	.\nRF\CMSIS\Device\Include\nrf52810.h	1540;"	d
NRF_GPIOTE	.\nRF\CMSIS\Device\Include\nrf52840.h	2369;"	d
NRF_GPIOTE_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1123;"	d
NRF_GPIOTE_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1964;"	d
NRF_GPIOTE_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1495;"	d
NRF_GPIOTE_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2291;"	d
NRF_GPIOTE_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_GPIOTE_Type;$/;"	t	typeref:struct:__anon202
NRF_GPIOTE_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_GPIOTE_Type;$/;"	t	typeref:struct:__anon283
NRF_GPIOTE_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_GPIOTE_Type;$/;"	t	typeref:struct:__anon348
NRF_GPIOTE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_GPIOTE_Type;$/;"	t	typeref:struct:__anon441
NRF_GPIO_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1143;"	d
NRF_GPIO_BASE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	84;"	d
NRF_GPIO_BASE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	68;"	d
NRF_GPIO_BASE	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	84;"	d
NRF_GPIO_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_GPIO_Type;$/;"	t	typeref:struct:__anon222
NRF_GPIO_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_GPIO_Type;$/;"	t	typeref:struct:__anon306
NRF_GPIO_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_GPIO_Type;$/;"	t	typeref:struct:__anon367
NRF_GPIO_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_GPIO_Type;$/;"	t	typeref:struct:__anon467
NRF_H	.\nRF\CMSIS\Device\Include\nrf.h	34;"	d
NRF_I2S	.\nRF\CMSIS\Device\Include\nrf52.h	2076;"	d
NRF_I2S	.\nRF\CMSIS\Device\Include\nrf52840.h	2411;"	d
NRF_I2S_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2005;"	d
NRF_I2S_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2333;"	d
NRF_I2S_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_I2S_Type;$/;"	t	typeref:struct:__anon304
NRF_I2S_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_I2S_Type;$/;"	t	typeref:struct:__anon463
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	134;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	296;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	434;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	479;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	144;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	319;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	493;"	d
NRF_LOG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	541;"	d
NRF_LOG_BACKEND_MAX_STRING_LENGTH	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3608;"	d
NRF_LOG_BACKEND_MAX_STRING_LENGTH	.\app\inc\sdk_config.h	3608;"	d
NRF_LOG_BACKEND_MAX_STRING_LENGTH	.\sdk_config.h	3608;"	d
NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3699;"	d
NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE	.\app\inc\sdk_config.h	3699;"	d
NRF_LOG_BACKEND_RTT_OUTPUT_BUFFER_SIZE	.\sdk_config.h	3699;"	d
NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3644;"	d
NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE	.\app\inc\sdk_config.h	3644;"	d
NRF_LOG_BACKEND_SERIAL_UART_BAUDRATE	.\sdk_config.h	3644;"	d
NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3664;"	d
NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN	.\app\inc\sdk_config.h	3664;"	d
NRF_LOG_BACKEND_SERIAL_UART_CTS_PIN	.\sdk_config.h	3664;"	d
NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3673;"	d
NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL	.\app\inc\sdk_config.h	3673;"	d
NRF_LOG_BACKEND_SERIAL_UART_FLOW_CONTROL	.\sdk_config.h	3673;"	d
NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3659;"	d
NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN	.\app\inc\sdk_config.h	3659;"	d
NRF_LOG_BACKEND_SERIAL_UART_RTS_PIN	.\sdk_config.h	3659;"	d
NRF_LOG_BACKEND_SERIAL_UART_RX_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3654;"	d
NRF_LOG_BACKEND_SERIAL_UART_RX_PIN	.\app\inc\sdk_config.h	3654;"	d
NRF_LOG_BACKEND_SERIAL_UART_RX_PIN	.\sdk_config.h	3654;"	d
NRF_LOG_BACKEND_SERIAL_UART_TX_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3649;"	d
NRF_LOG_BACKEND_SERIAL_UART_TX_PIN	.\app\inc\sdk_config.h	3649;"	d
NRF_LOG_BACKEND_SERIAL_UART_TX_PIN	.\sdk_config.h	3649;"	d
NRF_LOG_BACKEND_SERIAL_USES_RTT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3690;"	d
NRF_LOG_BACKEND_SERIAL_USES_RTT	.\app\inc\sdk_config.h	3690;"	d
NRF_LOG_BACKEND_SERIAL_USES_RTT	.\sdk_config.h	3690;"	d
NRF_LOG_BACKEND_SERIAL_USES_UART	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3621;"	d
NRF_LOG_BACKEND_SERIAL_USES_UART	.\app\inc\sdk_config.h	3621;"	d
NRF_LOG_BACKEND_SERIAL_USES_UART	.\sdk_config.h	3621;"	d
NRF_LOG_BACKEND_UART_INSTANCE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3681;"	d
NRF_LOG_BACKEND_UART_INSTANCE	.\app\inc\sdk_config.h	3681;"	d
NRF_LOG_BACKEND_UART_INSTANCE	.\sdk_config.h	3681;"	d
NRF_LOG_COLOR_DEFAULT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3521;"	d
NRF_LOG_COLOR_DEFAULT	.\app\inc\sdk_config.h	3521;"	d
NRF_LOG_COLOR_DEFAULT	.\sdk_config.h	3521;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	135;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	151;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	152;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	297;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	313;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	314;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	435;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	451;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	452;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	480;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	145;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	161;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	162;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	320;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	336;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	337;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	494;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	510;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	511;"	d
NRF_LOG_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	542;"	d
NRF_LOG_DEFAULT_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3568;"	d
NRF_LOG_DEFAULT_LEVEL	.\app\inc\sdk_config.h	3568;"	d
NRF_LOG_DEFAULT_LEVEL	.\sdk_config.h	3568;"	d
NRF_LOG_DEFERRED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3576;"	d
NRF_LOG_DEFERRED	.\app\inc\sdk_config.h	3576;"	d
NRF_LOG_DEFERRED	.\sdk_config.h	3576;"	d
NRF_LOG_DEFERRED_BUFSIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3583;"	d
NRF_LOG_DEFERRED_BUFSIZE	.\app\inc\sdk_config.h	3583;"	d
NRF_LOG_DEFERRED_BUFSIZE	.\sdk_config.h	3583;"	d
NRF_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3499;"	d
NRF_LOG_ENABLED	.\app\inc\sdk_config.h	3499;"	d
NRF_LOG_ENABLED	.\sdk_config.h	3499;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	136;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	298;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	436;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	481;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	146;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	321;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	495;"	d
NRF_LOG_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	543;"	d
NRF_LOG_ERROR_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3537;"	d
NRF_LOG_ERROR_COLOR	.\app\inc\sdk_config.h	3537;"	d
NRF_LOG_ERROR_COLOR	.\sdk_config.h	3537;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	146;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	308;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	446;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	495;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	156;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	331;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	505;"	d
NRF_LOG_HAS_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	557;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	138;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	300;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	438;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	487;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	148;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	323;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	497;"	d
NRF_LOG_HEX	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	549;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	142;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	304;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	442;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	491;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	152;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	327;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	501;"	d
NRF_LOG_HEX_CHAR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	553;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	143;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	160;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	161;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	305;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	322;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	323;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	443;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	460;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	461;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	492;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	153;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	170;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	171;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	328;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	345;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	346;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	502;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	522;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	523;"	d
NRF_LOG_HEX_CHAR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	554;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	144;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	306;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	444;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	493;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	154;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	329;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	503;"	d
NRF_LOG_HEX_CHAR_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	555;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	139;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	157;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	158;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	301;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	319;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	320;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	439;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	457;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	458;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	488;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	149;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	167;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	168;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	324;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	342;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	343;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	498;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	519;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	520;"	d
NRF_LOG_HEX_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	550;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	140;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	302;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	440;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	489;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	150;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	325;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	499;"	d
NRF_LOG_HEX_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	551;"	d
NRF_LOG_H_	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	2;"	d
NRF_LOG_H_	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	2;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	128;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	290;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	428;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	478;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	138;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	313;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	487;"	d
NRF_LOG_INIT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	540;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	130;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	292;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	430;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	483;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	140;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	315;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	489;"	d
NRF_LOG_PRINTF	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	545;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	131;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	293;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	431;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	484;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	141;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	316;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	490;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	513;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	514;"	d
NRF_LOG_PRINTF_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	546;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	132;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	294;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	432;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	485;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	142;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	317;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	491;"	d
NRF_LOG_PRINTF_ERROR	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	547;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	147;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	309;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	447;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	496;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	157;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	332;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	506;"	d
NRF_LOG_READ_INPUT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	558;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	154;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	155;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	316;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	317;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	454;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	455;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	164;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	165;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	339;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	340;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	516;"	d
NRF_LOG_STR_DEBUG	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	517;"	d
NRF_LOG_TIMESTAMP_DIGITS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3615;"	d
NRF_LOG_TIMESTAMP_DIGITS	.\app\inc\sdk_config.h	3615;"	d
NRF_LOG_TIMESTAMP_DIGITS	.\sdk_config.h	3615;"	d
NRF_LOG_USES_COLORS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3505;"	d
NRF_LOG_USES_COLORS	.\app\inc\sdk_config.h	3505;"	d
NRF_LOG_USES_COLORS	.\sdk_config.h	3505;"	d
NRF_LOG_USES_RAW_UART	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	19;"	d
NRF_LOG_USES_RAW_UART	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	21;"	d
NRF_LOG_USES_RTT	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	11;"	d
NRF_LOG_USES_RTT	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	13;"	d
NRF_LOG_USES_TIMESTAMP	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3595;"	d
NRF_LOG_USES_TIMESTAMP	.\app\inc\sdk_config.h	3595;"	d
NRF_LOG_USES_TIMESTAMP	.\sdk_config.h	3595;"	d
NRF_LOG_USES_UART	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	22;"	d
NRF_LOG_USES_UART	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	22;"	d
NRF_LOG_USES_UART	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	22;"	d
NRF_LOG_USES_UART	.\RTE\_s312_hex\RTE_Components.h	22;"	d
NRF_LOG_USES_UART	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	15;"	d
NRF_LOG_USES_UART	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	17;"	d
NRF_LOG_WARNING_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3553;"	d
NRF_LOG_WARNING_COLOR	.\app\inc\sdk_config.h	3553;"	d
NRF_LOG_WARNING_COLOR	.\sdk_config.h	3553;"	d
NRF_LPCOMP	.\nRF\CMSIS\Device\Include\nrf51.h	1174;"	d
NRF_LPCOMP	.\nRF\CMSIS\Device\Include\nrf52.h	2050;"	d
NRF_LPCOMP	.\nRF\CMSIS\Device\Include\nrf52840.h	2384;"	d
NRF_LPCOMP_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1137;"	d
NRF_LPCOMP_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1979;"	d
NRF_LPCOMP_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2306;"	d
NRF_LPCOMP_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_LPCOMP_Type;$/;"	t	typeref:struct:__anon213
NRF_LPCOMP_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_LPCOMP_Type;$/;"	t	typeref:struct:__anon295
NRF_LPCOMP_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_LPCOMP_Type;$/;"	t	typeref:struct:__anon453
NRF_MAXIMUM_LATENCY_US	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1794;"	d
NRF_MAXIMUM_LATENCY_US	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	113;"	d
NRF_MAXIMUM_LATENCY_US	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	113;"	d
NRF_MAXIMUM_LATENCY_US	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	129;"	d
NRF_MAXIMUM_LATENCY_US	.\app\inc\sdk_config.h	1794;"	d
NRF_MAXIMUM_LATENCY_US	.\app\nRF51822_xxAC\nrf_drv_config.h	129;"	d
NRF_MAXIMUM_LATENCY_US	.\sdk_config.h	1794;"	d
NRF_MPU	.\nRF\CMSIS\Device\Include\nrf51.h	1152;"	d
NRF_MPU	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	126;"	d
NRF_MPU_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1115;"	d
NRF_MPU_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_MPU_Type;$/;"	t	typeref:struct:__anon196
NRF_MWU	.\nRF\CMSIS\Device\Include\nrf52.h	2069;"	d
NRF_MWU	.\nRF\CMSIS\Device\Include\nrf52840.h	2404;"	d
NRF_MWU_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1998;"	d
NRF_MWU_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2326;"	d
NRF_MWU_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_MWU_Type;$/;"	t	typeref:struct:__anon303
NRF_MWU_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_MWU_Type;$/;"	t	typeref:struct:__anon462
NRF_NFCT	.\nRF\CMSIS\Device\Include\nrf52.h	2034;"	d
NRF_NFCT	.\nRF\CMSIS\Device\Include\nrf52840.h	2368;"	d
NRF_NFCT_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1963;"	d
NRF_NFCT_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2290;"	d
NRF_NFCT_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_NFCT_Type;$/;"	t	typeref:struct:__anon282
NRF_NFCT_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_NFCT_Type;$/;"	t	typeref:struct:__anon440
NRF_NVMC	.\nRF\CMSIS\Device\Include\nrf51.h	1176;"	d
NRF_NVMC	.\nRF\CMSIS\Device\Include\nrf52.h	2067;"	d
NRF_NVMC	.\nRF\CMSIS\Device\Include\nrf52810.h	1565;"	d
NRF_NVMC	.\nRF\CMSIS\Device\Include\nrf52840.h	2401;"	d
NRF_NVMC_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1139;"	d
NRF_NVMC_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1996;"	d
NRF_NVMC_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1520;"	d
NRF_NVMC_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2323;"	d
NRF_NVMC_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_NVMC_Type;$/;"	t	typeref:struct:__anon215
NRF_NVMC_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_NVMC_Type;$/;"	t	typeref:struct:__anon300
NRF_NVMC_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_NVMC_Type;$/;"	t	typeref:struct:__anon364
NRF_NVMC_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_NVMC_Type;$/;"	t	typeref:struct:__anon458
NRF_P0	.\nRF\CMSIS\Device\Include\nrf52.h	2078;"	d
NRF_P0	.\nRF\CMSIS\Device\Include\nrf52810.h	1567;"	d
NRF_P0	.\nRF\CMSIS\Device\Include\nrf52840.h	2418;"	d
NRF_P0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2007;"	d
NRF_P0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1522;"	d
NRF_P0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2340;"	d
NRF_P1	.\nRF\CMSIS\Device\Include\nrf52840.h	2419;"	d
NRF_P1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2341;"	d
NRF_PDM	.\nRF\CMSIS\Device\Include\nrf52.h	2066;"	d
NRF_PDM	.\nRF\CMSIS\Device\Include\nrf52810.h	1564;"	d
NRF_PDM	.\nRF\CMSIS\Device\Include\nrf52840.h	2400;"	d
NRF_PDM_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1995;"	d
NRF_PDM_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1519;"	d
NRF_PDM_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2322;"	d
NRF_PDM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_PDM_Type;$/;"	t	typeref:struct:__anon299
NRF_PDM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_PDM_Type;$/;"	t	typeref:struct:__anon363
NRF_PDM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_PDM_Type;$/;"	t	typeref:struct:__anon457
NRF_POWER	.\nRF\CMSIS\Device\Include\nrf51.h	1150;"	d
NRF_POWER	.\nRF\CMSIS\Device\Include\nrf52.h	2017;"	d
NRF_POWER	.\nRF\CMSIS\Device\Include\nrf52810.h	1532;"	d
NRF_POWER	.\nRF\CMSIS\Device\Include\nrf52840.h	2351;"	d
NRF_POWER_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1113;"	d
NRF_POWER_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1946;"	d
NRF_POWER_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1487;"	d
NRF_POWER_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2273;"	d
NRF_POWER_RAMONB_ADDRESS	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMONB_ADDRESS             EQU   0x40000554  ; NRF_POWER->RAMONB address$/;"	d
NRF_POWER_RAMONB_ADDRESS	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^NRF_POWER_RAMONB_ADDRESS             EQU   0x40000554  ; NRF_POWER->RAMONB address$/;"	d
NRF_POWER_RAMONB_ADDRESS	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMONB_ADDRESS             EQU   0x40000554  ; NRF_POWER->RAMONB address$/;"	d
NRF_POWER_RAMON_ADDRESS	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMON_ADDRESS              EQU   0x40000524  ; NRF_POWER->RAMON address$/;"	d
NRF_POWER_RAMON_ADDRESS	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^NRF_POWER_RAMON_ADDRESS              EQU   0x40000524  ; NRF_POWER->RAMON address$/;"	d
NRF_POWER_RAMON_ADDRESS	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMON_ADDRESS              EQU   0x40000524  ; NRF_POWER->RAMON address$/;"	d
NRF_POWER_RAMONx_RAMxON_ONMODE_Msk	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMONx_RAMxON_ONMODE_Msk   EQU   0x3         ; All RAM blocks on in onmode bit mask$/;"	d
NRF_POWER_RAMONx_RAMxON_ONMODE_Msk	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^NRF_POWER_RAMONx_RAMxON_ONMODE_Msk   EQU   0x3         ; All RAM blocks on in onmode bit mask$/;"	d
NRF_POWER_RAMONx_RAMxON_ONMODE_Msk	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^NRF_POWER_RAMONx_RAMxON_ONMODE_Msk   EQU   0x3         ; All RAM blocks on in onmode bit mask$/;"	d
NRF_POWER_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_POWER_Type;$/;"	t	typeref:struct:__anon194
NRF_POWER_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_POWER_Type;$/;"	t	typeref:struct:__anon271
NRF_POWER_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_POWER_Type;$/;"	t	typeref:struct:__anon340
NRF_POWER_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_POWER_Type;$/;"	t	typeref:struct:__anon429
NRF_PPI	.\nRF\CMSIS\Device\Include\nrf51.h	1177;"	d
NRF_PPI	.\nRF\CMSIS\Device\Include\nrf52.h	2068;"	d
NRF_PPI	.\nRF\CMSIS\Device\Include\nrf52810.h	1566;"	d
NRF_PPI	.\nRF\CMSIS\Device\Include\nrf52840.h	2403;"	d
NRF_PPI_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1140;"	d
NRF_PPI_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1997;"	d
NRF_PPI_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1521;"	d
NRF_PPI_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2325;"	d
NRF_PPI_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_PPI_Type;$/;"	t	typeref:struct:__anon217
NRF_PPI_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_PPI_Type;$/;"	t	typeref:struct:__anon302
NRF_PPI_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_PPI_Type;$/;"	t	typeref:struct:__anon366
NRF_PPI_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_PPI_Type;$/;"	t	typeref:struct:__anon461
NRF_PWM0	.\nRF\CMSIS\Device\Include\nrf52.h	2065;"	d
NRF_PWM0	.\nRF\CMSIS\Device\Include\nrf52810.h	1563;"	d
NRF_PWM0	.\nRF\CMSIS\Device\Include\nrf52840.h	2399;"	d
NRF_PWM0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1994;"	d
NRF_PWM0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1518;"	d
NRF_PWM0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2321;"	d
NRF_PWM1	.\nRF\CMSIS\Device\Include\nrf52.h	2070;"	d
NRF_PWM1	.\nRF\CMSIS\Device\Include\nrf52840.h	2405;"	d
NRF_PWM1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1999;"	d
NRF_PWM1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2327;"	d
NRF_PWM2	.\nRF\CMSIS\Device\Include\nrf52.h	2071;"	d
NRF_PWM2	.\nRF\CMSIS\Device\Include\nrf52840.h	2406;"	d
NRF_PWM2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2000;"	d
NRF_PWM2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2328;"	d
NRF_PWM3	.\nRF\CMSIS\Device\Include\nrf52840.h	2416;"	d
NRF_PWM3_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2338;"	d
NRF_PWM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_PWM_Type;$/;"	t	typeref:struct:__anon298
NRF_PWM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_PWM_Type;$/;"	t	typeref:struct:__anon362
NRF_PWM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_PWM_Type;$/;"	t	typeref:struct:__anon456
NRF_QDEC	.\nRF\CMSIS\Device\Include\nrf51.h	1173;"	d
NRF_QDEC	.\nRF\CMSIS\Device\Include\nrf52.h	2048;"	d
NRF_QDEC	.\nRF\CMSIS\Device\Include\nrf52810.h	1553;"	d
NRF_QDEC	.\nRF\CMSIS\Device\Include\nrf52840.h	2382;"	d
NRF_QDEC_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1136;"	d
NRF_QDEC_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1977;"	d
NRF_QDEC_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1508;"	d
NRF_QDEC_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2304;"	d
NRF_QDEC_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_QDEC_Type;$/;"	t	typeref:struct:__anon212
NRF_QDEC_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_QDEC_Type;$/;"	t	typeref:struct:__anon293
NRF_QDEC_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_QDEC_Type;$/;"	t	typeref:struct:__anon358
NRF_QDEC_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_QDEC_Type;$/;"	t	typeref:struct:__anon451
NRF_QSPI	.\nRF\CMSIS\Device\Include\nrf52840.h	2415;"	d
NRF_QSPI_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2337;"	d
NRF_QSPI_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_QSPI_Type;$/;"	t	typeref:struct:__anon466
NRF_QUEUE_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3433;"	d
NRF_QUEUE_ENABLED	.\app\inc\sdk_config.h	3433;"	d
NRF_QUEUE_ENABLED	.\sdk_config.h	3433;"	d
NRF_RADIO	.\nRF\CMSIS\Device\Include\nrf51.h	1153;"	d
NRF_RADIO	.\nRF\CMSIS\Device\Include\nrf52.h	2019;"	d
NRF_RADIO	.\nRF\CMSIS\Device\Include\nrf52810.h	1534;"	d
NRF_RADIO	.\nRF\CMSIS\Device\Include\nrf52840.h	2353;"	d
NRF_RADIO_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1116;"	d
NRF_RADIO_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1948;"	d
NRF_RADIO_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1489;"	d
NRF_RADIO_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2275;"	d
NRF_RADIO_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_RADIO_Type;$/;"	t	typeref:struct:__anon197
NRF_RADIO_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_RADIO_Type;$/;"	t	typeref:struct:__anon273
NRF_RADIO_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_RADIO_Type;$/;"	t	typeref:struct:__anon342
NRF_RADIO_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_RADIO_Type;$/;"	t	typeref:struct:__anon431
NRF_RNG	.\nRF\CMSIS\Device\Include\nrf51.h	1167;"	d
NRF_RNG	.\nRF\CMSIS\Device\Include\nrf52.h	2042;"	d
NRF_RNG	.\nRF\CMSIS\Device\Include\nrf52810.h	1547;"	d
NRF_RNG	.\nRF\CMSIS\Device\Include\nrf52840.h	2376;"	d
NRF_RNG_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1130;"	d
NRF_RNG_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1971;"	d
NRF_RNG_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1502;"	d
NRF_RNG_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2298;"	d
NRF_RNG_EVENT_CLEAR	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	33;"	d
NRF_RNG_EVENT_CLEAR	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	33;"	d
NRF_RNG_EVENT_VALRDY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^    NRF_RNG_EVENT_VALRDY = offsetof(NRF_RNG_Type, EVENTS_VALRDY) \/**< New random number generated event. *\/$/;"	e	enum:__anon523
NRF_RNG_EVENT_VALRDY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^    NRF_RNG_EVENT_VALRDY = offsetof(NRF_RNG_Type, EVENTS_VALRDY) \/**< New random number generated event. *\/$/;"	e	enum:__anon541
NRF_RNG_H__	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	19;"	d
NRF_RNG_H__	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	19;"	d
NRF_RNG_INT_VALRDY_MASK	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^    NRF_RNG_INT_VALRDY_MASK = RNG_INTENSET_VALRDY_Msk \/**< Mask for enabling or disabling an interrupt on VALRDY event.  *\/$/;"	e	enum:__anon524
NRF_RNG_INT_VALRDY_MASK	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^    NRF_RNG_INT_VALRDY_MASK = RNG_INTENSET_VALRDY_Msk \/**< Mask for enabling or disabling an interrupt on VALRDY event.  *\/$/;"	e	enum:__anon542
NRF_RNG_SHORT_VALRDY_STOP_MASK	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^    NRF_RNG_SHORT_VALRDY_STOP_MASK = RNG_SHORTS_VALRDY_STOP_Msk \/**<  Mask for setting shortcut between EVENT_VALRDY and TASK_STOP. *\/$/;"	e	enum:__anon525
NRF_RNG_SHORT_VALRDY_STOP_MASK	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^    NRF_RNG_SHORT_VALRDY_STOP_MASK = RNG_SHORTS_VALRDY_STOP_Msk \/**<  Mask for setting shortcut between EVENT_VALRDY and TASK_STOP. *\/$/;"	e	enum:__anon543
NRF_RNG_TASK_SET	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	32;"	d
NRF_RNG_TASK_SET	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	32;"	d
NRF_RNG_TASK_START	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^    NRF_RNG_TASK_START = offsetof(NRF_RNG_Type, TASKS_START), \/**< Start the random number generator. *\/$/;"	e	enum:__anon522
NRF_RNG_TASK_START	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^    NRF_RNG_TASK_START = offsetof(NRF_RNG_Type, TASKS_START), \/**< Start the random number generator. *\/$/;"	e	enum:__anon540
NRF_RNG_TASK_STOP	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^    NRF_RNG_TASK_STOP  = offsetof(NRF_RNG_Type, TASKS_STOP)   \/**< Stop the random number generator. *\/$/;"	e	enum:__anon522
NRF_RNG_TASK_STOP	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^    NRF_RNG_TASK_STOP  = offsetof(NRF_RNG_Type, TASKS_STOP)   \/**< Stop the random number generator. *\/$/;"	e	enum:__anon540
NRF_RNG_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_RNG_Type;$/;"	t	typeref:struct:__anon207
NRF_RNG_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_RNG_Type;$/;"	t	typeref:struct:__anon288
NRF_RNG_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_RNG_Type;$/;"	t	typeref:struct:__anon353
NRF_RNG_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_RNG_Type;$/;"	t	typeref:struct:__anon446
NRF_RTC0	.\nRF\CMSIS\Device\Include\nrf51.h	1165;"	d
NRF_RTC0	.\nRF\CMSIS\Device\Include\nrf52.h	2040;"	d
NRF_RTC0	.\nRF\CMSIS\Device\Include\nrf52810.h	1545;"	d
NRF_RTC0	.\nRF\CMSIS\Device\Include\nrf52840.h	2374;"	d
NRF_RTC0_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1128;"	d
NRF_RTC0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1969;"	d
NRF_RTC0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1500;"	d
NRF_RTC0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2296;"	d
NRF_RTC1	.\nRF\CMSIS\Device\Include\nrf51.h	1172;"	d
NRF_RTC1	.\nRF\CMSIS\Device\Include\nrf52.h	2047;"	d
NRF_RTC1	.\nRF\CMSIS\Device\Include\nrf52810.h	1552;"	d
NRF_RTC1	.\nRF\CMSIS\Device\Include\nrf52840.h	2381;"	d
NRF_RTC1_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1135;"	d
NRF_RTC1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1976;"	d
NRF_RTC1_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1507;"	d
NRF_RTC1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2303;"	d
NRF_RTC2	.\nRF\CMSIS\Device\Include\nrf52.h	2075;"	d
NRF_RTC2	.\nRF\CMSIS\Device\Include\nrf52840.h	2410;"	d
NRF_RTC2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2004;"	d
NRF_RTC2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2332;"	d
NRF_RTC_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_RTC_Type;$/;"	t	typeref:struct:__anon205
NRF_RTC_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_RTC_Type;$/;"	t	typeref:struct:__anon286
NRF_RTC_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_RTC_Type;$/;"	t	typeref:struct:__anon351
NRF_RTC_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_RTC_Type;$/;"	t	typeref:struct:__anon444
NRF_SAADC	.\nRF\CMSIS\Device\Include\nrf52.h	2036;"	d
NRF_SAADC	.\nRF\CMSIS\Device\Include\nrf52810.h	1541;"	d
NRF_SAADC	.\nRF\CMSIS\Device\Include\nrf52840.h	2370;"	d
NRF_SAADC_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1965;"	d
NRF_SAADC_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1496;"	d
NRF_SAADC_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2292;"	d
NRF_SAADC_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_SAADC_Type;$/;"	t	typeref:struct:__anon284
NRF_SAADC_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_SAADC_Type;$/;"	t	typeref:struct:__anon349
NRF_SAADC_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_SAADC_Type;$/;"	t	typeref:struct:__anon442
NRF_SPI0	.\nRF\CMSIS\Device\Include\nrf51.h	1155;"	d
NRF_SPI0	.\nRF\CMSIS\Device\Include\nrf52.h	2026;"	d
NRF_SPI0	.\nRF\CMSIS\Device\Include\nrf52840.h	2360;"	d
NRF_SPI0_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1118;"	d
NRF_SPI0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1955;"	d
NRF_SPI0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2282;"	d
NRF_SPI1	.\nRF\CMSIS\Device\Include\nrf51.h	1157;"	d
NRF_SPI1	.\nRF\CMSIS\Device\Include\nrf52.h	2032;"	d
NRF_SPI1	.\nRF\CMSIS\Device\Include\nrf52840.h	2366;"	d
NRF_SPI1_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1120;"	d
NRF_SPI1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1961;"	d
NRF_SPI1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2288;"	d
NRF_SPI2	.\nRF\CMSIS\Device\Include\nrf52.h	2074;"	d
NRF_SPI2	.\nRF\CMSIS\Device\Include\nrf52840.h	2409;"	d
NRF_SPI2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2003;"	d
NRF_SPI2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2331;"	d
NRF_SPIM0	.\nRF\CMSIS\Device\Include\nrf52.h	2022;"	d
NRF_SPIM0	.\nRF\CMSIS\Device\Include\nrf52810.h	1538;"	d
NRF_SPIM0	.\nRF\CMSIS\Device\Include\nrf52840.h	2356;"	d
NRF_SPIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1951;"	d
NRF_SPIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1493;"	d
NRF_SPIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2278;"	d
NRF_SPIM1	.\nRF\CMSIS\Device\Include\nrf52.h	2028;"	d
NRF_SPIM1	.\nRF\CMSIS\Device\Include\nrf52840.h	2362;"	d
NRF_SPIM1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1957;"	d
NRF_SPIM1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2284;"	d
NRF_SPIM2	.\nRF\CMSIS\Device\Include\nrf52.h	2072;"	d
NRF_SPIM2	.\nRF\CMSIS\Device\Include\nrf52840.h	2407;"	d
NRF_SPIM2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2001;"	d
NRF_SPIM2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2329;"	d
NRF_SPIM3	.\nRF\CMSIS\Device\Include\nrf52840.h	2417;"	d
NRF_SPIM3_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2339;"	d
NRF_SPIM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_SPIM_Type;$/;"	t	typeref:struct:__anon276
NRF_SPIM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_SPIM_Type;$/;"	t	typeref:struct:__anon346
NRF_SPIM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_SPIM_Type;$/;"	t	typeref:struct:__anon434
NRF_SPIS0	.\nRF\CMSIS\Device\Include\nrf52.h	2023;"	d
NRF_SPIS0	.\nRF\CMSIS\Device\Include\nrf52810.h	1539;"	d
NRF_SPIS0	.\nRF\CMSIS\Device\Include\nrf52840.h	2357;"	d
NRF_SPIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1952;"	d
NRF_SPIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1494;"	d
NRF_SPIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2279;"	d
NRF_SPIS1	.\nRF\CMSIS\Device\Include\nrf51.h	1159;"	d
NRF_SPIS1	.\nRF\CMSIS\Device\Include\nrf52.h	2029;"	d
NRF_SPIS1	.\nRF\CMSIS\Device\Include\nrf52840.h	2363;"	d
NRF_SPIS1_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1122;"	d
NRF_SPIS1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1958;"	d
NRF_SPIS1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2285;"	d
NRF_SPIS2	.\nRF\CMSIS\Device\Include\nrf52.h	2073;"	d
NRF_SPIS2	.\nRF\CMSIS\Device\Include\nrf52840.h	2408;"	d
NRF_SPIS2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	2002;"	d
NRF_SPIS2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2330;"	d
NRF_SPIS_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_SPIS_Type;$/;"	t	typeref:struct:__anon201
NRF_SPIS_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_SPIS_Type;$/;"	t	typeref:struct:__anon277
NRF_SPIS_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_SPIS_Type;$/;"	t	typeref:struct:__anon347
NRF_SPIS_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_SPIS_Type;$/;"	t	typeref:struct:__anon435
NRF_SPI_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_SPI_Type;$/;"	t	typeref:struct:__anon199
NRF_SPI_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_SPI_Type;$/;"	t	typeref:struct:__anon280
NRF_SPI_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_SPI_Type;$/;"	t	typeref:struct:__anon438
NRF_SWI	.\nRF\CMSIS\Device\Include\nrf51.h	1175;"	d
NRF_SWI0	.\nRF\CMSIS\Device\Include\nrf52.h	2051;"	d
NRF_SWI0	.\nRF\CMSIS\Device\Include\nrf52810.h	1555;"	d
NRF_SWI0	.\nRF\CMSIS\Device\Include\nrf52840.h	2385;"	d
NRF_SWI0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1980;"	d
NRF_SWI0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1510;"	d
NRF_SWI0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2307;"	d
NRF_SWI1	.\nRF\CMSIS\Device\Include\nrf52.h	2053;"	d
NRF_SWI1	.\nRF\CMSIS\Device\Include\nrf52810.h	1557;"	d
NRF_SWI1	.\nRF\CMSIS\Device\Include\nrf52840.h	2387;"	d
NRF_SWI1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1982;"	d
NRF_SWI1_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1512;"	d
NRF_SWI1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2309;"	d
NRF_SWI2	.\nRF\CMSIS\Device\Include\nrf52.h	2055;"	d
NRF_SWI2	.\nRF\CMSIS\Device\Include\nrf52810.h	1559;"	d
NRF_SWI2	.\nRF\CMSIS\Device\Include\nrf52840.h	2389;"	d
NRF_SWI2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1984;"	d
NRF_SWI2_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1514;"	d
NRF_SWI2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2311;"	d
NRF_SWI3	.\nRF\CMSIS\Device\Include\nrf52.h	2057;"	d
NRF_SWI3	.\nRF\CMSIS\Device\Include\nrf52810.h	1560;"	d
NRF_SWI3	.\nRF\CMSIS\Device\Include\nrf52840.h	2391;"	d
NRF_SWI3_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1986;"	d
NRF_SWI3_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1515;"	d
NRF_SWI3_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2313;"	d
NRF_SWI4	.\nRF\CMSIS\Device\Include\nrf52.h	2059;"	d
NRF_SWI4	.\nRF\CMSIS\Device\Include\nrf52810.h	1561;"	d
NRF_SWI4	.\nRF\CMSIS\Device\Include\nrf52840.h	2393;"	d
NRF_SWI4_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1988;"	d
NRF_SWI4_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1516;"	d
NRF_SWI4_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2315;"	d
NRF_SWI5	.\nRF\CMSIS\Device\Include\nrf52.h	2061;"	d
NRF_SWI5	.\nRF\CMSIS\Device\Include\nrf52810.h	1562;"	d
NRF_SWI5	.\nRF\CMSIS\Device\Include\nrf52840.h	2395;"	d
NRF_SWI5_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1990;"	d
NRF_SWI5_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1517;"	d
NRF_SWI5_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2317;"	d
NRF_SWI_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1138;"	d
NRF_SWI_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_SWI_Type;$/;"	t	typeref:struct:__anon214
NRF_SWI_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_SWI_Type;$/;"	t	typeref:struct:__anon296
NRF_SWI_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_SWI_Type;$/;"	t	typeref:struct:__anon360
NRF_SWI_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_SWI_Type;$/;"	t	typeref:struct:__anon454
NRF_TEMP	.\nRF\CMSIS\Device\Include\nrf51.h	1166;"	d
NRF_TEMP	.\nRF\CMSIS\Device\Include\nrf52.h	2041;"	d
NRF_TEMP	.\nRF\CMSIS\Device\Include\nrf52810.h	1546;"	d
NRF_TEMP	.\nRF\CMSIS\Device\Include\nrf52840.h	2375;"	d
NRF_TEMP_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1129;"	d
NRF_TEMP_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1970;"	d
NRF_TEMP_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1501;"	d
NRF_TEMP_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2297;"	d
NRF_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_TEMP_Type;$/;"	t	typeref:struct:__anon206
NRF_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_TEMP_Type;$/;"	t	typeref:struct:__anon287
NRF_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_TEMP_Type;$/;"	t	typeref:struct:__anon352
NRF_TEMP_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_TEMP_Type;$/;"	t	typeref:struct:__anon445
NRF_TIMER0	.\nRF\CMSIS\Device\Include\nrf51.h	1162;"	d
NRF_TIMER0	.\nRF\CMSIS\Device\Include\nrf52.h	2037;"	d
NRF_TIMER0	.\nRF\CMSIS\Device\Include\nrf52810.h	1542;"	d
NRF_TIMER0	.\nRF\CMSIS\Device\Include\nrf52840.h	2371;"	d
NRF_TIMER0_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1125;"	d
NRF_TIMER0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1966;"	d
NRF_TIMER0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1497;"	d
NRF_TIMER0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2293;"	d
NRF_TIMER1	.\nRF\CMSIS\Device\Include\nrf51.h	1163;"	d
NRF_TIMER1	.\nRF\CMSIS\Device\Include\nrf52.h	2038;"	d
NRF_TIMER1	.\nRF\CMSIS\Device\Include\nrf52810.h	1543;"	d
NRF_TIMER1	.\nRF\CMSIS\Device\Include\nrf52840.h	2372;"	d
NRF_TIMER1_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1126;"	d
NRF_TIMER1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1967;"	d
NRF_TIMER1_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1498;"	d
NRF_TIMER1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2294;"	d
NRF_TIMER2	.\nRF\CMSIS\Device\Include\nrf51.h	1164;"	d
NRF_TIMER2	.\nRF\CMSIS\Device\Include\nrf52.h	2039;"	d
NRF_TIMER2	.\nRF\CMSIS\Device\Include\nrf52810.h	1544;"	d
NRF_TIMER2	.\nRF\CMSIS\Device\Include\nrf52840.h	2373;"	d
NRF_TIMER2_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1127;"	d
NRF_TIMER2_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1968;"	d
NRF_TIMER2_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1499;"	d
NRF_TIMER2_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2295;"	d
NRF_TIMER3	.\nRF\CMSIS\Device\Include\nrf52.h	2063;"	d
NRF_TIMER3	.\nRF\CMSIS\Device\Include\nrf52840.h	2397;"	d
NRF_TIMER3_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1992;"	d
NRF_TIMER3_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2319;"	d
NRF_TIMER4	.\nRF\CMSIS\Device\Include\nrf52.h	2064;"	d
NRF_TIMER4	.\nRF\CMSIS\Device\Include\nrf52840.h	2398;"	d
NRF_TIMER4_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1993;"	d
NRF_TIMER4_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2320;"	d
NRF_TIMER_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_TIMER_Type;$/;"	t	typeref:struct:__anon204
NRF_TIMER_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_TIMER_Type;$/;"	t	typeref:struct:__anon285
NRF_TIMER_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_TIMER_Type;$/;"	t	typeref:struct:__anon350
NRF_TIMER_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_TIMER_Type;$/;"	t	typeref:struct:__anon443
NRF_TWI0	.\nRF\CMSIS\Device\Include\nrf51.h	1156;"	d
NRF_TWI0	.\nRF\CMSIS\Device\Include\nrf52.h	2027;"	d
NRF_TWI0	.\nRF\CMSIS\Device\Include\nrf52840.h	2361;"	d
NRF_TWI0_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1119;"	d
NRF_TWI0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1956;"	d
NRF_TWI0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2283;"	d
NRF_TWI1	.\nRF\CMSIS\Device\Include\nrf51.h	1158;"	d
NRF_TWI1	.\nRF\CMSIS\Device\Include\nrf52.h	2033;"	d
NRF_TWI1	.\nRF\CMSIS\Device\Include\nrf52840.h	2367;"	d
NRF_TWI1_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1121;"	d
NRF_TWI1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1962;"	d
NRF_TWI1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2289;"	d
NRF_TWIM0	.\nRF\CMSIS\Device\Include\nrf52.h	2024;"	d
NRF_TWIM0	.\nRF\CMSIS\Device\Include\nrf52810.h	1536;"	d
NRF_TWIM0	.\nRF\CMSIS\Device\Include\nrf52840.h	2358;"	d
NRF_TWIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1953;"	d
NRF_TWIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1491;"	d
NRF_TWIM0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2280;"	d
NRF_TWIM1	.\nRF\CMSIS\Device\Include\nrf52.h	2030;"	d
NRF_TWIM1	.\nRF\CMSIS\Device\Include\nrf52840.h	2364;"	d
NRF_TWIM1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1959;"	d
NRF_TWIM1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2286;"	d
NRF_TWIM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_TWIM_Type;$/;"	t	typeref:struct:__anon278
NRF_TWIM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_TWIM_Type;$/;"	t	typeref:struct:__anon344
NRF_TWIM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_TWIM_Type;$/;"	t	typeref:struct:__anon436
NRF_TWIS0	.\nRF\CMSIS\Device\Include\nrf52.h	2025;"	d
NRF_TWIS0	.\nRF\CMSIS\Device\Include\nrf52810.h	1537;"	d
NRF_TWIS0	.\nRF\CMSIS\Device\Include\nrf52840.h	2359;"	d
NRF_TWIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1954;"	d
NRF_TWIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1492;"	d
NRF_TWIS0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2281;"	d
NRF_TWIS1	.\nRF\CMSIS\Device\Include\nrf52.h	2031;"	d
NRF_TWIS1	.\nRF\CMSIS\Device\Include\nrf52840.h	2365;"	d
NRF_TWIS1_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1960;"	d
NRF_TWIS1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2287;"	d
NRF_TWIS_PATCH_FOR_MPW3	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	286;"	d
NRF_TWIS_PATCH_FOR_MPW3	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	286;"	d
NRF_TWIS_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_TWIS_Type;$/;"	t	typeref:struct:__anon279
NRF_TWIS_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_TWIS_Type;$/;"	t	typeref:struct:__anon345
NRF_TWIS_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_TWIS_Type;$/;"	t	typeref:struct:__anon437
NRF_TWI_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_TWI_Type;$/;"	t	typeref:struct:__anon200
NRF_TWI_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_TWI_Type;$/;"	t	typeref:struct:__anon281
NRF_TWI_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_TWI_Type;$/;"	t	typeref:struct:__anon439
NRF_UART0	.\nRF\CMSIS\Device\Include\nrf51.h	1154;"	d
NRF_UART0	.\nRF\CMSIS\Device\Include\nrf52.h	2021;"	d
NRF_UART0	.\nRF\CMSIS\Device\Include\nrf52840.h	2355;"	d
NRF_UART0_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1117;"	d
NRF_UART0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1950;"	d
NRF_UART0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2277;"	d
NRF_UARTE0	.\nRF\CMSIS\Device\Include\nrf52.h	2020;"	d
NRF_UARTE0	.\nRF\CMSIS\Device\Include\nrf52810.h	1535;"	d
NRF_UARTE0	.\nRF\CMSIS\Device\Include\nrf52840.h	2354;"	d
NRF_UARTE0_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1949;"	d
NRF_UARTE0_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1490;"	d
NRF_UARTE0_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2276;"	d
NRF_UARTE1	.\nRF\CMSIS\Device\Include\nrf52840.h	2414;"	d
NRF_UARTE1_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2336;"	d
NRF_UARTE_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_UARTE_Type;$/;"	t	typeref:struct:__anon274
NRF_UARTE_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_UARTE_Type;$/;"	t	typeref:struct:__anon343
NRF_UARTE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_UARTE_Type;$/;"	t	typeref:struct:__anon432
NRF_UART_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_UART_Type;$/;"	t	typeref:struct:__anon198
NRF_UART_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_UART_Type;$/;"	t	typeref:struct:__anon275
NRF_UART_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_UART_Type;$/;"	t	typeref:struct:__anon433
NRF_UICR	.\nRF\CMSIS\Device\Include\nrf51.h	1179;"	d
NRF_UICR	.\nRF\CMSIS\Device\Include\nrf52.h	2015;"	d
NRF_UICR	.\nRF\CMSIS\Device\Include\nrf52810.h	1530;"	d
NRF_UICR	.\nRF\CMSIS\Device\Include\nrf52840.h	2350;"	d
NRF_UICR_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1142;"	d
NRF_UICR_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1944;"	d
NRF_UICR_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1485;"	d
NRF_UICR_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2272;"	d
NRF_UICR_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_UICR_Type;$/;"	t	typeref:struct:__anon220
NRF_UICR_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_UICR_Type;$/;"	t	typeref:struct:__anon269
NRF_UICR_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_UICR_Type;$/;"	t	typeref:struct:__anon338
NRF_UICR_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_UICR_Type;$/;"	t	typeref:struct:__anon428
NRF_USBD	.\nRF\CMSIS\Device\Include\nrf52840.h	2413;"	d
NRF_USBD_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2335;"	d
NRF_USBD_DRV_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2830;"	d
NRF_USBD_DRV_LOG_ENABLED	.\app\inc\sdk_config.h	2830;"	d
NRF_USBD_DRV_LOG_ENABLED	.\sdk_config.h	2830;"	d
NRF_USBD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_USBD_Type;$/;"	t	typeref:struct:__anon465
NRF_WDT	.\nRF\CMSIS\Device\Include\nrf51.h	1171;"	d
NRF_WDT	.\nRF\CMSIS\Device\Include\nrf52.h	2046;"	d
NRF_WDT	.\nRF\CMSIS\Device\Include\nrf52810.h	1551;"	d
NRF_WDT	.\nRF\CMSIS\Device\Include\nrf52840.h	2380;"	d
NRF_WDT_BASE	.\nRF\CMSIS\Device\Include\nrf51.h	1134;"	d
NRF_WDT_BASE	.\nRF\CMSIS\Device\Include\nrf52.h	1975;"	d
NRF_WDT_BASE	.\nRF\CMSIS\Device\Include\nrf52810.h	1506;"	d
NRF_WDT_BASE	.\nRF\CMSIS\Device\Include\nrf52840.h	2302;"	d
NRF_WDT_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} NRF_WDT_Type;$/;"	t	typeref:struct:__anon211
NRF_WDT_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} NRF_WDT_Type;$/;"	t	typeref:struct:__anon292
NRF_WDT_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} NRF_WDT_Type;$/;"	t	typeref:struct:__anon357
NRF_WDT_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} NRF_WDT_Type;$/;"	t	typeref:struct:__anon450
NULL	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	114;"	d	file:
NULL	.\SEGGER_RTT.c	150;"	d	file:
NULL_PARAM_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	51;"	d	file:
NULL_PARAM_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	51;"	d	file:
NULL_PARAM_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	51;"	d	file:
NULL_PARAM_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	36;"	d	file:
NULL_PARAM_CHECK	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	20;"	d	file:
NULL_PARAM_CHECK	.\app\nRF51822_xxAC\pstorage.c	51;"	d	file:
NULL_PARAM_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	36;"	d	file:
NUMRAMBLOCK	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  NUMRAMBLOCK;                       \/*!< Number of individualy controllable RAM blocks.                        *\/$/;"	m	struct:__anon218
NUM_VA_ARGS	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	8;"	d
NUM_VA_ARGS	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	10;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_cm0.h	589;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	701;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_cm3.h	1376;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_cm4.h	1545;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_cm7.h	1753;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_sc000.h	713;"	d
NVIC	.\CMSIS_4\CMSIS\Include\core_sc300.h	1358;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_cm0.h	584;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	696;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1370;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1539;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1747;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_sc000.h	707;"	d
NVIC_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1352;"	d
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_ClearPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)$/;"	f
NVIC_DecodePriority	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)$/;"	f
NVIC_DecodePriority	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)$/;"	f
NVIC_DecodePriority	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_EncodePriority	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetActive	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_GetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_STIR_INTID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	402;"	d
NVIC_STIR_INTID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	470;"	d
NVIC_STIR_INTID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	485;"	d
NVIC_STIR_INTID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	402;"	d
NVIC_STIR_INTID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	401;"	d
NVIC_STIR_INTID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	469;"	d
NVIC_STIR_INTID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	484;"	d
NVIC_STIR_INTID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	401;"	d
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriority	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SetPriorityGrouping	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_SystemReset	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon89
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon100
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon112
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon130
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon149
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon168
NVIC_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon181
NVMC_CONFIG_WEN_Een	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3024;"	d
NVMC_CONFIG_WEN_Een	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2037;"	d
NVMC_CONFIG_WEN_Een	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4117;"	d
NVMC_CONFIG_WEN_Een	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4754;"	d
NVMC_CONFIG_WEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3021;"	d
NVMC_CONFIG_WEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2034;"	d
NVMC_CONFIG_WEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4114;"	d
NVMC_CONFIG_WEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4751;"	d
NVMC_CONFIG_WEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3020;"	d
NVMC_CONFIG_WEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2033;"	d
NVMC_CONFIG_WEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4113;"	d
NVMC_CONFIG_WEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4750;"	d
NVMC_CONFIG_WEN_Ren	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3022;"	d
NVMC_CONFIG_WEN_Ren	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2035;"	d
NVMC_CONFIG_WEN_Ren	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4115;"	d
NVMC_CONFIG_WEN_Ren	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4752;"	d
NVMC_CONFIG_WEN_Wen	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3023;"	d
NVMC_CONFIG_WEN_Wen	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2036;"	d
NVMC_CONFIG_WEN_Wen	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4116;"	d
NVMC_CONFIG_WEN_Wen	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4753;"	d
NVMC_ERASEALL_ERASEALL_Erase	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3033;"	d
NVMC_ERASEALL_ERASEALL_Erase	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2060;"	d
NVMC_ERASEALL_ERASEALL_Erase	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4140;"	d
NVMC_ERASEALL_ERASEALL_Erase	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4777;"	d
NVMC_ERASEALL_ERASEALL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3031;"	d
NVMC_ERASEALL_ERASEALL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2058;"	d
NVMC_ERASEALL_ERASEALL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4138;"	d
NVMC_ERASEALL_ERASEALL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4775;"	d
NVMC_ERASEALL_ERASEALL_NoOperation	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3032;"	d
NVMC_ERASEALL_ERASEALL_NoOperation	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2059;"	d
NVMC_ERASEALL_ERASEALL_NoOperation	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4139;"	d
NVMC_ERASEALL_ERASEALL_NoOperation	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4776;"	d
NVMC_ERASEALL_ERASEALL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3030;"	d
NVMC_ERASEALL_ERASEALL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2057;"	d
NVMC_ERASEALL_ERASEALL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4137;"	d
NVMC_ERASEALL_ERASEALL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4774;"	d
NVMC_ERASEPAGE_ERASEPAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2051;"	d
NVMC_ERASEPAGE_ERASEPAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4131;"	d
NVMC_ERASEPAGE_ERASEPAGE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4761;"	d
NVMC_ERASEPAGE_ERASEPAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2050;"	d
NVMC_ERASEPAGE_ERASEPAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4130;"	d
NVMC_ERASEPAGE_ERASEPAGE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4760;"	d
NVMC_ERASEPCR0_ERASEPCR0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2067;"	d
NVMC_ERASEPCR0_ERASEPCR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4147;"	d
NVMC_ERASEPCR0_ERASEPCR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4784;"	d
NVMC_ERASEPCR0_ERASEPCR0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2066;"	d
NVMC_ERASEPCR0_ERASEPCR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4146;"	d
NVMC_ERASEPCR0_ERASEPCR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4783;"	d
NVMC_ERASEPCR1_ERASEPCR1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2044;"	d
NVMC_ERASEPCR1_ERASEPCR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4124;"	d
NVMC_ERASEPCR1_ERASEPCR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4768;"	d
NVMC_ERASEPCR1_ERASEPCR1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2043;"	d
NVMC_ERASEPCR1_ERASEPCR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4123;"	d
NVMC_ERASEPCR1_ERASEPCR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4767;"	d
NVMC_ERASEUICR_ERASEUICR_Erase	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3042;"	d
NVMC_ERASEUICR_ERASEUICR_Erase	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2076;"	d
NVMC_ERASEUICR_ERASEUICR_Erase	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4156;"	d
NVMC_ERASEUICR_ERASEUICR_Erase	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4793;"	d
NVMC_ERASEUICR_ERASEUICR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3040;"	d
NVMC_ERASEUICR_ERASEUICR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2074;"	d
NVMC_ERASEUICR_ERASEUICR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4154;"	d
NVMC_ERASEUICR_ERASEUICR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4791;"	d
NVMC_ERASEUICR_ERASEUICR_NoOperation	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3041;"	d
NVMC_ERASEUICR_ERASEUICR_NoOperation	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2075;"	d
NVMC_ERASEUICR_ERASEUICR_NoOperation	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4155;"	d
NVMC_ERASEUICR_ERASEUICR_NoOperation	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4792;"	d
NVMC_ERASEUICR_ERASEUICR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3039;"	d
NVMC_ERASEUICR_ERASEUICR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2073;"	d
NVMC_ERASEUICR_ERASEUICR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4153;"	d
NVMC_ERASEUICR_ERASEUICR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4790;"	d
NVMC_ICACHECNF_CACHEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4170;"	d
NVMC_ICACHECNF_CACHEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4807;"	d
NVMC_ICACHECNF_CACHEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4171;"	d
NVMC_ICACHECNF_CACHEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4808;"	d
NVMC_ICACHECNF_CACHEEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4169;"	d
NVMC_ICACHECNF_CACHEEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4806;"	d
NVMC_ICACHECNF_CACHEEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4168;"	d
NVMC_ICACHECNF_CACHEEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4805;"	d
NVMC_ICACHECNF_CACHEPROFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4164;"	d
NVMC_ICACHECNF_CACHEPROFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4801;"	d
NVMC_ICACHECNF_CACHEPROFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4165;"	d
NVMC_ICACHECNF_CACHEPROFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4802;"	d
NVMC_ICACHECNF_CACHEPROFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4163;"	d
NVMC_ICACHECNF_CACHEPROFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4800;"	d
NVMC_ICACHECNF_CACHEPROFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4162;"	d
NVMC_ICACHECNF_CACHEPROFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4799;"	d
NVMC_IHIT_HITS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4178;"	d
NVMC_IHIT_HITS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4815;"	d
NVMC_IHIT_HITS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4177;"	d
NVMC_IHIT_HITS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4814;"	d
NVMC_IMISS_MISSES_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4185;"	d
NVMC_IMISS_MISSES_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4822;"	d
NVMC_IMISS_MISSES_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4184;"	d
NVMC_IMISS_MISSES_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4821;"	d
NVMC_READYNEXT_READYNEXT_Busy	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4106;"	d
NVMC_READYNEXT_READYNEXT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4105;"	d
NVMC_READYNEXT_READYNEXT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4104;"	d
NVMC_READYNEXT_READYNEXT_Ready	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4107;"	d
NVMC_READY_READY_Busy	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3013;"	d
NVMC_READY_READY_Busy	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2026;"	d
NVMC_READY_READY_Busy	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4097;"	d
NVMC_READY_READY_Busy	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4743;"	d
NVMC_READY_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3012;"	d
NVMC_READY_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2025;"	d
NVMC_READY_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4096;"	d
NVMC_READY_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4742;"	d
NVMC_READY_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3011;"	d
NVMC_READY_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2024;"	d
NVMC_READY_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4095;"	d
NVMC_READY_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4741;"	d
NVMC_READY_READY_Ready	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3014;"	d
NVMC_READY_READY_Ready	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	2027;"	d
NVMC_READY_READY_Ready	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	4098;"	d
NVMC_READY_READY_Ready	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	4744;"	d
Nby2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                       \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon52
Nby2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                       \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon53
Nby2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t Nby2;                       \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon54
NonMaskableInt_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  NonMaskableInt_IRQn           = -14,              \/*!<   2  Non maskable Interrupt, cannot be stopped or preempted           *\/$/;"	e	enum:__anon191
NonMaskableInt_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  NonMaskableInt_IRQn           = -14,              \/*!<   2  Non maskable Interrupt, cannot be stopped or preempted           *\/$/;"	e	enum:__anon223
NonMaskableInt_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  NonMaskableInt_IRQn           = -14,              \/*!<   2  Non maskable Interrupt, cannot be stopped or preempted           *\/$/;"	e	enum:__anon307
NonMaskableInt_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  NonMaskableInt_IRQn           = -14,              \/*!<   2  Non maskable Interrupt, cannot be stopped or preempted           *\/$/;"	e	enum:__anon368
OFFSET_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	104;"	d	file:
OFFSET_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	104;"	d	file:
OFFSET_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	104;"	d	file:
OFFSET_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	96;"	d	file:
OFFSET_CHECK	.\app\nRF51822_xxAC\pstorage.c	104;"	d	file:
OFFSET_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	96;"	d	file:
ORC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character.                                                  *\/$/;"	m	struct:__anon201
ORC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character                                                   *\/$/;"	m	struct:__anon277
ORC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character. Character clocked out in case and over-read$/;"	m	struct:__anon276
ORC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character. Character sent out in case of an over-read$/;"	m	struct:__anon279
ORC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character                                                   *\/$/;"	m	struct:__anon347
ORC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character. Character clocked out in case and over-read$/;"	m	struct:__anon346
ORC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character. Character sent out in case of an over-read$/;"	m	struct:__anon345
ORC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ORC;                               \/*!< Byte transmitted after TXD.MAXCNT bytes have been transmitted$/;"	m	struct:__anon434
ORC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character                                                   *\/$/;"	m	struct:__anon435
ORC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  ORC;                               \/*!< Over-read character. Character sent out in case of an over-read$/;"	m	struct:__anon437
OUT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OUT;                               \/*!< Write GPIO port.                                                      *\/$/;"	m	struct:__anon222
OUT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OUT;                               \/*!< Write GPIO port                                                       *\/$/;"	m	struct:__anon306
OUT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OUT[4];                            \/*!< Description collection[0]: Output pin select for PWM channel$/;"	m	struct:__anon252
OUT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OUT;                               \/*!< Write GPIO port                                                       *\/$/;"	m	struct:__anon367
OUT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OUT[4];                            \/*!< Description collection[0]: Output pin select for PWM channel$/;"	m	struct:__anon331
OUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OUT;                               \/*!< Write GPIO port                                                       *\/$/;"	m	struct:__anon467
OUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OUT[4];                            \/*!< Description collection[0]: Output pin select for PWM channel$/;"	m	struct:__anon400
OUTCLR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OUTCLR;                            \/*!< Clear individual bits in GPIO port.                                   *\/$/;"	m	struct:__anon222
OUTCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OUTCLR;                            \/*!< Clear individual bits in GPIO port                                    *\/$/;"	m	struct:__anon306
OUTCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OUTCLR;                            \/*!< Clear individual bits in GPIO port                                    *\/$/;"	m	struct:__anon367
OUTCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OUTCLR;                            \/*!< Clear individual bits in GPIO port                                    *\/$/;"	m	struct:__anon467
OUTPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OUTPTR;                            \/*!< Pointer to the output packet.                                         *\/$/;"	m	struct:__anon210
OUTPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OUTPTR;                            \/*!< Output pointer                                                        *\/$/;"	m	struct:__anon290
OUTPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OUTPTR;                            \/*!< Output pointer                                                        *\/$/;"	m	struct:__anon355
OUTPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OUTPTR;                            \/*!< Output pointer                                                        *\/$/;"	m	struct:__anon448
OUTSET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OUTSET;                            \/*!< Set individual bits in GPIO port.                                     *\/$/;"	m	struct:__anon222
OUTSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OUTSET;                            \/*!< Set individual bits in GPIO port                                      *\/$/;"	m	struct:__anon306
OUTSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OUTSET;                            \/*!< Set individual bits in GPIO port                                      *\/$/;"	m	struct:__anon367
OUTSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OUTSET;                            \/*!< Set individual bits in GPIO port                                      *\/$/;"	m	struct:__anon467
OVERRIDE0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OVERRIDE0;                         \/*!< Trim value override register 0.                                       *\/$/;"	m	struct:__anon197
OVERRIDE1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OVERRIDE1;                         \/*!< Trim value override register 1.                                       *\/$/;"	m	struct:__anon197
OVERRIDE2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OVERRIDE2;                         \/*!< Trim value override register 2.                                       *\/$/;"	m	struct:__anon197
OVERRIDE3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OVERRIDE3;                         \/*!< Trim value override register 3.                                       *\/$/;"	m	struct:__anon197
OVERRIDE4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  OVERRIDE4;                         \/*!< Trim value override register 4.                                       *\/$/;"	m	struct:__anon197
OVERRIDEEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  OVERRIDEEN;                        \/*!< Radio calibration override enable.                                    *\/$/;"	m	struct:__anon218
OVERSAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  OVERSAMPLE;                        \/*!< Oversampling configuration. OVERSAMPLE should not be combined$/;"	m	struct:__anon284
OVERSAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  OVERSAMPLE;                        \/*!< Oversampling configuration. OVERSAMPLE should not be combined$/;"	m	struct:__anon349
OVERSAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  OVERSAMPLE;                        \/*!< Oversampling configuration. OVERSAMPLE should not be combined$/;"	m	struct:__anon442
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	51;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	51;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	51;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	51;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	51;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	56;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	64;"	d
P0_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	66;"	d
P1_PIN_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	67;"	d
PACKAGE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  PACKAGE;                           \/*!< Package option                                                        *\/$/;"	m	struct:__anon224
PACKAGE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  PACKAGE;                           \/*!< Package option                                                        *\/$/;"	m	struct:__anon308
PACKAGE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  PACKAGE;                           \/*!< Package option                                                        *\/$/;"	m	struct:__anon369
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer. Decision point: START task.                           *\/$/;"	m	struct:__anon197
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer                                                        *\/$/;"	m	struct:__anon273
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer for TXD and RXD data storage in Data RAM               *\/$/;"	m	struct:__anon282
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer                                                        *\/$/;"	m	struct:__anon342
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer                                                        *\/$/;"	m	struct:__anon431
PACKETPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PACKETPTR;                         \/*!< Packet pointer for TXD and RXD data storage in Data RAM               *\/$/;"	m	struct:__anon440
PAGE_BASE_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	103;"	d	file:
PAGE_BASE_ADDR	.\app\nRF51822_xxAC\pstorage_nosd.c	103;"	d	file:
PART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  PART;                              \/*!< Part code                                                             *\/$/;"	m	struct:__anon224
PART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  PART;                              \/*!< Part code                                                             *\/$/;"	m	struct:__anon308
PART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  PART;                              \/*!< Part code                                                             *\/$/;"	m	struct:__anon369
PCNF0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PCNF0;                             \/*!< Packet configuration 0.                                               *\/$/;"	m	struct:__anon197
PCNF0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PCNF0;                             \/*!< Packet configuration register 0                                       *\/$/;"	m	struct:__anon273
PCNF0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PCNF0;                             \/*!< Packet configuration register 0                                       *\/$/;"	m	struct:__anon342
PCNF0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PCNF0;                             \/*!< Packet configuration register 0                                       *\/$/;"	m	struct:__anon431
PCNF1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PCNF1;                             \/*!< Packet configuration 1.                                               *\/$/;"	m	struct:__anon197
PCNF1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PCNF1;                             \/*!< Packet configuration register 1                                       *\/$/;"	m	struct:__anon273
PCNF1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PCNF1;                             \/*!< Packet configuration register 1                                       *\/$/;"	m	struct:__anon342
PCNF1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PCNF1;                             \/*!< Packet configuration register 1                                       *\/$/;"	m	struct:__anon431
PCSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register *\/$/;"	m	struct:__anon118
PCSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register *\/$/;"	m	struct:__anon136
PCSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register *\/$/;"	m	struct:__anon155
PCSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PCSR;                   \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register *\/$/;"	m	struct:__anon187
PDMCLKCTRL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PDMCLKCTRL;                        \/*!< PDM clock generator control                                           *\/$/;"	m	struct:__anon299
PDMCLKCTRL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PDMCLKCTRL;                        \/*!< PDM clock generator control                                           *\/$/;"	m	struct:__anon363
PDMCLKCTRL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PDMCLKCTRL;                        \/*!< PDM clock generator control                                           *\/$/;"	m	struct:__anon457
PDM_CONFIG_CLOCK_FREQ	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1084;"	d
PDM_CONFIG_CLOCK_FREQ	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	383;"	d
PDM_CONFIG_CLOCK_FREQ	.\app\inc\sdk_config.h	1084;"	d
PDM_CONFIG_CLOCK_FREQ	.\app\nRF51822_xxAC\nrf_drv_config.h	383;"	d
PDM_CONFIG_CLOCK_FREQ	.\sdk_config.h	1084;"	d
PDM_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1147;"	d
PDM_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1147;"	d
PDM_CONFIG_DEBUG_COLOR	.\sdk_config.h	1147;"	d
PDM_CONFIG_EDGE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1074;"	d
PDM_CONFIG_EDGE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	382;"	d
PDM_CONFIG_EDGE	.\app\inc\sdk_config.h	1074;"	d
PDM_CONFIG_EDGE	.\app\nRF51822_xxAC\nrf_drv_config.h	382;"	d
PDM_CONFIG_EDGE	.\sdk_config.h	1074;"	d
PDM_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1131;"	d
PDM_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1131;"	d
PDM_CONFIG_INFO_COLOR	.\sdk_config.h	1131;"	d
PDM_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1097;"	d
PDM_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	384;"	d
PDM_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1097;"	d
PDM_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	384;"	d
PDM_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1097;"	d
PDM_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1103;"	d
PDM_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1103;"	d
PDM_CONFIG_LOG_ENABLED	.\sdk_config.h	1103;"	d
PDM_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1115;"	d
PDM_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1115;"	d
PDM_CONFIG_LOG_LEVEL	.\sdk_config.h	1115;"	d
PDM_CONFIG_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1065;"	d
PDM_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	381;"	d
PDM_CONFIG_MODE	.\app\inc\sdk_config.h	1065;"	d
PDM_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	381;"	d
PDM_CONFIG_MODE	.\sdk_config.h	1065;"	d
PDM_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	198;"	d
PDM_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	255;"	d
PDM_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	263;"	d
PDM_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	200;"	d
PDM_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	257;"	d
PDM_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	265;"	d
PDM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1056;"	d
PDM_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	378;"	d
PDM_ENABLED	.\app\inc\sdk_config.h	1056;"	d
PDM_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	378;"	d
PDM_ENABLED	.\sdk_config.h	1056;"	d
PDM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3934;"	d
PDM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6008;"	d
PDM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6645;"	d
PDM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3935;"	d
PDM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6009;"	d
PDM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6646;"	d
PDM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3933;"	d
PDM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6007;"	d
PDM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6644;"	d
PDM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3932;"	d
PDM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6006;"	d
PDM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6643;"	d
PDM_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3857;"	d
PDM_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3856;"	d
PDM_EVENTS_STARTED_EVENTS_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3843;"	d
PDM_EVENTS_STARTED_EVENTS_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3842;"	d
PDM_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3850;"	d
PDM_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3849;"	d
PDM_GAINL_GAINL_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3969;"	d
PDM_GAINL_GAINL_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6046;"	d
PDM_GAINL_GAINL_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6680;"	d
PDM_GAINL_GAINL_MaxGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3970;"	d
PDM_GAINL_GAINL_MaxGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6047;"	d
PDM_GAINL_GAINL_MaxGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6681;"	d
PDM_GAINL_GAINL_MinGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3968;"	d
PDM_GAINL_GAINL_MinGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6045;"	d
PDM_GAINL_GAINL_MinGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6679;"	d
PDM_GAINL_GAINL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3967;"	d
PDM_GAINL_GAINL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6044;"	d
PDM_GAINL_GAINL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6678;"	d
PDM_GAINL_GAINL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3966;"	d
PDM_GAINL_GAINL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6043;"	d
PDM_GAINL_GAINL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6677;"	d
PDM_GAINR_GAINR_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3979;"	d
PDM_GAINR_GAINR_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6056;"	d
PDM_GAINR_GAINR_DefaultGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6690;"	d
PDM_GAINR_GAINR_MaxGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3980;"	d
PDM_GAINR_GAINR_MaxGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6057;"	d
PDM_GAINR_GAINR_MaxGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6691;"	d
PDM_GAINR_GAINR_MinGain	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3978;"	d
PDM_GAINR_GAINR_MinGain	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6055;"	d
PDM_GAINR_GAINR_MinGain	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6689;"	d
PDM_GAINR_GAINR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3977;"	d
PDM_GAINR_GAINR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6054;"	d
PDM_GAINR_GAINR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6688;"	d
PDM_GAINR_GAINR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3976;"	d
PDM_GAINR_GAINR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6053;"	d
PDM_GAINR_GAINR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6687;"	d
PDM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3912;"	d
PDM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5986;"	d
PDM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6623;"	d
PDM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3910;"	d
PDM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5984;"	d
PDM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6621;"	d
PDM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3911;"	d
PDM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5985;"	d
PDM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6622;"	d
PDM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3909;"	d
PDM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5983;"	d
PDM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6620;"	d
PDM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3908;"	d
PDM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5982;"	d
PDM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6619;"	d
PDM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3926;"	d
PDM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6000;"	d
PDM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6637;"	d
PDM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3924;"	d
PDM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5998;"	d
PDM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6635;"	d
PDM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3925;"	d
PDM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5999;"	d
PDM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6636;"	d
PDM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3923;"	d
PDM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5997;"	d
PDM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6634;"	d
PDM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3922;"	d
PDM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5996;"	d
PDM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6633;"	d
PDM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3919;"	d
PDM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5993;"	d
PDM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6630;"	d
PDM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3917;"	d
PDM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5991;"	d
PDM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6628;"	d
PDM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3918;"	d
PDM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5992;"	d
PDM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6629;"	d
PDM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3916;"	d
PDM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5990;"	d
PDM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6627;"	d
PDM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3915;"	d
PDM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5989;"	d
PDM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6626;"	d
PDM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3886;"	d
PDM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5960;"	d
PDM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6597;"	d
PDM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3887;"	d
PDM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5961;"	d
PDM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6598;"	d
PDM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3885;"	d
PDM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5959;"	d
PDM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6596;"	d
PDM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3884;"	d
PDM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5958;"	d
PDM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6595;"	d
PDM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3888;"	d
PDM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5962;"	d
PDM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6599;"	d
PDM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3900;"	d
PDM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5974;"	d
PDM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6611;"	d
PDM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3901;"	d
PDM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5975;"	d
PDM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6612;"	d
PDM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3899;"	d
PDM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5973;"	d
PDM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6610;"	d
PDM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3898;"	d
PDM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5972;"	d
PDM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6609;"	d
PDM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3902;"	d
PDM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5976;"	d
PDM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6613;"	d
PDM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3893;"	d
PDM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5967;"	d
PDM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6604;"	d
PDM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3894;"	d
PDM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5968;"	d
PDM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6605;"	d
PDM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3892;"	d
PDM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5966;"	d
PDM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6603;"	d
PDM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3891;"	d
PDM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5965;"	d
PDM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6602;"	d
PDM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3895;"	d
PDM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5969;"	d
PDM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6606;"	d
PDM_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3865;"	d
PDM_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5939;"	d
PDM_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6576;"	d
PDM_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3866;"	d
PDM_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5940;"	d
PDM_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6577;"	d
PDM_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3864;"	d
PDM_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5938;"	d
PDM_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6575;"	d
PDM_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3863;"	d
PDM_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5937;"	d
PDM_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6574;"	d
PDM_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3877;"	d
PDM_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5951;"	d
PDM_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6588;"	d
PDM_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3878;"	d
PDM_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5952;"	d
PDM_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6589;"	d
PDM_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3876;"	d
PDM_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5950;"	d
PDM_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6587;"	d
PDM_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3875;"	d
PDM_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5949;"	d
PDM_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6586;"	d
PDM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3871;"	d
PDM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5945;"	d
PDM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6582;"	d
PDM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3872;"	d
PDM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5946;"	d
PDM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6583;"	d
PDM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3870;"	d
PDM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5944;"	d
PDM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6581;"	d
PDM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3869;"	d
PDM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	5943;"	d
PDM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6580;"	d
PDM_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PDM_IRQn                      =  29,              \/*!<  29  PDM                                                              *\/$/;"	e	enum:__anon223
PDM_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PDM_IRQn                      =  29               \/*!<  29  PDM                                                              *\/$/;"	e	enum:__anon307
PDM_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PDM_IRQn                      =  29,              \/*!<  29  PDM                                                              *\/$/;"	e	enum:__anon368
PDM_MODE_EDGE_LeftFalling	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3953;"	d
PDM_MODE_EDGE_LeftFalling	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6030;"	d
PDM_MODE_EDGE_LeftFalling	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6664;"	d
PDM_MODE_EDGE_LeftRising	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3954;"	d
PDM_MODE_EDGE_LeftRising	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6031;"	d
PDM_MODE_EDGE_LeftRising	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6665;"	d
PDM_MODE_EDGE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3952;"	d
PDM_MODE_EDGE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6029;"	d
PDM_MODE_EDGE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6663;"	d
PDM_MODE_EDGE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3951;"	d
PDM_MODE_EDGE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6028;"	d
PDM_MODE_EDGE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6662;"	d
PDM_MODE_OPERATION_Mono	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3960;"	d
PDM_MODE_OPERATION_Mono	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6037;"	d
PDM_MODE_OPERATION_Mono	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6671;"	d
PDM_MODE_OPERATION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3958;"	d
PDM_MODE_OPERATION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6035;"	d
PDM_MODE_OPERATION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6669;"	d
PDM_MODE_OPERATION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3957;"	d
PDM_MODE_OPERATION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6034;"	d
PDM_MODE_OPERATION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6668;"	d
PDM_MODE_OPERATION_Stereo	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3959;"	d
PDM_MODE_OPERATION_Stereo	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6036;"	d
PDM_MODE_OPERATION_Stereo	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6670;"	d
PDM_PDMCLKCTRL_FREQ_1000K	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3943;"	d
PDM_PDMCLKCTRL_FREQ_1000K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6017;"	d
PDM_PDMCLKCTRL_FREQ_1000K	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6654;"	d
PDM_PDMCLKCTRL_FREQ_1067K	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3945;"	d
PDM_PDMCLKCTRL_FREQ_1067K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6019;"	d
PDM_PDMCLKCTRL_FREQ_1067K	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6656;"	d
PDM_PDMCLKCTRL_FREQ_1231K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6020;"	d
PDM_PDMCLKCTRL_FREQ_1280K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6021;"	d
PDM_PDMCLKCTRL_FREQ_1333K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6022;"	d
PDM_PDMCLKCTRL_FREQ_Default	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3944;"	d
PDM_PDMCLKCTRL_FREQ_Default	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6018;"	d
PDM_PDMCLKCTRL_FREQ_Default	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6655;"	d
PDM_PDMCLKCTRL_FREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3942;"	d
PDM_PDMCLKCTRL_FREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6016;"	d
PDM_PDMCLKCTRL_FREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6653;"	d
PDM_PDMCLKCTRL_FREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3941;"	d
PDM_PDMCLKCTRL_FREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6015;"	d
PDM_PDMCLKCTRL_FREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6652;"	d
PDM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	197;"	d
PDM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	254;"	d
PDM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	262;"	d
PDM_PSEL_CLK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3988;"	d
PDM_PSEL_CLK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6074;"	d
PDM_PSEL_CLK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6699;"	d
PDM_PSEL_CLK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3989;"	d
PDM_PSEL_CLK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6075;"	d
PDM_PSEL_CLK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6700;"	d
PDM_PSEL_CLK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3987;"	d
PDM_PSEL_CLK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6073;"	d
PDM_PSEL_CLK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6698;"	d
PDM_PSEL_CLK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3986;"	d
PDM_PSEL_CLK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6072;"	d
PDM_PSEL_CLK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6697;"	d
PDM_PSEL_CLK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3993;"	d
PDM_PSEL_CLK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6083;"	d
PDM_PSEL_CLK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6704;"	d
PDM_PSEL_CLK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3992;"	d
PDM_PSEL_CLK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6082;"	d
PDM_PSEL_CLK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6703;"	d
PDM_PSEL_CLK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6079;"	d
PDM_PSEL_CLK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6078;"	d
PDM_PSEL_DIN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4001;"	d
PDM_PSEL_DIN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6091;"	d
PDM_PSEL_DIN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6712;"	d
PDM_PSEL_DIN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4002;"	d
PDM_PSEL_DIN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6092;"	d
PDM_PSEL_DIN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6713;"	d
PDM_PSEL_DIN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4000;"	d
PDM_PSEL_DIN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6090;"	d
PDM_PSEL_DIN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6711;"	d
PDM_PSEL_DIN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3999;"	d
PDM_PSEL_DIN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6089;"	d
PDM_PSEL_DIN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6710;"	d
PDM_PSEL_DIN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4006;"	d
PDM_PSEL_DIN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6100;"	d
PDM_PSEL_DIN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6717;"	d
PDM_PSEL_DIN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4005;"	d
PDM_PSEL_DIN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6099;"	d
PDM_PSEL_DIN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6716;"	d
PDM_PSEL_DIN_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6096;"	d
PDM_PSEL_DIN_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6095;"	d
PDM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PDM_PSEL_Type;$/;"	t	typeref:struct:__anon253
PDM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PDM_PSEL_Type;$/;"	t	typeref:struct:__anon332
PDM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PDM_PSEL_Type;$/;"	t	typeref:struct:__anon401
PDM_RATIO_RATIO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6064;"	d
PDM_RATIO_RATIO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6063;"	d
PDM_RATIO_RATIO_Ratio64	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6065;"	d
PDM_RATIO_RATIO_Ratio80	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6066;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4020;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6114;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6731;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4019;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6113;"	d
PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6730;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4013;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6107;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6724;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4012;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6106;"	d
PDM_SAMPLE_PTR_SAMPLEPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6723;"	d
PDM_SAMPLE_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PDM_SAMPLE_Type;$/;"	t	typeref:struct:__anon254
PDM_SAMPLE_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PDM_SAMPLE_Type;$/;"	t	typeref:struct:__anon333
PDM_SAMPLE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PDM_SAMPLE_Type;$/;"	t	typeref:struct:__anon402
PDM_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3829;"	d
PDM_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3828;"	d
PDM_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3836;"	d
PDM_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	3835;"	d
PDUSTAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  PDUSTAT;                           \/*!< Payload status                                                        *\/$/;"	m	struct:__anon431
PEER_MANAGER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	51;"	d
PEER_MANAGER_ENABLED	.\app\inc\sdk_config.h	51;"	d
PEER_MANAGER_ENABLED	.\sdk_config.h	51;"	d
PERIPHERAL_RESOURCE_SHARING_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1159;"	d
PERIPHERAL_RESOURCE_SHARING_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	27;"	d
PERIPHERAL_RESOURCE_SHARING_ENABLED	.\app\inc\sdk_config.h	1159;"	d
PERIPHERAL_RESOURCE_SHARING_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	27;"	d
PERIPHERAL_RESOURCE_SHARING_ENABLED	.\sdk_config.h	1159;"	d
PERM	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PERM;                              \/*!< Description cluster[0]: Access permissions for region 0 as defined$/;"	m	struct:__anon403
PERR0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PERR0;                             \/*!< Configuration of peripherals in mpu regions.                          *\/$/;"	m	struct:__anon196
PERREGION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_PERREGION_Type PERREGION[2];                  \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon303
PERREGION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_PERREGION_Type PERREGION[2];                  \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon462
PFR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register *\/$/;"	m	struct:__anon113
PFR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register *\/$/;"	m	struct:__anon131
PFR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PFR[2U];                \/*!< Offset: 0x040 (R\/ )  Processor Feature Register *\/$/;"	m	struct:__anon182
PI	.\CMSIS_4\CMSIS\Include\arm_math.h	334;"	d
PID0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon116
PID0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon134
PID0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon153
PID0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID0;                   \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon185
PID1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon116
PID1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon134
PID1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon153
PID1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID1;                   \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon185
PID2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon116
PID2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon134
PID2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon153
PID2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID2;                   \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon185
PID3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon116
PID3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon134
PID3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon153
PID3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID3;                   \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon185
PID4	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon116
PID4	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon134
PID4	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon153
PID4	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID4;                   \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon185
PID5	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon116
PID5	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon134
PID5	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon153
PID5	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID5;                   \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon185
PID6	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon116
PID6	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon134
PID6	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon153
PID6	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID6;                   \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon185
PID7	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon116
PID7	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon134
PID7	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon153
PID7	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t PID7;                   \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon185
PIN_CNF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PIN_CNF[32];                       \/*!< Configuration of GPIO pins.                                           *\/$/;"	m	struct:__anon222
PIN_CNF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PIN_CNF[32];                       \/*!< Description collection[0]: Configuration of GPIO pins                 *\/$/;"	m	struct:__anon306
PIN_CNF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PIN_CNF[32];                       \/*!< Description collection[0]: Configuration of GPIO pins                 *\/$/;"	m	struct:__anon367
PIN_CNF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PIN_CNF[32];                       \/*!< Description collection[0]: Configuration of GPIO pins                 *\/$/;"	m	struct:__anon467
POFCON	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POFCON;                            \/*!< Power failure configuration.                                          *\/$/;"	m	struct:__anon194
POFCON	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  POFCON;                            \/*!< Power failure comparator configuration                                *\/$/;"	m	struct:__anon271
POFCON	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  POFCON;                            \/*!< Power failure comparator configuration                                *\/$/;"	m	struct:__anon340
POFCON	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  POFCON;                            \/*!< Power failure comparator configuration                                *\/$/;"	m	struct:__anon429
PORT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers *\/$/;"	m	struct:__anon116	typeref:union:__anon116::__anon117
PORT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers *\/$/;"	m	struct:__anon134	typeref:union:__anon134::__anon135
PORT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers *\/$/;"	m	struct:__anon153	typeref:union:__anon153::__anon154
PORT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  }  PORT [32U];                         \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers *\/$/;"	m	struct:__anon185	typeref:union:__anon185::__anon186
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon197
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon198
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon199
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon200
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon201
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon202
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon203
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon204
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon205
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon206
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon207
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon208
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon209
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon210
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon211
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon212
POWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control.                                             *\/$/;"	m	struct:__anon213
POWER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  POWER;                             \/*!< Description cluster[0]: RAM0 power control register                   *\/$/;"	m	struct:__anon227
POWER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control                                              *\/$/;"	m	struct:__anon273
POWER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  POWER;                             \/*!< Description cluster[0]: RAM0 power control register                   *\/$/;"	m	struct:__anon310
POWER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control                                              *\/$/;"	m	struct:__anon342
POWER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  POWER;                             \/*!< Description cluster[0]: RAM0 power control register                   *\/$/;"	m	struct:__anon372
POWER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  POWER;                             \/*!< Peripheral power control                                              *\/$/;"	m	struct:__anon431
POWERCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  POWERCLR;                          \/*!< Description cluster[0]: RAM0 power control clear register             *\/$/;"	m	struct:__anon227
POWERCLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  POWERCLR;                          \/*!< Description cluster[0]: RAM0 power control clear register             *\/$/;"	m	struct:__anon310
POWERCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  POWERCLR;                          \/*!< Description cluster[0]: RAM0 power control clear register             *\/$/;"	m	struct:__anon372
POWERSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  POWERSET;                          \/*!< Description cluster[0]: RAM0 power control set register               *\/$/;"	m	struct:__anon227
POWERSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  POWERSET;                          \/*!< Description cluster[0]: RAM0 power control set register               *\/$/;"	m	struct:__anon310
POWERSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  POWERSET;                          \/*!< Description cluster[0]: RAM0 power control set register               *\/$/;"	m	struct:__anon372
POWER_CLOCK_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^POWER_CLOCK_IRQHandler$/;"	l
POWER_CLOCK_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^POWER_CLOCK_IRQHandler$/;"	l
POWER_CLOCK_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^POWER_CLOCK_IRQHandler$/;"	l
POWER_CLOCK_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^POWER_CLOCK_IRQHandler:$/;"	l
POWER_CLOCK_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  POWER_CLOCK_IRQn              =   0,              \/*!<   0  POWER_CLOCK                                                      *\/$/;"	e	enum:__anon191
POWER_CLOCK_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  POWER_CLOCK_IRQn              =   0,              \/*!<   0  POWER_CLOCK                                                      *\/$/;"	e	enum:__anon223
POWER_CLOCK_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  POWER_CLOCK_IRQn              =   0,              \/*!<   0  POWER_CLOCK                                                      *\/$/;"	e	enum:__anon307
POWER_CLOCK_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  POWER_CLOCK_IRQn              =   0,              \/*!<   0  POWER_CLOCK                                                      *\/$/;"	e	enum:__anon368
POWER_CONFIG_DEFAULT_DCDCEN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1243;"	d
POWER_CONFIG_DEFAULT_DCDCEN	.\app\inc\sdk_config.h	1243;"	d
POWER_CONFIG_DEFAULT_DCDCEN	.\sdk_config.h	1243;"	d
POWER_CONFIG_DEFAULT_DCDCENHV	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1252;"	d
POWER_CONFIG_DEFAULT_DCDCENHV	.\app\inc\sdk_config.h	1252;"	d
POWER_CONFIG_DEFAULT_DCDCENHV	.\sdk_config.h	1252;"	d
POWER_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1234;"	d
POWER_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1234;"	d
POWER_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1234;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	39;"	d
POWER_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	39;"	d
POWER_DCDCEN0_DCDCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6391;"	d
POWER_DCDCEN0_DCDCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6392;"	d
POWER_DCDCEN0_DCDCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6390;"	d
POWER_DCDCEN0_DCDCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6389;"	d
POWER_DCDCEN_DCDCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3241;"	d
POWER_DCDCEN_DCDCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4201;"	d
POWER_DCDCEN_DCDCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6382;"	d
POWER_DCDCEN_DCDCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6970;"	d
POWER_DCDCEN_DCDCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3242;"	d
POWER_DCDCEN_DCDCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4202;"	d
POWER_DCDCEN_DCDCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6383;"	d
POWER_DCDCEN_DCDCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6971;"	d
POWER_DCDCEN_DCDCEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3240;"	d
POWER_DCDCEN_DCDCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4200;"	d
POWER_DCDCEN_DCDCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6381;"	d
POWER_DCDCEN_DCDCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6969;"	d
POWER_DCDCEN_DCDCEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3239;"	d
POWER_DCDCEN_DCDCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4199;"	d
POWER_DCDCEN_DCDCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6380;"	d
POWER_DCDCEN_DCDCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6968;"	d
POWER_DCDCFORCE_FORCEOFF_Force	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3257;"	d
POWER_DCDCFORCE_FORCEOFF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3255;"	d
POWER_DCDCFORCE_FORCEOFF_NoForce	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3256;"	d
POWER_DCDCFORCE_FORCEOFF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3254;"	d
POWER_DCDCFORCE_FORCEON_Force	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3251;"	d
POWER_DCDCFORCE_FORCEON_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3249;"	d
POWER_DCDCFORCE_FORCEON_NoForce	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3250;"	d
POWER_DCDCFORCE_FORCEON_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3248;"	d
POWER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1221;"	d
POWER_ENABLED	.\app\inc\sdk_config.h	1221;"	d
POWER_ENABLED	.\sdk_config.h	1221;"	d
POWER_EVENTS_POFWARN_EVENTS_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4045;"	d
POWER_EVENTS_POFWARN_EVENTS_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4044;"	d
POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4052;"	d
POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4051;"	d
POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4059;"	d
POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4058;"	d
POWER_FEATURE_RAMON_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	41;"	d
POWER_FEATURE_RAMON_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	41;"	d
POWER_FEATURE_RAMON_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	41;"	d
POWER_FEATURE_RAMON_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	41;"	d
POWER_FEATURE_RAMON_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	41;"	d
POWER_FEATURE_RAM_REGISTERS_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	42;"	d
POWER_FEATURE_RAM_REGISTERS_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	42;"	d
POWER_FEATURE_RAM_REGISTERS_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	42;"	d
POWER_FEATURE_RAM_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	41;"	d
POWER_FEATURE_RAM_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	41;"	d
POWER_FEATURE_RAM_REGISTERS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	41;"	d
POWER_FEATURE_VDDH_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	44;"	d
POWER_GPREGRET2_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4193;"	d
POWER_GPREGRET2_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6374;"	d
POWER_GPREGRET2_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6908;"	d
POWER_GPREGRET2_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4192;"	d
POWER_GPREGRET2_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6373;"	d
POWER_GPREGRET2_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6907;"	d
POWER_GPREGRET_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3170;"	d
POWER_GPREGRET_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4186;"	d
POWER_GPREGRET_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6367;"	d
POWER_GPREGRET_GPREGRET_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6901;"	d
POWER_GPREGRET_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3169;"	d
POWER_GPREGRET_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4185;"	d
POWER_GPREGRET_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6366;"	d
POWER_GPREGRET_GPREGRET_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6900;"	d
POWER_INTENCLR_POFWARN_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3066;"	d
POWER_INTENCLR_POFWARN_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4107;"	d
POWER_INTENCLR_POFWARN_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6208;"	d
POWER_INTENCLR_POFWARN_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6783;"	d
POWER_INTENCLR_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3064;"	d
POWER_INTENCLR_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4105;"	d
POWER_INTENCLR_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6206;"	d
POWER_INTENCLR_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6781;"	d
POWER_INTENCLR_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3065;"	d
POWER_INTENCLR_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4106;"	d
POWER_INTENCLR_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6207;"	d
POWER_INTENCLR_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6782;"	d
POWER_INTENCLR_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3063;"	d
POWER_INTENCLR_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4104;"	d
POWER_INTENCLR_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6205;"	d
POWER_INTENCLR_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6780;"	d
POWER_INTENCLR_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3062;"	d
POWER_INTENCLR_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4103;"	d
POWER_INTENCLR_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6204;"	d
POWER_INTENCLR_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6779;"	d
POWER_INTENCLR_SLEEPENTER_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4100;"	d
POWER_INTENCLR_SLEEPENTER_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6201;"	d
POWER_INTENCLR_SLEEPENTER_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6776;"	d
POWER_INTENCLR_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4098;"	d
POWER_INTENCLR_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6199;"	d
POWER_INTENCLR_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6774;"	d
POWER_INTENCLR_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4099;"	d
POWER_INTENCLR_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6200;"	d
POWER_INTENCLR_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6775;"	d
POWER_INTENCLR_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4097;"	d
POWER_INTENCLR_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6198;"	d
POWER_INTENCLR_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6773;"	d
POWER_INTENCLR_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4096;"	d
POWER_INTENCLR_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6197;"	d
POWER_INTENCLR_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6772;"	d
POWER_INTENCLR_SLEEPEXIT_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4093;"	d
POWER_INTENCLR_SLEEPEXIT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6194;"	d
POWER_INTENCLR_SLEEPEXIT_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6769;"	d
POWER_INTENCLR_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4091;"	d
POWER_INTENCLR_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6192;"	d
POWER_INTENCLR_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6767;"	d
POWER_INTENCLR_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4092;"	d
POWER_INTENCLR_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6193;"	d
POWER_INTENCLR_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6768;"	d
POWER_INTENCLR_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4090;"	d
POWER_INTENCLR_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6191;"	d
POWER_INTENCLR_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6766;"	d
POWER_INTENCLR_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4089;"	d
POWER_INTENCLR_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6190;"	d
POWER_INTENCLR_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6765;"	d
POWER_INTENCLR_USBDETECTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6187;"	d
POWER_INTENCLR_USBDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6185;"	d
POWER_INTENCLR_USBDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6186;"	d
POWER_INTENCLR_USBDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6184;"	d
POWER_INTENCLR_USBDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6183;"	d
POWER_INTENCLR_USBPWRRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6173;"	d
POWER_INTENCLR_USBPWRRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6171;"	d
POWER_INTENCLR_USBPWRRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6172;"	d
POWER_INTENCLR_USBPWRRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6170;"	d
POWER_INTENCLR_USBPWRRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6169;"	d
POWER_INTENCLR_USBREMOVED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6180;"	d
POWER_INTENCLR_USBREMOVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6178;"	d
POWER_INTENCLR_USBREMOVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6179;"	d
POWER_INTENCLR_USBREMOVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6177;"	d
POWER_INTENCLR_USBREMOVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6176;"	d
POWER_INTENSET_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3054;"	d
POWER_INTENSET_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4081;"	d
POWER_INTENSET_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6161;"	d
POWER_INTENSET_POFWARN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6757;"	d
POWER_INTENSET_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3055;"	d
POWER_INTENSET_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4082;"	d
POWER_INTENSET_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6162;"	d
POWER_INTENSET_POFWARN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6758;"	d
POWER_INTENSET_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3053;"	d
POWER_INTENSET_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4080;"	d
POWER_INTENSET_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6160;"	d
POWER_INTENSET_POFWARN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6756;"	d
POWER_INTENSET_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3052;"	d
POWER_INTENSET_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4079;"	d
POWER_INTENSET_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6159;"	d
POWER_INTENSET_POFWARN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6755;"	d
POWER_INTENSET_POFWARN_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3056;"	d
POWER_INTENSET_POFWARN_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4083;"	d
POWER_INTENSET_POFWARN_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6163;"	d
POWER_INTENSET_POFWARN_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6759;"	d
POWER_INTENSET_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4074;"	d
POWER_INTENSET_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6154;"	d
POWER_INTENSET_SLEEPENTER_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6750;"	d
POWER_INTENSET_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4075;"	d
POWER_INTENSET_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6155;"	d
POWER_INTENSET_SLEEPENTER_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6751;"	d
POWER_INTENSET_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4073;"	d
POWER_INTENSET_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6153;"	d
POWER_INTENSET_SLEEPENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6749;"	d
POWER_INTENSET_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4072;"	d
POWER_INTENSET_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6152;"	d
POWER_INTENSET_SLEEPENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6748;"	d
POWER_INTENSET_SLEEPENTER_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4076;"	d
POWER_INTENSET_SLEEPENTER_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6156;"	d
POWER_INTENSET_SLEEPENTER_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6752;"	d
POWER_INTENSET_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4067;"	d
POWER_INTENSET_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6147;"	d
POWER_INTENSET_SLEEPEXIT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6743;"	d
POWER_INTENSET_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4068;"	d
POWER_INTENSET_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6148;"	d
POWER_INTENSET_SLEEPEXIT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6744;"	d
POWER_INTENSET_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4066;"	d
POWER_INTENSET_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6146;"	d
POWER_INTENSET_SLEEPEXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6742;"	d
POWER_INTENSET_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4065;"	d
POWER_INTENSET_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6145;"	d
POWER_INTENSET_SLEEPEXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6741;"	d
POWER_INTENSET_SLEEPEXIT_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4069;"	d
POWER_INTENSET_SLEEPEXIT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6149;"	d
POWER_INTENSET_SLEEPEXIT_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6745;"	d
POWER_INTENSET_USBDETECTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6140;"	d
POWER_INTENSET_USBDETECTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6141;"	d
POWER_INTENSET_USBDETECTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6139;"	d
POWER_INTENSET_USBDETECTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6138;"	d
POWER_INTENSET_USBDETECTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6142;"	d
POWER_INTENSET_USBPWRRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6126;"	d
POWER_INTENSET_USBPWRRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6127;"	d
POWER_INTENSET_USBPWRRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6125;"	d
POWER_INTENSET_USBPWRRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6124;"	d
POWER_INTENSET_USBPWRRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6128;"	d
POWER_INTENSET_USBREMOVED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6133;"	d
POWER_INTENSET_USBREMOVED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6134;"	d
POWER_INTENSET_USBREMOVED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6132;"	d
POWER_INTENSET_USBREMOVED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6131;"	d
POWER_INTENSET_USBREMOVED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6135;"	d
POWER_MAINREGSTATUS_MAINREGSTATUS_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6401;"	d
POWER_MAINREGSTATUS_MAINREGSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6399;"	d
POWER_MAINREGSTATUS_MAINREGSTATUS_Normal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6400;"	d
POWER_MAINREGSTATUS_MAINREGSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6398;"	d
POWER_POFCON_POF_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3162;"	d
POWER_POFCON_POF_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4178;"	d
POWER_POFCON_POF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6359;"	d
POWER_POFCON_POF_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6893;"	d
POWER_POFCON_POF_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3163;"	d
POWER_POFCON_POF_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4179;"	d
POWER_POFCON_POF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6360;"	d
POWER_POFCON_POF_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6894;"	d
POWER_POFCON_POF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3161;"	d
POWER_POFCON_POF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4177;"	d
POWER_POFCON_POF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6358;"	d
POWER_POFCON_POF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6892;"	d
POWER_POFCON_POF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3160;"	d
POWER_POFCON_POF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4176;"	d
POWER_POFCON_POF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6357;"	d
POWER_POFCON_POF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6891;"	d
POWER_POFCON_THRESHOLDVDDH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6322;"	d
POWER_POFCON_THRESHOLDVDDH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6321;"	d
POWER_POFCON_THRESHOLDVDDH_V27	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6323;"	d
POWER_POFCON_THRESHOLDVDDH_V28	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6324;"	d
POWER_POFCON_THRESHOLDVDDH_V29	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6325;"	d
POWER_POFCON_THRESHOLDVDDH_V30	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6326;"	d
POWER_POFCON_THRESHOLDVDDH_V31	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6327;"	d
POWER_POFCON_THRESHOLDVDDH_V32	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6328;"	d
POWER_POFCON_THRESHOLDVDDH_V33	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6329;"	d
POWER_POFCON_THRESHOLDVDDH_V34	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6330;"	d
POWER_POFCON_THRESHOLDVDDH_V35	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6331;"	d
POWER_POFCON_THRESHOLDVDDH_V36	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6332;"	d
POWER_POFCON_THRESHOLDVDDH_V37	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6333;"	d
POWER_POFCON_THRESHOLDVDDH_V38	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6334;"	d
POWER_POFCON_THRESHOLDVDDH_V39	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6335;"	d
POWER_POFCON_THRESHOLDVDDH_V40	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6336;"	d
POWER_POFCON_THRESHOLDVDDH_V41	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6337;"	d
POWER_POFCON_THRESHOLDVDDH_V42	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6338;"	d
POWER_POFCON_THRESHOLD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3153;"	d
POWER_POFCON_THRESHOLD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4161;"	d
POWER_POFCON_THRESHOLD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6342;"	d
POWER_POFCON_THRESHOLD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6876;"	d
POWER_POFCON_THRESHOLD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3152;"	d
POWER_POFCON_THRESHOLD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4160;"	d
POWER_POFCON_THRESHOLD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6341;"	d
POWER_POFCON_THRESHOLD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6875;"	d
POWER_POFCON_THRESHOLD_V17	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4162;"	d
POWER_POFCON_THRESHOLD_V17	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6343;"	d
POWER_POFCON_THRESHOLD_V17	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6877;"	d
POWER_POFCON_THRESHOLD_V18	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4163;"	d
POWER_POFCON_THRESHOLD_V18	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6344;"	d
POWER_POFCON_THRESHOLD_V18	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6878;"	d
POWER_POFCON_THRESHOLD_V19	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4164;"	d
POWER_POFCON_THRESHOLD_V19	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6345;"	d
POWER_POFCON_THRESHOLD_V19	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6879;"	d
POWER_POFCON_THRESHOLD_V20	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4165;"	d
POWER_POFCON_THRESHOLD_V20	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6346;"	d
POWER_POFCON_THRESHOLD_V20	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6880;"	d
POWER_POFCON_THRESHOLD_V21	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3154;"	d
POWER_POFCON_THRESHOLD_V21	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4166;"	d
POWER_POFCON_THRESHOLD_V21	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6347;"	d
POWER_POFCON_THRESHOLD_V21	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6881;"	d
POWER_POFCON_THRESHOLD_V22	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4167;"	d
POWER_POFCON_THRESHOLD_V22	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6348;"	d
POWER_POFCON_THRESHOLD_V22	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6882;"	d
POWER_POFCON_THRESHOLD_V23	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3155;"	d
POWER_POFCON_THRESHOLD_V23	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4168;"	d
POWER_POFCON_THRESHOLD_V23	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6349;"	d
POWER_POFCON_THRESHOLD_V23	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6883;"	d
POWER_POFCON_THRESHOLD_V24	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4169;"	d
POWER_POFCON_THRESHOLD_V24	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6350;"	d
POWER_POFCON_THRESHOLD_V24	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6884;"	d
POWER_POFCON_THRESHOLD_V25	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3156;"	d
POWER_POFCON_THRESHOLD_V25	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4170;"	d
POWER_POFCON_THRESHOLD_V25	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6351;"	d
POWER_POFCON_THRESHOLD_V25	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6885;"	d
POWER_POFCON_THRESHOLD_V26	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4171;"	d
POWER_POFCON_THRESHOLD_V26	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6352;"	d
POWER_POFCON_THRESHOLD_V26	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6886;"	d
POWER_POFCON_THRESHOLD_V27	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3157;"	d
POWER_POFCON_THRESHOLD_V27	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4172;"	d
POWER_POFCON_THRESHOLD_V27	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6353;"	d
POWER_POFCON_THRESHOLD_V27	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6887;"	d
POWER_POFCON_THRESHOLD_V28	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4173;"	d
POWER_POFCON_THRESHOLD_V28	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6354;"	d
POWER_POFCON_THRESHOLD_V28	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6888;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	38;"	d
POWER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	38;"	d
POWER_RAMONB_OFFRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3219;"	d
POWER_RAMONB_OFFRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6948;"	d
POWER_RAMONB_OFFRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3218;"	d
POWER_RAMONB_OFFRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6947;"	d
POWER_RAMONB_OFFRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3220;"	d
POWER_RAMONB_OFFRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6949;"	d
POWER_RAMONB_OFFRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3221;"	d
POWER_RAMONB_OFFRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6950;"	d
POWER_RAMONB_OFFRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3213;"	d
POWER_RAMONB_OFFRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6942;"	d
POWER_RAMONB_OFFRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3212;"	d
POWER_RAMONB_OFFRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6941;"	d
POWER_RAMONB_OFFRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3214;"	d
POWER_RAMONB_OFFRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6943;"	d
POWER_RAMONB_OFFRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3215;"	d
POWER_RAMONB_OFFRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6944;"	d
POWER_RAMONB_ONRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3231;"	d
POWER_RAMONB_ONRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6960;"	d
POWER_RAMONB_ONRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3230;"	d
POWER_RAMONB_ONRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6959;"	d
POWER_RAMONB_ONRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3232;"	d
POWER_RAMONB_ONRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6961;"	d
POWER_RAMONB_ONRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3233;"	d
POWER_RAMONB_ONRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6962;"	d
POWER_RAMONB_ONRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3225;"	d
POWER_RAMONB_ONRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6954;"	d
POWER_RAMONB_ONRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3224;"	d
POWER_RAMONB_ONRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6953;"	d
POWER_RAMONB_ONRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3226;"	d
POWER_RAMONB_ONRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6955;"	d
POWER_RAMONB_ONRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3227;"	d
POWER_RAMONB_ONRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6956;"	d
POWER_RAMON_OFFRAM0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3183;"	d
POWER_RAMON_OFFRAM0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6921;"	d
POWER_RAMON_OFFRAM0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3182;"	d
POWER_RAMON_OFFRAM0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6920;"	d
POWER_RAMON_OFFRAM0_RAM0Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3184;"	d
POWER_RAMON_OFFRAM0_RAM0Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6922;"	d
POWER_RAMON_OFFRAM0_RAM0On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3185;"	d
POWER_RAMON_OFFRAM0_RAM0On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6923;"	d
POWER_RAMON_OFFRAM1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3177;"	d
POWER_RAMON_OFFRAM1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6915;"	d
POWER_RAMON_OFFRAM1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3176;"	d
POWER_RAMON_OFFRAM1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6914;"	d
POWER_RAMON_OFFRAM1_RAM1Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3178;"	d
POWER_RAMON_OFFRAM1_RAM1Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6916;"	d
POWER_RAMON_OFFRAM1_RAM1On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3179;"	d
POWER_RAMON_OFFRAM1_RAM1On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6917;"	d
POWER_RAMON_OFFRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	72;"	d
POWER_RAMON_OFFRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	71;"	d
POWER_RAMON_OFFRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	73;"	d
POWER_RAMON_OFFRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	74;"	d
POWER_RAMON_OFFRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	67;"	d
POWER_RAMON_OFFRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	66;"	d
POWER_RAMON_OFFRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	68;"	d
POWER_RAMON_OFFRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	69;"	d
POWER_RAMON_ONRAM0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3195;"	d
POWER_RAMON_ONRAM0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6933;"	d
POWER_RAMON_ONRAM0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3194;"	d
POWER_RAMON_ONRAM0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6932;"	d
POWER_RAMON_ONRAM0_RAM0Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3196;"	d
POWER_RAMON_ONRAM0_RAM0Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6934;"	d
POWER_RAMON_ONRAM0_RAM0On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3197;"	d
POWER_RAMON_ONRAM0_RAM0On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6935;"	d
POWER_RAMON_ONRAM1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3189;"	d
POWER_RAMON_ONRAM1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6927;"	d
POWER_RAMON_ONRAM1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3188;"	d
POWER_RAMON_ONRAM1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6926;"	d
POWER_RAMON_ONRAM1_RAM1Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3190;"	d
POWER_RAMON_ONRAM1_RAM1Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6928;"	d
POWER_RAMON_ONRAM1_RAM1On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3191;"	d
POWER_RAMON_ONRAM1_RAM1On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6929;"	d
POWER_RAMON_ONRAM2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	82;"	d
POWER_RAMON_ONRAM2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	81;"	d
POWER_RAMON_ONRAM2_RAM2Off	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	83;"	d
POWER_RAMON_ONRAM2_RAM2On	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	84;"	d
POWER_RAMON_ONRAM3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	77;"	d
POWER_RAMON_ONRAM3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	76;"	d
POWER_RAMON_ONRAM3_RAM3Off	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	78;"	d
POWER_RAMON_ONRAM3_RAM3On	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	79;"	d
POWER_RAMSTATUS_RAMBLOCK0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3136;"	d
POWER_RAMSTATUS_RAMBLOCK0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6290;"	d
POWER_RAMSTATUS_RAMBLOCK0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6859;"	d
POWER_RAMSTATUS_RAMBLOCK0_Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3137;"	d
POWER_RAMSTATUS_RAMBLOCK0_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6291;"	d
POWER_RAMSTATUS_RAMBLOCK0_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6860;"	d
POWER_RAMSTATUS_RAMBLOCK0_On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3138;"	d
POWER_RAMSTATUS_RAMBLOCK0_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6292;"	d
POWER_RAMSTATUS_RAMBLOCK0_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6861;"	d
POWER_RAMSTATUS_RAMBLOCK0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3135;"	d
POWER_RAMSTATUS_RAMBLOCK0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6289;"	d
POWER_RAMSTATUS_RAMBLOCK0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6858;"	d
POWER_RAMSTATUS_RAMBLOCK1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3130;"	d
POWER_RAMSTATUS_RAMBLOCK1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6284;"	d
POWER_RAMSTATUS_RAMBLOCK1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6853;"	d
POWER_RAMSTATUS_RAMBLOCK1_Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3131;"	d
POWER_RAMSTATUS_RAMBLOCK1_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6285;"	d
POWER_RAMSTATUS_RAMBLOCK1_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6854;"	d
POWER_RAMSTATUS_RAMBLOCK1_On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3132;"	d
POWER_RAMSTATUS_RAMBLOCK1_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6286;"	d
POWER_RAMSTATUS_RAMBLOCK1_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6855;"	d
POWER_RAMSTATUS_RAMBLOCK1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3129;"	d
POWER_RAMSTATUS_RAMBLOCK1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6283;"	d
POWER_RAMSTATUS_RAMBLOCK1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6852;"	d
POWER_RAMSTATUS_RAMBLOCK2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3124;"	d
POWER_RAMSTATUS_RAMBLOCK2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6278;"	d
POWER_RAMSTATUS_RAMBLOCK2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6847;"	d
POWER_RAMSTATUS_RAMBLOCK2_Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3125;"	d
POWER_RAMSTATUS_RAMBLOCK2_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6279;"	d
POWER_RAMSTATUS_RAMBLOCK2_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6848;"	d
POWER_RAMSTATUS_RAMBLOCK2_On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3126;"	d
POWER_RAMSTATUS_RAMBLOCK2_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6280;"	d
POWER_RAMSTATUS_RAMBLOCK2_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6849;"	d
POWER_RAMSTATUS_RAMBLOCK2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3123;"	d
POWER_RAMSTATUS_RAMBLOCK2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6277;"	d
POWER_RAMSTATUS_RAMBLOCK2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6846;"	d
POWER_RAMSTATUS_RAMBLOCK3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3118;"	d
POWER_RAMSTATUS_RAMBLOCK3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6272;"	d
POWER_RAMSTATUS_RAMBLOCK3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6841;"	d
POWER_RAMSTATUS_RAMBLOCK3_Off	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3119;"	d
POWER_RAMSTATUS_RAMBLOCK3_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6273;"	d
POWER_RAMSTATUS_RAMBLOCK3_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6842;"	d
POWER_RAMSTATUS_RAMBLOCK3_On	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3120;"	d
POWER_RAMSTATUS_RAMBLOCK3_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6274;"	d
POWER_RAMSTATUS_RAMBLOCK3_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6843;"	d
POWER_RAMSTATUS_RAMBLOCK3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3117;"	d
POWER_RAMSTATUS_RAMBLOCK3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6271;"	d
POWER_RAMSTATUS_RAMBLOCK3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6840;"	d
POWER_RAM_POWERCLR_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4274;"	d
POWER_RAM_POWERCLR_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6921;"	d
POWER_RAM_POWERCLR_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7043;"	d
POWER_RAM_POWERCLR_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4275;"	d
POWER_RAM_POWERCLR_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6922;"	d
POWER_RAM_POWERCLR_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7044;"	d
POWER_RAM_POWERCLR_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4273;"	d
POWER_RAM_POWERCLR_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6920;"	d
POWER_RAM_POWERCLR_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7042;"	d
POWER_RAM_POWERCLR_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4264;"	d
POWER_RAM_POWERCLR_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6841;"	d
POWER_RAM_POWERCLR_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7033;"	d
POWER_RAM_POWERCLR_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4265;"	d
POWER_RAM_POWERCLR_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6842;"	d
POWER_RAM_POWERCLR_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7034;"	d
POWER_RAM_POWERCLR_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4263;"	d
POWER_RAM_POWERCLR_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6840;"	d
POWER_RAM_POWERCLR_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7032;"	d
POWER_RAM_POWERCLR_S10POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6871;"	d
POWER_RAM_POWERCLR_S10POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6872;"	d
POWER_RAM_POWERCLR_S10POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6870;"	d
POWER_RAM_POWERCLR_S10RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6791;"	d
POWER_RAM_POWERCLR_S10RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6792;"	d
POWER_RAM_POWERCLR_S10RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6790;"	d
POWER_RAM_POWERCLR_S11POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6866;"	d
POWER_RAM_POWERCLR_S11POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6867;"	d
POWER_RAM_POWERCLR_S11POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6865;"	d
POWER_RAM_POWERCLR_S11RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6786;"	d
POWER_RAM_POWERCLR_S11RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6787;"	d
POWER_RAM_POWERCLR_S11RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6785;"	d
POWER_RAM_POWERCLR_S12POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6861;"	d
POWER_RAM_POWERCLR_S12POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6862;"	d
POWER_RAM_POWERCLR_S12POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6860;"	d
POWER_RAM_POWERCLR_S12RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6781;"	d
POWER_RAM_POWERCLR_S12RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6782;"	d
POWER_RAM_POWERCLR_S12RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6780;"	d
POWER_RAM_POWERCLR_S13POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6856;"	d
POWER_RAM_POWERCLR_S13POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6857;"	d
POWER_RAM_POWERCLR_S13POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6855;"	d
POWER_RAM_POWERCLR_S13RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6776;"	d
POWER_RAM_POWERCLR_S13RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6777;"	d
POWER_RAM_POWERCLR_S13RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6775;"	d
POWER_RAM_POWERCLR_S14POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6851;"	d
POWER_RAM_POWERCLR_S14POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6852;"	d
POWER_RAM_POWERCLR_S14POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6850;"	d
POWER_RAM_POWERCLR_S14RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6771;"	d
POWER_RAM_POWERCLR_S14RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6772;"	d
POWER_RAM_POWERCLR_S14RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6770;"	d
POWER_RAM_POWERCLR_S15POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6846;"	d
POWER_RAM_POWERCLR_S15POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6847;"	d
POWER_RAM_POWERCLR_S15POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6845;"	d
POWER_RAM_POWERCLR_S15RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6766;"	d
POWER_RAM_POWERCLR_S15RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6767;"	d
POWER_RAM_POWERCLR_S15RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6765;"	d
POWER_RAM_POWERCLR_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4269;"	d
POWER_RAM_POWERCLR_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6916;"	d
POWER_RAM_POWERCLR_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7038;"	d
POWER_RAM_POWERCLR_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4270;"	d
POWER_RAM_POWERCLR_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6917;"	d
POWER_RAM_POWERCLR_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7039;"	d
POWER_RAM_POWERCLR_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4268;"	d
POWER_RAM_POWERCLR_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6915;"	d
POWER_RAM_POWERCLR_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7037;"	d
POWER_RAM_POWERCLR_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4259;"	d
POWER_RAM_POWERCLR_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6836;"	d
POWER_RAM_POWERCLR_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7028;"	d
POWER_RAM_POWERCLR_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4260;"	d
POWER_RAM_POWERCLR_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6837;"	d
POWER_RAM_POWERCLR_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7029;"	d
POWER_RAM_POWERCLR_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4258;"	d
POWER_RAM_POWERCLR_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6835;"	d
POWER_RAM_POWERCLR_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7027;"	d
POWER_RAM_POWERCLR_S2POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6911;"	d
POWER_RAM_POWERCLR_S2POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6912;"	d
POWER_RAM_POWERCLR_S2POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6910;"	d
POWER_RAM_POWERCLR_S2RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6831;"	d
POWER_RAM_POWERCLR_S2RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6832;"	d
POWER_RAM_POWERCLR_S2RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6830;"	d
POWER_RAM_POWERCLR_S3POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6906;"	d
POWER_RAM_POWERCLR_S3POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6907;"	d
POWER_RAM_POWERCLR_S3POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6905;"	d
POWER_RAM_POWERCLR_S3RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6826;"	d
POWER_RAM_POWERCLR_S3RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6827;"	d
POWER_RAM_POWERCLR_S3RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6825;"	d
POWER_RAM_POWERCLR_S4POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6901;"	d
POWER_RAM_POWERCLR_S4POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6902;"	d
POWER_RAM_POWERCLR_S4POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6900;"	d
POWER_RAM_POWERCLR_S4RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6821;"	d
POWER_RAM_POWERCLR_S4RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6822;"	d
POWER_RAM_POWERCLR_S4RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6820;"	d
POWER_RAM_POWERCLR_S5POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6896;"	d
POWER_RAM_POWERCLR_S5POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6897;"	d
POWER_RAM_POWERCLR_S5POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6895;"	d
POWER_RAM_POWERCLR_S5RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6816;"	d
POWER_RAM_POWERCLR_S5RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6817;"	d
POWER_RAM_POWERCLR_S5RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6815;"	d
POWER_RAM_POWERCLR_S6POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6891;"	d
POWER_RAM_POWERCLR_S6POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6892;"	d
POWER_RAM_POWERCLR_S6POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6890;"	d
POWER_RAM_POWERCLR_S6RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6811;"	d
POWER_RAM_POWERCLR_S6RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6812;"	d
POWER_RAM_POWERCLR_S6RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6810;"	d
POWER_RAM_POWERCLR_S7POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6886;"	d
POWER_RAM_POWERCLR_S7POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6887;"	d
POWER_RAM_POWERCLR_S7POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6885;"	d
POWER_RAM_POWERCLR_S7RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6806;"	d
POWER_RAM_POWERCLR_S7RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6807;"	d
POWER_RAM_POWERCLR_S7RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6805;"	d
POWER_RAM_POWERCLR_S8POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6881;"	d
POWER_RAM_POWERCLR_S8POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6882;"	d
POWER_RAM_POWERCLR_S8POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6880;"	d
POWER_RAM_POWERCLR_S8RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6801;"	d
POWER_RAM_POWERCLR_S8RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6802;"	d
POWER_RAM_POWERCLR_S8RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6800;"	d
POWER_RAM_POWERCLR_S9POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6876;"	d
POWER_RAM_POWERCLR_S9POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6877;"	d
POWER_RAM_POWERCLR_S9POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6875;"	d
POWER_RAM_POWERCLR_S9RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6796;"	d
POWER_RAM_POWERCLR_S9RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6797;"	d
POWER_RAM_POWERCLR_S9RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6795;"	d
POWER_RAM_POWERSET_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4251;"	d
POWER_RAM_POWERSET_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6758;"	d
POWER_RAM_POWERSET_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7020;"	d
POWER_RAM_POWERSET_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4252;"	d
POWER_RAM_POWERSET_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6759;"	d
POWER_RAM_POWERSET_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7021;"	d
POWER_RAM_POWERSET_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4250;"	d
POWER_RAM_POWERSET_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6757;"	d
POWER_RAM_POWERSET_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7019;"	d
POWER_RAM_POWERSET_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4241;"	d
POWER_RAM_POWERSET_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6678;"	d
POWER_RAM_POWERSET_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7010;"	d
POWER_RAM_POWERSET_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4242;"	d
POWER_RAM_POWERSET_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6679;"	d
POWER_RAM_POWERSET_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7011;"	d
POWER_RAM_POWERSET_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4240;"	d
POWER_RAM_POWERSET_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6677;"	d
POWER_RAM_POWERSET_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7009;"	d
POWER_RAM_POWERSET_S10POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6708;"	d
POWER_RAM_POWERSET_S10POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6709;"	d
POWER_RAM_POWERSET_S10POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6707;"	d
POWER_RAM_POWERSET_S10RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6628;"	d
POWER_RAM_POWERSET_S10RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6629;"	d
POWER_RAM_POWERSET_S10RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6627;"	d
POWER_RAM_POWERSET_S11POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6703;"	d
POWER_RAM_POWERSET_S11POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6704;"	d
POWER_RAM_POWERSET_S11POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6702;"	d
POWER_RAM_POWERSET_S11RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6623;"	d
POWER_RAM_POWERSET_S11RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6624;"	d
POWER_RAM_POWERSET_S11RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6622;"	d
POWER_RAM_POWERSET_S12POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6698;"	d
POWER_RAM_POWERSET_S12POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6699;"	d
POWER_RAM_POWERSET_S12POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6697;"	d
POWER_RAM_POWERSET_S12RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6618;"	d
POWER_RAM_POWERSET_S12RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6619;"	d
POWER_RAM_POWERSET_S12RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6617;"	d
POWER_RAM_POWERSET_S13POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6693;"	d
POWER_RAM_POWERSET_S13POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6694;"	d
POWER_RAM_POWERSET_S13POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6692;"	d
POWER_RAM_POWERSET_S13RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6613;"	d
POWER_RAM_POWERSET_S13RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6614;"	d
POWER_RAM_POWERSET_S13RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6612;"	d
POWER_RAM_POWERSET_S14POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6688;"	d
POWER_RAM_POWERSET_S14POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6689;"	d
POWER_RAM_POWERSET_S14POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6687;"	d
POWER_RAM_POWERSET_S14RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6608;"	d
POWER_RAM_POWERSET_S14RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6609;"	d
POWER_RAM_POWERSET_S14RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6607;"	d
POWER_RAM_POWERSET_S15POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6683;"	d
POWER_RAM_POWERSET_S15POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6684;"	d
POWER_RAM_POWERSET_S15POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6682;"	d
POWER_RAM_POWERSET_S15RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6603;"	d
POWER_RAM_POWERSET_S15RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6604;"	d
POWER_RAM_POWERSET_S15RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6602;"	d
POWER_RAM_POWERSET_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4246;"	d
POWER_RAM_POWERSET_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6753;"	d
POWER_RAM_POWERSET_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7015;"	d
POWER_RAM_POWERSET_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4247;"	d
POWER_RAM_POWERSET_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6754;"	d
POWER_RAM_POWERSET_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7016;"	d
POWER_RAM_POWERSET_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4245;"	d
POWER_RAM_POWERSET_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6752;"	d
POWER_RAM_POWERSET_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7014;"	d
POWER_RAM_POWERSET_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4236;"	d
POWER_RAM_POWERSET_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6673;"	d
POWER_RAM_POWERSET_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7005;"	d
POWER_RAM_POWERSET_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4237;"	d
POWER_RAM_POWERSET_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6674;"	d
POWER_RAM_POWERSET_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7006;"	d
POWER_RAM_POWERSET_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4235;"	d
POWER_RAM_POWERSET_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6672;"	d
POWER_RAM_POWERSET_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7004;"	d
POWER_RAM_POWERSET_S2POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6748;"	d
POWER_RAM_POWERSET_S2POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6749;"	d
POWER_RAM_POWERSET_S2POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6747;"	d
POWER_RAM_POWERSET_S2RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6668;"	d
POWER_RAM_POWERSET_S2RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6669;"	d
POWER_RAM_POWERSET_S2RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6667;"	d
POWER_RAM_POWERSET_S3POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6743;"	d
POWER_RAM_POWERSET_S3POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6744;"	d
POWER_RAM_POWERSET_S3POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6742;"	d
POWER_RAM_POWERSET_S3RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6663;"	d
POWER_RAM_POWERSET_S3RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6664;"	d
POWER_RAM_POWERSET_S3RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6662;"	d
POWER_RAM_POWERSET_S4POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6738;"	d
POWER_RAM_POWERSET_S4POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6739;"	d
POWER_RAM_POWERSET_S4POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6737;"	d
POWER_RAM_POWERSET_S4RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6658;"	d
POWER_RAM_POWERSET_S4RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6659;"	d
POWER_RAM_POWERSET_S4RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6657;"	d
POWER_RAM_POWERSET_S5POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6733;"	d
POWER_RAM_POWERSET_S5POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6734;"	d
POWER_RAM_POWERSET_S5POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6732;"	d
POWER_RAM_POWERSET_S5RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6653;"	d
POWER_RAM_POWERSET_S5RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6654;"	d
POWER_RAM_POWERSET_S5RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6652;"	d
POWER_RAM_POWERSET_S6POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6728;"	d
POWER_RAM_POWERSET_S6POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6729;"	d
POWER_RAM_POWERSET_S6POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6727;"	d
POWER_RAM_POWERSET_S6RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6648;"	d
POWER_RAM_POWERSET_S6RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6649;"	d
POWER_RAM_POWERSET_S6RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6647;"	d
POWER_RAM_POWERSET_S7POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6723;"	d
POWER_RAM_POWERSET_S7POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6724;"	d
POWER_RAM_POWERSET_S7POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6722;"	d
POWER_RAM_POWERSET_S7RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6643;"	d
POWER_RAM_POWERSET_S7RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6644;"	d
POWER_RAM_POWERSET_S7RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6642;"	d
POWER_RAM_POWERSET_S8POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6718;"	d
POWER_RAM_POWERSET_S8POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6719;"	d
POWER_RAM_POWERSET_S8POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6717;"	d
POWER_RAM_POWERSET_S8RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6638;"	d
POWER_RAM_POWERSET_S8RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6639;"	d
POWER_RAM_POWERSET_S8RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6637;"	d
POWER_RAM_POWERSET_S9POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6713;"	d
POWER_RAM_POWERSET_S9POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6714;"	d
POWER_RAM_POWERSET_S9POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6712;"	d
POWER_RAM_POWERSET_S9RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6633;"	d
POWER_RAM_POWERSET_S9RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6634;"	d
POWER_RAM_POWERSET_S9RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6632;"	d
POWER_RAM_POWER_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4227;"	d
POWER_RAM_POWER_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6594;"	d
POWER_RAM_POWER_S0POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6996;"	d
POWER_RAM_POWER_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4228;"	d
POWER_RAM_POWER_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6595;"	d
POWER_RAM_POWER_S0POWER_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6997;"	d
POWER_RAM_POWER_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4229;"	d
POWER_RAM_POWER_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6596;"	d
POWER_RAM_POWER_S0POWER_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6998;"	d
POWER_RAM_POWER_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4226;"	d
POWER_RAM_POWER_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6593;"	d
POWER_RAM_POWER_S0POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6995;"	d
POWER_RAM_POWER_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4215;"	d
POWER_RAM_POWER_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6498;"	d
POWER_RAM_POWER_S0RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6984;"	d
POWER_RAM_POWER_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4216;"	d
POWER_RAM_POWER_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6499;"	d
POWER_RAM_POWER_S0RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6985;"	d
POWER_RAM_POWER_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4217;"	d
POWER_RAM_POWER_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6500;"	d
POWER_RAM_POWER_S0RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6986;"	d
POWER_RAM_POWER_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4214;"	d
POWER_RAM_POWER_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6497;"	d
POWER_RAM_POWER_S0RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6983;"	d
POWER_RAM_POWER_S10POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6534;"	d
POWER_RAM_POWER_S10POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6535;"	d
POWER_RAM_POWER_S10POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6536;"	d
POWER_RAM_POWER_S10POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6533;"	d
POWER_RAM_POWER_S10RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6438;"	d
POWER_RAM_POWER_S10RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6439;"	d
POWER_RAM_POWER_S10RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6440;"	d
POWER_RAM_POWER_S10RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6437;"	d
POWER_RAM_POWER_S11POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6528;"	d
POWER_RAM_POWER_S11POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6529;"	d
POWER_RAM_POWER_S11POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6530;"	d
POWER_RAM_POWER_S11POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6527;"	d
POWER_RAM_POWER_S11RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6432;"	d
POWER_RAM_POWER_S11RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6433;"	d
POWER_RAM_POWER_S11RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6434;"	d
POWER_RAM_POWER_S11RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6431;"	d
POWER_RAM_POWER_S12POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6522;"	d
POWER_RAM_POWER_S12POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6523;"	d
POWER_RAM_POWER_S12POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6524;"	d
POWER_RAM_POWER_S12POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6521;"	d
POWER_RAM_POWER_S12RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6426;"	d
POWER_RAM_POWER_S12RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6427;"	d
POWER_RAM_POWER_S12RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6428;"	d
POWER_RAM_POWER_S12RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6425;"	d
POWER_RAM_POWER_S13POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6516;"	d
POWER_RAM_POWER_S13POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6517;"	d
POWER_RAM_POWER_S13POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6518;"	d
POWER_RAM_POWER_S13POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6515;"	d
POWER_RAM_POWER_S13RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6420;"	d
POWER_RAM_POWER_S13RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6421;"	d
POWER_RAM_POWER_S13RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6422;"	d
POWER_RAM_POWER_S13RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6419;"	d
POWER_RAM_POWER_S14POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6510;"	d
POWER_RAM_POWER_S14POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6511;"	d
POWER_RAM_POWER_S14POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6512;"	d
POWER_RAM_POWER_S14POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6509;"	d
POWER_RAM_POWER_S14RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6414;"	d
POWER_RAM_POWER_S14RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6415;"	d
POWER_RAM_POWER_S14RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6416;"	d
POWER_RAM_POWER_S14RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6413;"	d
POWER_RAM_POWER_S15POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6504;"	d
POWER_RAM_POWER_S15POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6505;"	d
POWER_RAM_POWER_S15POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6506;"	d
POWER_RAM_POWER_S15POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6503;"	d
POWER_RAM_POWER_S15RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6408;"	d
POWER_RAM_POWER_S15RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6409;"	d
POWER_RAM_POWER_S15RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6410;"	d
POWER_RAM_POWER_S15RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6407;"	d
POWER_RAM_POWER_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4221;"	d
POWER_RAM_POWER_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6588;"	d
POWER_RAM_POWER_S1POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6990;"	d
POWER_RAM_POWER_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4222;"	d
POWER_RAM_POWER_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6589;"	d
POWER_RAM_POWER_S1POWER_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6991;"	d
POWER_RAM_POWER_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4223;"	d
POWER_RAM_POWER_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6590;"	d
POWER_RAM_POWER_S1POWER_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6992;"	d
POWER_RAM_POWER_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4220;"	d
POWER_RAM_POWER_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6587;"	d
POWER_RAM_POWER_S1POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6989;"	d
POWER_RAM_POWER_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4209;"	d
POWER_RAM_POWER_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6492;"	d
POWER_RAM_POWER_S1RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6978;"	d
POWER_RAM_POWER_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4210;"	d
POWER_RAM_POWER_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6493;"	d
POWER_RAM_POWER_S1RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6979;"	d
POWER_RAM_POWER_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4211;"	d
POWER_RAM_POWER_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6494;"	d
POWER_RAM_POWER_S1RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6980;"	d
POWER_RAM_POWER_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4208;"	d
POWER_RAM_POWER_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6491;"	d
POWER_RAM_POWER_S1RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6977;"	d
POWER_RAM_POWER_S2POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6582;"	d
POWER_RAM_POWER_S2POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6583;"	d
POWER_RAM_POWER_S2POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6584;"	d
POWER_RAM_POWER_S2POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6581;"	d
POWER_RAM_POWER_S2RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6486;"	d
POWER_RAM_POWER_S2RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6487;"	d
POWER_RAM_POWER_S2RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6488;"	d
POWER_RAM_POWER_S2RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6485;"	d
POWER_RAM_POWER_S3POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6576;"	d
POWER_RAM_POWER_S3POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6577;"	d
POWER_RAM_POWER_S3POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6578;"	d
POWER_RAM_POWER_S3POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6575;"	d
POWER_RAM_POWER_S3RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6480;"	d
POWER_RAM_POWER_S3RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6481;"	d
POWER_RAM_POWER_S3RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6482;"	d
POWER_RAM_POWER_S3RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6479;"	d
POWER_RAM_POWER_S4POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6570;"	d
POWER_RAM_POWER_S4POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6571;"	d
POWER_RAM_POWER_S4POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6572;"	d
POWER_RAM_POWER_S4POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6569;"	d
POWER_RAM_POWER_S4RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6474;"	d
POWER_RAM_POWER_S4RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6475;"	d
POWER_RAM_POWER_S4RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6476;"	d
POWER_RAM_POWER_S4RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6473;"	d
POWER_RAM_POWER_S5POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6564;"	d
POWER_RAM_POWER_S5POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6565;"	d
POWER_RAM_POWER_S5POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6566;"	d
POWER_RAM_POWER_S5POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6563;"	d
POWER_RAM_POWER_S5RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6468;"	d
POWER_RAM_POWER_S5RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6469;"	d
POWER_RAM_POWER_S5RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6470;"	d
POWER_RAM_POWER_S5RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6467;"	d
POWER_RAM_POWER_S6POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6558;"	d
POWER_RAM_POWER_S6POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6559;"	d
POWER_RAM_POWER_S6POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6560;"	d
POWER_RAM_POWER_S6POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6557;"	d
POWER_RAM_POWER_S6RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6462;"	d
POWER_RAM_POWER_S6RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6463;"	d
POWER_RAM_POWER_S6RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6464;"	d
POWER_RAM_POWER_S6RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6461;"	d
POWER_RAM_POWER_S7POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6552;"	d
POWER_RAM_POWER_S7POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6553;"	d
POWER_RAM_POWER_S7POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6554;"	d
POWER_RAM_POWER_S7POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6551;"	d
POWER_RAM_POWER_S7RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6456;"	d
POWER_RAM_POWER_S7RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6457;"	d
POWER_RAM_POWER_S7RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6458;"	d
POWER_RAM_POWER_S7RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6455;"	d
POWER_RAM_POWER_S8POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6546;"	d
POWER_RAM_POWER_S8POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6547;"	d
POWER_RAM_POWER_S8POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6548;"	d
POWER_RAM_POWER_S8POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6545;"	d
POWER_RAM_POWER_S8RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6450;"	d
POWER_RAM_POWER_S8RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6451;"	d
POWER_RAM_POWER_S8RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6452;"	d
POWER_RAM_POWER_S8RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6449;"	d
POWER_RAM_POWER_S9POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6540;"	d
POWER_RAM_POWER_S9POWER_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6541;"	d
POWER_RAM_POWER_S9POWER_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6542;"	d
POWER_RAM_POWER_S9POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6539;"	d
POWER_RAM_POWER_S9RETENTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6444;"	d
POWER_RAM_POWER_S9RETENTION_Off	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6445;"	d
POWER_RAM_POWER_S9RETENTION_On	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6446;"	d
POWER_RAM_POWER_S9RETENTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6443;"	d
POWER_RAM_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} POWER_RAM_Type;$/;"	t	typeref:struct:__anon227
POWER_RAM_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} POWER_RAM_Type;$/;"	t	typeref:struct:__anon310
POWER_RAM_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} POWER_RAM_Type;$/;"	t	typeref:struct:__anon372
POWER_RESETREAS_DIF_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3075;"	d
POWER_RESETREAS_DIF_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4116;"	d
POWER_RESETREAS_DIF_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6229;"	d
POWER_RESETREAS_DIF_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6798;"	d
POWER_RESETREAS_DIF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3073;"	d
POWER_RESETREAS_DIF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4114;"	d
POWER_RESETREAS_DIF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6227;"	d
POWER_RESETREAS_DIF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6796;"	d
POWER_RESETREAS_DIF_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3074;"	d
POWER_RESETREAS_DIF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4115;"	d
POWER_RESETREAS_DIF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6228;"	d
POWER_RESETREAS_DIF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6797;"	d
POWER_RESETREAS_DIF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3072;"	d
POWER_RESETREAS_DIF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4113;"	d
POWER_RESETREAS_DIF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6226;"	d
POWER_RESETREAS_DIF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6795;"	d
POWER_RESETREAS_DOG_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3105;"	d
POWER_RESETREAS_DOG_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4140;"	d
POWER_RESETREAS_DOG_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6259;"	d
POWER_RESETREAS_DOG_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6828;"	d
POWER_RESETREAS_DOG_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3103;"	d
POWER_RESETREAS_DOG_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4138;"	d
POWER_RESETREAS_DOG_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6257;"	d
POWER_RESETREAS_DOG_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6826;"	d
POWER_RESETREAS_DOG_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3104;"	d
POWER_RESETREAS_DOG_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4139;"	d
POWER_RESETREAS_DOG_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6258;"	d
POWER_RESETREAS_DOG_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6827;"	d
POWER_RESETREAS_DOG_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3102;"	d
POWER_RESETREAS_DOG_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4137;"	d
POWER_RESETREAS_DOG_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6256;"	d
POWER_RESETREAS_DOG_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6825;"	d
POWER_RESETREAS_LOCKUP_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3093;"	d
POWER_RESETREAS_LOCKUP_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4128;"	d
POWER_RESETREAS_LOCKUP_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6247;"	d
POWER_RESETREAS_LOCKUP_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6816;"	d
POWER_RESETREAS_LOCKUP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3091;"	d
POWER_RESETREAS_LOCKUP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4126;"	d
POWER_RESETREAS_LOCKUP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6245;"	d
POWER_RESETREAS_LOCKUP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6814;"	d
POWER_RESETREAS_LOCKUP_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3092;"	d
POWER_RESETREAS_LOCKUP_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4127;"	d
POWER_RESETREAS_LOCKUP_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6246;"	d
POWER_RESETREAS_LOCKUP_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6815;"	d
POWER_RESETREAS_LOCKUP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3090;"	d
POWER_RESETREAS_LOCKUP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4125;"	d
POWER_RESETREAS_LOCKUP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6244;"	d
POWER_RESETREAS_LOCKUP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6813;"	d
POWER_RESETREAS_LPCOMP_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3081;"	d
POWER_RESETREAS_LPCOMP_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6235;"	d
POWER_RESETREAS_LPCOMP_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6804;"	d
POWER_RESETREAS_LPCOMP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3079;"	d
POWER_RESETREAS_LPCOMP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6233;"	d
POWER_RESETREAS_LPCOMP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6802;"	d
POWER_RESETREAS_LPCOMP_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3080;"	d
POWER_RESETREAS_LPCOMP_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6234;"	d
POWER_RESETREAS_LPCOMP_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6803;"	d
POWER_RESETREAS_LPCOMP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3078;"	d
POWER_RESETREAS_LPCOMP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6232;"	d
POWER_RESETREAS_LPCOMP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6801;"	d
POWER_RESETREAS_NFC_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6223;"	d
POWER_RESETREAS_NFC_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6792;"	d
POWER_RESETREAS_NFC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6221;"	d
POWER_RESETREAS_NFC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6790;"	d
POWER_RESETREAS_NFC_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6222;"	d
POWER_RESETREAS_NFC_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6791;"	d
POWER_RESETREAS_NFC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6220;"	d
POWER_RESETREAS_NFC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6789;"	d
POWER_RESETREAS_OFF_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3087;"	d
POWER_RESETREAS_OFF_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4122;"	d
POWER_RESETREAS_OFF_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6241;"	d
POWER_RESETREAS_OFF_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6810;"	d
POWER_RESETREAS_OFF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3085;"	d
POWER_RESETREAS_OFF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4120;"	d
POWER_RESETREAS_OFF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6239;"	d
POWER_RESETREAS_OFF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6808;"	d
POWER_RESETREAS_OFF_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3086;"	d
POWER_RESETREAS_OFF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4121;"	d
POWER_RESETREAS_OFF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6240;"	d
POWER_RESETREAS_OFF_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6809;"	d
POWER_RESETREAS_OFF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3084;"	d
POWER_RESETREAS_OFF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4119;"	d
POWER_RESETREAS_OFF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6238;"	d
POWER_RESETREAS_OFF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6807;"	d
POWER_RESETREAS_RESETPIN_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3111;"	d
POWER_RESETREAS_RESETPIN_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4146;"	d
POWER_RESETREAS_RESETPIN_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6265;"	d
POWER_RESETREAS_RESETPIN_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6834;"	d
POWER_RESETREAS_RESETPIN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3109;"	d
POWER_RESETREAS_RESETPIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4144;"	d
POWER_RESETREAS_RESETPIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6263;"	d
POWER_RESETREAS_RESETPIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6832;"	d
POWER_RESETREAS_RESETPIN_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3110;"	d
POWER_RESETREAS_RESETPIN_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4145;"	d
POWER_RESETREAS_RESETPIN_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6264;"	d
POWER_RESETREAS_RESETPIN_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6833;"	d
POWER_RESETREAS_RESETPIN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3108;"	d
POWER_RESETREAS_RESETPIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4143;"	d
POWER_RESETREAS_RESETPIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6262;"	d
POWER_RESETREAS_RESETPIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6831;"	d
POWER_RESETREAS_SREQ_Detected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3099;"	d
POWER_RESETREAS_SREQ_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4134;"	d
POWER_RESETREAS_SREQ_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6253;"	d
POWER_RESETREAS_SREQ_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6822;"	d
POWER_RESETREAS_SREQ_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3097;"	d
POWER_RESETREAS_SREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4132;"	d
POWER_RESETREAS_SREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6251;"	d
POWER_RESETREAS_SREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6820;"	d
POWER_RESETREAS_SREQ_NotDetected	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3098;"	d
POWER_RESETREAS_SREQ_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4133;"	d
POWER_RESETREAS_SREQ_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6252;"	d
POWER_RESETREAS_SREQ_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6821;"	d
POWER_RESETREAS_SREQ_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3096;"	d
POWER_RESETREAS_SREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4131;"	d
POWER_RESETREAS_SREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6250;"	d
POWER_RESETREAS_SREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6819;"	d
POWER_RESETREAS_VBUS_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6217;"	d
POWER_RESETREAS_VBUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6215;"	d
POWER_RESETREAS_VBUS_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6216;"	d
POWER_RESETREAS_VBUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6214;"	d
POWER_RESET_RESET_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3205;"	d
POWER_RESET_RESET_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3206;"	d
POWER_RESET_RESET_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3204;"	d
POWER_RESET_RESET_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3203;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Enter	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3146;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Enter	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4154;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Enter	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6315;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Enter	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6869;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3145;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4153;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6314;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6868;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3144;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4152;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6313;"	d
POWER_SYSTEMOFF_SYSTEMOFF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	6867;"	d
POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4031;"	d
POWER_TASKS_CONSTLAT_TASKS_CONSTLAT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4030;"	d
POWER_TASKS_LOWPWR_TASKS_LOWPWR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4038;"	d
POWER_TASKS_LOWPWR_TASKS_LOWPWR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4037;"	d
POWER_USBREGSTATUS_OUTPUTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6299;"	d
POWER_USBREGSTATUS_OUTPUTRDY_NotReady	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6300;"	d
POWER_USBREGSTATUS_OUTPUTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6298;"	d
POWER_USBREGSTATUS_OUTPUTRDY_Ready	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6301;"	d
POWER_USBREGSTATUS_VBUSDETECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6305;"	d
POWER_USBREGSTATUS_VBUSDETECT_NoVbus	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6306;"	d
POWER_USBREGSTATUS_VBUSDETECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6304;"	d
POWER_USBREGSTATUS_VBUSDETECT_VbusPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6307;"	d
PPFC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  PPFC;                              \/*!< Pre-programmed factory code present.                                  *\/$/;"	m	struct:__anon218
PPI_CHENCLR_CH0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3830;"	d
PPI_CHENCLR_CH0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4942;"	d
PPI_CHENCLR_CH0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7575;"	d
PPI_CHENCLR_CH0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7697;"	d
PPI_CHENCLR_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3828;"	d
PPI_CHENCLR_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4940;"	d
PPI_CHENCLR_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7573;"	d
PPI_CHENCLR_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7695;"	d
PPI_CHENCLR_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3829;"	d
PPI_CHENCLR_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4941;"	d
PPI_CHENCLR_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7574;"	d
PPI_CHENCLR_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7696;"	d
PPI_CHENCLR_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3827;"	d
PPI_CHENCLR_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4939;"	d
PPI_CHENCLR_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7572;"	d
PPI_CHENCLR_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7694;"	d
PPI_CHENCLR_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3826;"	d
PPI_CHENCLR_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4938;"	d
PPI_CHENCLR_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7571;"	d
PPI_CHENCLR_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7693;"	d
PPI_CHENCLR_CH10_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3760;"	d
PPI_CHENCLR_CH10_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4872;"	d
PPI_CHENCLR_CH10_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7505;"	d
PPI_CHENCLR_CH10_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7627;"	d
PPI_CHENCLR_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3758;"	d
PPI_CHENCLR_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4870;"	d
PPI_CHENCLR_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7503;"	d
PPI_CHENCLR_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7625;"	d
PPI_CHENCLR_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3759;"	d
PPI_CHENCLR_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4871;"	d
PPI_CHENCLR_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7504;"	d
PPI_CHENCLR_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7626;"	d
PPI_CHENCLR_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3757;"	d
PPI_CHENCLR_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4869;"	d
PPI_CHENCLR_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7502;"	d
PPI_CHENCLR_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7624;"	d
PPI_CHENCLR_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3756;"	d
PPI_CHENCLR_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4868;"	d
PPI_CHENCLR_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7501;"	d
PPI_CHENCLR_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7623;"	d
PPI_CHENCLR_CH11_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3753;"	d
PPI_CHENCLR_CH11_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4865;"	d
PPI_CHENCLR_CH11_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7498;"	d
PPI_CHENCLR_CH11_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7620;"	d
PPI_CHENCLR_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3751;"	d
PPI_CHENCLR_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4863;"	d
PPI_CHENCLR_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7496;"	d
PPI_CHENCLR_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7618;"	d
PPI_CHENCLR_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3752;"	d
PPI_CHENCLR_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4864;"	d
PPI_CHENCLR_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7497;"	d
PPI_CHENCLR_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7619;"	d
PPI_CHENCLR_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3750;"	d
PPI_CHENCLR_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4862;"	d
PPI_CHENCLR_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7495;"	d
PPI_CHENCLR_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7617;"	d
PPI_CHENCLR_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3749;"	d
PPI_CHENCLR_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4861;"	d
PPI_CHENCLR_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7494;"	d
PPI_CHENCLR_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7616;"	d
PPI_CHENCLR_CH12_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3746;"	d
PPI_CHENCLR_CH12_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4858;"	d
PPI_CHENCLR_CH12_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7491;"	d
PPI_CHENCLR_CH12_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7613;"	d
PPI_CHENCLR_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3744;"	d
PPI_CHENCLR_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4856;"	d
PPI_CHENCLR_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7489;"	d
PPI_CHENCLR_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7611;"	d
PPI_CHENCLR_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3745;"	d
PPI_CHENCLR_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4857;"	d
PPI_CHENCLR_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7490;"	d
PPI_CHENCLR_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7612;"	d
PPI_CHENCLR_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3743;"	d
PPI_CHENCLR_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4855;"	d
PPI_CHENCLR_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7488;"	d
PPI_CHENCLR_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7610;"	d
PPI_CHENCLR_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3742;"	d
PPI_CHENCLR_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4854;"	d
PPI_CHENCLR_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7487;"	d
PPI_CHENCLR_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7609;"	d
PPI_CHENCLR_CH13_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3739;"	d
PPI_CHENCLR_CH13_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4851;"	d
PPI_CHENCLR_CH13_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7484;"	d
PPI_CHENCLR_CH13_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7606;"	d
PPI_CHENCLR_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3737;"	d
PPI_CHENCLR_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4849;"	d
PPI_CHENCLR_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7482;"	d
PPI_CHENCLR_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7604;"	d
PPI_CHENCLR_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3738;"	d
PPI_CHENCLR_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4850;"	d
PPI_CHENCLR_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7483;"	d
PPI_CHENCLR_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7605;"	d
PPI_CHENCLR_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3736;"	d
PPI_CHENCLR_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4848;"	d
PPI_CHENCLR_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7481;"	d
PPI_CHENCLR_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7603;"	d
PPI_CHENCLR_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3735;"	d
PPI_CHENCLR_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4847;"	d
PPI_CHENCLR_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7480;"	d
PPI_CHENCLR_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7602;"	d
PPI_CHENCLR_CH14_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3732;"	d
PPI_CHENCLR_CH14_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4844;"	d
PPI_CHENCLR_CH14_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7477;"	d
PPI_CHENCLR_CH14_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7599;"	d
PPI_CHENCLR_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3730;"	d
PPI_CHENCLR_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4842;"	d
PPI_CHENCLR_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7475;"	d
PPI_CHENCLR_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7597;"	d
PPI_CHENCLR_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3731;"	d
PPI_CHENCLR_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4843;"	d
PPI_CHENCLR_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7476;"	d
PPI_CHENCLR_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7598;"	d
PPI_CHENCLR_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3729;"	d
PPI_CHENCLR_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4841;"	d
PPI_CHENCLR_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7474;"	d
PPI_CHENCLR_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7596;"	d
PPI_CHENCLR_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3728;"	d
PPI_CHENCLR_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4840;"	d
PPI_CHENCLR_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7473;"	d
PPI_CHENCLR_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7595;"	d
PPI_CHENCLR_CH15_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3725;"	d
PPI_CHENCLR_CH15_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4837;"	d
PPI_CHENCLR_CH15_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7470;"	d
PPI_CHENCLR_CH15_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7592;"	d
PPI_CHENCLR_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3723;"	d
PPI_CHENCLR_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4835;"	d
PPI_CHENCLR_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7468;"	d
PPI_CHENCLR_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7590;"	d
PPI_CHENCLR_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3724;"	d
PPI_CHENCLR_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4836;"	d
PPI_CHENCLR_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7469;"	d
PPI_CHENCLR_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7591;"	d
PPI_CHENCLR_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3722;"	d
PPI_CHENCLR_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4834;"	d
PPI_CHENCLR_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7467;"	d
PPI_CHENCLR_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7589;"	d
PPI_CHENCLR_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3721;"	d
PPI_CHENCLR_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4833;"	d
PPI_CHENCLR_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7466;"	d
PPI_CHENCLR_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7588;"	d
PPI_CHENCLR_CH16_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4830;"	d
PPI_CHENCLR_CH16_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7463;"	d
PPI_CHENCLR_CH16_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7585;"	d
PPI_CHENCLR_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4828;"	d
PPI_CHENCLR_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7461;"	d
PPI_CHENCLR_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7583;"	d
PPI_CHENCLR_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4829;"	d
PPI_CHENCLR_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7462;"	d
PPI_CHENCLR_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7584;"	d
PPI_CHENCLR_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4827;"	d
PPI_CHENCLR_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7460;"	d
PPI_CHENCLR_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7582;"	d
PPI_CHENCLR_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4826;"	d
PPI_CHENCLR_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7459;"	d
PPI_CHENCLR_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7581;"	d
PPI_CHENCLR_CH17_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4823;"	d
PPI_CHENCLR_CH17_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7456;"	d
PPI_CHENCLR_CH17_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7578;"	d
PPI_CHENCLR_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4821;"	d
PPI_CHENCLR_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7454;"	d
PPI_CHENCLR_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7576;"	d
PPI_CHENCLR_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4822;"	d
PPI_CHENCLR_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7455;"	d
PPI_CHENCLR_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7577;"	d
PPI_CHENCLR_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4820;"	d
PPI_CHENCLR_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7453;"	d
PPI_CHENCLR_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7575;"	d
PPI_CHENCLR_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4819;"	d
PPI_CHENCLR_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7452;"	d
PPI_CHENCLR_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7574;"	d
PPI_CHENCLR_CH18_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4816;"	d
PPI_CHENCLR_CH18_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7449;"	d
PPI_CHENCLR_CH18_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7571;"	d
PPI_CHENCLR_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4814;"	d
PPI_CHENCLR_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7447;"	d
PPI_CHENCLR_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7569;"	d
PPI_CHENCLR_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4815;"	d
PPI_CHENCLR_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7448;"	d
PPI_CHENCLR_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7570;"	d
PPI_CHENCLR_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4813;"	d
PPI_CHENCLR_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7446;"	d
PPI_CHENCLR_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7568;"	d
PPI_CHENCLR_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4812;"	d
PPI_CHENCLR_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7445;"	d
PPI_CHENCLR_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7567;"	d
PPI_CHENCLR_CH19_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4809;"	d
PPI_CHENCLR_CH19_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7442;"	d
PPI_CHENCLR_CH19_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7564;"	d
PPI_CHENCLR_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4807;"	d
PPI_CHENCLR_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7440;"	d
PPI_CHENCLR_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7562;"	d
PPI_CHENCLR_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4808;"	d
PPI_CHENCLR_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7441;"	d
PPI_CHENCLR_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7563;"	d
PPI_CHENCLR_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4806;"	d
PPI_CHENCLR_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7439;"	d
PPI_CHENCLR_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7561;"	d
PPI_CHENCLR_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4805;"	d
PPI_CHENCLR_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7438;"	d
PPI_CHENCLR_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7560;"	d
PPI_CHENCLR_CH1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3823;"	d
PPI_CHENCLR_CH1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4935;"	d
PPI_CHENCLR_CH1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7568;"	d
PPI_CHENCLR_CH1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7690;"	d
PPI_CHENCLR_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3821;"	d
PPI_CHENCLR_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4933;"	d
PPI_CHENCLR_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7566;"	d
PPI_CHENCLR_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7688;"	d
PPI_CHENCLR_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3822;"	d
PPI_CHENCLR_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4934;"	d
PPI_CHENCLR_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7567;"	d
PPI_CHENCLR_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7689;"	d
PPI_CHENCLR_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3820;"	d
PPI_CHENCLR_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4932;"	d
PPI_CHENCLR_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7565;"	d
PPI_CHENCLR_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7687;"	d
PPI_CHENCLR_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3819;"	d
PPI_CHENCLR_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4931;"	d
PPI_CHENCLR_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7564;"	d
PPI_CHENCLR_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7686;"	d
PPI_CHENCLR_CH20_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3718;"	d
PPI_CHENCLR_CH20_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4802;"	d
PPI_CHENCLR_CH20_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7435;"	d
PPI_CHENCLR_CH20_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7557;"	d
PPI_CHENCLR_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3716;"	d
PPI_CHENCLR_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4800;"	d
PPI_CHENCLR_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7433;"	d
PPI_CHENCLR_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7555;"	d
PPI_CHENCLR_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3717;"	d
PPI_CHENCLR_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4801;"	d
PPI_CHENCLR_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7434;"	d
PPI_CHENCLR_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7556;"	d
PPI_CHENCLR_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3715;"	d
PPI_CHENCLR_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4799;"	d
PPI_CHENCLR_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7432;"	d
PPI_CHENCLR_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7554;"	d
PPI_CHENCLR_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3714;"	d
PPI_CHENCLR_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4798;"	d
PPI_CHENCLR_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7431;"	d
PPI_CHENCLR_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7553;"	d
PPI_CHENCLR_CH21_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3711;"	d
PPI_CHENCLR_CH21_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4795;"	d
PPI_CHENCLR_CH21_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7428;"	d
PPI_CHENCLR_CH21_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7550;"	d
PPI_CHENCLR_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3709;"	d
PPI_CHENCLR_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4793;"	d
PPI_CHENCLR_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7426;"	d
PPI_CHENCLR_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7548;"	d
PPI_CHENCLR_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3710;"	d
PPI_CHENCLR_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4794;"	d
PPI_CHENCLR_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7427;"	d
PPI_CHENCLR_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7549;"	d
PPI_CHENCLR_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3708;"	d
PPI_CHENCLR_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4792;"	d
PPI_CHENCLR_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7425;"	d
PPI_CHENCLR_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7547;"	d
PPI_CHENCLR_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3707;"	d
PPI_CHENCLR_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4791;"	d
PPI_CHENCLR_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7424;"	d
PPI_CHENCLR_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7546;"	d
PPI_CHENCLR_CH22_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3704;"	d
PPI_CHENCLR_CH22_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4788;"	d
PPI_CHENCLR_CH22_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7421;"	d
PPI_CHENCLR_CH22_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7543;"	d
PPI_CHENCLR_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3702;"	d
PPI_CHENCLR_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4786;"	d
PPI_CHENCLR_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7419;"	d
PPI_CHENCLR_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7541;"	d
PPI_CHENCLR_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3703;"	d
PPI_CHENCLR_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4787;"	d
PPI_CHENCLR_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7420;"	d
PPI_CHENCLR_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7542;"	d
PPI_CHENCLR_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3701;"	d
PPI_CHENCLR_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4785;"	d
PPI_CHENCLR_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7418;"	d
PPI_CHENCLR_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7540;"	d
PPI_CHENCLR_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3700;"	d
PPI_CHENCLR_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4784;"	d
PPI_CHENCLR_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7417;"	d
PPI_CHENCLR_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7539;"	d
PPI_CHENCLR_CH23_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3697;"	d
PPI_CHENCLR_CH23_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4781;"	d
PPI_CHENCLR_CH23_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7414;"	d
PPI_CHENCLR_CH23_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7536;"	d
PPI_CHENCLR_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3695;"	d
PPI_CHENCLR_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4779;"	d
PPI_CHENCLR_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7412;"	d
PPI_CHENCLR_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7534;"	d
PPI_CHENCLR_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3696;"	d
PPI_CHENCLR_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4780;"	d
PPI_CHENCLR_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7413;"	d
PPI_CHENCLR_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7535;"	d
PPI_CHENCLR_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3694;"	d
PPI_CHENCLR_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4778;"	d
PPI_CHENCLR_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7411;"	d
PPI_CHENCLR_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7533;"	d
PPI_CHENCLR_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3693;"	d
PPI_CHENCLR_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4777;"	d
PPI_CHENCLR_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7410;"	d
PPI_CHENCLR_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7532;"	d
PPI_CHENCLR_CH24_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3690;"	d
PPI_CHENCLR_CH24_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4774;"	d
PPI_CHENCLR_CH24_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7407;"	d
PPI_CHENCLR_CH24_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7529;"	d
PPI_CHENCLR_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3688;"	d
PPI_CHENCLR_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4772;"	d
PPI_CHENCLR_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7405;"	d
PPI_CHENCLR_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7527;"	d
PPI_CHENCLR_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3689;"	d
PPI_CHENCLR_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4773;"	d
PPI_CHENCLR_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7406;"	d
PPI_CHENCLR_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7528;"	d
PPI_CHENCLR_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3687;"	d
PPI_CHENCLR_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4771;"	d
PPI_CHENCLR_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7404;"	d
PPI_CHENCLR_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7526;"	d
PPI_CHENCLR_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3686;"	d
PPI_CHENCLR_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4770;"	d
PPI_CHENCLR_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7403;"	d
PPI_CHENCLR_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7525;"	d
PPI_CHENCLR_CH25_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3683;"	d
PPI_CHENCLR_CH25_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4767;"	d
PPI_CHENCLR_CH25_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7400;"	d
PPI_CHENCLR_CH25_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7522;"	d
PPI_CHENCLR_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3681;"	d
PPI_CHENCLR_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4765;"	d
PPI_CHENCLR_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7398;"	d
PPI_CHENCLR_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7520;"	d
PPI_CHENCLR_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3682;"	d
PPI_CHENCLR_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4766;"	d
PPI_CHENCLR_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7399;"	d
PPI_CHENCLR_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7521;"	d
PPI_CHENCLR_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3680;"	d
PPI_CHENCLR_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4764;"	d
PPI_CHENCLR_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7397;"	d
PPI_CHENCLR_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7519;"	d
PPI_CHENCLR_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3679;"	d
PPI_CHENCLR_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4763;"	d
PPI_CHENCLR_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7396;"	d
PPI_CHENCLR_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7518;"	d
PPI_CHENCLR_CH26_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3676;"	d
PPI_CHENCLR_CH26_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4760;"	d
PPI_CHENCLR_CH26_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7393;"	d
PPI_CHENCLR_CH26_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7515;"	d
PPI_CHENCLR_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3674;"	d
PPI_CHENCLR_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4758;"	d
PPI_CHENCLR_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7391;"	d
PPI_CHENCLR_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7513;"	d
PPI_CHENCLR_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3675;"	d
PPI_CHENCLR_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4759;"	d
PPI_CHENCLR_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7392;"	d
PPI_CHENCLR_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7514;"	d
PPI_CHENCLR_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3673;"	d
PPI_CHENCLR_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4757;"	d
PPI_CHENCLR_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7390;"	d
PPI_CHENCLR_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7512;"	d
PPI_CHENCLR_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3672;"	d
PPI_CHENCLR_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4756;"	d
PPI_CHENCLR_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7389;"	d
PPI_CHENCLR_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7511;"	d
PPI_CHENCLR_CH27_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3669;"	d
PPI_CHENCLR_CH27_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4753;"	d
PPI_CHENCLR_CH27_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7386;"	d
PPI_CHENCLR_CH27_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7508;"	d
PPI_CHENCLR_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3667;"	d
PPI_CHENCLR_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4751;"	d
PPI_CHENCLR_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7384;"	d
PPI_CHENCLR_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7506;"	d
PPI_CHENCLR_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3668;"	d
PPI_CHENCLR_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4752;"	d
PPI_CHENCLR_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7385;"	d
PPI_CHENCLR_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7507;"	d
PPI_CHENCLR_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3666;"	d
PPI_CHENCLR_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4750;"	d
PPI_CHENCLR_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7383;"	d
PPI_CHENCLR_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7505;"	d
PPI_CHENCLR_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3665;"	d
PPI_CHENCLR_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4749;"	d
PPI_CHENCLR_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7382;"	d
PPI_CHENCLR_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7504;"	d
PPI_CHENCLR_CH28_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3662;"	d
PPI_CHENCLR_CH28_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4746;"	d
PPI_CHENCLR_CH28_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7379;"	d
PPI_CHENCLR_CH28_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7501;"	d
PPI_CHENCLR_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3660;"	d
PPI_CHENCLR_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4744;"	d
PPI_CHENCLR_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7377;"	d
PPI_CHENCLR_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7499;"	d
PPI_CHENCLR_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3661;"	d
PPI_CHENCLR_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4745;"	d
PPI_CHENCLR_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7378;"	d
PPI_CHENCLR_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7500;"	d
PPI_CHENCLR_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3659;"	d
PPI_CHENCLR_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4743;"	d
PPI_CHENCLR_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7376;"	d
PPI_CHENCLR_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7498;"	d
PPI_CHENCLR_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3658;"	d
PPI_CHENCLR_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4742;"	d
PPI_CHENCLR_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7375;"	d
PPI_CHENCLR_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7497;"	d
PPI_CHENCLR_CH29_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3655;"	d
PPI_CHENCLR_CH29_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4739;"	d
PPI_CHENCLR_CH29_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7372;"	d
PPI_CHENCLR_CH29_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7494;"	d
PPI_CHENCLR_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3653;"	d
PPI_CHENCLR_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4737;"	d
PPI_CHENCLR_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7370;"	d
PPI_CHENCLR_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7492;"	d
PPI_CHENCLR_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3654;"	d
PPI_CHENCLR_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4738;"	d
PPI_CHENCLR_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7371;"	d
PPI_CHENCLR_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7493;"	d
PPI_CHENCLR_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3652;"	d
PPI_CHENCLR_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4736;"	d
PPI_CHENCLR_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7369;"	d
PPI_CHENCLR_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7491;"	d
PPI_CHENCLR_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3651;"	d
PPI_CHENCLR_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4735;"	d
PPI_CHENCLR_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7368;"	d
PPI_CHENCLR_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7490;"	d
PPI_CHENCLR_CH2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3816;"	d
PPI_CHENCLR_CH2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4928;"	d
PPI_CHENCLR_CH2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7561;"	d
PPI_CHENCLR_CH2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7683;"	d
PPI_CHENCLR_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3814;"	d
PPI_CHENCLR_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4926;"	d
PPI_CHENCLR_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7559;"	d
PPI_CHENCLR_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7681;"	d
PPI_CHENCLR_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3815;"	d
PPI_CHENCLR_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4927;"	d
PPI_CHENCLR_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7560;"	d
PPI_CHENCLR_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7682;"	d
PPI_CHENCLR_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3813;"	d
PPI_CHENCLR_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4925;"	d
PPI_CHENCLR_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7558;"	d
PPI_CHENCLR_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7680;"	d
PPI_CHENCLR_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3812;"	d
PPI_CHENCLR_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4924;"	d
PPI_CHENCLR_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7557;"	d
PPI_CHENCLR_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7679;"	d
PPI_CHENCLR_CH30_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3648;"	d
PPI_CHENCLR_CH30_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4732;"	d
PPI_CHENCLR_CH30_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7365;"	d
PPI_CHENCLR_CH30_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7487;"	d
PPI_CHENCLR_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3646;"	d
PPI_CHENCLR_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4730;"	d
PPI_CHENCLR_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7363;"	d
PPI_CHENCLR_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7485;"	d
PPI_CHENCLR_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3647;"	d
PPI_CHENCLR_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4731;"	d
PPI_CHENCLR_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7364;"	d
PPI_CHENCLR_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7486;"	d
PPI_CHENCLR_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3645;"	d
PPI_CHENCLR_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4729;"	d
PPI_CHENCLR_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7362;"	d
PPI_CHENCLR_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7484;"	d
PPI_CHENCLR_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3644;"	d
PPI_CHENCLR_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4728;"	d
PPI_CHENCLR_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7361;"	d
PPI_CHENCLR_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7483;"	d
PPI_CHENCLR_CH31_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3641;"	d
PPI_CHENCLR_CH31_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4725;"	d
PPI_CHENCLR_CH31_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7358;"	d
PPI_CHENCLR_CH31_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7480;"	d
PPI_CHENCLR_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3639;"	d
PPI_CHENCLR_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4723;"	d
PPI_CHENCLR_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7356;"	d
PPI_CHENCLR_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7478;"	d
PPI_CHENCLR_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3640;"	d
PPI_CHENCLR_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4724;"	d
PPI_CHENCLR_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7357;"	d
PPI_CHENCLR_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7479;"	d
PPI_CHENCLR_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3638;"	d
PPI_CHENCLR_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4722;"	d
PPI_CHENCLR_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7355;"	d
PPI_CHENCLR_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7477;"	d
PPI_CHENCLR_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3637;"	d
PPI_CHENCLR_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4721;"	d
PPI_CHENCLR_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7354;"	d
PPI_CHENCLR_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7476;"	d
PPI_CHENCLR_CH3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3809;"	d
PPI_CHENCLR_CH3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4921;"	d
PPI_CHENCLR_CH3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7554;"	d
PPI_CHENCLR_CH3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7676;"	d
PPI_CHENCLR_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3807;"	d
PPI_CHENCLR_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4919;"	d
PPI_CHENCLR_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7552;"	d
PPI_CHENCLR_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7674;"	d
PPI_CHENCLR_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3808;"	d
PPI_CHENCLR_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4920;"	d
PPI_CHENCLR_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7553;"	d
PPI_CHENCLR_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7675;"	d
PPI_CHENCLR_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3806;"	d
PPI_CHENCLR_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4918;"	d
PPI_CHENCLR_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7551;"	d
PPI_CHENCLR_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7673;"	d
PPI_CHENCLR_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3805;"	d
PPI_CHENCLR_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4917;"	d
PPI_CHENCLR_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7550;"	d
PPI_CHENCLR_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7672;"	d
PPI_CHENCLR_CH4_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3802;"	d
PPI_CHENCLR_CH4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4914;"	d
PPI_CHENCLR_CH4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7547;"	d
PPI_CHENCLR_CH4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7669;"	d
PPI_CHENCLR_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3800;"	d
PPI_CHENCLR_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4912;"	d
PPI_CHENCLR_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7545;"	d
PPI_CHENCLR_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7667;"	d
PPI_CHENCLR_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3801;"	d
PPI_CHENCLR_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4913;"	d
PPI_CHENCLR_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7546;"	d
PPI_CHENCLR_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7668;"	d
PPI_CHENCLR_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3799;"	d
PPI_CHENCLR_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4911;"	d
PPI_CHENCLR_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7544;"	d
PPI_CHENCLR_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7666;"	d
PPI_CHENCLR_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3798;"	d
PPI_CHENCLR_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4910;"	d
PPI_CHENCLR_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7543;"	d
PPI_CHENCLR_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7665;"	d
PPI_CHENCLR_CH5_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3795;"	d
PPI_CHENCLR_CH5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4907;"	d
PPI_CHENCLR_CH5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7540;"	d
PPI_CHENCLR_CH5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7662;"	d
PPI_CHENCLR_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3793;"	d
PPI_CHENCLR_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4905;"	d
PPI_CHENCLR_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7538;"	d
PPI_CHENCLR_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7660;"	d
PPI_CHENCLR_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3794;"	d
PPI_CHENCLR_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4906;"	d
PPI_CHENCLR_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7539;"	d
PPI_CHENCLR_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7661;"	d
PPI_CHENCLR_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3792;"	d
PPI_CHENCLR_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4904;"	d
PPI_CHENCLR_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7537;"	d
PPI_CHENCLR_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7659;"	d
PPI_CHENCLR_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3791;"	d
PPI_CHENCLR_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4903;"	d
PPI_CHENCLR_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7536;"	d
PPI_CHENCLR_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7658;"	d
PPI_CHENCLR_CH6_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3788;"	d
PPI_CHENCLR_CH6_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4900;"	d
PPI_CHENCLR_CH6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7533;"	d
PPI_CHENCLR_CH6_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7655;"	d
PPI_CHENCLR_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3786;"	d
PPI_CHENCLR_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4898;"	d
PPI_CHENCLR_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7531;"	d
PPI_CHENCLR_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7653;"	d
PPI_CHENCLR_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3787;"	d
PPI_CHENCLR_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4899;"	d
PPI_CHENCLR_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7532;"	d
PPI_CHENCLR_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7654;"	d
PPI_CHENCLR_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3785;"	d
PPI_CHENCLR_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4897;"	d
PPI_CHENCLR_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7530;"	d
PPI_CHENCLR_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7652;"	d
PPI_CHENCLR_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3784;"	d
PPI_CHENCLR_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4896;"	d
PPI_CHENCLR_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7529;"	d
PPI_CHENCLR_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7651;"	d
PPI_CHENCLR_CH7_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3781;"	d
PPI_CHENCLR_CH7_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4893;"	d
PPI_CHENCLR_CH7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7526;"	d
PPI_CHENCLR_CH7_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7648;"	d
PPI_CHENCLR_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3779;"	d
PPI_CHENCLR_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4891;"	d
PPI_CHENCLR_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7524;"	d
PPI_CHENCLR_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7646;"	d
PPI_CHENCLR_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3780;"	d
PPI_CHENCLR_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4892;"	d
PPI_CHENCLR_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7525;"	d
PPI_CHENCLR_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7647;"	d
PPI_CHENCLR_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3778;"	d
PPI_CHENCLR_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4890;"	d
PPI_CHENCLR_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7523;"	d
PPI_CHENCLR_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7645;"	d
PPI_CHENCLR_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3777;"	d
PPI_CHENCLR_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4889;"	d
PPI_CHENCLR_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7522;"	d
PPI_CHENCLR_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7644;"	d
PPI_CHENCLR_CH8_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3774;"	d
PPI_CHENCLR_CH8_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4886;"	d
PPI_CHENCLR_CH8_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7519;"	d
PPI_CHENCLR_CH8_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7641;"	d
PPI_CHENCLR_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3772;"	d
PPI_CHENCLR_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4884;"	d
PPI_CHENCLR_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7517;"	d
PPI_CHENCLR_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7639;"	d
PPI_CHENCLR_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3773;"	d
PPI_CHENCLR_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4885;"	d
PPI_CHENCLR_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7518;"	d
PPI_CHENCLR_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7640;"	d
PPI_CHENCLR_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3771;"	d
PPI_CHENCLR_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4883;"	d
PPI_CHENCLR_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7516;"	d
PPI_CHENCLR_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7638;"	d
PPI_CHENCLR_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3770;"	d
PPI_CHENCLR_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4882;"	d
PPI_CHENCLR_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7515;"	d
PPI_CHENCLR_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7637;"	d
PPI_CHENCLR_CH9_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3767;"	d
PPI_CHENCLR_CH9_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4879;"	d
PPI_CHENCLR_CH9_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7512;"	d
PPI_CHENCLR_CH9_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7634;"	d
PPI_CHENCLR_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3765;"	d
PPI_CHENCLR_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4877;"	d
PPI_CHENCLR_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7510;"	d
PPI_CHENCLR_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7632;"	d
PPI_CHENCLR_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3766;"	d
PPI_CHENCLR_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4878;"	d
PPI_CHENCLR_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7511;"	d
PPI_CHENCLR_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7633;"	d
PPI_CHENCLR_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3764;"	d
PPI_CHENCLR_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4876;"	d
PPI_CHENCLR_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7509;"	d
PPI_CHENCLR_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7631;"	d
PPI_CHENCLR_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3763;"	d
PPI_CHENCLR_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4875;"	d
PPI_CHENCLR_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7508;"	d
PPI_CHENCLR_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7630;"	d
PPI_CHENSET_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3629;"	d
PPI_CHENSET_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4713;"	d
PPI_CHENSET_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7346;"	d
PPI_CHENSET_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7468;"	d
PPI_CHENSET_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3630;"	d
PPI_CHENSET_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4714;"	d
PPI_CHENSET_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7347;"	d
PPI_CHENSET_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7469;"	d
PPI_CHENSET_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3628;"	d
PPI_CHENSET_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4712;"	d
PPI_CHENSET_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7345;"	d
PPI_CHENSET_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7467;"	d
PPI_CHENSET_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3627;"	d
PPI_CHENSET_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4711;"	d
PPI_CHENSET_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7344;"	d
PPI_CHENSET_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7466;"	d
PPI_CHENSET_CH0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3631;"	d
PPI_CHENSET_CH0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4715;"	d
PPI_CHENSET_CH0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7348;"	d
PPI_CHENSET_CH0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7470;"	d
PPI_CHENSET_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3559;"	d
PPI_CHENSET_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4643;"	d
PPI_CHENSET_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7276;"	d
PPI_CHENSET_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7398;"	d
PPI_CHENSET_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3560;"	d
PPI_CHENSET_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4644;"	d
PPI_CHENSET_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7277;"	d
PPI_CHENSET_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7399;"	d
PPI_CHENSET_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3558;"	d
PPI_CHENSET_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4642;"	d
PPI_CHENSET_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7275;"	d
PPI_CHENSET_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7397;"	d
PPI_CHENSET_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3557;"	d
PPI_CHENSET_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4641;"	d
PPI_CHENSET_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7274;"	d
PPI_CHENSET_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7396;"	d
PPI_CHENSET_CH10_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3561;"	d
PPI_CHENSET_CH10_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4645;"	d
PPI_CHENSET_CH10_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7278;"	d
PPI_CHENSET_CH10_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7400;"	d
PPI_CHENSET_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3552;"	d
PPI_CHENSET_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4636;"	d
PPI_CHENSET_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7269;"	d
PPI_CHENSET_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7391;"	d
PPI_CHENSET_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3553;"	d
PPI_CHENSET_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4637;"	d
PPI_CHENSET_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7270;"	d
PPI_CHENSET_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7392;"	d
PPI_CHENSET_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3551;"	d
PPI_CHENSET_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4635;"	d
PPI_CHENSET_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7268;"	d
PPI_CHENSET_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7390;"	d
PPI_CHENSET_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3550;"	d
PPI_CHENSET_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4634;"	d
PPI_CHENSET_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7267;"	d
PPI_CHENSET_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7389;"	d
PPI_CHENSET_CH11_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3554;"	d
PPI_CHENSET_CH11_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4638;"	d
PPI_CHENSET_CH11_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7271;"	d
PPI_CHENSET_CH11_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7393;"	d
PPI_CHENSET_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3545;"	d
PPI_CHENSET_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4629;"	d
PPI_CHENSET_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7262;"	d
PPI_CHENSET_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7384;"	d
PPI_CHENSET_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3546;"	d
PPI_CHENSET_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4630;"	d
PPI_CHENSET_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7263;"	d
PPI_CHENSET_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7385;"	d
PPI_CHENSET_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3544;"	d
PPI_CHENSET_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4628;"	d
PPI_CHENSET_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7261;"	d
PPI_CHENSET_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7383;"	d
PPI_CHENSET_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3543;"	d
PPI_CHENSET_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4627;"	d
PPI_CHENSET_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7260;"	d
PPI_CHENSET_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7382;"	d
PPI_CHENSET_CH12_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3547;"	d
PPI_CHENSET_CH12_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4631;"	d
PPI_CHENSET_CH12_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7264;"	d
PPI_CHENSET_CH12_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7386;"	d
PPI_CHENSET_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3538;"	d
PPI_CHENSET_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4622;"	d
PPI_CHENSET_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7255;"	d
PPI_CHENSET_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7377;"	d
PPI_CHENSET_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3539;"	d
PPI_CHENSET_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4623;"	d
PPI_CHENSET_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7256;"	d
PPI_CHENSET_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7378;"	d
PPI_CHENSET_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3537;"	d
PPI_CHENSET_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4621;"	d
PPI_CHENSET_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7254;"	d
PPI_CHENSET_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7376;"	d
PPI_CHENSET_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3536;"	d
PPI_CHENSET_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4620;"	d
PPI_CHENSET_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7253;"	d
PPI_CHENSET_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7375;"	d
PPI_CHENSET_CH13_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3540;"	d
PPI_CHENSET_CH13_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4624;"	d
PPI_CHENSET_CH13_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7257;"	d
PPI_CHENSET_CH13_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7379;"	d
PPI_CHENSET_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3531;"	d
PPI_CHENSET_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4615;"	d
PPI_CHENSET_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7248;"	d
PPI_CHENSET_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7370;"	d
PPI_CHENSET_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3532;"	d
PPI_CHENSET_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4616;"	d
PPI_CHENSET_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7249;"	d
PPI_CHENSET_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7371;"	d
PPI_CHENSET_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3530;"	d
PPI_CHENSET_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4614;"	d
PPI_CHENSET_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7247;"	d
PPI_CHENSET_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7369;"	d
PPI_CHENSET_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3529;"	d
PPI_CHENSET_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4613;"	d
PPI_CHENSET_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7246;"	d
PPI_CHENSET_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7368;"	d
PPI_CHENSET_CH14_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3533;"	d
PPI_CHENSET_CH14_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4617;"	d
PPI_CHENSET_CH14_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7250;"	d
PPI_CHENSET_CH14_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7372;"	d
PPI_CHENSET_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3524;"	d
PPI_CHENSET_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4608;"	d
PPI_CHENSET_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7241;"	d
PPI_CHENSET_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7363;"	d
PPI_CHENSET_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3525;"	d
PPI_CHENSET_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4609;"	d
PPI_CHENSET_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7242;"	d
PPI_CHENSET_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7364;"	d
PPI_CHENSET_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3523;"	d
PPI_CHENSET_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4607;"	d
PPI_CHENSET_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7240;"	d
PPI_CHENSET_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7362;"	d
PPI_CHENSET_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3522;"	d
PPI_CHENSET_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4606;"	d
PPI_CHENSET_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7239;"	d
PPI_CHENSET_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7361;"	d
PPI_CHENSET_CH15_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3526;"	d
PPI_CHENSET_CH15_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4610;"	d
PPI_CHENSET_CH15_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7243;"	d
PPI_CHENSET_CH15_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7365;"	d
PPI_CHENSET_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4601;"	d
PPI_CHENSET_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7234;"	d
PPI_CHENSET_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7356;"	d
PPI_CHENSET_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4602;"	d
PPI_CHENSET_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7235;"	d
PPI_CHENSET_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7357;"	d
PPI_CHENSET_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4600;"	d
PPI_CHENSET_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7233;"	d
PPI_CHENSET_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7355;"	d
PPI_CHENSET_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4599;"	d
PPI_CHENSET_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7232;"	d
PPI_CHENSET_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7354;"	d
PPI_CHENSET_CH16_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4603;"	d
PPI_CHENSET_CH16_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7236;"	d
PPI_CHENSET_CH16_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7358;"	d
PPI_CHENSET_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4594;"	d
PPI_CHENSET_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7227;"	d
PPI_CHENSET_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7349;"	d
PPI_CHENSET_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4595;"	d
PPI_CHENSET_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7228;"	d
PPI_CHENSET_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7350;"	d
PPI_CHENSET_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4593;"	d
PPI_CHENSET_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7226;"	d
PPI_CHENSET_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7348;"	d
PPI_CHENSET_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4592;"	d
PPI_CHENSET_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7225;"	d
PPI_CHENSET_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7347;"	d
PPI_CHENSET_CH17_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4596;"	d
PPI_CHENSET_CH17_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7229;"	d
PPI_CHENSET_CH17_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7351;"	d
PPI_CHENSET_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4587;"	d
PPI_CHENSET_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7220;"	d
PPI_CHENSET_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7342;"	d
PPI_CHENSET_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4588;"	d
PPI_CHENSET_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7221;"	d
PPI_CHENSET_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7343;"	d
PPI_CHENSET_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4586;"	d
PPI_CHENSET_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7219;"	d
PPI_CHENSET_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7341;"	d
PPI_CHENSET_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4585;"	d
PPI_CHENSET_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7218;"	d
PPI_CHENSET_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7340;"	d
PPI_CHENSET_CH18_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4589;"	d
PPI_CHENSET_CH18_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7222;"	d
PPI_CHENSET_CH18_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7344;"	d
PPI_CHENSET_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4580;"	d
PPI_CHENSET_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7213;"	d
PPI_CHENSET_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7335;"	d
PPI_CHENSET_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4581;"	d
PPI_CHENSET_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7214;"	d
PPI_CHENSET_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7336;"	d
PPI_CHENSET_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4579;"	d
PPI_CHENSET_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7212;"	d
PPI_CHENSET_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7334;"	d
PPI_CHENSET_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4578;"	d
PPI_CHENSET_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7211;"	d
PPI_CHENSET_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7333;"	d
PPI_CHENSET_CH19_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4582;"	d
PPI_CHENSET_CH19_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7215;"	d
PPI_CHENSET_CH19_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7337;"	d
PPI_CHENSET_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3622;"	d
PPI_CHENSET_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4706;"	d
PPI_CHENSET_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7339;"	d
PPI_CHENSET_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7461;"	d
PPI_CHENSET_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3623;"	d
PPI_CHENSET_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4707;"	d
PPI_CHENSET_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7340;"	d
PPI_CHENSET_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7462;"	d
PPI_CHENSET_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3621;"	d
PPI_CHENSET_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4705;"	d
PPI_CHENSET_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7338;"	d
PPI_CHENSET_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7460;"	d
PPI_CHENSET_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3620;"	d
PPI_CHENSET_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4704;"	d
PPI_CHENSET_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7337;"	d
PPI_CHENSET_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7459;"	d
PPI_CHENSET_CH1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3624;"	d
PPI_CHENSET_CH1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4708;"	d
PPI_CHENSET_CH1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7341;"	d
PPI_CHENSET_CH1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7463;"	d
PPI_CHENSET_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3517;"	d
PPI_CHENSET_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4573;"	d
PPI_CHENSET_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7206;"	d
PPI_CHENSET_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7328;"	d
PPI_CHENSET_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3518;"	d
PPI_CHENSET_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4574;"	d
PPI_CHENSET_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7207;"	d
PPI_CHENSET_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7329;"	d
PPI_CHENSET_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3516;"	d
PPI_CHENSET_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4572;"	d
PPI_CHENSET_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7205;"	d
PPI_CHENSET_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7327;"	d
PPI_CHENSET_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3515;"	d
PPI_CHENSET_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4571;"	d
PPI_CHENSET_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7204;"	d
PPI_CHENSET_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7326;"	d
PPI_CHENSET_CH20_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3519;"	d
PPI_CHENSET_CH20_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4575;"	d
PPI_CHENSET_CH20_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7208;"	d
PPI_CHENSET_CH20_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7330;"	d
PPI_CHENSET_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3510;"	d
PPI_CHENSET_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4566;"	d
PPI_CHENSET_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7199;"	d
PPI_CHENSET_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7321;"	d
PPI_CHENSET_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3511;"	d
PPI_CHENSET_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4567;"	d
PPI_CHENSET_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7200;"	d
PPI_CHENSET_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7322;"	d
PPI_CHENSET_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3509;"	d
PPI_CHENSET_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4565;"	d
PPI_CHENSET_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7198;"	d
PPI_CHENSET_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7320;"	d
PPI_CHENSET_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3508;"	d
PPI_CHENSET_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4564;"	d
PPI_CHENSET_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7197;"	d
PPI_CHENSET_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7319;"	d
PPI_CHENSET_CH21_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3512;"	d
PPI_CHENSET_CH21_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4568;"	d
PPI_CHENSET_CH21_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7201;"	d
PPI_CHENSET_CH21_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7323;"	d
PPI_CHENSET_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3503;"	d
PPI_CHENSET_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4559;"	d
PPI_CHENSET_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7192;"	d
PPI_CHENSET_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7314;"	d
PPI_CHENSET_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3504;"	d
PPI_CHENSET_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4560;"	d
PPI_CHENSET_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7193;"	d
PPI_CHENSET_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7315;"	d
PPI_CHENSET_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3502;"	d
PPI_CHENSET_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4558;"	d
PPI_CHENSET_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7191;"	d
PPI_CHENSET_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7313;"	d
PPI_CHENSET_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3501;"	d
PPI_CHENSET_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4557;"	d
PPI_CHENSET_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7190;"	d
PPI_CHENSET_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7312;"	d
PPI_CHENSET_CH22_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3505;"	d
PPI_CHENSET_CH22_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4561;"	d
PPI_CHENSET_CH22_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7194;"	d
PPI_CHENSET_CH22_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7316;"	d
PPI_CHENSET_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3496;"	d
PPI_CHENSET_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4552;"	d
PPI_CHENSET_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7185;"	d
PPI_CHENSET_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7307;"	d
PPI_CHENSET_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3497;"	d
PPI_CHENSET_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4553;"	d
PPI_CHENSET_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7186;"	d
PPI_CHENSET_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7308;"	d
PPI_CHENSET_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3495;"	d
PPI_CHENSET_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4551;"	d
PPI_CHENSET_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7184;"	d
PPI_CHENSET_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7306;"	d
PPI_CHENSET_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3494;"	d
PPI_CHENSET_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4550;"	d
PPI_CHENSET_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7183;"	d
PPI_CHENSET_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7305;"	d
PPI_CHENSET_CH23_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3498;"	d
PPI_CHENSET_CH23_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4554;"	d
PPI_CHENSET_CH23_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7187;"	d
PPI_CHENSET_CH23_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7309;"	d
PPI_CHENSET_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3489;"	d
PPI_CHENSET_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4545;"	d
PPI_CHENSET_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7178;"	d
PPI_CHENSET_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7300;"	d
PPI_CHENSET_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3490;"	d
PPI_CHENSET_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4546;"	d
PPI_CHENSET_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7179;"	d
PPI_CHENSET_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7301;"	d
PPI_CHENSET_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3488;"	d
PPI_CHENSET_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4544;"	d
PPI_CHENSET_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7177;"	d
PPI_CHENSET_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7299;"	d
PPI_CHENSET_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3487;"	d
PPI_CHENSET_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4543;"	d
PPI_CHENSET_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7176;"	d
PPI_CHENSET_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7298;"	d
PPI_CHENSET_CH24_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3491;"	d
PPI_CHENSET_CH24_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4547;"	d
PPI_CHENSET_CH24_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7180;"	d
PPI_CHENSET_CH24_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7302;"	d
PPI_CHENSET_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3482;"	d
PPI_CHENSET_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4538;"	d
PPI_CHENSET_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7171;"	d
PPI_CHENSET_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7293;"	d
PPI_CHENSET_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3483;"	d
PPI_CHENSET_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4539;"	d
PPI_CHENSET_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7172;"	d
PPI_CHENSET_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7294;"	d
PPI_CHENSET_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3481;"	d
PPI_CHENSET_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4537;"	d
PPI_CHENSET_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7170;"	d
PPI_CHENSET_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7292;"	d
PPI_CHENSET_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3480;"	d
PPI_CHENSET_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4536;"	d
PPI_CHENSET_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7169;"	d
PPI_CHENSET_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7291;"	d
PPI_CHENSET_CH25_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3484;"	d
PPI_CHENSET_CH25_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4540;"	d
PPI_CHENSET_CH25_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7173;"	d
PPI_CHENSET_CH25_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7295;"	d
PPI_CHENSET_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3475;"	d
PPI_CHENSET_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4531;"	d
PPI_CHENSET_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7164;"	d
PPI_CHENSET_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7286;"	d
PPI_CHENSET_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3476;"	d
PPI_CHENSET_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4532;"	d
PPI_CHENSET_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7165;"	d
PPI_CHENSET_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7287;"	d
PPI_CHENSET_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3474;"	d
PPI_CHENSET_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4530;"	d
PPI_CHENSET_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7163;"	d
PPI_CHENSET_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7285;"	d
PPI_CHENSET_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3473;"	d
PPI_CHENSET_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4529;"	d
PPI_CHENSET_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7162;"	d
PPI_CHENSET_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7284;"	d
PPI_CHENSET_CH26_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3477;"	d
PPI_CHENSET_CH26_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4533;"	d
PPI_CHENSET_CH26_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7166;"	d
PPI_CHENSET_CH26_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7288;"	d
PPI_CHENSET_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3468;"	d
PPI_CHENSET_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4524;"	d
PPI_CHENSET_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7157;"	d
PPI_CHENSET_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7279;"	d
PPI_CHENSET_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3469;"	d
PPI_CHENSET_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4525;"	d
PPI_CHENSET_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7158;"	d
PPI_CHENSET_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7280;"	d
PPI_CHENSET_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3467;"	d
PPI_CHENSET_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4523;"	d
PPI_CHENSET_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7156;"	d
PPI_CHENSET_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7278;"	d
PPI_CHENSET_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3466;"	d
PPI_CHENSET_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4522;"	d
PPI_CHENSET_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7155;"	d
PPI_CHENSET_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7277;"	d
PPI_CHENSET_CH27_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3470;"	d
PPI_CHENSET_CH27_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4526;"	d
PPI_CHENSET_CH27_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7159;"	d
PPI_CHENSET_CH27_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7281;"	d
PPI_CHENSET_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3461;"	d
PPI_CHENSET_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4517;"	d
PPI_CHENSET_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7150;"	d
PPI_CHENSET_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7272;"	d
PPI_CHENSET_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3462;"	d
PPI_CHENSET_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4518;"	d
PPI_CHENSET_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7151;"	d
PPI_CHENSET_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7273;"	d
PPI_CHENSET_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3460;"	d
PPI_CHENSET_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4516;"	d
PPI_CHENSET_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7149;"	d
PPI_CHENSET_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7271;"	d
PPI_CHENSET_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3459;"	d
PPI_CHENSET_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4515;"	d
PPI_CHENSET_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7148;"	d
PPI_CHENSET_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7270;"	d
PPI_CHENSET_CH28_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3463;"	d
PPI_CHENSET_CH28_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4519;"	d
PPI_CHENSET_CH28_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7152;"	d
PPI_CHENSET_CH28_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7274;"	d
PPI_CHENSET_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3454;"	d
PPI_CHENSET_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4510;"	d
PPI_CHENSET_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7143;"	d
PPI_CHENSET_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7265;"	d
PPI_CHENSET_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3455;"	d
PPI_CHENSET_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4511;"	d
PPI_CHENSET_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7144;"	d
PPI_CHENSET_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7266;"	d
PPI_CHENSET_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3453;"	d
PPI_CHENSET_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4509;"	d
PPI_CHENSET_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7142;"	d
PPI_CHENSET_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7264;"	d
PPI_CHENSET_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3452;"	d
PPI_CHENSET_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4508;"	d
PPI_CHENSET_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7141;"	d
PPI_CHENSET_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7263;"	d
PPI_CHENSET_CH29_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3456;"	d
PPI_CHENSET_CH29_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4512;"	d
PPI_CHENSET_CH29_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7145;"	d
PPI_CHENSET_CH29_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7267;"	d
PPI_CHENSET_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3615;"	d
PPI_CHENSET_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4699;"	d
PPI_CHENSET_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7332;"	d
PPI_CHENSET_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7454;"	d
PPI_CHENSET_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3616;"	d
PPI_CHENSET_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4700;"	d
PPI_CHENSET_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7333;"	d
PPI_CHENSET_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7455;"	d
PPI_CHENSET_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3614;"	d
PPI_CHENSET_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4698;"	d
PPI_CHENSET_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7331;"	d
PPI_CHENSET_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7453;"	d
PPI_CHENSET_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3613;"	d
PPI_CHENSET_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4697;"	d
PPI_CHENSET_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7330;"	d
PPI_CHENSET_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7452;"	d
PPI_CHENSET_CH2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3617;"	d
PPI_CHENSET_CH2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4701;"	d
PPI_CHENSET_CH2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7334;"	d
PPI_CHENSET_CH2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7456;"	d
PPI_CHENSET_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3447;"	d
PPI_CHENSET_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4503;"	d
PPI_CHENSET_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7136;"	d
PPI_CHENSET_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7258;"	d
PPI_CHENSET_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3448;"	d
PPI_CHENSET_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4504;"	d
PPI_CHENSET_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7137;"	d
PPI_CHENSET_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7259;"	d
PPI_CHENSET_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3446;"	d
PPI_CHENSET_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4502;"	d
PPI_CHENSET_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7135;"	d
PPI_CHENSET_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7257;"	d
PPI_CHENSET_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3445;"	d
PPI_CHENSET_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4501;"	d
PPI_CHENSET_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7134;"	d
PPI_CHENSET_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7256;"	d
PPI_CHENSET_CH30_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3449;"	d
PPI_CHENSET_CH30_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4505;"	d
PPI_CHENSET_CH30_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7138;"	d
PPI_CHENSET_CH30_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7260;"	d
PPI_CHENSET_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3440;"	d
PPI_CHENSET_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4496;"	d
PPI_CHENSET_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7129;"	d
PPI_CHENSET_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7251;"	d
PPI_CHENSET_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3441;"	d
PPI_CHENSET_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4497;"	d
PPI_CHENSET_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7130;"	d
PPI_CHENSET_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7252;"	d
PPI_CHENSET_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3439;"	d
PPI_CHENSET_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4495;"	d
PPI_CHENSET_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7128;"	d
PPI_CHENSET_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7250;"	d
PPI_CHENSET_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3438;"	d
PPI_CHENSET_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4494;"	d
PPI_CHENSET_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7127;"	d
PPI_CHENSET_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7249;"	d
PPI_CHENSET_CH31_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3442;"	d
PPI_CHENSET_CH31_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4498;"	d
PPI_CHENSET_CH31_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7131;"	d
PPI_CHENSET_CH31_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7253;"	d
PPI_CHENSET_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3608;"	d
PPI_CHENSET_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4692;"	d
PPI_CHENSET_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7325;"	d
PPI_CHENSET_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7447;"	d
PPI_CHENSET_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3609;"	d
PPI_CHENSET_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4693;"	d
PPI_CHENSET_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7326;"	d
PPI_CHENSET_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7448;"	d
PPI_CHENSET_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3607;"	d
PPI_CHENSET_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4691;"	d
PPI_CHENSET_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7324;"	d
PPI_CHENSET_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7446;"	d
PPI_CHENSET_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3606;"	d
PPI_CHENSET_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4690;"	d
PPI_CHENSET_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7323;"	d
PPI_CHENSET_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7445;"	d
PPI_CHENSET_CH3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3610;"	d
PPI_CHENSET_CH3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4694;"	d
PPI_CHENSET_CH3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7327;"	d
PPI_CHENSET_CH3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7449;"	d
PPI_CHENSET_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3601;"	d
PPI_CHENSET_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4685;"	d
PPI_CHENSET_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7318;"	d
PPI_CHENSET_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7440;"	d
PPI_CHENSET_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3602;"	d
PPI_CHENSET_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4686;"	d
PPI_CHENSET_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7319;"	d
PPI_CHENSET_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7441;"	d
PPI_CHENSET_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3600;"	d
PPI_CHENSET_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4684;"	d
PPI_CHENSET_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7317;"	d
PPI_CHENSET_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7439;"	d
PPI_CHENSET_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3599;"	d
PPI_CHENSET_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4683;"	d
PPI_CHENSET_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7316;"	d
PPI_CHENSET_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7438;"	d
PPI_CHENSET_CH4_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3603;"	d
PPI_CHENSET_CH4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4687;"	d
PPI_CHENSET_CH4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7320;"	d
PPI_CHENSET_CH4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7442;"	d
PPI_CHENSET_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3594;"	d
PPI_CHENSET_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4678;"	d
PPI_CHENSET_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7311;"	d
PPI_CHENSET_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7433;"	d
PPI_CHENSET_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3595;"	d
PPI_CHENSET_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4679;"	d
PPI_CHENSET_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7312;"	d
PPI_CHENSET_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7434;"	d
PPI_CHENSET_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3593;"	d
PPI_CHENSET_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4677;"	d
PPI_CHENSET_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7310;"	d
PPI_CHENSET_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7432;"	d
PPI_CHENSET_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3592;"	d
PPI_CHENSET_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4676;"	d
PPI_CHENSET_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7309;"	d
PPI_CHENSET_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7431;"	d
PPI_CHENSET_CH5_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3596;"	d
PPI_CHENSET_CH5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4680;"	d
PPI_CHENSET_CH5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7313;"	d
PPI_CHENSET_CH5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7435;"	d
PPI_CHENSET_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3587;"	d
PPI_CHENSET_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4671;"	d
PPI_CHENSET_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7304;"	d
PPI_CHENSET_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7426;"	d
PPI_CHENSET_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3588;"	d
PPI_CHENSET_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4672;"	d
PPI_CHENSET_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7305;"	d
PPI_CHENSET_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7427;"	d
PPI_CHENSET_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3586;"	d
PPI_CHENSET_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4670;"	d
PPI_CHENSET_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7303;"	d
PPI_CHENSET_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7425;"	d
PPI_CHENSET_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3585;"	d
PPI_CHENSET_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4669;"	d
PPI_CHENSET_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7302;"	d
PPI_CHENSET_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7424;"	d
PPI_CHENSET_CH6_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3589;"	d
PPI_CHENSET_CH6_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4673;"	d
PPI_CHENSET_CH6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7306;"	d
PPI_CHENSET_CH6_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7428;"	d
PPI_CHENSET_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3580;"	d
PPI_CHENSET_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4664;"	d
PPI_CHENSET_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7297;"	d
PPI_CHENSET_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7419;"	d
PPI_CHENSET_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3581;"	d
PPI_CHENSET_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4665;"	d
PPI_CHENSET_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7298;"	d
PPI_CHENSET_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7420;"	d
PPI_CHENSET_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3579;"	d
PPI_CHENSET_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4663;"	d
PPI_CHENSET_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7296;"	d
PPI_CHENSET_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7418;"	d
PPI_CHENSET_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3578;"	d
PPI_CHENSET_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4662;"	d
PPI_CHENSET_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7295;"	d
PPI_CHENSET_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7417;"	d
PPI_CHENSET_CH7_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3582;"	d
PPI_CHENSET_CH7_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4666;"	d
PPI_CHENSET_CH7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7299;"	d
PPI_CHENSET_CH7_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7421;"	d
PPI_CHENSET_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3573;"	d
PPI_CHENSET_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4657;"	d
PPI_CHENSET_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7290;"	d
PPI_CHENSET_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7412;"	d
PPI_CHENSET_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3574;"	d
PPI_CHENSET_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4658;"	d
PPI_CHENSET_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7291;"	d
PPI_CHENSET_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7413;"	d
PPI_CHENSET_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3572;"	d
PPI_CHENSET_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4656;"	d
PPI_CHENSET_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7289;"	d
PPI_CHENSET_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7411;"	d
PPI_CHENSET_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3571;"	d
PPI_CHENSET_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4655;"	d
PPI_CHENSET_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7288;"	d
PPI_CHENSET_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7410;"	d
PPI_CHENSET_CH8_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3575;"	d
PPI_CHENSET_CH8_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4659;"	d
PPI_CHENSET_CH8_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7292;"	d
PPI_CHENSET_CH8_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7414;"	d
PPI_CHENSET_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3566;"	d
PPI_CHENSET_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4650;"	d
PPI_CHENSET_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7283;"	d
PPI_CHENSET_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7405;"	d
PPI_CHENSET_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3567;"	d
PPI_CHENSET_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4651;"	d
PPI_CHENSET_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7284;"	d
PPI_CHENSET_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7406;"	d
PPI_CHENSET_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3565;"	d
PPI_CHENSET_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4649;"	d
PPI_CHENSET_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7282;"	d
PPI_CHENSET_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7404;"	d
PPI_CHENSET_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3564;"	d
PPI_CHENSET_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4648;"	d
PPI_CHENSET_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7281;"	d
PPI_CHENSET_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7403;"	d
PPI_CHENSET_CH9_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3568;"	d
PPI_CHENSET_CH9_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4652;"	d
PPI_CHENSET_CH9_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7285;"	d
PPI_CHENSET_CH9_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7407;"	d
PPI_CHEN_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3431;"	d
PPI_CHEN_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4487;"	d
PPI_CHEN_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7120;"	d
PPI_CHEN_CH0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7242;"	d
PPI_CHEN_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3432;"	d
PPI_CHEN_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4488;"	d
PPI_CHEN_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7121;"	d
PPI_CHEN_CH0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7243;"	d
PPI_CHEN_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3430;"	d
PPI_CHEN_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4486;"	d
PPI_CHEN_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7119;"	d
PPI_CHEN_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7241;"	d
PPI_CHEN_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3429;"	d
PPI_CHEN_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4485;"	d
PPI_CHEN_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7118;"	d
PPI_CHEN_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7240;"	d
PPI_CHEN_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3371;"	d
PPI_CHEN_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4427;"	d
PPI_CHEN_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7060;"	d
PPI_CHEN_CH10_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7182;"	d
PPI_CHEN_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3372;"	d
PPI_CHEN_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4428;"	d
PPI_CHEN_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7061;"	d
PPI_CHEN_CH10_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7183;"	d
PPI_CHEN_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3370;"	d
PPI_CHEN_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4426;"	d
PPI_CHEN_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7059;"	d
PPI_CHEN_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7181;"	d
PPI_CHEN_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3369;"	d
PPI_CHEN_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4425;"	d
PPI_CHEN_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7058;"	d
PPI_CHEN_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7180;"	d
PPI_CHEN_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3365;"	d
PPI_CHEN_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4421;"	d
PPI_CHEN_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7054;"	d
PPI_CHEN_CH11_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7176;"	d
PPI_CHEN_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3366;"	d
PPI_CHEN_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4422;"	d
PPI_CHEN_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7055;"	d
PPI_CHEN_CH11_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7177;"	d
PPI_CHEN_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3364;"	d
PPI_CHEN_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4420;"	d
PPI_CHEN_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7053;"	d
PPI_CHEN_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7175;"	d
PPI_CHEN_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3363;"	d
PPI_CHEN_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4419;"	d
PPI_CHEN_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7052;"	d
PPI_CHEN_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7174;"	d
PPI_CHEN_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3359;"	d
PPI_CHEN_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4415;"	d
PPI_CHEN_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7048;"	d
PPI_CHEN_CH12_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7170;"	d
PPI_CHEN_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3360;"	d
PPI_CHEN_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4416;"	d
PPI_CHEN_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7049;"	d
PPI_CHEN_CH12_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7171;"	d
PPI_CHEN_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3358;"	d
PPI_CHEN_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4414;"	d
PPI_CHEN_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7047;"	d
PPI_CHEN_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7169;"	d
PPI_CHEN_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3357;"	d
PPI_CHEN_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4413;"	d
PPI_CHEN_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7046;"	d
PPI_CHEN_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7168;"	d
PPI_CHEN_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3353;"	d
PPI_CHEN_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4409;"	d
PPI_CHEN_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7042;"	d
PPI_CHEN_CH13_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7164;"	d
PPI_CHEN_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3354;"	d
PPI_CHEN_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4410;"	d
PPI_CHEN_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7043;"	d
PPI_CHEN_CH13_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7165;"	d
PPI_CHEN_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3352;"	d
PPI_CHEN_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4408;"	d
PPI_CHEN_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7041;"	d
PPI_CHEN_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7163;"	d
PPI_CHEN_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3351;"	d
PPI_CHEN_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4407;"	d
PPI_CHEN_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7040;"	d
PPI_CHEN_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7162;"	d
PPI_CHEN_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3347;"	d
PPI_CHEN_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4403;"	d
PPI_CHEN_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7036;"	d
PPI_CHEN_CH14_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7158;"	d
PPI_CHEN_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3348;"	d
PPI_CHEN_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4404;"	d
PPI_CHEN_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7037;"	d
PPI_CHEN_CH14_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7159;"	d
PPI_CHEN_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3346;"	d
PPI_CHEN_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4402;"	d
PPI_CHEN_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7035;"	d
PPI_CHEN_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7157;"	d
PPI_CHEN_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3345;"	d
PPI_CHEN_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4401;"	d
PPI_CHEN_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7034;"	d
PPI_CHEN_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7156;"	d
PPI_CHEN_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3341;"	d
PPI_CHEN_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4397;"	d
PPI_CHEN_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7030;"	d
PPI_CHEN_CH15_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7152;"	d
PPI_CHEN_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3342;"	d
PPI_CHEN_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4398;"	d
PPI_CHEN_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7031;"	d
PPI_CHEN_CH15_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7153;"	d
PPI_CHEN_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3340;"	d
PPI_CHEN_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4396;"	d
PPI_CHEN_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7029;"	d
PPI_CHEN_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7151;"	d
PPI_CHEN_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3339;"	d
PPI_CHEN_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4395;"	d
PPI_CHEN_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7028;"	d
PPI_CHEN_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7150;"	d
PPI_CHEN_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4391;"	d
PPI_CHEN_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7024;"	d
PPI_CHEN_CH16_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7146;"	d
PPI_CHEN_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4392;"	d
PPI_CHEN_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7025;"	d
PPI_CHEN_CH16_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7147;"	d
PPI_CHEN_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4390;"	d
PPI_CHEN_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7023;"	d
PPI_CHEN_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7145;"	d
PPI_CHEN_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4389;"	d
PPI_CHEN_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7022;"	d
PPI_CHEN_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7144;"	d
PPI_CHEN_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4385;"	d
PPI_CHEN_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7018;"	d
PPI_CHEN_CH17_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7140;"	d
PPI_CHEN_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4386;"	d
PPI_CHEN_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7019;"	d
PPI_CHEN_CH17_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7141;"	d
PPI_CHEN_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4384;"	d
PPI_CHEN_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7017;"	d
PPI_CHEN_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7139;"	d
PPI_CHEN_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4383;"	d
PPI_CHEN_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7016;"	d
PPI_CHEN_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7138;"	d
PPI_CHEN_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4379;"	d
PPI_CHEN_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7012;"	d
PPI_CHEN_CH18_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7134;"	d
PPI_CHEN_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4380;"	d
PPI_CHEN_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7013;"	d
PPI_CHEN_CH18_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7135;"	d
PPI_CHEN_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4378;"	d
PPI_CHEN_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7011;"	d
PPI_CHEN_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7133;"	d
PPI_CHEN_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4377;"	d
PPI_CHEN_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7010;"	d
PPI_CHEN_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7132;"	d
PPI_CHEN_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4373;"	d
PPI_CHEN_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7006;"	d
PPI_CHEN_CH19_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7128;"	d
PPI_CHEN_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4374;"	d
PPI_CHEN_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7007;"	d
PPI_CHEN_CH19_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7129;"	d
PPI_CHEN_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4372;"	d
PPI_CHEN_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7005;"	d
PPI_CHEN_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7127;"	d
PPI_CHEN_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4371;"	d
PPI_CHEN_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7004;"	d
PPI_CHEN_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7126;"	d
PPI_CHEN_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3425;"	d
PPI_CHEN_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4481;"	d
PPI_CHEN_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7114;"	d
PPI_CHEN_CH1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7236;"	d
PPI_CHEN_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3426;"	d
PPI_CHEN_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4482;"	d
PPI_CHEN_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7115;"	d
PPI_CHEN_CH1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7237;"	d
PPI_CHEN_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3424;"	d
PPI_CHEN_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4480;"	d
PPI_CHEN_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7113;"	d
PPI_CHEN_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7235;"	d
PPI_CHEN_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3423;"	d
PPI_CHEN_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4479;"	d
PPI_CHEN_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7112;"	d
PPI_CHEN_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7234;"	d
PPI_CHEN_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3335;"	d
PPI_CHEN_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4367;"	d
PPI_CHEN_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7000;"	d
PPI_CHEN_CH20_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7122;"	d
PPI_CHEN_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3336;"	d
PPI_CHEN_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4368;"	d
PPI_CHEN_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7001;"	d
PPI_CHEN_CH20_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7123;"	d
PPI_CHEN_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3334;"	d
PPI_CHEN_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4366;"	d
PPI_CHEN_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6999;"	d
PPI_CHEN_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7121;"	d
PPI_CHEN_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3333;"	d
PPI_CHEN_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4365;"	d
PPI_CHEN_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6998;"	d
PPI_CHEN_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7120;"	d
PPI_CHEN_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3329;"	d
PPI_CHEN_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4361;"	d
PPI_CHEN_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6994;"	d
PPI_CHEN_CH21_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7116;"	d
PPI_CHEN_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3330;"	d
PPI_CHEN_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4362;"	d
PPI_CHEN_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6995;"	d
PPI_CHEN_CH21_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7117;"	d
PPI_CHEN_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3328;"	d
PPI_CHEN_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4360;"	d
PPI_CHEN_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6993;"	d
PPI_CHEN_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7115;"	d
PPI_CHEN_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3327;"	d
PPI_CHEN_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4359;"	d
PPI_CHEN_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6992;"	d
PPI_CHEN_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7114;"	d
PPI_CHEN_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3323;"	d
PPI_CHEN_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4355;"	d
PPI_CHEN_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6988;"	d
PPI_CHEN_CH22_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7110;"	d
PPI_CHEN_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3324;"	d
PPI_CHEN_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4356;"	d
PPI_CHEN_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6989;"	d
PPI_CHEN_CH22_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7111;"	d
PPI_CHEN_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3322;"	d
PPI_CHEN_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4354;"	d
PPI_CHEN_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6987;"	d
PPI_CHEN_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7109;"	d
PPI_CHEN_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3321;"	d
PPI_CHEN_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4353;"	d
PPI_CHEN_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6986;"	d
PPI_CHEN_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7108;"	d
PPI_CHEN_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3317;"	d
PPI_CHEN_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4349;"	d
PPI_CHEN_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6982;"	d
PPI_CHEN_CH23_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7104;"	d
PPI_CHEN_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3318;"	d
PPI_CHEN_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4350;"	d
PPI_CHEN_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6983;"	d
PPI_CHEN_CH23_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7105;"	d
PPI_CHEN_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3316;"	d
PPI_CHEN_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4348;"	d
PPI_CHEN_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6981;"	d
PPI_CHEN_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7103;"	d
PPI_CHEN_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3315;"	d
PPI_CHEN_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4347;"	d
PPI_CHEN_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6980;"	d
PPI_CHEN_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7102;"	d
PPI_CHEN_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3311;"	d
PPI_CHEN_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4343;"	d
PPI_CHEN_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6976;"	d
PPI_CHEN_CH24_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7098;"	d
PPI_CHEN_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3312;"	d
PPI_CHEN_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4344;"	d
PPI_CHEN_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6977;"	d
PPI_CHEN_CH24_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7099;"	d
PPI_CHEN_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3310;"	d
PPI_CHEN_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4342;"	d
PPI_CHEN_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6975;"	d
PPI_CHEN_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7097;"	d
PPI_CHEN_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3309;"	d
PPI_CHEN_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4341;"	d
PPI_CHEN_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6974;"	d
PPI_CHEN_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7096;"	d
PPI_CHEN_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3305;"	d
PPI_CHEN_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4337;"	d
PPI_CHEN_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6970;"	d
PPI_CHEN_CH25_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7092;"	d
PPI_CHEN_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3306;"	d
PPI_CHEN_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4338;"	d
PPI_CHEN_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6971;"	d
PPI_CHEN_CH25_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7093;"	d
PPI_CHEN_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3304;"	d
PPI_CHEN_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4336;"	d
PPI_CHEN_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6969;"	d
PPI_CHEN_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7091;"	d
PPI_CHEN_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3303;"	d
PPI_CHEN_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4335;"	d
PPI_CHEN_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6968;"	d
PPI_CHEN_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7090;"	d
PPI_CHEN_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3299;"	d
PPI_CHEN_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4331;"	d
PPI_CHEN_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6964;"	d
PPI_CHEN_CH26_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7086;"	d
PPI_CHEN_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3300;"	d
PPI_CHEN_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4332;"	d
PPI_CHEN_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6965;"	d
PPI_CHEN_CH26_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7087;"	d
PPI_CHEN_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3298;"	d
PPI_CHEN_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4330;"	d
PPI_CHEN_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6963;"	d
PPI_CHEN_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7085;"	d
PPI_CHEN_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3297;"	d
PPI_CHEN_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4329;"	d
PPI_CHEN_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6962;"	d
PPI_CHEN_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7084;"	d
PPI_CHEN_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3293;"	d
PPI_CHEN_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4325;"	d
PPI_CHEN_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6958;"	d
PPI_CHEN_CH27_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7080;"	d
PPI_CHEN_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3294;"	d
PPI_CHEN_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4326;"	d
PPI_CHEN_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6959;"	d
PPI_CHEN_CH27_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7081;"	d
PPI_CHEN_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3292;"	d
PPI_CHEN_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4324;"	d
PPI_CHEN_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6957;"	d
PPI_CHEN_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7079;"	d
PPI_CHEN_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3291;"	d
PPI_CHEN_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4323;"	d
PPI_CHEN_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6956;"	d
PPI_CHEN_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7078;"	d
PPI_CHEN_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3287;"	d
PPI_CHEN_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4319;"	d
PPI_CHEN_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6952;"	d
PPI_CHEN_CH28_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7074;"	d
PPI_CHEN_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3288;"	d
PPI_CHEN_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4320;"	d
PPI_CHEN_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6953;"	d
PPI_CHEN_CH28_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7075;"	d
PPI_CHEN_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3286;"	d
PPI_CHEN_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4318;"	d
PPI_CHEN_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6951;"	d
PPI_CHEN_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7073;"	d
PPI_CHEN_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3285;"	d
PPI_CHEN_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4317;"	d
PPI_CHEN_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6950;"	d
PPI_CHEN_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7072;"	d
PPI_CHEN_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3281;"	d
PPI_CHEN_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4313;"	d
PPI_CHEN_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6946;"	d
PPI_CHEN_CH29_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7068;"	d
PPI_CHEN_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3282;"	d
PPI_CHEN_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4314;"	d
PPI_CHEN_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6947;"	d
PPI_CHEN_CH29_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7069;"	d
PPI_CHEN_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3280;"	d
PPI_CHEN_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4312;"	d
PPI_CHEN_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6945;"	d
PPI_CHEN_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7067;"	d
PPI_CHEN_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3279;"	d
PPI_CHEN_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4311;"	d
PPI_CHEN_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6944;"	d
PPI_CHEN_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7066;"	d
PPI_CHEN_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3419;"	d
PPI_CHEN_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4475;"	d
PPI_CHEN_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7108;"	d
PPI_CHEN_CH2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7230;"	d
PPI_CHEN_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3420;"	d
PPI_CHEN_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4476;"	d
PPI_CHEN_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7109;"	d
PPI_CHEN_CH2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7231;"	d
PPI_CHEN_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3418;"	d
PPI_CHEN_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4474;"	d
PPI_CHEN_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7107;"	d
PPI_CHEN_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7229;"	d
PPI_CHEN_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3417;"	d
PPI_CHEN_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4473;"	d
PPI_CHEN_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7106;"	d
PPI_CHEN_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7228;"	d
PPI_CHEN_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3275;"	d
PPI_CHEN_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4307;"	d
PPI_CHEN_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6940;"	d
PPI_CHEN_CH30_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7062;"	d
PPI_CHEN_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3276;"	d
PPI_CHEN_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4308;"	d
PPI_CHEN_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6941;"	d
PPI_CHEN_CH30_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7063;"	d
PPI_CHEN_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3274;"	d
PPI_CHEN_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4306;"	d
PPI_CHEN_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6939;"	d
PPI_CHEN_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7061;"	d
PPI_CHEN_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3273;"	d
PPI_CHEN_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4305;"	d
PPI_CHEN_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6938;"	d
PPI_CHEN_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7060;"	d
PPI_CHEN_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3269;"	d
PPI_CHEN_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4301;"	d
PPI_CHEN_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6934;"	d
PPI_CHEN_CH31_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7056;"	d
PPI_CHEN_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3270;"	d
PPI_CHEN_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4302;"	d
PPI_CHEN_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6935;"	d
PPI_CHEN_CH31_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7057;"	d
PPI_CHEN_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3268;"	d
PPI_CHEN_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4300;"	d
PPI_CHEN_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6933;"	d
PPI_CHEN_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7055;"	d
PPI_CHEN_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3267;"	d
PPI_CHEN_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4299;"	d
PPI_CHEN_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	6932;"	d
PPI_CHEN_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7054;"	d
PPI_CHEN_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3413;"	d
PPI_CHEN_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4469;"	d
PPI_CHEN_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7102;"	d
PPI_CHEN_CH3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7224;"	d
PPI_CHEN_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3414;"	d
PPI_CHEN_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4470;"	d
PPI_CHEN_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7103;"	d
PPI_CHEN_CH3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7225;"	d
PPI_CHEN_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3412;"	d
PPI_CHEN_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4468;"	d
PPI_CHEN_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7101;"	d
PPI_CHEN_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7223;"	d
PPI_CHEN_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3411;"	d
PPI_CHEN_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4467;"	d
PPI_CHEN_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7100;"	d
PPI_CHEN_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7222;"	d
PPI_CHEN_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3407;"	d
PPI_CHEN_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4463;"	d
PPI_CHEN_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7096;"	d
PPI_CHEN_CH4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7218;"	d
PPI_CHEN_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3408;"	d
PPI_CHEN_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4464;"	d
PPI_CHEN_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7097;"	d
PPI_CHEN_CH4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7219;"	d
PPI_CHEN_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3406;"	d
PPI_CHEN_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4462;"	d
PPI_CHEN_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7095;"	d
PPI_CHEN_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7217;"	d
PPI_CHEN_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3405;"	d
PPI_CHEN_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4461;"	d
PPI_CHEN_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7094;"	d
PPI_CHEN_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7216;"	d
PPI_CHEN_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3401;"	d
PPI_CHEN_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4457;"	d
PPI_CHEN_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7090;"	d
PPI_CHEN_CH5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7212;"	d
PPI_CHEN_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3402;"	d
PPI_CHEN_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4458;"	d
PPI_CHEN_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7091;"	d
PPI_CHEN_CH5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7213;"	d
PPI_CHEN_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3400;"	d
PPI_CHEN_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4456;"	d
PPI_CHEN_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7089;"	d
PPI_CHEN_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7211;"	d
PPI_CHEN_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3399;"	d
PPI_CHEN_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4455;"	d
PPI_CHEN_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7088;"	d
PPI_CHEN_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7210;"	d
PPI_CHEN_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3395;"	d
PPI_CHEN_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4451;"	d
PPI_CHEN_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7084;"	d
PPI_CHEN_CH6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7206;"	d
PPI_CHEN_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3396;"	d
PPI_CHEN_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4452;"	d
PPI_CHEN_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7085;"	d
PPI_CHEN_CH6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7207;"	d
PPI_CHEN_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3394;"	d
PPI_CHEN_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4450;"	d
PPI_CHEN_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7083;"	d
PPI_CHEN_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7205;"	d
PPI_CHEN_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3393;"	d
PPI_CHEN_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4449;"	d
PPI_CHEN_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7082;"	d
PPI_CHEN_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7204;"	d
PPI_CHEN_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3389;"	d
PPI_CHEN_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4445;"	d
PPI_CHEN_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7078;"	d
PPI_CHEN_CH7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7200;"	d
PPI_CHEN_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3390;"	d
PPI_CHEN_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4446;"	d
PPI_CHEN_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7079;"	d
PPI_CHEN_CH7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7201;"	d
PPI_CHEN_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3388;"	d
PPI_CHEN_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4444;"	d
PPI_CHEN_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7077;"	d
PPI_CHEN_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7199;"	d
PPI_CHEN_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3387;"	d
PPI_CHEN_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4443;"	d
PPI_CHEN_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7076;"	d
PPI_CHEN_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7198;"	d
PPI_CHEN_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3383;"	d
PPI_CHEN_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4439;"	d
PPI_CHEN_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7072;"	d
PPI_CHEN_CH8_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7194;"	d
PPI_CHEN_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3384;"	d
PPI_CHEN_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4440;"	d
PPI_CHEN_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7073;"	d
PPI_CHEN_CH8_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7195;"	d
PPI_CHEN_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3382;"	d
PPI_CHEN_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4438;"	d
PPI_CHEN_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7071;"	d
PPI_CHEN_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7193;"	d
PPI_CHEN_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3381;"	d
PPI_CHEN_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4437;"	d
PPI_CHEN_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7070;"	d
PPI_CHEN_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7192;"	d
PPI_CHEN_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3377;"	d
PPI_CHEN_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4433;"	d
PPI_CHEN_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7066;"	d
PPI_CHEN_CH9_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7188;"	d
PPI_CHEN_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3378;"	d
PPI_CHEN_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4434;"	d
PPI_CHEN_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7067;"	d
PPI_CHEN_CH9_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7189;"	d
PPI_CHEN_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3376;"	d
PPI_CHEN_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4432;"	d
PPI_CHEN_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7065;"	d
PPI_CHEN_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7187;"	d
PPI_CHEN_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3375;"	d
PPI_CHEN_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4431;"	d
PPI_CHEN_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7064;"	d
PPI_CHEN_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7186;"	d
PPI_CHG0_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	242;"	d
PPI_CHG0_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	705;"	d
PPI_CHG0_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	274;"	d
PPI_CHG0_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	320;"	d
PPI_CHG0_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	243;"	d
PPI_CHG0_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	706;"	d
PPI_CHG0_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	275;"	d
PPI_CHG0_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	321;"	d
PPI_CHG0_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	241;"	d
PPI_CHG0_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	704;"	d
PPI_CHG0_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	273;"	d
PPI_CHG0_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	319;"	d
PPI_CHG0_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	240;"	d
PPI_CHG0_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	703;"	d
PPI_CHG0_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	272;"	d
PPI_CHG0_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	318;"	d
PPI_CHG0_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	202;"	d
PPI_CHG0_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	655;"	d
PPI_CHG0_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	224;"	d
PPI_CHG0_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	270;"	d
PPI_CHG0_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	203;"	d
PPI_CHG0_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	656;"	d
PPI_CHG0_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	225;"	d
PPI_CHG0_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	271;"	d
PPI_CHG0_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	201;"	d
PPI_CHG0_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	654;"	d
PPI_CHG0_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	223;"	d
PPI_CHG0_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	269;"	d
PPI_CHG0_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	200;"	d
PPI_CHG0_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	653;"	d
PPI_CHG0_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	222;"	d
PPI_CHG0_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	268;"	d
PPI_CHG0_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	198;"	d
PPI_CHG0_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	650;"	d
PPI_CHG0_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	219;"	d
PPI_CHG0_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	265;"	d
PPI_CHG0_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	199;"	d
PPI_CHG0_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	651;"	d
PPI_CHG0_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	220;"	d
PPI_CHG0_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	266;"	d
PPI_CHG0_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	197;"	d
PPI_CHG0_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	649;"	d
PPI_CHG0_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	218;"	d
PPI_CHG0_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	264;"	d
PPI_CHG0_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	196;"	d
PPI_CHG0_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	648;"	d
PPI_CHG0_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	217;"	d
PPI_CHG0_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	263;"	d
PPI_CHG0_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	194;"	d
PPI_CHG0_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	645;"	d
PPI_CHG0_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	214;"	d
PPI_CHG0_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	260;"	d
PPI_CHG0_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	195;"	d
PPI_CHG0_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	646;"	d
PPI_CHG0_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	215;"	d
PPI_CHG0_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	261;"	d
PPI_CHG0_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	193;"	d
PPI_CHG0_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	644;"	d
PPI_CHG0_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	213;"	d
PPI_CHG0_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	259;"	d
PPI_CHG0_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	192;"	d
PPI_CHG0_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	643;"	d
PPI_CHG0_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	212;"	d
PPI_CHG0_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	258;"	d
PPI_CHG0_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	190;"	d
PPI_CHG0_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	640;"	d
PPI_CHG0_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	209;"	d
PPI_CHG0_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	255;"	d
PPI_CHG0_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	191;"	d
PPI_CHG0_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	641;"	d
PPI_CHG0_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	210;"	d
PPI_CHG0_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	256;"	d
PPI_CHG0_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	189;"	d
PPI_CHG0_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	639;"	d
PPI_CHG0_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	208;"	d
PPI_CHG0_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	254;"	d
PPI_CHG0_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	188;"	d
PPI_CHG0_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	638;"	d
PPI_CHG0_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	207;"	d
PPI_CHG0_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	253;"	d
PPI_CHG0_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	186;"	d
PPI_CHG0_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	635;"	d
PPI_CHG0_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	204;"	d
PPI_CHG0_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	250;"	d
PPI_CHG0_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	187;"	d
PPI_CHG0_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	636;"	d
PPI_CHG0_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	205;"	d
PPI_CHG0_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	251;"	d
PPI_CHG0_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	185;"	d
PPI_CHG0_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	634;"	d
PPI_CHG0_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	203;"	d
PPI_CHG0_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	249;"	d
PPI_CHG0_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	184;"	d
PPI_CHG0_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	633;"	d
PPI_CHG0_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	202;"	d
PPI_CHG0_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	248;"	d
PPI_CHG0_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	182;"	d
PPI_CHG0_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	630;"	d
PPI_CHG0_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	199;"	d
PPI_CHG0_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	245;"	d
PPI_CHG0_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	183;"	d
PPI_CHG0_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	631;"	d
PPI_CHG0_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	200;"	d
PPI_CHG0_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	246;"	d
PPI_CHG0_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	181;"	d
PPI_CHG0_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	629;"	d
PPI_CHG0_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	198;"	d
PPI_CHG0_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	244;"	d
PPI_CHG0_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	180;"	d
PPI_CHG0_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	628;"	d
PPI_CHG0_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	197;"	d
PPI_CHG0_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	243;"	d
PPI_CHG0_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	238;"	d
PPI_CHG0_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	700;"	d
PPI_CHG0_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	269;"	d
PPI_CHG0_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	315;"	d
PPI_CHG0_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	239;"	d
PPI_CHG0_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	701;"	d
PPI_CHG0_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	270;"	d
PPI_CHG0_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	316;"	d
PPI_CHG0_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	237;"	d
PPI_CHG0_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	699;"	d
PPI_CHG0_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	268;"	d
PPI_CHG0_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	314;"	d
PPI_CHG0_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	236;"	d
PPI_CHG0_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	698;"	d
PPI_CHG0_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	267;"	d
PPI_CHG0_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	313;"	d
PPI_CHG0_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	234;"	d
PPI_CHG0_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	695;"	d
PPI_CHG0_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	264;"	d
PPI_CHG0_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	310;"	d
PPI_CHG0_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	235;"	d
PPI_CHG0_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	696;"	d
PPI_CHG0_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	265;"	d
PPI_CHG0_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	311;"	d
PPI_CHG0_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	233;"	d
PPI_CHG0_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	694;"	d
PPI_CHG0_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	263;"	d
PPI_CHG0_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	309;"	d
PPI_CHG0_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	232;"	d
PPI_CHG0_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	693;"	d
PPI_CHG0_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	262;"	d
PPI_CHG0_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	308;"	d
PPI_CHG0_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	230;"	d
PPI_CHG0_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	690;"	d
PPI_CHG0_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	259;"	d
PPI_CHG0_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	305;"	d
PPI_CHG0_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	231;"	d
PPI_CHG0_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	691;"	d
PPI_CHG0_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	260;"	d
PPI_CHG0_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	306;"	d
PPI_CHG0_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	229;"	d
PPI_CHG0_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	689;"	d
PPI_CHG0_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	258;"	d
PPI_CHG0_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	304;"	d
PPI_CHG0_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	228;"	d
PPI_CHG0_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	688;"	d
PPI_CHG0_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	257;"	d
PPI_CHG0_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	303;"	d
PPI_CHG0_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	226;"	d
PPI_CHG0_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	685;"	d
PPI_CHG0_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	254;"	d
PPI_CHG0_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	300;"	d
PPI_CHG0_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	227;"	d
PPI_CHG0_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	686;"	d
PPI_CHG0_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	255;"	d
PPI_CHG0_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	301;"	d
PPI_CHG0_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	225;"	d
PPI_CHG0_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	684;"	d
PPI_CHG0_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	253;"	d
PPI_CHG0_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	299;"	d
PPI_CHG0_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	224;"	d
PPI_CHG0_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	683;"	d
PPI_CHG0_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	252;"	d
PPI_CHG0_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	298;"	d
PPI_CHG0_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	222;"	d
PPI_CHG0_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	680;"	d
PPI_CHG0_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	249;"	d
PPI_CHG0_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	295;"	d
PPI_CHG0_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	223;"	d
PPI_CHG0_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	681;"	d
PPI_CHG0_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	250;"	d
PPI_CHG0_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	296;"	d
PPI_CHG0_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	221;"	d
PPI_CHG0_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	679;"	d
PPI_CHG0_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	248;"	d
PPI_CHG0_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	294;"	d
PPI_CHG0_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	220;"	d
PPI_CHG0_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	678;"	d
PPI_CHG0_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	247;"	d
PPI_CHG0_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	293;"	d
PPI_CHG0_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	218;"	d
PPI_CHG0_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	675;"	d
PPI_CHG0_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	244;"	d
PPI_CHG0_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	290;"	d
PPI_CHG0_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	219;"	d
PPI_CHG0_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	676;"	d
PPI_CHG0_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	245;"	d
PPI_CHG0_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	291;"	d
PPI_CHG0_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	217;"	d
PPI_CHG0_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	674;"	d
PPI_CHG0_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	243;"	d
PPI_CHG0_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	289;"	d
PPI_CHG0_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	216;"	d
PPI_CHG0_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	673;"	d
PPI_CHG0_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	242;"	d
PPI_CHG0_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	288;"	d
PPI_CHG0_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	214;"	d
PPI_CHG0_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	670;"	d
PPI_CHG0_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	239;"	d
PPI_CHG0_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	285;"	d
PPI_CHG0_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	215;"	d
PPI_CHG0_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	671;"	d
PPI_CHG0_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	240;"	d
PPI_CHG0_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	286;"	d
PPI_CHG0_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	213;"	d
PPI_CHG0_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	669;"	d
PPI_CHG0_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	238;"	d
PPI_CHG0_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	284;"	d
PPI_CHG0_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	212;"	d
PPI_CHG0_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	668;"	d
PPI_CHG0_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	237;"	d
PPI_CHG0_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	283;"	d
PPI_CHG0_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	210;"	d
PPI_CHG0_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	665;"	d
PPI_CHG0_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	234;"	d
PPI_CHG0_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	280;"	d
PPI_CHG0_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	211;"	d
PPI_CHG0_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	666;"	d
PPI_CHG0_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	235;"	d
PPI_CHG0_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	281;"	d
PPI_CHG0_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	209;"	d
PPI_CHG0_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	664;"	d
PPI_CHG0_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	233;"	d
PPI_CHG0_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	279;"	d
PPI_CHG0_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	208;"	d
PPI_CHG0_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	663;"	d
PPI_CHG0_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	232;"	d
PPI_CHG0_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	278;"	d
PPI_CHG0_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	206;"	d
PPI_CHG0_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	660;"	d
PPI_CHG0_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	229;"	d
PPI_CHG0_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	275;"	d
PPI_CHG0_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	207;"	d
PPI_CHG0_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	661;"	d
PPI_CHG0_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	230;"	d
PPI_CHG0_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	276;"	d
PPI_CHG0_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	205;"	d
PPI_CHG0_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	659;"	d
PPI_CHG0_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	228;"	d
PPI_CHG0_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	274;"	d
PPI_CHG0_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	204;"	d
PPI_CHG0_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	658;"	d
PPI_CHG0_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	227;"	d
PPI_CHG0_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	273;"	d
PPI_CHG1_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	306;"	d
PPI_CHG1_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	785;"	d
PPI_CHG1_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	354;"	d
PPI_CHG1_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	400;"	d
PPI_CHG1_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	307;"	d
PPI_CHG1_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	786;"	d
PPI_CHG1_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	355;"	d
PPI_CHG1_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	401;"	d
PPI_CHG1_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	305;"	d
PPI_CHG1_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	784;"	d
PPI_CHG1_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	353;"	d
PPI_CHG1_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	399;"	d
PPI_CHG1_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	304;"	d
PPI_CHG1_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	783;"	d
PPI_CHG1_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	352;"	d
PPI_CHG1_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	398;"	d
PPI_CHG1_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	266;"	d
PPI_CHG1_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	735;"	d
PPI_CHG1_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	304;"	d
PPI_CHG1_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	350;"	d
PPI_CHG1_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	267;"	d
PPI_CHG1_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	736;"	d
PPI_CHG1_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	305;"	d
PPI_CHG1_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	351;"	d
PPI_CHG1_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	265;"	d
PPI_CHG1_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	734;"	d
PPI_CHG1_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	303;"	d
PPI_CHG1_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	349;"	d
PPI_CHG1_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	264;"	d
PPI_CHG1_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	733;"	d
PPI_CHG1_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	302;"	d
PPI_CHG1_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	348;"	d
PPI_CHG1_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	262;"	d
PPI_CHG1_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	730;"	d
PPI_CHG1_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	299;"	d
PPI_CHG1_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	345;"	d
PPI_CHG1_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	263;"	d
PPI_CHG1_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	731;"	d
PPI_CHG1_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	300;"	d
PPI_CHG1_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	346;"	d
PPI_CHG1_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	261;"	d
PPI_CHG1_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	729;"	d
PPI_CHG1_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	298;"	d
PPI_CHG1_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	344;"	d
PPI_CHG1_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	260;"	d
PPI_CHG1_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	728;"	d
PPI_CHG1_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	297;"	d
PPI_CHG1_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	343;"	d
PPI_CHG1_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	258;"	d
PPI_CHG1_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	725;"	d
PPI_CHG1_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	294;"	d
PPI_CHG1_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	340;"	d
PPI_CHG1_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	259;"	d
PPI_CHG1_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	726;"	d
PPI_CHG1_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	295;"	d
PPI_CHG1_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	341;"	d
PPI_CHG1_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	257;"	d
PPI_CHG1_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	724;"	d
PPI_CHG1_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	293;"	d
PPI_CHG1_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	339;"	d
PPI_CHG1_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	256;"	d
PPI_CHG1_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	723;"	d
PPI_CHG1_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	292;"	d
PPI_CHG1_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	338;"	d
PPI_CHG1_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	254;"	d
PPI_CHG1_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	720;"	d
PPI_CHG1_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	289;"	d
PPI_CHG1_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	335;"	d
PPI_CHG1_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	255;"	d
PPI_CHG1_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	721;"	d
PPI_CHG1_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	290;"	d
PPI_CHG1_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	336;"	d
PPI_CHG1_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	253;"	d
PPI_CHG1_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	719;"	d
PPI_CHG1_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	288;"	d
PPI_CHG1_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	334;"	d
PPI_CHG1_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	252;"	d
PPI_CHG1_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	718;"	d
PPI_CHG1_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	287;"	d
PPI_CHG1_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	333;"	d
PPI_CHG1_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	250;"	d
PPI_CHG1_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	715;"	d
PPI_CHG1_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	284;"	d
PPI_CHG1_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	330;"	d
PPI_CHG1_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	251;"	d
PPI_CHG1_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	716;"	d
PPI_CHG1_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	285;"	d
PPI_CHG1_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	331;"	d
PPI_CHG1_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	249;"	d
PPI_CHG1_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	714;"	d
PPI_CHG1_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	283;"	d
PPI_CHG1_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	329;"	d
PPI_CHG1_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	248;"	d
PPI_CHG1_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	713;"	d
PPI_CHG1_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	282;"	d
PPI_CHG1_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	328;"	d
PPI_CHG1_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	246;"	d
PPI_CHG1_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	710;"	d
PPI_CHG1_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	279;"	d
PPI_CHG1_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	325;"	d
PPI_CHG1_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	247;"	d
PPI_CHG1_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	711;"	d
PPI_CHG1_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	280;"	d
PPI_CHG1_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	326;"	d
PPI_CHG1_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	245;"	d
PPI_CHG1_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	709;"	d
PPI_CHG1_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	278;"	d
PPI_CHG1_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	324;"	d
PPI_CHG1_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	244;"	d
PPI_CHG1_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	708;"	d
PPI_CHG1_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	277;"	d
PPI_CHG1_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	323;"	d
PPI_CHG1_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	302;"	d
PPI_CHG1_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	780;"	d
PPI_CHG1_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	349;"	d
PPI_CHG1_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	395;"	d
PPI_CHG1_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	303;"	d
PPI_CHG1_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	781;"	d
PPI_CHG1_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	350;"	d
PPI_CHG1_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	396;"	d
PPI_CHG1_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	301;"	d
PPI_CHG1_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	779;"	d
PPI_CHG1_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	348;"	d
PPI_CHG1_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	394;"	d
PPI_CHG1_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	300;"	d
PPI_CHG1_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	778;"	d
PPI_CHG1_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	347;"	d
PPI_CHG1_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	393;"	d
PPI_CHG1_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	298;"	d
PPI_CHG1_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	775;"	d
PPI_CHG1_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	344;"	d
PPI_CHG1_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	390;"	d
PPI_CHG1_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	299;"	d
PPI_CHG1_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	776;"	d
PPI_CHG1_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	345;"	d
PPI_CHG1_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	391;"	d
PPI_CHG1_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	297;"	d
PPI_CHG1_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	774;"	d
PPI_CHG1_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	343;"	d
PPI_CHG1_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	389;"	d
PPI_CHG1_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	296;"	d
PPI_CHG1_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	773;"	d
PPI_CHG1_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	342;"	d
PPI_CHG1_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	388;"	d
PPI_CHG1_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	294;"	d
PPI_CHG1_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	770;"	d
PPI_CHG1_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	339;"	d
PPI_CHG1_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	385;"	d
PPI_CHG1_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	295;"	d
PPI_CHG1_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	771;"	d
PPI_CHG1_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	340;"	d
PPI_CHG1_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	386;"	d
PPI_CHG1_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	293;"	d
PPI_CHG1_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	769;"	d
PPI_CHG1_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	338;"	d
PPI_CHG1_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	384;"	d
PPI_CHG1_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	292;"	d
PPI_CHG1_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	768;"	d
PPI_CHG1_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	337;"	d
PPI_CHG1_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	383;"	d
PPI_CHG1_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	290;"	d
PPI_CHG1_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	765;"	d
PPI_CHG1_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	334;"	d
PPI_CHG1_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	380;"	d
PPI_CHG1_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	291;"	d
PPI_CHG1_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	766;"	d
PPI_CHG1_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	335;"	d
PPI_CHG1_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	381;"	d
PPI_CHG1_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	289;"	d
PPI_CHG1_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	764;"	d
PPI_CHG1_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	333;"	d
PPI_CHG1_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	379;"	d
PPI_CHG1_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	288;"	d
PPI_CHG1_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	763;"	d
PPI_CHG1_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	332;"	d
PPI_CHG1_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	378;"	d
PPI_CHG1_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	286;"	d
PPI_CHG1_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	760;"	d
PPI_CHG1_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	329;"	d
PPI_CHG1_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	375;"	d
PPI_CHG1_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	287;"	d
PPI_CHG1_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	761;"	d
PPI_CHG1_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	330;"	d
PPI_CHG1_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	376;"	d
PPI_CHG1_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	285;"	d
PPI_CHG1_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	759;"	d
PPI_CHG1_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	328;"	d
PPI_CHG1_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	374;"	d
PPI_CHG1_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	284;"	d
PPI_CHG1_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	758;"	d
PPI_CHG1_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	327;"	d
PPI_CHG1_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	373;"	d
PPI_CHG1_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	282;"	d
PPI_CHG1_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	755;"	d
PPI_CHG1_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	324;"	d
PPI_CHG1_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	370;"	d
PPI_CHG1_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	283;"	d
PPI_CHG1_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	756;"	d
PPI_CHG1_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	325;"	d
PPI_CHG1_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	371;"	d
PPI_CHG1_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	281;"	d
PPI_CHG1_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	754;"	d
PPI_CHG1_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	323;"	d
PPI_CHG1_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	369;"	d
PPI_CHG1_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	280;"	d
PPI_CHG1_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	753;"	d
PPI_CHG1_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	322;"	d
PPI_CHG1_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	368;"	d
PPI_CHG1_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	278;"	d
PPI_CHG1_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	750;"	d
PPI_CHG1_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	319;"	d
PPI_CHG1_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	365;"	d
PPI_CHG1_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	279;"	d
PPI_CHG1_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	751;"	d
PPI_CHG1_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	320;"	d
PPI_CHG1_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	366;"	d
PPI_CHG1_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	277;"	d
PPI_CHG1_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	749;"	d
PPI_CHG1_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	318;"	d
PPI_CHG1_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	364;"	d
PPI_CHG1_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	276;"	d
PPI_CHG1_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	748;"	d
PPI_CHG1_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	317;"	d
PPI_CHG1_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	363;"	d
PPI_CHG1_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	274;"	d
PPI_CHG1_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	745;"	d
PPI_CHG1_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	314;"	d
PPI_CHG1_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	360;"	d
PPI_CHG1_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	275;"	d
PPI_CHG1_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	746;"	d
PPI_CHG1_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	315;"	d
PPI_CHG1_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	361;"	d
PPI_CHG1_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	273;"	d
PPI_CHG1_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	744;"	d
PPI_CHG1_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	313;"	d
PPI_CHG1_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	359;"	d
PPI_CHG1_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	272;"	d
PPI_CHG1_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	743;"	d
PPI_CHG1_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	312;"	d
PPI_CHG1_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	358;"	d
PPI_CHG1_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	270;"	d
PPI_CHG1_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	740;"	d
PPI_CHG1_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	309;"	d
PPI_CHG1_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	355;"	d
PPI_CHG1_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	271;"	d
PPI_CHG1_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	741;"	d
PPI_CHG1_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	310;"	d
PPI_CHG1_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	356;"	d
PPI_CHG1_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	269;"	d
PPI_CHG1_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	739;"	d
PPI_CHG1_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	308;"	d
PPI_CHG1_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	354;"	d
PPI_CHG1_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	268;"	d
PPI_CHG1_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	738;"	d
PPI_CHG1_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	307;"	d
PPI_CHG1_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	353;"	d
PPI_CHG2_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	370;"	d
PPI_CHG2_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	865;"	d
PPI_CHG2_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	434;"	d
PPI_CHG2_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	480;"	d
PPI_CHG2_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	371;"	d
PPI_CHG2_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	866;"	d
PPI_CHG2_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	435;"	d
PPI_CHG2_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	481;"	d
PPI_CHG2_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	369;"	d
PPI_CHG2_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	864;"	d
PPI_CHG2_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	433;"	d
PPI_CHG2_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	479;"	d
PPI_CHG2_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	368;"	d
PPI_CHG2_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	863;"	d
PPI_CHG2_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	432;"	d
PPI_CHG2_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	478;"	d
PPI_CHG2_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	330;"	d
PPI_CHG2_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	815;"	d
PPI_CHG2_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	384;"	d
PPI_CHG2_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	430;"	d
PPI_CHG2_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	331;"	d
PPI_CHG2_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	816;"	d
PPI_CHG2_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	385;"	d
PPI_CHG2_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	431;"	d
PPI_CHG2_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	329;"	d
PPI_CHG2_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	814;"	d
PPI_CHG2_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	383;"	d
PPI_CHG2_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	429;"	d
PPI_CHG2_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	328;"	d
PPI_CHG2_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	813;"	d
PPI_CHG2_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	382;"	d
PPI_CHG2_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	428;"	d
PPI_CHG2_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	326;"	d
PPI_CHG2_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	810;"	d
PPI_CHG2_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	379;"	d
PPI_CHG2_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	425;"	d
PPI_CHG2_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	327;"	d
PPI_CHG2_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	811;"	d
PPI_CHG2_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	380;"	d
PPI_CHG2_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	426;"	d
PPI_CHG2_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	325;"	d
PPI_CHG2_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	809;"	d
PPI_CHG2_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	378;"	d
PPI_CHG2_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	424;"	d
PPI_CHG2_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	324;"	d
PPI_CHG2_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	808;"	d
PPI_CHG2_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	377;"	d
PPI_CHG2_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	423;"	d
PPI_CHG2_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	322;"	d
PPI_CHG2_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	805;"	d
PPI_CHG2_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	374;"	d
PPI_CHG2_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	420;"	d
PPI_CHG2_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	323;"	d
PPI_CHG2_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	806;"	d
PPI_CHG2_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	375;"	d
PPI_CHG2_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	421;"	d
PPI_CHG2_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	321;"	d
PPI_CHG2_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	804;"	d
PPI_CHG2_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	373;"	d
PPI_CHG2_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	419;"	d
PPI_CHG2_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	320;"	d
PPI_CHG2_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	803;"	d
PPI_CHG2_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	372;"	d
PPI_CHG2_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	418;"	d
PPI_CHG2_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	318;"	d
PPI_CHG2_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	800;"	d
PPI_CHG2_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	369;"	d
PPI_CHG2_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	415;"	d
PPI_CHG2_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	319;"	d
PPI_CHG2_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	801;"	d
PPI_CHG2_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	370;"	d
PPI_CHG2_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	416;"	d
PPI_CHG2_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	317;"	d
PPI_CHG2_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	799;"	d
PPI_CHG2_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	368;"	d
PPI_CHG2_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	414;"	d
PPI_CHG2_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	316;"	d
PPI_CHG2_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	798;"	d
PPI_CHG2_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	367;"	d
PPI_CHG2_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	413;"	d
PPI_CHG2_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	314;"	d
PPI_CHG2_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	795;"	d
PPI_CHG2_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	364;"	d
PPI_CHG2_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	410;"	d
PPI_CHG2_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	315;"	d
PPI_CHG2_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	796;"	d
PPI_CHG2_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	365;"	d
PPI_CHG2_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	411;"	d
PPI_CHG2_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	313;"	d
PPI_CHG2_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	794;"	d
PPI_CHG2_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	363;"	d
PPI_CHG2_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	409;"	d
PPI_CHG2_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	312;"	d
PPI_CHG2_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	793;"	d
PPI_CHG2_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	362;"	d
PPI_CHG2_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	408;"	d
PPI_CHG2_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	310;"	d
PPI_CHG2_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	790;"	d
PPI_CHG2_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	359;"	d
PPI_CHG2_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	405;"	d
PPI_CHG2_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	311;"	d
PPI_CHG2_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	791;"	d
PPI_CHG2_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	360;"	d
PPI_CHG2_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	406;"	d
PPI_CHG2_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	309;"	d
PPI_CHG2_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	789;"	d
PPI_CHG2_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	358;"	d
PPI_CHG2_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	404;"	d
PPI_CHG2_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	308;"	d
PPI_CHG2_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	788;"	d
PPI_CHG2_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	357;"	d
PPI_CHG2_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	403;"	d
PPI_CHG2_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	366;"	d
PPI_CHG2_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	860;"	d
PPI_CHG2_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	429;"	d
PPI_CHG2_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	475;"	d
PPI_CHG2_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	367;"	d
PPI_CHG2_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	861;"	d
PPI_CHG2_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	430;"	d
PPI_CHG2_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	476;"	d
PPI_CHG2_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	365;"	d
PPI_CHG2_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	859;"	d
PPI_CHG2_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	428;"	d
PPI_CHG2_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	474;"	d
PPI_CHG2_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	364;"	d
PPI_CHG2_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	858;"	d
PPI_CHG2_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	427;"	d
PPI_CHG2_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	473;"	d
PPI_CHG2_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	362;"	d
PPI_CHG2_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	855;"	d
PPI_CHG2_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	424;"	d
PPI_CHG2_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	470;"	d
PPI_CHG2_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	363;"	d
PPI_CHG2_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	856;"	d
PPI_CHG2_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	425;"	d
PPI_CHG2_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	471;"	d
PPI_CHG2_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	361;"	d
PPI_CHG2_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	854;"	d
PPI_CHG2_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	423;"	d
PPI_CHG2_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	469;"	d
PPI_CHG2_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	360;"	d
PPI_CHG2_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	853;"	d
PPI_CHG2_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	422;"	d
PPI_CHG2_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	468;"	d
PPI_CHG2_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	358;"	d
PPI_CHG2_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	850;"	d
PPI_CHG2_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	419;"	d
PPI_CHG2_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	465;"	d
PPI_CHG2_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	359;"	d
PPI_CHG2_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	851;"	d
PPI_CHG2_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	420;"	d
PPI_CHG2_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	466;"	d
PPI_CHG2_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	357;"	d
PPI_CHG2_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	849;"	d
PPI_CHG2_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	418;"	d
PPI_CHG2_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	464;"	d
PPI_CHG2_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	356;"	d
PPI_CHG2_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	848;"	d
PPI_CHG2_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	417;"	d
PPI_CHG2_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	463;"	d
PPI_CHG2_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	354;"	d
PPI_CHG2_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	845;"	d
PPI_CHG2_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	414;"	d
PPI_CHG2_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	460;"	d
PPI_CHG2_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	355;"	d
PPI_CHG2_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	846;"	d
PPI_CHG2_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	415;"	d
PPI_CHG2_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	461;"	d
PPI_CHG2_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	353;"	d
PPI_CHG2_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	844;"	d
PPI_CHG2_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	413;"	d
PPI_CHG2_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	459;"	d
PPI_CHG2_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	352;"	d
PPI_CHG2_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	843;"	d
PPI_CHG2_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	412;"	d
PPI_CHG2_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	458;"	d
PPI_CHG2_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	350;"	d
PPI_CHG2_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	840;"	d
PPI_CHG2_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	409;"	d
PPI_CHG2_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	455;"	d
PPI_CHG2_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	351;"	d
PPI_CHG2_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	841;"	d
PPI_CHG2_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	410;"	d
PPI_CHG2_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	456;"	d
PPI_CHG2_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	349;"	d
PPI_CHG2_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	839;"	d
PPI_CHG2_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	408;"	d
PPI_CHG2_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	454;"	d
PPI_CHG2_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	348;"	d
PPI_CHG2_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	838;"	d
PPI_CHG2_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	407;"	d
PPI_CHG2_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	453;"	d
PPI_CHG2_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	346;"	d
PPI_CHG2_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	835;"	d
PPI_CHG2_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	404;"	d
PPI_CHG2_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	450;"	d
PPI_CHG2_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	347;"	d
PPI_CHG2_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	836;"	d
PPI_CHG2_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	405;"	d
PPI_CHG2_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	451;"	d
PPI_CHG2_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	345;"	d
PPI_CHG2_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	834;"	d
PPI_CHG2_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	403;"	d
PPI_CHG2_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	449;"	d
PPI_CHG2_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	344;"	d
PPI_CHG2_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	833;"	d
PPI_CHG2_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	402;"	d
PPI_CHG2_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	448;"	d
PPI_CHG2_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	342;"	d
PPI_CHG2_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	830;"	d
PPI_CHG2_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	399;"	d
PPI_CHG2_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	445;"	d
PPI_CHG2_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	343;"	d
PPI_CHG2_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	831;"	d
PPI_CHG2_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	400;"	d
PPI_CHG2_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	446;"	d
PPI_CHG2_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	341;"	d
PPI_CHG2_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	829;"	d
PPI_CHG2_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	398;"	d
PPI_CHG2_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	444;"	d
PPI_CHG2_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	340;"	d
PPI_CHG2_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	828;"	d
PPI_CHG2_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	397;"	d
PPI_CHG2_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	443;"	d
PPI_CHG2_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	338;"	d
PPI_CHG2_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	825;"	d
PPI_CHG2_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	394;"	d
PPI_CHG2_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	440;"	d
PPI_CHG2_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	339;"	d
PPI_CHG2_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	826;"	d
PPI_CHG2_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	395;"	d
PPI_CHG2_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	441;"	d
PPI_CHG2_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	337;"	d
PPI_CHG2_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	824;"	d
PPI_CHG2_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	393;"	d
PPI_CHG2_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	439;"	d
PPI_CHG2_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	336;"	d
PPI_CHG2_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	823;"	d
PPI_CHG2_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	392;"	d
PPI_CHG2_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	438;"	d
PPI_CHG2_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	334;"	d
PPI_CHG2_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	820;"	d
PPI_CHG2_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	389;"	d
PPI_CHG2_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	435;"	d
PPI_CHG2_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	335;"	d
PPI_CHG2_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	821;"	d
PPI_CHG2_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	390;"	d
PPI_CHG2_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	436;"	d
PPI_CHG2_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	333;"	d
PPI_CHG2_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	819;"	d
PPI_CHG2_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	388;"	d
PPI_CHG2_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	434;"	d
PPI_CHG2_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	332;"	d
PPI_CHG2_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	818;"	d
PPI_CHG2_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	387;"	d
PPI_CHG2_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	433;"	d
PPI_CHG3_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	434;"	d
PPI_CHG3_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	945;"	d
PPI_CHG3_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	514;"	d
PPI_CHG3_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	560;"	d
PPI_CHG3_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	435;"	d
PPI_CHG3_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	946;"	d
PPI_CHG3_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	515;"	d
PPI_CHG3_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	561;"	d
PPI_CHG3_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	433;"	d
PPI_CHG3_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	944;"	d
PPI_CHG3_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	513;"	d
PPI_CHG3_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	559;"	d
PPI_CHG3_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	432;"	d
PPI_CHG3_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	943;"	d
PPI_CHG3_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	512;"	d
PPI_CHG3_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	558;"	d
PPI_CHG3_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	394;"	d
PPI_CHG3_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	895;"	d
PPI_CHG3_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	464;"	d
PPI_CHG3_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	510;"	d
PPI_CHG3_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	395;"	d
PPI_CHG3_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	896;"	d
PPI_CHG3_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	465;"	d
PPI_CHG3_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	511;"	d
PPI_CHG3_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	393;"	d
PPI_CHG3_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	894;"	d
PPI_CHG3_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	463;"	d
PPI_CHG3_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	509;"	d
PPI_CHG3_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	392;"	d
PPI_CHG3_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	893;"	d
PPI_CHG3_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	462;"	d
PPI_CHG3_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	508;"	d
PPI_CHG3_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	390;"	d
PPI_CHG3_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	890;"	d
PPI_CHG3_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	459;"	d
PPI_CHG3_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	505;"	d
PPI_CHG3_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	391;"	d
PPI_CHG3_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	891;"	d
PPI_CHG3_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	460;"	d
PPI_CHG3_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	506;"	d
PPI_CHG3_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	389;"	d
PPI_CHG3_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	889;"	d
PPI_CHG3_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	458;"	d
PPI_CHG3_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	504;"	d
PPI_CHG3_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	388;"	d
PPI_CHG3_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	888;"	d
PPI_CHG3_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	457;"	d
PPI_CHG3_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	503;"	d
PPI_CHG3_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	386;"	d
PPI_CHG3_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	885;"	d
PPI_CHG3_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	454;"	d
PPI_CHG3_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	500;"	d
PPI_CHG3_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	387;"	d
PPI_CHG3_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	886;"	d
PPI_CHG3_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	455;"	d
PPI_CHG3_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	501;"	d
PPI_CHG3_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	385;"	d
PPI_CHG3_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	884;"	d
PPI_CHG3_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	453;"	d
PPI_CHG3_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	499;"	d
PPI_CHG3_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	384;"	d
PPI_CHG3_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	883;"	d
PPI_CHG3_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	452;"	d
PPI_CHG3_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	498;"	d
PPI_CHG3_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	382;"	d
PPI_CHG3_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	880;"	d
PPI_CHG3_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	449;"	d
PPI_CHG3_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	495;"	d
PPI_CHG3_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	383;"	d
PPI_CHG3_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	881;"	d
PPI_CHG3_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	450;"	d
PPI_CHG3_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	496;"	d
PPI_CHG3_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	381;"	d
PPI_CHG3_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	879;"	d
PPI_CHG3_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	448;"	d
PPI_CHG3_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	494;"	d
PPI_CHG3_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	380;"	d
PPI_CHG3_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	878;"	d
PPI_CHG3_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	447;"	d
PPI_CHG3_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	493;"	d
PPI_CHG3_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	378;"	d
PPI_CHG3_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	875;"	d
PPI_CHG3_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	444;"	d
PPI_CHG3_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	490;"	d
PPI_CHG3_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	379;"	d
PPI_CHG3_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	876;"	d
PPI_CHG3_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	445;"	d
PPI_CHG3_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	491;"	d
PPI_CHG3_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	377;"	d
PPI_CHG3_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	874;"	d
PPI_CHG3_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	443;"	d
PPI_CHG3_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	489;"	d
PPI_CHG3_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	376;"	d
PPI_CHG3_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	873;"	d
PPI_CHG3_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	442;"	d
PPI_CHG3_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	488;"	d
PPI_CHG3_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	374;"	d
PPI_CHG3_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	870;"	d
PPI_CHG3_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	439;"	d
PPI_CHG3_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	485;"	d
PPI_CHG3_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	375;"	d
PPI_CHG3_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	871;"	d
PPI_CHG3_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	440;"	d
PPI_CHG3_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	486;"	d
PPI_CHG3_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	373;"	d
PPI_CHG3_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	869;"	d
PPI_CHG3_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	438;"	d
PPI_CHG3_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	484;"	d
PPI_CHG3_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	372;"	d
PPI_CHG3_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	868;"	d
PPI_CHG3_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	437;"	d
PPI_CHG3_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	483;"	d
PPI_CHG3_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	430;"	d
PPI_CHG3_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	940;"	d
PPI_CHG3_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	509;"	d
PPI_CHG3_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	555;"	d
PPI_CHG3_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	431;"	d
PPI_CHG3_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	941;"	d
PPI_CHG3_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	510;"	d
PPI_CHG3_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	556;"	d
PPI_CHG3_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	429;"	d
PPI_CHG3_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	939;"	d
PPI_CHG3_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	508;"	d
PPI_CHG3_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	554;"	d
PPI_CHG3_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	428;"	d
PPI_CHG3_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	938;"	d
PPI_CHG3_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	507;"	d
PPI_CHG3_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	553;"	d
PPI_CHG3_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	426;"	d
PPI_CHG3_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	935;"	d
PPI_CHG3_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	504;"	d
PPI_CHG3_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	550;"	d
PPI_CHG3_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	427;"	d
PPI_CHG3_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	936;"	d
PPI_CHG3_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	505;"	d
PPI_CHG3_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	551;"	d
PPI_CHG3_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	425;"	d
PPI_CHG3_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	934;"	d
PPI_CHG3_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	503;"	d
PPI_CHG3_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	549;"	d
PPI_CHG3_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	424;"	d
PPI_CHG3_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	933;"	d
PPI_CHG3_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	502;"	d
PPI_CHG3_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	548;"	d
PPI_CHG3_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	422;"	d
PPI_CHG3_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	930;"	d
PPI_CHG3_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	499;"	d
PPI_CHG3_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	545;"	d
PPI_CHG3_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	423;"	d
PPI_CHG3_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	931;"	d
PPI_CHG3_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	500;"	d
PPI_CHG3_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	546;"	d
PPI_CHG3_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	421;"	d
PPI_CHG3_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	929;"	d
PPI_CHG3_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	498;"	d
PPI_CHG3_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	544;"	d
PPI_CHG3_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	420;"	d
PPI_CHG3_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	928;"	d
PPI_CHG3_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	497;"	d
PPI_CHG3_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	543;"	d
PPI_CHG3_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	418;"	d
PPI_CHG3_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	925;"	d
PPI_CHG3_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	494;"	d
PPI_CHG3_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	540;"	d
PPI_CHG3_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	419;"	d
PPI_CHG3_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	926;"	d
PPI_CHG3_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	495;"	d
PPI_CHG3_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	541;"	d
PPI_CHG3_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	417;"	d
PPI_CHG3_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	924;"	d
PPI_CHG3_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	493;"	d
PPI_CHG3_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	539;"	d
PPI_CHG3_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	416;"	d
PPI_CHG3_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	923;"	d
PPI_CHG3_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	492;"	d
PPI_CHG3_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	538;"	d
PPI_CHG3_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	414;"	d
PPI_CHG3_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	920;"	d
PPI_CHG3_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	489;"	d
PPI_CHG3_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	535;"	d
PPI_CHG3_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	415;"	d
PPI_CHG3_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	921;"	d
PPI_CHG3_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	490;"	d
PPI_CHG3_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	536;"	d
PPI_CHG3_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	413;"	d
PPI_CHG3_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	919;"	d
PPI_CHG3_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	488;"	d
PPI_CHG3_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	534;"	d
PPI_CHG3_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	412;"	d
PPI_CHG3_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	918;"	d
PPI_CHG3_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	487;"	d
PPI_CHG3_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	533;"	d
PPI_CHG3_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	410;"	d
PPI_CHG3_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	915;"	d
PPI_CHG3_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	484;"	d
PPI_CHG3_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	530;"	d
PPI_CHG3_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	411;"	d
PPI_CHG3_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	916;"	d
PPI_CHG3_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	485;"	d
PPI_CHG3_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	531;"	d
PPI_CHG3_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	409;"	d
PPI_CHG3_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	914;"	d
PPI_CHG3_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	483;"	d
PPI_CHG3_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	529;"	d
PPI_CHG3_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	408;"	d
PPI_CHG3_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	913;"	d
PPI_CHG3_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	482;"	d
PPI_CHG3_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	528;"	d
PPI_CHG3_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	406;"	d
PPI_CHG3_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	910;"	d
PPI_CHG3_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	479;"	d
PPI_CHG3_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	525;"	d
PPI_CHG3_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	407;"	d
PPI_CHG3_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	911;"	d
PPI_CHG3_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	480;"	d
PPI_CHG3_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	526;"	d
PPI_CHG3_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	405;"	d
PPI_CHG3_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	909;"	d
PPI_CHG3_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	478;"	d
PPI_CHG3_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	524;"	d
PPI_CHG3_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	404;"	d
PPI_CHG3_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	908;"	d
PPI_CHG3_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	477;"	d
PPI_CHG3_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	523;"	d
PPI_CHG3_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	402;"	d
PPI_CHG3_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	905;"	d
PPI_CHG3_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	474;"	d
PPI_CHG3_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	520;"	d
PPI_CHG3_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	403;"	d
PPI_CHG3_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	906;"	d
PPI_CHG3_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	475;"	d
PPI_CHG3_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	521;"	d
PPI_CHG3_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	401;"	d
PPI_CHG3_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	904;"	d
PPI_CHG3_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	473;"	d
PPI_CHG3_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	519;"	d
PPI_CHG3_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	400;"	d
PPI_CHG3_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	903;"	d
PPI_CHG3_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	472;"	d
PPI_CHG3_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	518;"	d
PPI_CHG3_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	398;"	d
PPI_CHG3_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	900;"	d
PPI_CHG3_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	469;"	d
PPI_CHG3_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	515;"	d
PPI_CHG3_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	399;"	d
PPI_CHG3_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	901;"	d
PPI_CHG3_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	470;"	d
PPI_CHG3_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	516;"	d
PPI_CHG3_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	397;"	d
PPI_CHG3_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	899;"	d
PPI_CHG3_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	468;"	d
PPI_CHG3_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	514;"	d
PPI_CHG3_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	396;"	d
PPI_CHG3_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	898;"	d
PPI_CHG3_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	467;"	d
PPI_CHG3_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	513;"	d
PPI_CHG_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4000;"	d
PPI_CHG_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5150;"	d
PPI_CHG_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7783;"	d
PPI_CHG_CH0_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7905;"	d
PPI_CHG_CH0_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4001;"	d
PPI_CHG_CH0_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5151;"	d
PPI_CHG_CH0_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7784;"	d
PPI_CHG_CH0_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7906;"	d
PPI_CHG_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3999;"	d
PPI_CHG_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5149;"	d
PPI_CHG_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7782;"	d
PPI_CHG_CH0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7904;"	d
PPI_CHG_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3998;"	d
PPI_CHG_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5148;"	d
PPI_CHG_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7781;"	d
PPI_CHG_CH0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7903;"	d
PPI_CHG_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3940;"	d
PPI_CHG_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5090;"	d
PPI_CHG_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7723;"	d
PPI_CHG_CH10_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7845;"	d
PPI_CHG_CH10_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3941;"	d
PPI_CHG_CH10_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5091;"	d
PPI_CHG_CH10_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7724;"	d
PPI_CHG_CH10_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7846;"	d
PPI_CHG_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3939;"	d
PPI_CHG_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5089;"	d
PPI_CHG_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7722;"	d
PPI_CHG_CH10_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7844;"	d
PPI_CHG_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3938;"	d
PPI_CHG_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5088;"	d
PPI_CHG_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7721;"	d
PPI_CHG_CH10_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7843;"	d
PPI_CHG_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3934;"	d
PPI_CHG_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5084;"	d
PPI_CHG_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7717;"	d
PPI_CHG_CH11_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7839;"	d
PPI_CHG_CH11_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3935;"	d
PPI_CHG_CH11_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5085;"	d
PPI_CHG_CH11_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7718;"	d
PPI_CHG_CH11_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7840;"	d
PPI_CHG_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3933;"	d
PPI_CHG_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5083;"	d
PPI_CHG_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7716;"	d
PPI_CHG_CH11_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7838;"	d
PPI_CHG_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3932;"	d
PPI_CHG_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5082;"	d
PPI_CHG_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7715;"	d
PPI_CHG_CH11_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7837;"	d
PPI_CHG_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3928;"	d
PPI_CHG_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5078;"	d
PPI_CHG_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7711;"	d
PPI_CHG_CH12_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7833;"	d
PPI_CHG_CH12_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3929;"	d
PPI_CHG_CH12_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5079;"	d
PPI_CHG_CH12_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7712;"	d
PPI_CHG_CH12_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7834;"	d
PPI_CHG_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3927;"	d
PPI_CHG_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5077;"	d
PPI_CHG_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7710;"	d
PPI_CHG_CH12_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7832;"	d
PPI_CHG_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3926;"	d
PPI_CHG_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5076;"	d
PPI_CHG_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7709;"	d
PPI_CHG_CH12_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7831;"	d
PPI_CHG_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3922;"	d
PPI_CHG_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5072;"	d
PPI_CHG_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7705;"	d
PPI_CHG_CH13_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7827;"	d
PPI_CHG_CH13_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3923;"	d
PPI_CHG_CH13_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5073;"	d
PPI_CHG_CH13_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7706;"	d
PPI_CHG_CH13_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7828;"	d
PPI_CHG_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3921;"	d
PPI_CHG_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5071;"	d
PPI_CHG_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7704;"	d
PPI_CHG_CH13_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7826;"	d
PPI_CHG_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3920;"	d
PPI_CHG_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5070;"	d
PPI_CHG_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7703;"	d
PPI_CHG_CH13_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7825;"	d
PPI_CHG_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3916;"	d
PPI_CHG_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5066;"	d
PPI_CHG_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7699;"	d
PPI_CHG_CH14_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7821;"	d
PPI_CHG_CH14_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3917;"	d
PPI_CHG_CH14_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5067;"	d
PPI_CHG_CH14_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7700;"	d
PPI_CHG_CH14_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7822;"	d
PPI_CHG_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3915;"	d
PPI_CHG_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5065;"	d
PPI_CHG_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7698;"	d
PPI_CHG_CH14_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7820;"	d
PPI_CHG_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3914;"	d
PPI_CHG_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5064;"	d
PPI_CHG_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7697;"	d
PPI_CHG_CH14_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7819;"	d
PPI_CHG_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3910;"	d
PPI_CHG_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5060;"	d
PPI_CHG_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7693;"	d
PPI_CHG_CH15_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7815;"	d
PPI_CHG_CH15_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3911;"	d
PPI_CHG_CH15_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5061;"	d
PPI_CHG_CH15_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7694;"	d
PPI_CHG_CH15_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7816;"	d
PPI_CHG_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3909;"	d
PPI_CHG_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5059;"	d
PPI_CHG_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7692;"	d
PPI_CHG_CH15_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7814;"	d
PPI_CHG_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3908;"	d
PPI_CHG_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5058;"	d
PPI_CHG_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7691;"	d
PPI_CHG_CH15_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7813;"	d
PPI_CHG_CH16_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5054;"	d
PPI_CHG_CH16_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7687;"	d
PPI_CHG_CH16_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7809;"	d
PPI_CHG_CH16_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5055;"	d
PPI_CHG_CH16_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7688;"	d
PPI_CHG_CH16_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7810;"	d
PPI_CHG_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5053;"	d
PPI_CHG_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7686;"	d
PPI_CHG_CH16_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7808;"	d
PPI_CHG_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5052;"	d
PPI_CHG_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7685;"	d
PPI_CHG_CH16_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7807;"	d
PPI_CHG_CH17_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5048;"	d
PPI_CHG_CH17_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7681;"	d
PPI_CHG_CH17_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7803;"	d
PPI_CHG_CH17_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5049;"	d
PPI_CHG_CH17_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7682;"	d
PPI_CHG_CH17_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7804;"	d
PPI_CHG_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5047;"	d
PPI_CHG_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7680;"	d
PPI_CHG_CH17_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7802;"	d
PPI_CHG_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5046;"	d
PPI_CHG_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7679;"	d
PPI_CHG_CH17_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7801;"	d
PPI_CHG_CH18_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5042;"	d
PPI_CHG_CH18_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7675;"	d
PPI_CHG_CH18_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7797;"	d
PPI_CHG_CH18_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5043;"	d
PPI_CHG_CH18_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7676;"	d
PPI_CHG_CH18_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7798;"	d
PPI_CHG_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5041;"	d
PPI_CHG_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7674;"	d
PPI_CHG_CH18_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7796;"	d
PPI_CHG_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5040;"	d
PPI_CHG_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7673;"	d
PPI_CHG_CH18_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7795;"	d
PPI_CHG_CH19_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5036;"	d
PPI_CHG_CH19_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7669;"	d
PPI_CHG_CH19_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7791;"	d
PPI_CHG_CH19_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5037;"	d
PPI_CHG_CH19_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7670;"	d
PPI_CHG_CH19_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7792;"	d
PPI_CHG_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5035;"	d
PPI_CHG_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7668;"	d
PPI_CHG_CH19_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7790;"	d
PPI_CHG_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5034;"	d
PPI_CHG_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7667;"	d
PPI_CHG_CH19_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7789;"	d
PPI_CHG_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3994;"	d
PPI_CHG_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5144;"	d
PPI_CHG_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7777;"	d
PPI_CHG_CH1_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7899;"	d
PPI_CHG_CH1_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3995;"	d
PPI_CHG_CH1_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5145;"	d
PPI_CHG_CH1_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7778;"	d
PPI_CHG_CH1_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7900;"	d
PPI_CHG_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3993;"	d
PPI_CHG_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5143;"	d
PPI_CHG_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7776;"	d
PPI_CHG_CH1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7898;"	d
PPI_CHG_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3992;"	d
PPI_CHG_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5142;"	d
PPI_CHG_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7775;"	d
PPI_CHG_CH1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7897;"	d
PPI_CHG_CH20_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3904;"	d
PPI_CHG_CH20_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5030;"	d
PPI_CHG_CH20_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7663;"	d
PPI_CHG_CH20_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7785;"	d
PPI_CHG_CH20_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3905;"	d
PPI_CHG_CH20_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5031;"	d
PPI_CHG_CH20_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7664;"	d
PPI_CHG_CH20_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7786;"	d
PPI_CHG_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3903;"	d
PPI_CHG_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5029;"	d
PPI_CHG_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7662;"	d
PPI_CHG_CH20_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7784;"	d
PPI_CHG_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3902;"	d
PPI_CHG_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5028;"	d
PPI_CHG_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7661;"	d
PPI_CHG_CH20_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7783;"	d
PPI_CHG_CH21_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3898;"	d
PPI_CHG_CH21_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5024;"	d
PPI_CHG_CH21_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7657;"	d
PPI_CHG_CH21_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7779;"	d
PPI_CHG_CH21_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3899;"	d
PPI_CHG_CH21_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5025;"	d
PPI_CHG_CH21_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7658;"	d
PPI_CHG_CH21_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7780;"	d
PPI_CHG_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3897;"	d
PPI_CHG_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5023;"	d
PPI_CHG_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7656;"	d
PPI_CHG_CH21_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7778;"	d
PPI_CHG_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3896;"	d
PPI_CHG_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5022;"	d
PPI_CHG_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7655;"	d
PPI_CHG_CH21_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7777;"	d
PPI_CHG_CH22_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3892;"	d
PPI_CHG_CH22_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5018;"	d
PPI_CHG_CH22_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7651;"	d
PPI_CHG_CH22_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7773;"	d
PPI_CHG_CH22_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3893;"	d
PPI_CHG_CH22_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5019;"	d
PPI_CHG_CH22_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7652;"	d
PPI_CHG_CH22_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7774;"	d
PPI_CHG_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3891;"	d
PPI_CHG_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5017;"	d
PPI_CHG_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7650;"	d
PPI_CHG_CH22_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7772;"	d
PPI_CHG_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3890;"	d
PPI_CHG_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5016;"	d
PPI_CHG_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7649;"	d
PPI_CHG_CH22_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7771;"	d
PPI_CHG_CH23_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3886;"	d
PPI_CHG_CH23_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5012;"	d
PPI_CHG_CH23_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7645;"	d
PPI_CHG_CH23_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7767;"	d
PPI_CHG_CH23_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3887;"	d
PPI_CHG_CH23_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5013;"	d
PPI_CHG_CH23_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7646;"	d
PPI_CHG_CH23_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7768;"	d
PPI_CHG_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3885;"	d
PPI_CHG_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5011;"	d
PPI_CHG_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7644;"	d
PPI_CHG_CH23_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7766;"	d
PPI_CHG_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3884;"	d
PPI_CHG_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5010;"	d
PPI_CHG_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7643;"	d
PPI_CHG_CH23_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7765;"	d
PPI_CHG_CH24_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3880;"	d
PPI_CHG_CH24_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5006;"	d
PPI_CHG_CH24_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7639;"	d
PPI_CHG_CH24_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7761;"	d
PPI_CHG_CH24_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3881;"	d
PPI_CHG_CH24_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5007;"	d
PPI_CHG_CH24_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7640;"	d
PPI_CHG_CH24_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7762;"	d
PPI_CHG_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3879;"	d
PPI_CHG_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5005;"	d
PPI_CHG_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7638;"	d
PPI_CHG_CH24_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7760;"	d
PPI_CHG_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3878;"	d
PPI_CHG_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5004;"	d
PPI_CHG_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7637;"	d
PPI_CHG_CH24_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7759;"	d
PPI_CHG_CH25_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3874;"	d
PPI_CHG_CH25_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5000;"	d
PPI_CHG_CH25_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7633;"	d
PPI_CHG_CH25_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7755;"	d
PPI_CHG_CH25_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3875;"	d
PPI_CHG_CH25_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5001;"	d
PPI_CHG_CH25_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7634;"	d
PPI_CHG_CH25_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7756;"	d
PPI_CHG_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3873;"	d
PPI_CHG_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4999;"	d
PPI_CHG_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7632;"	d
PPI_CHG_CH25_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7754;"	d
PPI_CHG_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3872;"	d
PPI_CHG_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4998;"	d
PPI_CHG_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7631;"	d
PPI_CHG_CH25_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7753;"	d
PPI_CHG_CH26_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3868;"	d
PPI_CHG_CH26_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4994;"	d
PPI_CHG_CH26_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7627;"	d
PPI_CHG_CH26_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7749;"	d
PPI_CHG_CH26_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3869;"	d
PPI_CHG_CH26_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4995;"	d
PPI_CHG_CH26_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7628;"	d
PPI_CHG_CH26_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7750;"	d
PPI_CHG_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3867;"	d
PPI_CHG_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4993;"	d
PPI_CHG_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7626;"	d
PPI_CHG_CH26_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7748;"	d
PPI_CHG_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3866;"	d
PPI_CHG_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4992;"	d
PPI_CHG_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7625;"	d
PPI_CHG_CH26_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7747;"	d
PPI_CHG_CH27_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3862;"	d
PPI_CHG_CH27_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4988;"	d
PPI_CHG_CH27_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7621;"	d
PPI_CHG_CH27_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7743;"	d
PPI_CHG_CH27_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3863;"	d
PPI_CHG_CH27_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4989;"	d
PPI_CHG_CH27_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7622;"	d
PPI_CHG_CH27_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7744;"	d
PPI_CHG_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3861;"	d
PPI_CHG_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4987;"	d
PPI_CHG_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7620;"	d
PPI_CHG_CH27_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7742;"	d
PPI_CHG_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3860;"	d
PPI_CHG_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4986;"	d
PPI_CHG_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7619;"	d
PPI_CHG_CH27_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7741;"	d
PPI_CHG_CH28_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3856;"	d
PPI_CHG_CH28_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4982;"	d
PPI_CHG_CH28_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7615;"	d
PPI_CHG_CH28_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7737;"	d
PPI_CHG_CH28_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3857;"	d
PPI_CHG_CH28_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4983;"	d
PPI_CHG_CH28_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7616;"	d
PPI_CHG_CH28_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7738;"	d
PPI_CHG_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3855;"	d
PPI_CHG_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4981;"	d
PPI_CHG_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7614;"	d
PPI_CHG_CH28_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7736;"	d
PPI_CHG_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3854;"	d
PPI_CHG_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4980;"	d
PPI_CHG_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7613;"	d
PPI_CHG_CH28_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7735;"	d
PPI_CHG_CH29_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3850;"	d
PPI_CHG_CH29_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4976;"	d
PPI_CHG_CH29_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7609;"	d
PPI_CHG_CH29_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7731;"	d
PPI_CHG_CH29_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3851;"	d
PPI_CHG_CH29_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4977;"	d
PPI_CHG_CH29_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7610;"	d
PPI_CHG_CH29_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7732;"	d
PPI_CHG_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3849;"	d
PPI_CHG_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4975;"	d
PPI_CHG_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7608;"	d
PPI_CHG_CH29_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7730;"	d
PPI_CHG_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3848;"	d
PPI_CHG_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4974;"	d
PPI_CHG_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7607;"	d
PPI_CHG_CH29_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7729;"	d
PPI_CHG_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3988;"	d
PPI_CHG_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5138;"	d
PPI_CHG_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7771;"	d
PPI_CHG_CH2_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7893;"	d
PPI_CHG_CH2_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3989;"	d
PPI_CHG_CH2_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5139;"	d
PPI_CHG_CH2_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7772;"	d
PPI_CHG_CH2_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7894;"	d
PPI_CHG_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3987;"	d
PPI_CHG_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5137;"	d
PPI_CHG_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7770;"	d
PPI_CHG_CH2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7892;"	d
PPI_CHG_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3986;"	d
PPI_CHG_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5136;"	d
PPI_CHG_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7769;"	d
PPI_CHG_CH2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7891;"	d
PPI_CHG_CH30_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3844;"	d
PPI_CHG_CH30_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4970;"	d
PPI_CHG_CH30_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7603;"	d
PPI_CHG_CH30_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7725;"	d
PPI_CHG_CH30_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3845;"	d
PPI_CHG_CH30_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4971;"	d
PPI_CHG_CH30_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7604;"	d
PPI_CHG_CH30_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7726;"	d
PPI_CHG_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3843;"	d
PPI_CHG_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4969;"	d
PPI_CHG_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7602;"	d
PPI_CHG_CH30_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7724;"	d
PPI_CHG_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3842;"	d
PPI_CHG_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4968;"	d
PPI_CHG_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7601;"	d
PPI_CHG_CH30_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7723;"	d
PPI_CHG_CH31_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3838;"	d
PPI_CHG_CH31_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4964;"	d
PPI_CHG_CH31_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7597;"	d
PPI_CHG_CH31_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7719;"	d
PPI_CHG_CH31_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3839;"	d
PPI_CHG_CH31_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4965;"	d
PPI_CHG_CH31_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7598;"	d
PPI_CHG_CH31_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7720;"	d
PPI_CHG_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3837;"	d
PPI_CHG_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4963;"	d
PPI_CHG_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7596;"	d
PPI_CHG_CH31_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7718;"	d
PPI_CHG_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3836;"	d
PPI_CHG_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4962;"	d
PPI_CHG_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7595;"	d
PPI_CHG_CH31_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7717;"	d
PPI_CHG_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3982;"	d
PPI_CHG_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5132;"	d
PPI_CHG_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7765;"	d
PPI_CHG_CH3_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7887;"	d
PPI_CHG_CH3_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3983;"	d
PPI_CHG_CH3_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5133;"	d
PPI_CHG_CH3_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7766;"	d
PPI_CHG_CH3_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7888;"	d
PPI_CHG_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3981;"	d
PPI_CHG_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5131;"	d
PPI_CHG_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7764;"	d
PPI_CHG_CH3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7886;"	d
PPI_CHG_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3980;"	d
PPI_CHG_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5130;"	d
PPI_CHG_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7763;"	d
PPI_CHG_CH3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7885;"	d
PPI_CHG_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3976;"	d
PPI_CHG_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5126;"	d
PPI_CHG_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7759;"	d
PPI_CHG_CH4_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7881;"	d
PPI_CHG_CH4_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3977;"	d
PPI_CHG_CH4_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5127;"	d
PPI_CHG_CH4_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7760;"	d
PPI_CHG_CH4_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7882;"	d
PPI_CHG_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3975;"	d
PPI_CHG_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5125;"	d
PPI_CHG_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7758;"	d
PPI_CHG_CH4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7880;"	d
PPI_CHG_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3974;"	d
PPI_CHG_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5124;"	d
PPI_CHG_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7757;"	d
PPI_CHG_CH4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7879;"	d
PPI_CHG_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3970;"	d
PPI_CHG_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5120;"	d
PPI_CHG_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7753;"	d
PPI_CHG_CH5_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7875;"	d
PPI_CHG_CH5_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3971;"	d
PPI_CHG_CH5_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5121;"	d
PPI_CHG_CH5_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7754;"	d
PPI_CHG_CH5_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7876;"	d
PPI_CHG_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3969;"	d
PPI_CHG_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5119;"	d
PPI_CHG_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7752;"	d
PPI_CHG_CH5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7874;"	d
PPI_CHG_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3968;"	d
PPI_CHG_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5118;"	d
PPI_CHG_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7751;"	d
PPI_CHG_CH5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7873;"	d
PPI_CHG_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3964;"	d
PPI_CHG_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5114;"	d
PPI_CHG_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7747;"	d
PPI_CHG_CH6_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7869;"	d
PPI_CHG_CH6_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3965;"	d
PPI_CHG_CH6_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5115;"	d
PPI_CHG_CH6_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7748;"	d
PPI_CHG_CH6_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7870;"	d
PPI_CHG_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3963;"	d
PPI_CHG_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5113;"	d
PPI_CHG_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7746;"	d
PPI_CHG_CH6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7868;"	d
PPI_CHG_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3962;"	d
PPI_CHG_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5112;"	d
PPI_CHG_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7745;"	d
PPI_CHG_CH6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7867;"	d
PPI_CHG_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3958;"	d
PPI_CHG_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5108;"	d
PPI_CHG_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7741;"	d
PPI_CHG_CH7_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7863;"	d
PPI_CHG_CH7_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3959;"	d
PPI_CHG_CH7_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5109;"	d
PPI_CHG_CH7_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7742;"	d
PPI_CHG_CH7_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7864;"	d
PPI_CHG_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3957;"	d
PPI_CHG_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5107;"	d
PPI_CHG_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7740;"	d
PPI_CHG_CH7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7862;"	d
PPI_CHG_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3956;"	d
PPI_CHG_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5106;"	d
PPI_CHG_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7739;"	d
PPI_CHG_CH7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7861;"	d
PPI_CHG_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3952;"	d
PPI_CHG_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5102;"	d
PPI_CHG_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7735;"	d
PPI_CHG_CH8_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7857;"	d
PPI_CHG_CH8_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3953;"	d
PPI_CHG_CH8_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5103;"	d
PPI_CHG_CH8_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7736;"	d
PPI_CHG_CH8_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7858;"	d
PPI_CHG_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3951;"	d
PPI_CHG_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5101;"	d
PPI_CHG_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7734;"	d
PPI_CHG_CH8_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7856;"	d
PPI_CHG_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3950;"	d
PPI_CHG_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5100;"	d
PPI_CHG_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7733;"	d
PPI_CHG_CH8_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7855;"	d
PPI_CHG_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3946;"	d
PPI_CHG_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5096;"	d
PPI_CHG_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7729;"	d
PPI_CHG_CH9_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7851;"	d
PPI_CHG_CH9_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3947;"	d
PPI_CHG_CH9_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5097;"	d
PPI_CHG_CH9_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7730;"	d
PPI_CHG_CH9_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7852;"	d
PPI_CHG_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3945;"	d
PPI_CHG_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5095;"	d
PPI_CHG_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7728;"	d
PPI_CHG_CH9_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7850;"	d
PPI_CHG_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	3944;"	d
PPI_CHG_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5094;"	d
PPI_CHG_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7727;"	d
PPI_CHG_CH9_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7849;"	d
PPI_CH_EEP_EEP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4949;"	d
PPI_CH_EEP_EEP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7582;"	d
PPI_CH_EEP_EEP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7704;"	d
PPI_CH_EEP_EEP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4948;"	d
PPI_CH_EEP_EEP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7581;"	d
PPI_CH_EEP_EEP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7703;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	81;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	81;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	81;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	81;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	81;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	88;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	102;"	d
PPI_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	104;"	d
PPI_CH_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4956;"	d
PPI_CH_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7589;"	d
PPI_CH_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7711;"	d
PPI_CH_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4955;"	d
PPI_CH_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7588;"	d
PPI_CH_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7710;"	d
PPI_CH_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} PPI_CH_Type;$/;"	t	typeref:struct:__anon193
PPI_CH_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PPI_CH_Type;$/;"	t	typeref:struct:__anon256
PPI_CH_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PPI_CH_Type;$/;"	t	typeref:struct:__anon335
PPI_CH_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PPI_CH_Type;$/;"	t	typeref:struct:__anon405
PPI_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1311;"	d
PPI_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1311;"	d
PPI_CONFIG_DEBUG_COLOR	.\sdk_config.h	1311;"	d
PPI_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1295;"	d
PPI_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1295;"	d
PPI_CONFIG_INFO_COLOR	.\sdk_config.h	1295;"	d
PPI_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1267;"	d
PPI_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1267;"	d
PPI_CONFIG_LOG_ENABLED	.\sdk_config.h	1267;"	d
PPI_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1279;"	d
PPI_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1279;"	d
PPI_CONFIG_LOG_LEVEL	.\sdk_config.h	1279;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	79;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	79;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	79;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	79;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	79;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	86;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	100;"	d
PPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	102;"	d
PPI_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1261;"	d
PPI_ENABLED	.\app\inc\sdk_config.h	1261;"	d
PPI_ENABLED	.\sdk_config.h	1261;"	d
PPI_FEATURE_FORKS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	91;"	d
PPI_FEATURE_FORKS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	105;"	d
PPI_FEATURE_FORKS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	107;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	82;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	82;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	82;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	82;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	82;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	89;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	103;"	d
PPI_FIXED_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	105;"	d
PPI_FORK_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5158;"	d
PPI_FORK_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7791;"	d
PPI_FORK_TEP_TEP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7913;"	d
PPI_FORK_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5157;"	d
PPI_FORK_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7790;"	d
PPI_FORK_TEP_TEP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7912;"	d
PPI_FORK_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PPI_FORK_Type;$/;"	t	typeref:struct:__anon257
PPI_FORK_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PPI_FORK_Type;$/;"	t	typeref:struct:__anon336
PPI_FORK_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PPI_FORK_Type;$/;"	t	typeref:struct:__anon406
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	83;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	83;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	83;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	83;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	83;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	90;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	104;"	d
PPI_GROUP_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	106;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	78;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	78;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	78;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	78;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	78;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	85;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	99;"	d
PPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	101;"	d
PPI_TASKS_CHG_DIS_DIS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4293;"	d
PPI_TASKS_CHG_DIS_DIS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4292;"	d
PPI_TASKS_CHG_EN_EN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4286;"	d
PPI_TASKS_CHG_EN_EN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	4285;"	d
PPI_TASKS_CHG_Type	.\nRF\CMSIS\Device\Include\nrf51.h	/^} PPI_TASKS_CHG_Type;$/;"	t	typeref:struct:__anon192
PPI_TASKS_CHG_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PPI_TASKS_CHG_Type;$/;"	t	typeref:struct:__anon255
PPI_TASKS_CHG_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PPI_TASKS_CHG_Type;$/;"	t	typeref:struct:__anon334
PPI_TASKS_CHG_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PPI_TASKS_CHG_Type;$/;"	t	typeref:struct:__anon404
PRAGMA	.\SEGGER_RTT.c	167;"	d	file:
PREFIX0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PREFIX0;                           \/*!< Prefixes bytes for logical addresses 0 to 3.                          *\/$/;"	m	struct:__anon197
PREFIX0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PREFIX0;                           \/*!< Prefixes bytes for logical addresses 0-3                              *\/$/;"	m	struct:__anon273
PREFIX0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PREFIX0;                           \/*!< Prefixes bytes for logical addresses 0-3                              *\/$/;"	m	struct:__anon342
PREFIX0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PREFIX0;                           \/*!< Prefixes bytes for logical addresses 0-3                              *\/$/;"	m	struct:__anon431
PREFIX1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PREFIX1;                           \/*!< Prefixes bytes for logical addresses 4 to 7.                          *\/$/;"	m	struct:__anon197
PREFIX1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PREFIX1;                           \/*!< Prefixes bytes for logical addresses 4-7                              *\/$/;"	m	struct:__anon273
PREFIX1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PREFIX1;                           \/*!< Prefixes bytes for logical addresses 4-7                              *\/$/;"	m	struct:__anon342
PREFIX1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PREFIX1;                           \/*!< Prefixes bytes for logical addresses 4-7                              *\/$/;"	m	struct:__anon431
PREGION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_PREGION_Type PREGION[2];                      \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon303
PREGION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_PREGION_Type PREGION[2];                      \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon462
PRESCALER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PRESCALER;                         \/*!< 12-bit prescaler for COUNTER frequency (32768\/(PRESCALER+1)).$/;"	m	struct:__anon205
PRESCALER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PRESCALER;                         \/*!< 4-bit prescaler to source clock frequency (max value 9). Source$/;"	m	struct:__anon204
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PRESCALER;                         \/*!< 12 bit prescaler for COUNTER frequency (32768\/(PRESCALER+1)).Must$/;"	m	struct:__anon286
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Configuration for PWM_CLK                                             *\/$/;"	m	struct:__anon298
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Timer prescaler register                                              *\/$/;"	m	struct:__anon285
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PRESCALER;                         \/*!< 12 bit prescaler for COUNTER frequency (32768\/(PRESCALER+1)).Must$/;"	m	struct:__anon351
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Configuration for PWM_CLK                                             *\/$/;"	m	struct:__anon362
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Timer prescaler register                                              *\/$/;"	m	struct:__anon350
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PRESCALER;                         \/*!< 12 bit prescaler for COUNTER frequency (32768\/(PRESCALER+1)).Must$/;"	m	struct:__anon444
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Configuration for PWM_CLK                                             *\/$/;"	m	struct:__anon456
PRESCALER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PRESCALER;                         \/*!< Timer prescaler register                                              *\/$/;"	m	struct:__anon443
PROTBLOCKSIZE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PROTBLOCKSIZE;                     \/*!< Erase and write protection block size.                                *\/$/;"	m	struct:__anon196
PROTENSET0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PROTENSET0;                        \/*!< Erase and write protection bit enable set register.                   *\/$/;"	m	struct:__anon196
PROTENSET0	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	135;"	d
PROTENSET1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PROTENSET1;                        \/*!< Erase and write protection bit enable set register.                   *\/$/;"	m	struct:__anon196
PROTENSET1	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	136;"	d
PSEL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSEL;                              \/*!< Input pin select.                                                     *\/$/;"	m	struct:__anon213
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon304
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PDM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon299
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PWM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon298
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  QDEC_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon293
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon276
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon277
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPI_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon280
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon278
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon279
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  UARTE_PSEL_Type PSEL;                             \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon274
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSEL;                              \/*!< Input pin select                                                      *\/$/;"	m	struct:__anon295
PSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSEL;                              \/*!< Pin select                                                            *\/$/;"	m	struct:__anon294
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PDM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon363
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PWM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon362
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  QDEC_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon358
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon346
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon347
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon344
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon345
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  UARTE_PSEL_Type PSEL;                             \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon343
PSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PSEL;                              \/*!< Pin select                                                            *\/$/;"	m	struct:__anon359
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon463
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PDM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon457
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon456
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QDEC_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon451
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QSPI_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon466
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon434
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon435
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPI_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon438
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIM_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon436
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIS_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon437
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWI_PSEL_Type PSEL;                               \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon439
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UARTE_PSEL_Type PSEL;                             \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon432
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UART_PSEL_Type PSEL;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon433
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSEL;                              \/*!< Input pin select                                                      *\/$/;"	m	struct:__anon453
PSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSEL;                              \/*!< Pin select                                                            *\/$/;"	m	struct:__anon452
PSELA	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELA;                             \/*!< Pin select for phase A input.                                         *\/$/;"	m	struct:__anon212
PSELA	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	90;"	d
PSELA	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	74;"	d
PSELA	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	90;"	d
PSELB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELB;                             \/*!< Pin select for phase B input.                                         *\/$/;"	m	struct:__anon212
PSELB	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	91;"	d
PSELB	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	75;"	d
PSELB	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	91;"	d
PSELCSN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELCSN;                           \/*!< Pin select for CSN.                                                   *\/$/;"	m	struct:__anon201
PSELCSN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	99;"	d
PSELCSN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	83;"	d
PSELCSN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	99;"	d
PSELCTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELCTS;                           \/*!< Pin select for CTS.                                                   *\/$/;"	m	struct:__anon198
PSELCTS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	128;"	d
PSELCTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELCTS;                           \/*!< Pin select for CTS                                                    *\/$/;"	m	struct:__anon275
PSELCTS	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	49;"	d
PSELDCX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSELDCX;                           \/*!< Pin select for DCX signal                                             *\/$/;"	m	struct:__anon434
PSELLED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELLED;                           \/*!< Pin select for LED output.                                            *\/$/;"	m	struct:__anon212
PSELLED	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	89;"	d
PSELLED	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	73;"	d
PSELLED	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	89;"	d
PSELMISO	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELMISO;                          \/*!< Pin select for MISO.                                                  *\/$/;"	m	struct:__anon199
PSELMISO	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELMISO;                          \/*!< Pin select for MISO.                                                  *\/$/;"	m	struct:__anon201
PSELMISO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	97;"	d
PSELMISO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	81;"	d
PSELMISO	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	97;"	d
PSELMOSI	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELMOSI;                          \/*!< Pin select for MOSI.                                                  *\/$/;"	m	struct:__anon199
PSELMOSI	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELMOSI;                          \/*!< Pin select for MOSI.                                                  *\/$/;"	m	struct:__anon201
PSELMOSI	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	98;"	d
PSELMOSI	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	82;"	d
PSELMOSI	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	98;"	d
PSELN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELN;                             \/*!< Description cluster[0]: Input negative pin selection for CH[0]        *\/$/;"	m	struct:__anon248
PSELN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PSELN;                             \/*!< Description cluster[0]: Input negative pin selection for CH[0]        *\/$/;"	m	struct:__anon327
PSELN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSELN;                             \/*!< Description cluster[0]: Input negative pin selection for CH[0]        *\/$/;"	m	struct:__anon396
PSELP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELP;                             \/*!< Description cluster[0]: Input positive pin selection for CH[0]        *\/$/;"	m	struct:__anon248
PSELP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PSELP;                             \/*!< Description cluster[0]: Input positive pin selection for CH[0]        *\/$/;"	m	struct:__anon327
PSELP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSELP;                             \/*!< Description cluster[0]: Input positive pin selection for CH[0]        *\/$/;"	m	struct:__anon396
PSELRESET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELRESET[2];                      \/*!< Description collection[0]: Mapping of the nRESET function (see$/;"	m	struct:__anon269
PSELRESET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PSELRESET[2];                      \/*!< Description collection[0]: Mapping of the nRESET function (see$/;"	m	struct:__anon338
PSELRESET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PSELRESET[2];                      \/*!< Description collection[0]: Mapping of the nRESET function             *\/$/;"	m	struct:__anon428
PSELRTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELRTS;                           \/*!< Pin select for RTS.                                                   *\/$/;"	m	struct:__anon198
PSELRTS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	126;"	d
PSELRTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELRTS;                           \/*!< Pin select for RTS                                                    *\/$/;"	m	struct:__anon275
PSELRTS	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	47;"	d
PSELRXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELRXD;                           \/*!< Pin select for RXD.                                                   *\/$/;"	m	struct:__anon198
PSELRXD	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	129;"	d
PSELRXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELRXD;                           \/*!< Pin select for RXD                                                    *\/$/;"	m	struct:__anon275
PSELRXD	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	50;"	d
PSELSCK	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELSCK;                           \/*!< Pin select for SCK.                                                   *\/$/;"	m	struct:__anon199
PSELSCK	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELSCK;                           \/*!< Pin select for SCK.                                                   *\/$/;"	m	struct:__anon201
PSELSCK	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	96;"	d
PSELSCK	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	80;"	d
PSELSCK	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	96;"	d
PSELSCL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELSCL;                           \/*!< Pin select for SCL.                                                   *\/$/;"	m	struct:__anon200
PSELSCL	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	133;"	d
PSELSCL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELSCL;                           \/*!< Pin select for SCL                                                    *\/$/;"	m	struct:__anon281
PSELSCL	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	54;"	d
PSELSDA	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELSDA;                           \/*!< Pin select for SDA.                                                   *\/$/;"	m	struct:__anon200
PSELSDA	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	134;"	d
PSELSDA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELSDA;                           \/*!< Pin select for SDA                                                    *\/$/;"	m	struct:__anon281
PSELSDA	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	55;"	d
PSELTXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  PSELTXD;                           \/*!< Pin select for TXD.                                                   *\/$/;"	m	struct:__anon198
PSELTXD	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	127;"	d
PSELTXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PSELTXD;                           \/*!< Pin select for TXD                                                    *\/$/;"	m	struct:__anon275
PSELTXD	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52840.h	48;"	d
PSTORAGE_CLEAR_OP_CODE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	41;"	d
PSTORAGE_CLEAR_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	41;"	d
PSTORAGE_CLEAR_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	41;"	d
PSTORAGE_CLEAR_OP_CODE	.\app\nRF51822_xxAC\pstorage.h	41;"	d
PSTORAGE_CMD_QUEUE_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	60;"	d
PSTORAGE_CMD_QUEUE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	58;"	d
PSTORAGE_CMD_QUEUE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	52;"	d
PSTORAGE_CMD_QUEUE_SIZE	.\app\nRF51822_xxAC\pstorage_platform.h	52;"	d
PSTORAGE_DATA_END_ADDR	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	56;"	d
PSTORAGE_DATA_END_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	54;"	d
PSTORAGE_DATA_END_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	48;"	d
PSTORAGE_DATA_END_ADDR	.\app\nRF51822_xxAC\pstorage_platform.h	48;"	d
PSTORAGE_DATA_START_ADDR	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	54;"	d
PSTORAGE_DATA_START_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	52;"	d
PSTORAGE_DATA_START_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	46;"	d
PSTORAGE_DATA_START_ADDR	.\app\nRF51822_xxAC\pstorage_platform.h	46;"	d
PSTORAGE_FLASH_EMPTY_MASK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	31;"	d
PSTORAGE_FLASH_EMPTY_MASK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	31;"	d
PSTORAGE_FLASH_EMPTY_MASK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	31;"	d
PSTORAGE_FLASH_EMPTY_MASK	.\app\nRF51822_xxAC\pstorage_platform.h	31;"	d
PSTORAGE_FLASH_PAGE_END	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	47;"	d
PSTORAGE_FLASH_PAGE_END	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	47;"	d
PSTORAGE_FLASH_PAGE_END	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	41;"	d
PSTORAGE_FLASH_PAGE_END	.\app\nRF51822_xxAC\pstorage_platform.h	41;"	d
PSTORAGE_FLASH_PAGE_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	30;"	d
PSTORAGE_FLASH_PAGE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	30;"	d
PSTORAGE_FLASH_PAGE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	30;"	d
PSTORAGE_FLASH_PAGE_SIZE	.\app\nRF51822_xxAC\pstorage_platform.h	30;"	d
PSTORAGE_H__	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	26;"	d
PSTORAGE_H__	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	26;"	d
PSTORAGE_H__	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	26;"	d
PSTORAGE_H__	.\app\nRF51822_xxAC\pstorage.h	26;"	d
PSTORAGE_LOAD_OP_CODE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	40;"	d
PSTORAGE_LOAD_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	40;"	d
PSTORAGE_LOAD_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	40;"	d
PSTORAGE_LOAD_OP_CODE	.\app\nRF51822_xxAC\pstorage.h	40;"	d
PSTORAGE_MAX_APPLICATIONS	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	51;"	d
PSTORAGE_MAX_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	59;"	d
PSTORAGE_MAX_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	57;"	d
PSTORAGE_MAX_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	51;"	d
PSTORAGE_MAX_BLOCK_SIZE	.\app\nRF51822_xxAC\pstorage_platform.h	51;"	d
PSTORAGE_MIN_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	52;"	d
PSTORAGE_MIN_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	50;"	d
PSTORAGE_MIN_BLOCK_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	44;"	d
PSTORAGE_MIN_BLOCK_SIZE	.\app\nRF51822_xxAC\pstorage_platform.h	44;"	d
PSTORAGE_NUM_OF_PAGES	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	49;"	d
PSTORAGE_NUM_OF_PAGES	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	49;"	d
PSTORAGE_NUM_OF_PAGES	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	43;"	d
PSTORAGE_NUM_OF_PAGES	.\app\nRF51822_xxAC\pstorage_platform.h	43;"	d
PSTORAGE_PL_H__	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	20;"	d
PSTORAGE_PL_H__	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	20;"	d
PSTORAGE_PL_H__	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	20;"	d
PSTORAGE_PL_H__	.\app\nRF51822_xxAC\pstorage_platform.h	20;"	d
PSTORAGE_STORE_OP_CODE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	39;"	d
PSTORAGE_STORE_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	39;"	d
PSTORAGE_STORE_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	39;"	d
PSTORAGE_STORE_OP_CODE	.\app\nRF51822_xxAC\pstorage.h	39;"	d
PSTORAGE_SWAP_ADDR	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	57;"	d
PSTORAGE_SWAP_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	55;"	d
PSTORAGE_SWAP_ADDR	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	49;"	d
PSTORAGE_SWAP_ADDR	.\app\nRF51822_xxAC\pstorage_platform.h	49;"	d
PSTORAGE_UPDATE_OP_CODE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	42;"	d
PSTORAGE_UPDATE_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	42;"	d
PSTORAGE_UPDATE_OP_CODE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	42;"	d
PSTORAGE_UPDATE_OP_CODE	.\app\nRF51822_xxAC\pstorage.h	42;"	d
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon229
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon230
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon232
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon233
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon238
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon239
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon249
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Description cluster[0]: Beginning address in Data RAM of this$/;"	m	struct:__anon251
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< RAM address pointer to write samples to with EasyDMA                  *\/$/;"	m	struct:__anon254
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< RXD Data pointer                                                      *\/$/;"	m	struct:__anon241
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< RXD data pointer                                                      *\/$/;"	m	struct:__anon235
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Receive buffer RAM start address.                                     *\/$/;"	m	struct:__anon264
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< TXD Data pointer                                                      *\/$/;"	m	struct:__anon242
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< TXD data pointer                                                      *\/$/;"	m	struct:__anon236
PTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  PTR;                               \/*!< Transmit buffer RAM start address.                                    *\/$/;"	m	struct:__anon265
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon312
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon313
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon315
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon316
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon321
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon322
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon328
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< Description cluster[0]: Beginning address in Data RAM of this$/;"	m	struct:__anon330
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< RAM address pointer to write samples to with EasyDMA                  *\/$/;"	m	struct:__anon333
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< RXD Data pointer                                                      *\/$/;"	m	struct:__anon318
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< RXD data pointer                                                      *\/$/;"	m	struct:__anon324
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< TXD Data pointer                                                      *\/$/;"	m	struct:__anon319
PTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  PTR;                               \/*!< TXD data pointer                                                      *\/$/;"	m	struct:__anon325
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon374
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon375
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon378
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon379
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon385
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon386
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon397
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon420
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Data pointer                                                          *\/$/;"	m	struct:__anon422
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Description cluster[0]: Beginning address in Data RAM of this$/;"	m	struct:__anon399
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Description cluster[0]: Data pointer                                  *\/$/;"	m	struct:__anon419
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Description cluster[0]: Data pointer                                  *\/$/;"	m	struct:__anon421
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< RAM address pointer to write samples to with EasyDMA                  *\/$/;"	m	struct:__anon402
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< RXD Data pointer                                                      *\/$/;"	m	struct:__anon388
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< RXD data pointer                                                      *\/$/;"	m	struct:__anon382
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Receive buffer RAM start address.                                     *\/$/;"	m	struct:__anon413
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Start address of flash block to be erased                             *\/$/;"	m	struct:__anon425
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< TXD Data pointer                                                      *\/$/;"	m	struct:__anon389
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< TXD data pointer                                                      *\/$/;"	m	struct:__anon383
PTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  PTR;                               \/*!< Transmit buffer RAM start address.                                    *\/$/;"	m	struct:__anon414
PWM0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	192;"	d
PWM0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	245;"	d
PWM0_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	251;"	d
PWM0_CONFIG_BASE_CLOCK	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	150;"	d
PWM0_CONFIG_BASE_CLOCK	.\app\nRF51822_xxAC\nrf_drv_config.h	150;"	d
PWM0_CONFIG_COUNT_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	151;"	d
PWM0_CONFIG_COUNT_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	151;"	d
PWM0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	149;"	d
PWM0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	149;"	d
PWM0_CONFIG_LOAD_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	153;"	d
PWM0_CONFIG_LOAD_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	153;"	d
PWM0_CONFIG_OUT0_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	145;"	d
PWM0_CONFIG_OUT0_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	145;"	d
PWM0_CONFIG_OUT1_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	146;"	d
PWM0_CONFIG_OUT1_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	146;"	d
PWM0_CONFIG_OUT2_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	147;"	d
PWM0_CONFIG_OUT2_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	147;"	d
PWM0_CONFIG_OUT3_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	148;"	d
PWM0_CONFIG_OUT3_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	148;"	d
PWM0_CONFIG_STEP_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	154;"	d
PWM0_CONFIG_STEP_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	154;"	d
PWM0_CONFIG_TOP_VALUE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	152;"	d
PWM0_CONFIG_TOP_VALUE	.\app\nRF51822_xxAC\nrf_drv_config.h	152;"	d
PWM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	194;"	d
PWM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	249;"	d
PWM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	256;"	d
PWM0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1424;"	d
PWM0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	142;"	d
PWM0_ENABLED	.\app\inc\sdk_config.h	1424;"	d
PWM0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	142;"	d
PWM0_ENABLED	.\sdk_config.h	1424;"	d
PWM0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	156;"	d
PWM0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	156;"	d
PWM0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PWM0_IRQn                     =  28,              \/*!<  28  PWM0                                                             *\/$/;"	e	enum:__anon223
PWM0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PWM0_IRQn                     =  28,              \/*!<  28  PWM0                                                             *\/$/;"	e	enum:__anon307
PWM0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM0_IRQn                     =  28,              \/*!<  28  PWM0                                                             *\/$/;"	e	enum:__anon368
PWM1_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	246;"	d
PWM1_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	252;"	d
PWM1_CONFIG_BASE_CLOCK	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	167;"	d
PWM1_CONFIG_BASE_CLOCK	.\app\nRF51822_xxAC\nrf_drv_config.h	167;"	d
PWM1_CONFIG_COUNT_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	168;"	d
PWM1_CONFIG_COUNT_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	168;"	d
PWM1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	166;"	d
PWM1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	166;"	d
PWM1_CONFIG_LOAD_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	170;"	d
PWM1_CONFIG_LOAD_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	170;"	d
PWM1_CONFIG_OUT0_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	162;"	d
PWM1_CONFIG_OUT0_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	162;"	d
PWM1_CONFIG_OUT1_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	163;"	d
PWM1_CONFIG_OUT1_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	163;"	d
PWM1_CONFIG_OUT2_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	164;"	d
PWM1_CONFIG_OUT2_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	164;"	d
PWM1_CONFIG_OUT3_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	165;"	d
PWM1_CONFIG_OUT3_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	165;"	d
PWM1_CONFIG_STEP_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	171;"	d
PWM1_CONFIG_STEP_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	171;"	d
PWM1_CONFIG_TOP_VALUE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	169;"	d
PWM1_CONFIG_TOP_VALUE	.\app\nRF51822_xxAC\nrf_drv_config.h	169;"	d
PWM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	250;"	d
PWM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	257;"	d
PWM1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1431;"	d
PWM1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	159;"	d
PWM1_ENABLED	.\app\inc\sdk_config.h	1431;"	d
PWM1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	159;"	d
PWM1_ENABLED	.\sdk_config.h	1431;"	d
PWM1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	173;"	d
PWM1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	173;"	d
PWM1_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PWM1_IRQn                     =  33,              \/*!<  33  PWM1                                                             *\/$/;"	e	enum:__anon223
PWM1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM1_IRQn                     =  33,              \/*!<  33  PWM1                                                             *\/$/;"	e	enum:__anon368
PWM2_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	247;"	d
PWM2_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	253;"	d
PWM2_CONFIG_BASE_CLOCK	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	184;"	d
PWM2_CONFIG_BASE_CLOCK	.\app\nRF51822_xxAC\nrf_drv_config.h	184;"	d
PWM2_CONFIG_COUNT_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	185;"	d
PWM2_CONFIG_COUNT_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	185;"	d
PWM2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	183;"	d
PWM2_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	183;"	d
PWM2_CONFIG_LOAD_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	187;"	d
PWM2_CONFIG_LOAD_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	187;"	d
PWM2_CONFIG_OUT0_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	179;"	d
PWM2_CONFIG_OUT0_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	179;"	d
PWM2_CONFIG_OUT1_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	180;"	d
PWM2_CONFIG_OUT1_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	180;"	d
PWM2_CONFIG_OUT2_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	181;"	d
PWM2_CONFIG_OUT2_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	181;"	d
PWM2_CONFIG_OUT3_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	182;"	d
PWM2_CONFIG_OUT3_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	182;"	d
PWM2_CONFIG_STEP_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	188;"	d
PWM2_CONFIG_STEP_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	188;"	d
PWM2_CONFIG_TOP_VALUE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	186;"	d
PWM2_CONFIG_TOP_VALUE	.\app\nRF51822_xxAC\nrf_drv_config.h	186;"	d
PWM2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	251;"	d
PWM2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	258;"	d
PWM2_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1438;"	d
PWM2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	176;"	d
PWM2_ENABLED	.\app\inc\sdk_config.h	1438;"	d
PWM2_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	176;"	d
PWM2_ENABLED	.\sdk_config.h	1438;"	d
PWM2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	190;"	d
PWM2_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	190;"	d
PWM2_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PWM2_IRQn                     =  34,              \/*!<  34  PWM2                                                             *\/$/;"	e	enum:__anon223
PWM2_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM2_IRQn                     =  34,              \/*!<  34  PWM2                                                             *\/$/;"	e	enum:__anon368
PWM3_CH_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	254;"	d
PWM3_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	259;"	d
PWM3_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM3_IRQn                     =  45,              \/*!<  45  PWM3                                                             *\/$/;"	e	enum:__anon368
PWM_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1488;"	d
PWM_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1488;"	d
PWM_CONFIG_DEBUG_COLOR	.\sdk_config.h	1488;"	d
PWM_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1472;"	d
PWM_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1472;"	d
PWM_CONFIG_INFO_COLOR	.\sdk_config.h	1472;"	d
PWM_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1444;"	d
PWM_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1444;"	d
PWM_CONFIG_LOG_ENABLED	.\sdk_config.h	1444;"	d
PWM_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1456;"	d
PWM_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1456;"	d
PWM_CONFIG_LOG_LEVEL	.\sdk_config.h	1456;"	d
PWM_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	193;"	d
PWM_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	193;"	d
PWM_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	190;"	d
PWM_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	243;"	d
PWM_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	249;"	d
PWM_COUNTERTOP_COUNTERTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5425;"	d
PWM_COUNTERTOP_COUNTERTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8002;"	d
PWM_COUNTERTOP_COUNTERTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8124;"	d
PWM_COUNTERTOP_COUNTERTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5424;"	d
PWM_COUNTERTOP_COUNTERTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8001;"	d
PWM_COUNTERTOP_COUNTERTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8123;"	d
PWM_DECODER_LOAD_Common	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5454;"	d
PWM_DECODER_LOAD_Common	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8031;"	d
PWM_DECODER_LOAD_Common	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8153;"	d
PWM_DECODER_LOAD_Grouped	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5455;"	d
PWM_DECODER_LOAD_Grouped	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8032;"	d
PWM_DECODER_LOAD_Grouped	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8154;"	d
PWM_DECODER_LOAD_Individual	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5456;"	d
PWM_DECODER_LOAD_Individual	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8033;"	d
PWM_DECODER_LOAD_Individual	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8155;"	d
PWM_DECODER_LOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5453;"	d
PWM_DECODER_LOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8030;"	d
PWM_DECODER_LOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8152;"	d
PWM_DECODER_LOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5452;"	d
PWM_DECODER_LOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8029;"	d
PWM_DECODER_LOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8151;"	d
PWM_DECODER_LOAD_WaveForm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5457;"	d
PWM_DECODER_LOAD_WaveForm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8034;"	d
PWM_DECODER_LOAD_WaveForm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8156;"	d
PWM_DECODER_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5447;"	d
PWM_DECODER_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8024;"	d
PWM_DECODER_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8146;"	d
PWM_DECODER_MODE_NextStep	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5449;"	d
PWM_DECODER_MODE_NextStep	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8026;"	d
PWM_DECODER_MODE_NextStep	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8148;"	d
PWM_DECODER_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5446;"	d
PWM_DECODER_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8023;"	d
PWM_DECODER_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8145;"	d
PWM_DECODER_MODE_RefreshCount	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5448;"	d
PWM_DECODER_MODE_RefreshCount	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8025;"	d
PWM_DECODER_MODE_RefreshCount	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8147;"	d
PWM_DEFAULT_CONFIG_BASE_CLOCK	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1366;"	d
PWM_DEFAULT_CONFIG_BASE_CLOCK	.\app\inc\sdk_config.h	1366;"	d
PWM_DEFAULT_CONFIG_BASE_CLOCK	.\sdk_config.h	1366;"	d
PWM_DEFAULT_CONFIG_COUNT_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1375;"	d
PWM_DEFAULT_CONFIG_COUNT_MODE	.\app\inc\sdk_config.h	1375;"	d
PWM_DEFAULT_CONFIG_COUNT_MODE	.\sdk_config.h	1375;"	d
PWM_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1417;"	d
PWM_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1417;"	d
PWM_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1417;"	d
PWM_DEFAULT_CONFIG_LOAD_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1391;"	d
PWM_DEFAULT_CONFIG_LOAD_MODE	.\app\inc\sdk_config.h	1391;"	d
PWM_DEFAULT_CONFIG_LOAD_MODE	.\sdk_config.h	1391;"	d
PWM_DEFAULT_CONFIG_OUT0_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1330;"	d
PWM_DEFAULT_CONFIG_OUT0_PIN	.\app\inc\sdk_config.h	1330;"	d
PWM_DEFAULT_CONFIG_OUT0_PIN	.\sdk_config.h	1330;"	d
PWM_DEFAULT_CONFIG_OUT1_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1337;"	d
PWM_DEFAULT_CONFIG_OUT1_PIN	.\app\inc\sdk_config.h	1337;"	d
PWM_DEFAULT_CONFIG_OUT1_PIN	.\sdk_config.h	1337;"	d
PWM_DEFAULT_CONFIG_OUT2_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1344;"	d
PWM_DEFAULT_CONFIG_OUT2_PIN	.\app\inc\sdk_config.h	1344;"	d
PWM_DEFAULT_CONFIG_OUT2_PIN	.\sdk_config.h	1344;"	d
PWM_DEFAULT_CONFIG_OUT3_PIN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1351;"	d
PWM_DEFAULT_CONFIG_OUT3_PIN	.\app\inc\sdk_config.h	1351;"	d
PWM_DEFAULT_CONFIG_OUT3_PIN	.\sdk_config.h	1351;"	d
PWM_DEFAULT_CONFIG_STEP_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1400;"	d
PWM_DEFAULT_CONFIG_STEP_MODE	.\app\inc\sdk_config.h	1400;"	d
PWM_DEFAULT_CONFIG_STEP_MODE	.\sdk_config.h	1400;"	d
PWM_DEFAULT_CONFIG_TOP_VALUE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1380;"	d
PWM_DEFAULT_CONFIG_TOP_VALUE	.\app\inc\sdk_config.h	1380;"	d
PWM_DEFAULT_CONFIG_TOP_VALUE	.\sdk_config.h	1380;"	d
PWM_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1323;"	d
PWM_ENABLED	.\app\inc\sdk_config.h	1323;"	d
PWM_ENABLED	.\sdk_config.h	1323;"	d
PWM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5408;"	d
PWM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7985;"	d
PWM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8107;"	d
PWM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5409;"	d
PWM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7986;"	d
PWM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8108;"	d
PWM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5407;"	d
PWM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7984;"	d
PWM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8106;"	d
PWM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5406;"	d
PWM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7983;"	d
PWM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8105;"	d
PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5218;"	d
PWM_EVENTS_LOOPSDONE_EVENTS_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5217;"	d
PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5211;"	d
PWM_EVENTS_PWMPERIODEND_EVENTS_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5210;"	d
PWM_EVENTS_SEQEND_EVENTS_SEQEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5204;"	d
PWM_EVENTS_SEQEND_EVENTS_SEQEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5203;"	d
PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5197;"	d
PWM_EVENTS_SEQSTARTED_EVENTS_SEQSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5196;"	d
PWM_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5190;"	d
PWM_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5189;"	d
PWM_INTENCLR_LOOPSDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5358;"	d
PWM_INTENCLR_LOOPSDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7935;"	d
PWM_INTENCLR_LOOPSDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8057;"	d
PWM_INTENCLR_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5356;"	d
PWM_INTENCLR_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7933;"	d
PWM_INTENCLR_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8055;"	d
PWM_INTENCLR_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5357;"	d
PWM_INTENCLR_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7934;"	d
PWM_INTENCLR_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8056;"	d
PWM_INTENCLR_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5355;"	d
PWM_INTENCLR_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7932;"	d
PWM_INTENCLR_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8054;"	d
PWM_INTENCLR_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5354;"	d
PWM_INTENCLR_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7931;"	d
PWM_INTENCLR_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8053;"	d
PWM_INTENCLR_PWMPERIODEND_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5365;"	d
PWM_INTENCLR_PWMPERIODEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7942;"	d
PWM_INTENCLR_PWMPERIODEND_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8064;"	d
PWM_INTENCLR_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5363;"	d
PWM_INTENCLR_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7940;"	d
PWM_INTENCLR_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8062;"	d
PWM_INTENCLR_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5364;"	d
PWM_INTENCLR_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7941;"	d
PWM_INTENCLR_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8063;"	d
PWM_INTENCLR_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5362;"	d
PWM_INTENCLR_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7939;"	d
PWM_INTENCLR_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8061;"	d
PWM_INTENCLR_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5361;"	d
PWM_INTENCLR_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7938;"	d
PWM_INTENCLR_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8060;"	d
PWM_INTENCLR_SEQEND0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5379;"	d
PWM_INTENCLR_SEQEND0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7956;"	d
PWM_INTENCLR_SEQEND0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8078;"	d
PWM_INTENCLR_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5377;"	d
PWM_INTENCLR_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7954;"	d
PWM_INTENCLR_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8076;"	d
PWM_INTENCLR_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5378;"	d
PWM_INTENCLR_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7955;"	d
PWM_INTENCLR_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8077;"	d
PWM_INTENCLR_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5376;"	d
PWM_INTENCLR_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7953;"	d
PWM_INTENCLR_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8075;"	d
PWM_INTENCLR_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5375;"	d
PWM_INTENCLR_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7952;"	d
PWM_INTENCLR_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8074;"	d
PWM_INTENCLR_SEQEND1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5372;"	d
PWM_INTENCLR_SEQEND1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7949;"	d
PWM_INTENCLR_SEQEND1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8071;"	d
PWM_INTENCLR_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5370;"	d
PWM_INTENCLR_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7947;"	d
PWM_INTENCLR_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8069;"	d
PWM_INTENCLR_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5371;"	d
PWM_INTENCLR_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7948;"	d
PWM_INTENCLR_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8070;"	d
PWM_INTENCLR_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5369;"	d
PWM_INTENCLR_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7946;"	d
PWM_INTENCLR_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8068;"	d
PWM_INTENCLR_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5368;"	d
PWM_INTENCLR_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7945;"	d
PWM_INTENCLR_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8067;"	d
PWM_INTENCLR_SEQSTARTED0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5393;"	d
PWM_INTENCLR_SEQSTARTED0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7970;"	d
PWM_INTENCLR_SEQSTARTED0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8092;"	d
PWM_INTENCLR_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5391;"	d
PWM_INTENCLR_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7968;"	d
PWM_INTENCLR_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8090;"	d
PWM_INTENCLR_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5392;"	d
PWM_INTENCLR_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7969;"	d
PWM_INTENCLR_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8091;"	d
PWM_INTENCLR_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5390;"	d
PWM_INTENCLR_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7967;"	d
PWM_INTENCLR_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8089;"	d
PWM_INTENCLR_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5389;"	d
PWM_INTENCLR_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7966;"	d
PWM_INTENCLR_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8088;"	d
PWM_INTENCLR_SEQSTARTED1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5386;"	d
PWM_INTENCLR_SEQSTARTED1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7963;"	d
PWM_INTENCLR_SEQSTARTED1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8085;"	d
PWM_INTENCLR_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5384;"	d
PWM_INTENCLR_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7961;"	d
PWM_INTENCLR_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8083;"	d
PWM_INTENCLR_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5385;"	d
PWM_INTENCLR_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7962;"	d
PWM_INTENCLR_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8084;"	d
PWM_INTENCLR_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5383;"	d
PWM_INTENCLR_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7960;"	d
PWM_INTENCLR_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8082;"	d
PWM_INTENCLR_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5382;"	d
PWM_INTENCLR_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7959;"	d
PWM_INTENCLR_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8081;"	d
PWM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5400;"	d
PWM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7977;"	d
PWM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8099;"	d
PWM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5398;"	d
PWM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7975;"	d
PWM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8097;"	d
PWM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5399;"	d
PWM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7976;"	d
PWM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8098;"	d
PWM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5397;"	d
PWM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7974;"	d
PWM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8096;"	d
PWM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5396;"	d
PWM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7973;"	d
PWM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8095;"	d
PWM_INTENSET_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5304;"	d
PWM_INTENSET_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7881;"	d
PWM_INTENSET_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8003;"	d
PWM_INTENSET_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5305;"	d
PWM_INTENSET_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7882;"	d
PWM_INTENSET_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8004;"	d
PWM_INTENSET_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5303;"	d
PWM_INTENSET_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7880;"	d
PWM_INTENSET_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8002;"	d
PWM_INTENSET_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5302;"	d
PWM_INTENSET_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7879;"	d
PWM_INTENSET_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8001;"	d
PWM_INTENSET_LOOPSDONE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5306;"	d
PWM_INTENSET_LOOPSDONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7883;"	d
PWM_INTENSET_LOOPSDONE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8005;"	d
PWM_INTENSET_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5311;"	d
PWM_INTENSET_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7888;"	d
PWM_INTENSET_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8010;"	d
PWM_INTENSET_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5312;"	d
PWM_INTENSET_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7889;"	d
PWM_INTENSET_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8011;"	d
PWM_INTENSET_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5310;"	d
PWM_INTENSET_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7887;"	d
PWM_INTENSET_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8009;"	d
PWM_INTENSET_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5309;"	d
PWM_INTENSET_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7886;"	d
PWM_INTENSET_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8008;"	d
PWM_INTENSET_PWMPERIODEND_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5313;"	d
PWM_INTENSET_PWMPERIODEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7890;"	d
PWM_INTENSET_PWMPERIODEND_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8012;"	d
PWM_INTENSET_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5325;"	d
PWM_INTENSET_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7902;"	d
PWM_INTENSET_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8024;"	d
PWM_INTENSET_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5326;"	d
PWM_INTENSET_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7903;"	d
PWM_INTENSET_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8025;"	d
PWM_INTENSET_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5324;"	d
PWM_INTENSET_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7901;"	d
PWM_INTENSET_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8023;"	d
PWM_INTENSET_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5323;"	d
PWM_INTENSET_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7900;"	d
PWM_INTENSET_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8022;"	d
PWM_INTENSET_SEQEND0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5327;"	d
PWM_INTENSET_SEQEND0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7904;"	d
PWM_INTENSET_SEQEND0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8026;"	d
PWM_INTENSET_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5318;"	d
PWM_INTENSET_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7895;"	d
PWM_INTENSET_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8017;"	d
PWM_INTENSET_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5319;"	d
PWM_INTENSET_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7896;"	d
PWM_INTENSET_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8018;"	d
PWM_INTENSET_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5317;"	d
PWM_INTENSET_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7894;"	d
PWM_INTENSET_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8016;"	d
PWM_INTENSET_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5316;"	d
PWM_INTENSET_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7893;"	d
PWM_INTENSET_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8015;"	d
PWM_INTENSET_SEQEND1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5320;"	d
PWM_INTENSET_SEQEND1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7897;"	d
PWM_INTENSET_SEQEND1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8019;"	d
PWM_INTENSET_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5339;"	d
PWM_INTENSET_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7916;"	d
PWM_INTENSET_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8038;"	d
PWM_INTENSET_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5340;"	d
PWM_INTENSET_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7917;"	d
PWM_INTENSET_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8039;"	d
PWM_INTENSET_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5338;"	d
PWM_INTENSET_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7915;"	d
PWM_INTENSET_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8037;"	d
PWM_INTENSET_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5337;"	d
PWM_INTENSET_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7914;"	d
PWM_INTENSET_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8036;"	d
PWM_INTENSET_SEQSTARTED0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5341;"	d
PWM_INTENSET_SEQSTARTED0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7918;"	d
PWM_INTENSET_SEQSTARTED0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8040;"	d
PWM_INTENSET_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5332;"	d
PWM_INTENSET_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7909;"	d
PWM_INTENSET_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8031;"	d
PWM_INTENSET_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5333;"	d
PWM_INTENSET_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7910;"	d
PWM_INTENSET_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8032;"	d
PWM_INTENSET_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5331;"	d
PWM_INTENSET_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7908;"	d
PWM_INTENSET_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8030;"	d
PWM_INTENSET_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5330;"	d
PWM_INTENSET_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7907;"	d
PWM_INTENSET_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8029;"	d
PWM_INTENSET_SEQSTARTED1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5334;"	d
PWM_INTENSET_SEQSTARTED1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7911;"	d
PWM_INTENSET_SEQSTARTED1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8033;"	d
PWM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5346;"	d
PWM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7923;"	d
PWM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8045;"	d
PWM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5347;"	d
PWM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7924;"	d
PWM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8046;"	d
PWM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5345;"	d
PWM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7922;"	d
PWM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8044;"	d
PWM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5344;"	d
PWM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7921;"	d
PWM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8043;"	d
PWM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5348;"	d
PWM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7925;"	d
PWM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8047;"	d
PWM_INTEN_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5259;"	d
PWM_INTEN_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7836;"	d
PWM_INTEN_LOOPSDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7958;"	d
PWM_INTEN_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5260;"	d
PWM_INTEN_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7837;"	d
PWM_INTEN_LOOPSDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7959;"	d
PWM_INTEN_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5258;"	d
PWM_INTEN_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7835;"	d
PWM_INTEN_LOOPSDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7957;"	d
PWM_INTEN_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5257;"	d
PWM_INTEN_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7834;"	d
PWM_INTEN_LOOPSDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7956;"	d
PWM_INTEN_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5265;"	d
PWM_INTEN_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7842;"	d
PWM_INTEN_PWMPERIODEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7964;"	d
PWM_INTEN_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5266;"	d
PWM_INTEN_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7843;"	d
PWM_INTEN_PWMPERIODEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7965;"	d
PWM_INTEN_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5264;"	d
PWM_INTEN_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7841;"	d
PWM_INTEN_PWMPERIODEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7963;"	d
PWM_INTEN_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5263;"	d
PWM_INTEN_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7840;"	d
PWM_INTEN_PWMPERIODEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7962;"	d
PWM_INTEN_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5277;"	d
PWM_INTEN_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7854;"	d
PWM_INTEN_SEQEND0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7976;"	d
PWM_INTEN_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5278;"	d
PWM_INTEN_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7855;"	d
PWM_INTEN_SEQEND0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7977;"	d
PWM_INTEN_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5276;"	d
PWM_INTEN_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7853;"	d
PWM_INTEN_SEQEND0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7975;"	d
PWM_INTEN_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5275;"	d
PWM_INTEN_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7852;"	d
PWM_INTEN_SEQEND0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7974;"	d
PWM_INTEN_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5271;"	d
PWM_INTEN_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7848;"	d
PWM_INTEN_SEQEND1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7970;"	d
PWM_INTEN_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5272;"	d
PWM_INTEN_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7849;"	d
PWM_INTEN_SEQEND1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7971;"	d
PWM_INTEN_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5270;"	d
PWM_INTEN_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7847;"	d
PWM_INTEN_SEQEND1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7969;"	d
PWM_INTEN_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5269;"	d
PWM_INTEN_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7846;"	d
PWM_INTEN_SEQEND1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7968;"	d
PWM_INTEN_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5289;"	d
PWM_INTEN_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7866;"	d
PWM_INTEN_SEQSTARTED0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7988;"	d
PWM_INTEN_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5290;"	d
PWM_INTEN_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7867;"	d
PWM_INTEN_SEQSTARTED0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7989;"	d
PWM_INTEN_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5288;"	d
PWM_INTEN_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7865;"	d
PWM_INTEN_SEQSTARTED0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7987;"	d
PWM_INTEN_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5287;"	d
PWM_INTEN_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7864;"	d
PWM_INTEN_SEQSTARTED0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7986;"	d
PWM_INTEN_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5283;"	d
PWM_INTEN_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7860;"	d
PWM_INTEN_SEQSTARTED1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7982;"	d
PWM_INTEN_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5284;"	d
PWM_INTEN_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7861;"	d
PWM_INTEN_SEQSTARTED1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7983;"	d
PWM_INTEN_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5282;"	d
PWM_INTEN_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7859;"	d
PWM_INTEN_SEQSTARTED1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7981;"	d
PWM_INTEN_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5281;"	d
PWM_INTEN_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7858;"	d
PWM_INTEN_SEQSTARTED1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7980;"	d
PWM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5295;"	d
PWM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7872;"	d
PWM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7994;"	d
PWM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5296;"	d
PWM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7873;"	d
PWM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7995;"	d
PWM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5294;"	d
PWM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7871;"	d
PWM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7993;"	d
PWM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5293;"	d
PWM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7870;"	d
PWM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7992;"	d
PWM_LOOP_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5465;"	d
PWM_LOOP_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8042;"	d
PWM_LOOP_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8164;"	d
PWM_LOOP_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5464;"	d
PWM_LOOP_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8041;"	d
PWM_LOOP_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8163;"	d
PWM_LOOP_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5463;"	d
PWM_LOOP_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8040;"	d
PWM_LOOP_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8162;"	d
PWM_MODE_UPDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5416;"	d
PWM_MODE_UPDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7993;"	d
PWM_MODE_UPDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8115;"	d
PWM_MODE_UPDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5415;"	d
PWM_MODE_UPDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7992;"	d
PWM_MODE_UPDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8114;"	d
PWM_MODE_UPDOWN_Up	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5417;"	d
PWM_MODE_UPDOWN_Up	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7994;"	d
PWM_MODE_UPDOWN_Up	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8116;"	d
PWM_MODE_UPDOWN_UpAndDown	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5418;"	d
PWM_MODE_UPDOWN_UpAndDown	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7995;"	d
PWM_MODE_UPDOWN_UpAndDown	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8117;"	d
PWM_PRESCALER_PRESCALER_DIV_1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5433;"	d
PWM_PRESCALER_PRESCALER_DIV_1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8010;"	d
PWM_PRESCALER_PRESCALER_DIV_1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8132;"	d
PWM_PRESCALER_PRESCALER_DIV_128	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5440;"	d
PWM_PRESCALER_PRESCALER_DIV_128	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8017;"	d
PWM_PRESCALER_PRESCALER_DIV_128	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8139;"	d
PWM_PRESCALER_PRESCALER_DIV_16	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5437;"	d
PWM_PRESCALER_PRESCALER_DIV_16	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8014;"	d
PWM_PRESCALER_PRESCALER_DIV_16	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8136;"	d
PWM_PRESCALER_PRESCALER_DIV_2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5434;"	d
PWM_PRESCALER_PRESCALER_DIV_2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8011;"	d
PWM_PRESCALER_PRESCALER_DIV_2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8133;"	d
PWM_PRESCALER_PRESCALER_DIV_32	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5438;"	d
PWM_PRESCALER_PRESCALER_DIV_32	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8015;"	d
PWM_PRESCALER_PRESCALER_DIV_32	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8137;"	d
PWM_PRESCALER_PRESCALER_DIV_4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5435;"	d
PWM_PRESCALER_PRESCALER_DIV_4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8012;"	d
PWM_PRESCALER_PRESCALER_DIV_4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8134;"	d
PWM_PRESCALER_PRESCALER_DIV_64	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5439;"	d
PWM_PRESCALER_PRESCALER_DIV_64	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8016;"	d
PWM_PRESCALER_PRESCALER_DIV_64	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8138;"	d
PWM_PRESCALER_PRESCALER_DIV_8	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5436;"	d
PWM_PRESCALER_PRESCALER_DIV_8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8013;"	d
PWM_PRESCALER_PRESCALER_DIV_8	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8135;"	d
PWM_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5432;"	d
PWM_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8009;"	d
PWM_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8131;"	d
PWM_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5431;"	d
PWM_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8008;"	d
PWM_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8130;"	d
PWM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	189;"	d
PWM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	242;"	d
PWM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	248;"	d
PWM_PSEL_OUT_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5503;"	d
PWM_PSEL_OUT_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8080;"	d
PWM_PSEL_OUT_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8202;"	d
PWM_PSEL_OUT_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5504;"	d
PWM_PSEL_OUT_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8081;"	d
PWM_PSEL_OUT_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8203;"	d
PWM_PSEL_OUT_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5502;"	d
PWM_PSEL_OUT_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8079;"	d
PWM_PSEL_OUT_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8201;"	d
PWM_PSEL_OUT_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5501;"	d
PWM_PSEL_OUT_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8078;"	d
PWM_PSEL_OUT_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8200;"	d
PWM_PSEL_OUT_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5508;"	d
PWM_PSEL_OUT_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8089;"	d
PWM_PSEL_OUT_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8207;"	d
PWM_PSEL_OUT_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5507;"	d
PWM_PSEL_OUT_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8088;"	d
PWM_PSEL_OUT_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8206;"	d
PWM_PSEL_OUT_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8085;"	d
PWM_PSEL_OUT_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8084;"	d
PWM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PWM_PSEL_Type;$/;"	t	typeref:struct:__anon252
PWM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PWM_PSEL_Type;$/;"	t	typeref:struct:__anon331
PWM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PWM_PSEL_Type;$/;"	t	typeref:struct:__anon400
PWM_SEQ_CNT_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5480;"	d
PWM_SEQ_CNT_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8057;"	d
PWM_SEQ_CNT_CNT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8179;"	d
PWM_SEQ_CNT_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5479;"	d
PWM_SEQ_CNT_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8056;"	d
PWM_SEQ_CNT_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8178;"	d
PWM_SEQ_CNT_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5478;"	d
PWM_SEQ_CNT_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8055;"	d
PWM_SEQ_CNT_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8177;"	d
PWM_SEQ_ENDDELAY_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5495;"	d
PWM_SEQ_ENDDELAY_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8072;"	d
PWM_SEQ_ENDDELAY_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8194;"	d
PWM_SEQ_ENDDELAY_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5494;"	d
PWM_SEQ_ENDDELAY_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8071;"	d
PWM_SEQ_ENDDELAY_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8193;"	d
PWM_SEQ_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5472;"	d
PWM_SEQ_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8049;"	d
PWM_SEQ_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8171;"	d
PWM_SEQ_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5471;"	d
PWM_SEQ_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8048;"	d
PWM_SEQ_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8170;"	d
PWM_SEQ_REFRESH_CNT_Continuous	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5488;"	d
PWM_SEQ_REFRESH_CNT_Continuous	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8065;"	d
PWM_SEQ_REFRESH_CNT_Continuous	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8187;"	d
PWM_SEQ_REFRESH_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5487;"	d
PWM_SEQ_REFRESH_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8064;"	d
PWM_SEQ_REFRESH_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8186;"	d
PWM_SEQ_REFRESH_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5486;"	d
PWM_SEQ_REFRESH_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8063;"	d
PWM_SEQ_REFRESH_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8185;"	d
PWM_SEQ_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} PWM_SEQ_Type;$/;"	t	typeref:struct:__anon251
PWM_SEQ_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} PWM_SEQ_Type;$/;"	t	typeref:struct:__anon330
PWM_SEQ_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} PWM_SEQ_Type;$/;"	t	typeref:struct:__anon399
PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5238;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7815;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7937;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5239;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7816;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7938;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5237;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7814;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7936;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5236;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7813;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7935;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5232;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7809;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7931;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5233;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7810;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7932;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5231;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7808;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7930;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5230;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7807;"	d
PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7929;"	d
PWM_SHORTS_LOOPSDONE_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5226;"	d
PWM_SHORTS_LOOPSDONE_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7803;"	d
PWM_SHORTS_LOOPSDONE_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7925;"	d
PWM_SHORTS_LOOPSDONE_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5227;"	d
PWM_SHORTS_LOOPSDONE_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7804;"	d
PWM_SHORTS_LOOPSDONE_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7926;"	d
PWM_SHORTS_LOOPSDONE_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5225;"	d
PWM_SHORTS_LOOPSDONE_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7802;"	d
PWM_SHORTS_LOOPSDONE_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7924;"	d
PWM_SHORTS_LOOPSDONE_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5224;"	d
PWM_SHORTS_LOOPSDONE_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7801;"	d
PWM_SHORTS_LOOPSDONE_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7923;"	d
PWM_SHORTS_SEQEND0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5250;"	d
PWM_SHORTS_SEQEND0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7827;"	d
PWM_SHORTS_SEQEND0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7949;"	d
PWM_SHORTS_SEQEND0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5251;"	d
PWM_SHORTS_SEQEND0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7828;"	d
PWM_SHORTS_SEQEND0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7950;"	d
PWM_SHORTS_SEQEND0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5249;"	d
PWM_SHORTS_SEQEND0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7826;"	d
PWM_SHORTS_SEQEND0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7948;"	d
PWM_SHORTS_SEQEND0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5248;"	d
PWM_SHORTS_SEQEND0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7825;"	d
PWM_SHORTS_SEQEND0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7947;"	d
PWM_SHORTS_SEQEND1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5244;"	d
PWM_SHORTS_SEQEND1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7821;"	d
PWM_SHORTS_SEQEND1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7943;"	d
PWM_SHORTS_SEQEND1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5245;"	d
PWM_SHORTS_SEQEND1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7822;"	d
PWM_SHORTS_SEQEND1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7944;"	d
PWM_SHORTS_SEQEND1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5243;"	d
PWM_SHORTS_SEQEND1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7820;"	d
PWM_SHORTS_SEQEND1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7942;"	d
PWM_SHORTS_SEQEND1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5242;"	d
PWM_SHORTS_SEQEND1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	7819;"	d
PWM_SHORTS_SEQEND1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	7941;"	d
PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5183;"	d
PWM_TASKS_NEXTSTEP_TASKS_NEXTSTEP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5182;"	d
PWM_TASKS_SEQSTART_TASKS_SEQSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5176;"	d
PWM_TASKS_SEQSTART_TASKS_SEQSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5175;"	d
PWM_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5169;"	d
PWM_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5168;"	d
PendSV_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^PendSV_Handler:$/;"	l
PendSV_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  PendSV_IRQn                   =  -2,              \/*!<  14  Pendable request for system service                              *\/$/;"	e	enum:__anon191
PendSV_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PendSV_IRQn                   =  -2,              \/*!<  14  Pendable request for system service                              *\/$/;"	e	enum:__anon223
PendSV_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PendSV_IRQn                   =  -2,              \/*!<  14  Pendable request for system service                              *\/$/;"	e	enum:__anon307
PendSV_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PendSV_IRQn                   =  -2,              \/*!<  14  Pendable request for system service                              *\/$/;"	e	enum:__anon368
Q	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon104::__anon105
Q	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon108::__anon109
Q	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon122::__anon123
Q	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon126::__anon127
Q	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon141::__anon142
Q	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon145::__anon146
Q	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon173::__anon174
Q	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag *\/$/;"	m	struct:__anon177::__anon178
QDEC_ACCDBLREAD_ACCDBLREAD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4153;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5845;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8368;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8474;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4152;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5844;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8367;"	d
QDEC_ACCDBLREAD_ACCDBLREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8473;"	d
QDEC_ACCDBL_ACCDBL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4146;"	d
QDEC_ACCDBL_ACCDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5838;"	d
QDEC_ACCDBL_ACCDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8361;"	d
QDEC_ACCDBL_ACCDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8467;"	d
QDEC_ACCDBL_ACCDBL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4145;"	d
QDEC_ACCDBL_ACCDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5837;"	d
QDEC_ACCDBL_ACCDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8360;"	d
QDEC_ACCDBL_ACCDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8466;"	d
QDEC_ACCREAD_ACCREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5776;"	d
QDEC_ACCREAD_ACCREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8287;"	d
QDEC_ACCREAD_ACCREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8405;"	d
QDEC_ACCREAD_ACCREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5775;"	d
QDEC_ACCREAD_ACCREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8286;"	d
QDEC_ACCREAD_ACCREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8404;"	d
QDEC_ACC_ACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5769;"	d
QDEC_ACC_ACC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8280;"	d
QDEC_ACC_ACC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8398;"	d
QDEC_ACC_ACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5768;"	d
QDEC_ACC_ACC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8279;"	d
QDEC_ACC_ACC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8397;"	d
QDEC_CONFIG_DBFEN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1572;"	d
QDEC_CONFIG_DBFEN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	301;"	d
QDEC_CONFIG_DBFEN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	301;"	d
QDEC_CONFIG_DBFEN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	364;"	d
QDEC_CONFIG_DBFEN	.\app\inc\sdk_config.h	1572;"	d
QDEC_CONFIG_DBFEN	.\app\nRF51822_xxAC\nrf_drv_config.h	364;"	d
QDEC_CONFIG_DBFEN	.\sdk_config.h	1572;"	d
QDEC_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1642;"	d
QDEC_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1642;"	d
QDEC_CONFIG_DEBUG_COLOR	.\sdk_config.h	1642;"	d
QDEC_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1626;"	d
QDEC_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1626;"	d
QDEC_CONFIG_INFO_COLOR	.\sdk_config.h	1626;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1592;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	300;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	300;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	363;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1592;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	363;"	d
QDEC_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1592;"	d
QDEC_CONFIG_LEDPOL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1565;"	d
QDEC_CONFIG_LEDPOL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	299;"	d
QDEC_CONFIG_LEDPOL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	299;"	d
QDEC_CONFIG_LEDPOL	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	362;"	d
QDEC_CONFIG_LEDPOL	.\app\inc\sdk_config.h	1565;"	d
QDEC_CONFIG_LEDPOL	.\app\nRF51822_xxAC\nrf_drv_config.h	362;"	d
QDEC_CONFIG_LEDPOL	.\sdk_config.h	1565;"	d
QDEC_CONFIG_LEDPRE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1556;"	d
QDEC_CONFIG_LEDPRE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	298;"	d
QDEC_CONFIG_LEDPRE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	298;"	d
QDEC_CONFIG_LEDPRE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	361;"	d
QDEC_CONFIG_LEDPRE	.\app\inc\sdk_config.h	1556;"	d
QDEC_CONFIG_LEDPRE	.\app\nRF51822_xxAC\nrf_drv_config.h	361;"	d
QDEC_CONFIG_LEDPRE	.\sdk_config.h	1556;"	d
QDEC_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1598;"	d
QDEC_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1598;"	d
QDEC_CONFIG_LOG_ENABLED	.\sdk_config.h	1598;"	d
QDEC_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1610;"	d
QDEC_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1610;"	d
QDEC_CONFIG_LOG_LEVEL	.\sdk_config.h	1610;"	d
QDEC_CONFIG_PIO_A	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1537;"	d
QDEC_CONFIG_PIO_A	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	295;"	d
QDEC_CONFIG_PIO_A	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	295;"	d
QDEC_CONFIG_PIO_A	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	358;"	d
QDEC_CONFIG_PIO_A	.\app\inc\sdk_config.h	1537;"	d
QDEC_CONFIG_PIO_A	.\app\nRF51822_xxAC\nrf_drv_config.h	358;"	d
QDEC_CONFIG_PIO_A	.\sdk_config.h	1537;"	d
QDEC_CONFIG_PIO_B	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1544;"	d
QDEC_CONFIG_PIO_B	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	296;"	d
QDEC_CONFIG_PIO_B	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	296;"	d
QDEC_CONFIG_PIO_B	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	359;"	d
QDEC_CONFIG_PIO_B	.\app\inc\sdk_config.h	1544;"	d
QDEC_CONFIG_PIO_B	.\app\nRF51822_xxAC\nrf_drv_config.h	359;"	d
QDEC_CONFIG_PIO_B	.\sdk_config.h	1544;"	d
QDEC_CONFIG_PIO_LED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1551;"	d
QDEC_CONFIG_PIO_LED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	297;"	d
QDEC_CONFIG_PIO_LED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	297;"	d
QDEC_CONFIG_PIO_LED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	360;"	d
QDEC_CONFIG_PIO_LED	.\app\inc\sdk_config.h	1551;"	d
QDEC_CONFIG_PIO_LED	.\app\nRF51822_xxAC\nrf_drv_config.h	360;"	d
QDEC_CONFIG_PIO_LED	.\sdk_config.h	1551;"	d
QDEC_CONFIG_REPORTPER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1515;"	d
QDEC_CONFIG_REPORTPER	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	293;"	d
QDEC_CONFIG_REPORTPER	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	293;"	d
QDEC_CONFIG_REPORTPER	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	356;"	d
QDEC_CONFIG_REPORTPER	.\app\inc\sdk_config.h	1515;"	d
QDEC_CONFIG_REPORTPER	.\app\nRF51822_xxAC\nrf_drv_config.h	356;"	d
QDEC_CONFIG_REPORTPER	.\sdk_config.h	1515;"	d
QDEC_CONFIG_SAMPLEPER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1530;"	d
QDEC_CONFIG_SAMPLEPER	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	294;"	d
QDEC_CONFIG_SAMPLEPER	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	294;"	d
QDEC_CONFIG_SAMPLEPER	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	357;"	d
QDEC_CONFIG_SAMPLEPER	.\app\inc\sdk_config.h	1530;"	d
QDEC_CONFIG_SAMPLEPER	.\app\nRF51822_xxAC\nrf_drv_config.h	357;"	d
QDEC_CONFIG_SAMPLEPER	.\sdk_config.h	1530;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1579;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	302;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	302;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	365;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\app\inc\sdk_config.h	1579;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\app\nRF51822_xxAC\nrf_drv_config.h	365;"	d
QDEC_CONFIG_SAMPLE_INTEN	.\sdk_config.h	1579;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	136;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	136;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	136;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	136;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	136;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	167;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	212;"	d
QDEC_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	218;"	d
QDEC_DBFEN_DBFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4131;"	d
QDEC_DBFEN_DBFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5823;"	d
QDEC_DBFEN_DBFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8346;"	d
QDEC_DBFEN_DBFEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8452;"	d
QDEC_DBFEN_DBFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4132;"	d
QDEC_DBFEN_DBFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5824;"	d
QDEC_DBFEN_DBFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8347;"	d
QDEC_DBFEN_DBFEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8453;"	d
QDEC_DBFEN_DBFEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4130;"	d
QDEC_DBFEN_DBFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5822;"	d
QDEC_DBFEN_DBFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8345;"	d
QDEC_DBFEN_DBFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8451;"	d
QDEC_DBFEN_DBFEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4129;"	d
QDEC_DBFEN_DBFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5821;"	d
QDEC_DBFEN_DBFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8344;"	d
QDEC_DBFEN_DBFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8450;"	d
QDEC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1500;"	d
QDEC_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	290;"	d
QDEC_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	290;"	d
QDEC_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	353;"	d
QDEC_ENABLED	.\app\inc\sdk_config.h	1500;"	d
QDEC_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	353;"	d
QDEC_ENABLED	.\sdk_config.h	1500;"	d
QDEC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4076;"	d
QDEC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5711;"	d
QDEC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8222;"	d
QDEC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8340;"	d
QDEC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4077;"	d
QDEC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5712;"	d
QDEC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8223;"	d
QDEC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8341;"	d
QDEC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4075;"	d
QDEC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5710;"	d
QDEC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8221;"	d
QDEC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8339;"	d
QDEC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4074;"	d
QDEC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5709;"	d
QDEC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8220;"	d
QDEC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8338;"	d
QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5568;"	d
QDEC_EVENTS_ACCOF_EVENTS_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5567;"	d
QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5575;"	d
QDEC_EVENTS_DBLRDY_EVENTS_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5574;"	d
QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5561;"	d
QDEC_EVENTS_REPORTRDY_EVENTS_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5560;"	d
QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5554;"	d
QDEC_EVENTS_SAMPLERDY_EVENTS_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5553;"	d
QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5582;"	d
QDEC_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5581;"	d
QDEC_INTENCLR_ACCOF_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4054;"	d
QDEC_INTENCLR_ACCOF_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5689;"	d
QDEC_INTENCLR_ACCOF_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8200;"	d
QDEC_INTENCLR_ACCOF_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8318;"	d
QDEC_INTENCLR_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4052;"	d
QDEC_INTENCLR_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5687;"	d
QDEC_INTENCLR_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8198;"	d
QDEC_INTENCLR_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8316;"	d
QDEC_INTENCLR_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4053;"	d
QDEC_INTENCLR_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5688;"	d
QDEC_INTENCLR_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8199;"	d
QDEC_INTENCLR_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8317;"	d
QDEC_INTENCLR_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4051;"	d
QDEC_INTENCLR_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5686;"	d
QDEC_INTENCLR_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8197;"	d
QDEC_INTENCLR_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8315;"	d
QDEC_INTENCLR_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4050;"	d
QDEC_INTENCLR_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5685;"	d
QDEC_INTENCLR_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8196;"	d
QDEC_INTENCLR_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8314;"	d
QDEC_INTENCLR_DBLRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5682;"	d
QDEC_INTENCLR_DBLRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8193;"	d
QDEC_INTENCLR_DBLRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8311;"	d
QDEC_INTENCLR_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5680;"	d
QDEC_INTENCLR_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8191;"	d
QDEC_INTENCLR_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8309;"	d
QDEC_INTENCLR_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5681;"	d
QDEC_INTENCLR_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8192;"	d
QDEC_INTENCLR_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8310;"	d
QDEC_INTENCLR_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5679;"	d
QDEC_INTENCLR_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8190;"	d
QDEC_INTENCLR_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8308;"	d
QDEC_INTENCLR_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5678;"	d
QDEC_INTENCLR_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8189;"	d
QDEC_INTENCLR_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8307;"	d
QDEC_INTENCLR_REPORTRDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4061;"	d
QDEC_INTENCLR_REPORTRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5696;"	d
QDEC_INTENCLR_REPORTRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8207;"	d
QDEC_INTENCLR_REPORTRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8325;"	d
QDEC_INTENCLR_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4059;"	d
QDEC_INTENCLR_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5694;"	d
QDEC_INTENCLR_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8205;"	d
QDEC_INTENCLR_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8323;"	d
QDEC_INTENCLR_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4060;"	d
QDEC_INTENCLR_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5695;"	d
QDEC_INTENCLR_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8206;"	d
QDEC_INTENCLR_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8324;"	d
QDEC_INTENCLR_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4058;"	d
QDEC_INTENCLR_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5693;"	d
QDEC_INTENCLR_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8204;"	d
QDEC_INTENCLR_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8322;"	d
QDEC_INTENCLR_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4057;"	d
QDEC_INTENCLR_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5692;"	d
QDEC_INTENCLR_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8203;"	d
QDEC_INTENCLR_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8321;"	d
QDEC_INTENCLR_SAMPLERDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4068;"	d
QDEC_INTENCLR_SAMPLERDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5703;"	d
QDEC_INTENCLR_SAMPLERDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8214;"	d
QDEC_INTENCLR_SAMPLERDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8332;"	d
QDEC_INTENCLR_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4066;"	d
QDEC_INTENCLR_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5701;"	d
QDEC_INTENCLR_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8212;"	d
QDEC_INTENCLR_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8330;"	d
QDEC_INTENCLR_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4067;"	d
QDEC_INTENCLR_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5702;"	d
QDEC_INTENCLR_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8213;"	d
QDEC_INTENCLR_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8331;"	d
QDEC_INTENCLR_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4065;"	d
QDEC_INTENCLR_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5700;"	d
QDEC_INTENCLR_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8211;"	d
QDEC_INTENCLR_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8329;"	d
QDEC_INTENCLR_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4064;"	d
QDEC_INTENCLR_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5699;"	d
QDEC_INTENCLR_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8210;"	d
QDEC_INTENCLR_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8328;"	d
QDEC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5675;"	d
QDEC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8186;"	d
QDEC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8304;"	d
QDEC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5673;"	d
QDEC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8184;"	d
QDEC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8302;"	d
QDEC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5674;"	d
QDEC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8185;"	d
QDEC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8303;"	d
QDEC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5672;"	d
QDEC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8183;"	d
QDEC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8301;"	d
QDEC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5671;"	d
QDEC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8182;"	d
QDEC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8300;"	d
QDEC_INTENSET_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4028;"	d
QDEC_INTENSET_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5649;"	d
QDEC_INTENSET_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8160;"	d
QDEC_INTENSET_ACCOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8278;"	d
QDEC_INTENSET_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4029;"	d
QDEC_INTENSET_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5650;"	d
QDEC_INTENSET_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8161;"	d
QDEC_INTENSET_ACCOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8279;"	d
QDEC_INTENSET_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4027;"	d
QDEC_INTENSET_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5648;"	d
QDEC_INTENSET_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8159;"	d
QDEC_INTENSET_ACCOF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8277;"	d
QDEC_INTENSET_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4026;"	d
QDEC_INTENSET_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5647;"	d
QDEC_INTENSET_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8158;"	d
QDEC_INTENSET_ACCOF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8276;"	d
QDEC_INTENSET_ACCOF_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4030;"	d
QDEC_INTENSET_ACCOF_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5651;"	d
QDEC_INTENSET_ACCOF_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8162;"	d
QDEC_INTENSET_ACCOF_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8280;"	d
QDEC_INTENSET_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5642;"	d
QDEC_INTENSET_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8153;"	d
QDEC_INTENSET_DBLRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8271;"	d
QDEC_INTENSET_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5643;"	d
QDEC_INTENSET_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8154;"	d
QDEC_INTENSET_DBLRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8272;"	d
QDEC_INTENSET_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5641;"	d
QDEC_INTENSET_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8152;"	d
QDEC_INTENSET_DBLRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8270;"	d
QDEC_INTENSET_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5640;"	d
QDEC_INTENSET_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8151;"	d
QDEC_INTENSET_DBLRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8269;"	d
QDEC_INTENSET_DBLRDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5644;"	d
QDEC_INTENSET_DBLRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8155;"	d
QDEC_INTENSET_DBLRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8273;"	d
QDEC_INTENSET_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4035;"	d
QDEC_INTENSET_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5656;"	d
QDEC_INTENSET_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8167;"	d
QDEC_INTENSET_REPORTRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8285;"	d
QDEC_INTENSET_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4036;"	d
QDEC_INTENSET_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5657;"	d
QDEC_INTENSET_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8168;"	d
QDEC_INTENSET_REPORTRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8286;"	d
QDEC_INTENSET_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4034;"	d
QDEC_INTENSET_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5655;"	d
QDEC_INTENSET_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8166;"	d
QDEC_INTENSET_REPORTRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8284;"	d
QDEC_INTENSET_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4033;"	d
QDEC_INTENSET_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5654;"	d
QDEC_INTENSET_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8165;"	d
QDEC_INTENSET_REPORTRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8283;"	d
QDEC_INTENSET_REPORTRDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4037;"	d
QDEC_INTENSET_REPORTRDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5658;"	d
QDEC_INTENSET_REPORTRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8169;"	d
QDEC_INTENSET_REPORTRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8287;"	d
QDEC_INTENSET_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4042;"	d
QDEC_INTENSET_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5663;"	d
QDEC_INTENSET_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8174;"	d
QDEC_INTENSET_SAMPLERDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8292;"	d
QDEC_INTENSET_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4043;"	d
QDEC_INTENSET_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5664;"	d
QDEC_INTENSET_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8175;"	d
QDEC_INTENSET_SAMPLERDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8293;"	d
QDEC_INTENSET_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4041;"	d
QDEC_INTENSET_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5662;"	d
QDEC_INTENSET_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8173;"	d
QDEC_INTENSET_SAMPLERDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8291;"	d
QDEC_INTENSET_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4040;"	d
QDEC_INTENSET_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5661;"	d
QDEC_INTENSET_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8172;"	d
QDEC_INTENSET_SAMPLERDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8290;"	d
QDEC_INTENSET_SAMPLERDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4044;"	d
QDEC_INTENSET_SAMPLERDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5665;"	d
QDEC_INTENSET_SAMPLERDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8176;"	d
QDEC_INTENSET_SAMPLERDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8294;"	d
QDEC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5635;"	d
QDEC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8146;"	d
QDEC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8264;"	d
QDEC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5636;"	d
QDEC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8147;"	d
QDEC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8265;"	d
QDEC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5634;"	d
QDEC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8145;"	d
QDEC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8263;"	d
QDEC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5633;"	d
QDEC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8144;"	d
QDEC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8262;"	d
QDEC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5637;"	d
QDEC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8148;"	d
QDEC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8266;"	d
QDEC_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^QDEC_IRQHandler$/;"	l
QDEC_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^QDEC_IRQHandler$/;"	l
QDEC_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^QDEC_IRQHandler$/;"	l
QDEC_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^QDEC_IRQHandler:$/;"	l
QDEC_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  QDEC_IRQn                     =  18,              \/*!<  18  QDEC                                                             *\/$/;"	e	enum:__anon191
QDEC_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  QDEC_IRQn                     =  18,              \/*!<  18  QDEC                                                             *\/$/;"	e	enum:__anon223
QDEC_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  QDEC_IRQn                     =  18,              \/*!<  18  QDEC                                                             *\/$/;"	e	enum:__anon307
QDEC_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QDEC_IRQn                     =  18,              \/*!<  18  QDEC                                                             *\/$/;"	e	enum:__anon368
QDEC_LEDPOL_LEDPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4086;"	d
QDEC_LEDPOL_LEDPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5721;"	d
QDEC_LEDPOL_LEDPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8232;"	d
QDEC_LEDPOL_LEDPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8350;"	d
QDEC_LEDPOL_LEDPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4085;"	d
QDEC_LEDPOL_LEDPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5720;"	d
QDEC_LEDPOL_LEDPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8231;"	d
QDEC_LEDPOL_LEDPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8349;"	d
QDEC_LEDPOL_LEDPOL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4084;"	d
QDEC_LEDPOL_LEDPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5719;"	d
QDEC_LEDPOL_LEDPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8230;"	d
QDEC_LEDPOL_LEDPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8348;"	d
QDEC_LEDPOL_LEDPOL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4083;"	d
QDEC_LEDPOL_LEDPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5718;"	d
QDEC_LEDPOL_LEDPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8229;"	d
QDEC_LEDPOL_LEDPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8347;"	d
QDEC_LEDPRE_LEDPRE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4139;"	d
QDEC_LEDPRE_LEDPRE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5831;"	d
QDEC_LEDPRE_LEDPRE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8354;"	d
QDEC_LEDPRE_LEDPRE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8460;"	d
QDEC_LEDPRE_LEDPRE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4138;"	d
QDEC_LEDPRE_LEDPRE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5830;"	d
QDEC_LEDPRE_LEDPRE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8353;"	d
QDEC_LEDPRE_LEDPRE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8459;"	d
QDEC_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4161;"	d
QDEC_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4162;"	d
QDEC_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4160;"	d
QDEC_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4159;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	135;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	135;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	135;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	135;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	135;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	166;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	211;"	d
QDEC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	217;"	d
QDEC_PSEL_A_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5797;"	d
QDEC_PSEL_A_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8312;"	d
QDEC_PSEL_A_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8426;"	d
QDEC_PSEL_A_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5798;"	d
QDEC_PSEL_A_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8313;"	d
QDEC_PSEL_A_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8427;"	d
QDEC_PSEL_A_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5796;"	d
QDEC_PSEL_A_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8311;"	d
QDEC_PSEL_A_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8425;"	d
QDEC_PSEL_A_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5795;"	d
QDEC_PSEL_A_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8310;"	d
QDEC_PSEL_A_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8424;"	d
QDEC_PSEL_A_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5802;"	d
QDEC_PSEL_A_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8321;"	d
QDEC_PSEL_A_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8431;"	d
QDEC_PSEL_A_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5801;"	d
QDEC_PSEL_A_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8320;"	d
QDEC_PSEL_A_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8430;"	d
QDEC_PSEL_A_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8317;"	d
QDEC_PSEL_A_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8316;"	d
QDEC_PSEL_B_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5810;"	d
QDEC_PSEL_B_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8329;"	d
QDEC_PSEL_B_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8439;"	d
QDEC_PSEL_B_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5811;"	d
QDEC_PSEL_B_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8330;"	d
QDEC_PSEL_B_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8440;"	d
QDEC_PSEL_B_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5809;"	d
QDEC_PSEL_B_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8328;"	d
QDEC_PSEL_B_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8438;"	d
QDEC_PSEL_B_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5808;"	d
QDEC_PSEL_B_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8327;"	d
QDEC_PSEL_B_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8437;"	d
QDEC_PSEL_B_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5815;"	d
QDEC_PSEL_B_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8338;"	d
QDEC_PSEL_B_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8444;"	d
QDEC_PSEL_B_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5814;"	d
QDEC_PSEL_B_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8337;"	d
QDEC_PSEL_B_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8443;"	d
QDEC_PSEL_B_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8334;"	d
QDEC_PSEL_B_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8333;"	d
QDEC_PSEL_LED_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5784;"	d
QDEC_PSEL_LED_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8295;"	d
QDEC_PSEL_LED_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8413;"	d
QDEC_PSEL_LED_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5785;"	d
QDEC_PSEL_LED_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8296;"	d
QDEC_PSEL_LED_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8414;"	d
QDEC_PSEL_LED_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5783;"	d
QDEC_PSEL_LED_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8294;"	d
QDEC_PSEL_LED_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8412;"	d
QDEC_PSEL_LED_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5782;"	d
QDEC_PSEL_LED_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8293;"	d
QDEC_PSEL_LED_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8411;"	d
QDEC_PSEL_LED_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5789;"	d
QDEC_PSEL_LED_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8304;"	d
QDEC_PSEL_LED_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8418;"	d
QDEC_PSEL_LED_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5788;"	d
QDEC_PSEL_LED_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8303;"	d
QDEC_PSEL_LED_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8417;"	d
QDEC_PSEL_LED_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8300;"	d
QDEC_PSEL_LED_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8299;"	d
QDEC_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} QDEC_PSEL_Type;$/;"	t	typeref:struct:__anon250
QDEC_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} QDEC_PSEL_Type;$/;"	t	typeref:struct:__anon329
QDEC_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} QDEC_PSEL_Type;$/;"	t	typeref:struct:__anon398
QDEC_REPORTPER_REPORTPER_10Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4116;"	d
QDEC_REPORTPER_REPORTPER_10Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5754;"	d
QDEC_REPORTPER_REPORTPER_10Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8265;"	d
QDEC_REPORTPER_REPORTPER_10Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8383;"	d
QDEC_REPORTPER_REPORTPER_120Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4119;"	d
QDEC_REPORTPER_REPORTPER_120Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5757;"	d
QDEC_REPORTPER_REPORTPER_120Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8268;"	d
QDEC_REPORTPER_REPORTPER_120Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8386;"	d
QDEC_REPORTPER_REPORTPER_160Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4120;"	d
QDEC_REPORTPER_REPORTPER_160Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5758;"	d
QDEC_REPORTPER_REPORTPER_160Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8269;"	d
QDEC_REPORTPER_REPORTPER_160Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8387;"	d
QDEC_REPORTPER_REPORTPER_1Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5762;"	d
QDEC_REPORTPER_REPORTPER_1Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8273;"	d
QDEC_REPORTPER_REPORTPER_1Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8391;"	d
QDEC_REPORTPER_REPORTPER_200Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4121;"	d
QDEC_REPORTPER_REPORTPER_200Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5759;"	d
QDEC_REPORTPER_REPORTPER_200Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8270;"	d
QDEC_REPORTPER_REPORTPER_200Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8388;"	d
QDEC_REPORTPER_REPORTPER_240Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4122;"	d
QDEC_REPORTPER_REPORTPER_240Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5760;"	d
QDEC_REPORTPER_REPORTPER_240Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8271;"	d
QDEC_REPORTPER_REPORTPER_240Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8389;"	d
QDEC_REPORTPER_REPORTPER_280Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4123;"	d
QDEC_REPORTPER_REPORTPER_280Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5761;"	d
QDEC_REPORTPER_REPORTPER_280Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8272;"	d
QDEC_REPORTPER_REPORTPER_280Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8390;"	d
QDEC_REPORTPER_REPORTPER_40Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4117;"	d
QDEC_REPORTPER_REPORTPER_40Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5755;"	d
QDEC_REPORTPER_REPORTPER_40Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8266;"	d
QDEC_REPORTPER_REPORTPER_40Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8384;"	d
QDEC_REPORTPER_REPORTPER_80Smpl	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4118;"	d
QDEC_REPORTPER_REPORTPER_80Smpl	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5756;"	d
QDEC_REPORTPER_REPORTPER_80Smpl	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8267;"	d
QDEC_REPORTPER_REPORTPER_80Smpl	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8385;"	d
QDEC_REPORTPER_REPORTPER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4115;"	d
QDEC_REPORTPER_REPORTPER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5753;"	d
QDEC_REPORTPER_REPORTPER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8264;"	d
QDEC_REPORTPER_REPORTPER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8382;"	d
QDEC_REPORTPER_REPORTPER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4114;"	d
QDEC_REPORTPER_REPORTPER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5752;"	d
QDEC_REPORTPER_REPORTPER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8263;"	d
QDEC_REPORTPER_REPORTPER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8381;"	d
QDEC_SAMPLEPER_SAMPLEPER_1024us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4097;"	d
QDEC_SAMPLEPER_SAMPLEPER_1024us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5732;"	d
QDEC_SAMPLEPER_SAMPLEPER_1024us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8243;"	d
QDEC_SAMPLEPER_SAMPLEPER_1024us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8361;"	d
QDEC_SAMPLEPER_SAMPLEPER_128us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4094;"	d
QDEC_SAMPLEPER_SAMPLEPER_128us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5729;"	d
QDEC_SAMPLEPER_SAMPLEPER_128us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8240;"	d
QDEC_SAMPLEPER_SAMPLEPER_128us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8358;"	d
QDEC_SAMPLEPER_SAMPLEPER_131ms	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5739;"	d
QDEC_SAMPLEPER_SAMPLEPER_131ms	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8250;"	d
QDEC_SAMPLEPER_SAMPLEPER_131ms	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8368;"	d
QDEC_SAMPLEPER_SAMPLEPER_16384us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4101;"	d
QDEC_SAMPLEPER_SAMPLEPER_16384us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5736;"	d
QDEC_SAMPLEPER_SAMPLEPER_16384us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8247;"	d
QDEC_SAMPLEPER_SAMPLEPER_16384us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8365;"	d
QDEC_SAMPLEPER_SAMPLEPER_2048us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4098;"	d
QDEC_SAMPLEPER_SAMPLEPER_2048us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5733;"	d
QDEC_SAMPLEPER_SAMPLEPER_2048us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8244;"	d
QDEC_SAMPLEPER_SAMPLEPER_2048us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8362;"	d
QDEC_SAMPLEPER_SAMPLEPER_256us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4095;"	d
QDEC_SAMPLEPER_SAMPLEPER_256us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5730;"	d
QDEC_SAMPLEPER_SAMPLEPER_256us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8241;"	d
QDEC_SAMPLEPER_SAMPLEPER_256us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8359;"	d
QDEC_SAMPLEPER_SAMPLEPER_32ms	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5737;"	d
QDEC_SAMPLEPER_SAMPLEPER_32ms	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8248;"	d
QDEC_SAMPLEPER_SAMPLEPER_32ms	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8366;"	d
QDEC_SAMPLEPER_SAMPLEPER_4096us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4099;"	d
QDEC_SAMPLEPER_SAMPLEPER_4096us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5734;"	d
QDEC_SAMPLEPER_SAMPLEPER_4096us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8245;"	d
QDEC_SAMPLEPER_SAMPLEPER_4096us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8363;"	d
QDEC_SAMPLEPER_SAMPLEPER_512us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4096;"	d
QDEC_SAMPLEPER_SAMPLEPER_512us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5731;"	d
QDEC_SAMPLEPER_SAMPLEPER_512us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8242;"	d
QDEC_SAMPLEPER_SAMPLEPER_512us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8360;"	d
QDEC_SAMPLEPER_SAMPLEPER_65ms	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5738;"	d
QDEC_SAMPLEPER_SAMPLEPER_65ms	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8249;"	d
QDEC_SAMPLEPER_SAMPLEPER_65ms	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8367;"	d
QDEC_SAMPLEPER_SAMPLEPER_8192us	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4100;"	d
QDEC_SAMPLEPER_SAMPLEPER_8192us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5735;"	d
QDEC_SAMPLEPER_SAMPLEPER_8192us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8246;"	d
QDEC_SAMPLEPER_SAMPLEPER_8192us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8364;"	d
QDEC_SAMPLEPER_SAMPLEPER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4093;"	d
QDEC_SAMPLEPER_SAMPLEPER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5728;"	d
QDEC_SAMPLEPER_SAMPLEPER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8239;"	d
QDEC_SAMPLEPER_SAMPLEPER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8357;"	d
QDEC_SAMPLEPER_SAMPLEPER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4092;"	d
QDEC_SAMPLEPER_SAMPLEPER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5727;"	d
QDEC_SAMPLEPER_SAMPLEPER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8238;"	d
QDEC_SAMPLEPER_SAMPLEPER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8356;"	d
QDEC_SAMPLE_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4108;"	d
QDEC_SAMPLE_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5746;"	d
QDEC_SAMPLE_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8257;"	d
QDEC_SAMPLE_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8375;"	d
QDEC_SAMPLE_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4107;"	d
QDEC_SAMPLE_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5745;"	d
QDEC_SAMPLE_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8256;"	d
QDEC_SAMPLE_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8374;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5602;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8113;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8231;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5603;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8114;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8232;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5601;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8112;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8230;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5600;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8111;"	d
QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8229;"	d
QDEC_SHORTS_DBLRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5596;"	d
QDEC_SHORTS_DBLRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8107;"	d
QDEC_SHORTS_DBLRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8225;"	d
QDEC_SHORTS_DBLRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5597;"	d
QDEC_SHORTS_DBLRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8108;"	d
QDEC_SHORTS_DBLRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8226;"	d
QDEC_SHORTS_DBLRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5595;"	d
QDEC_SHORTS_DBLRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8106;"	d
QDEC_SHORTS_DBLRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8224;"	d
QDEC_SHORTS_DBLRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5594;"	d
QDEC_SHORTS_DBLRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8105;"	d
QDEC_SHORTS_DBLRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8223;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5614;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8125;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8243;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5615;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8126;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8244;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5613;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8124;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8242;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5612;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8123;"	d
QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8241;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4019;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5626;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8137;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8255;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4020;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5627;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8138;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8256;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4018;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5625;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8136;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8254;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4017;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5624;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8135;"	d
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8253;"	d
QDEC_SHORTS_REPORTRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5608;"	d
QDEC_SHORTS_REPORTRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8119;"	d
QDEC_SHORTS_REPORTRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8237;"	d
QDEC_SHORTS_REPORTRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5609;"	d
QDEC_SHORTS_REPORTRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8120;"	d
QDEC_SHORTS_REPORTRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8238;"	d
QDEC_SHORTS_REPORTRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5607;"	d
QDEC_SHORTS_REPORTRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8118;"	d
QDEC_SHORTS_REPORTRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8236;"	d
QDEC_SHORTS_REPORTRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5606;"	d
QDEC_SHORTS_REPORTRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8117;"	d
QDEC_SHORTS_REPORTRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8235;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5590;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8101;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8219;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5591;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8102;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8220;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5589;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8100;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8218;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5588;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8099;"	d
QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8217;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4013;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5620;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8131;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8249;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4014;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5621;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8132;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8250;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4012;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5619;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8130;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8248;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4011;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5618;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8129;"	d
QDEC_SHORTS_SAMPLERDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8247;"	d
QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5540;"	d
QDEC_TASKS_RDCLRACC_TASKS_RDCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5539;"	d
QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5547;"	d
QDEC_TASKS_RDCLRDBL_TASKS_RDCLRDBL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5546;"	d
QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5533;"	d
QDEC_TASKS_READCLRACC_TASKS_READCLRACC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5532;"	d
QDEC_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5519;"	d
QDEC_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5518;"	d
QDEC_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5526;"	d
QDEC_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5525;"	d
QSPI_ADDRCONF_BYTE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8700;"	d
QSPI_ADDRCONF_BYTE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8699;"	d
QSPI_ADDRCONF_BYTE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8696;"	d
QSPI_ADDRCONF_BYTE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8695;"	d
QSPI_ADDRCONF_MODE_All	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8692;"	d
QSPI_ADDRCONF_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8688;"	d
QSPI_ADDRCONF_MODE_NoInstr	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8689;"	d
QSPI_ADDRCONF_MODE_OpByte0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8691;"	d
QSPI_ADDRCONF_MODE_Opcode	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8690;"	d
QSPI_ADDRCONF_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8687;"	d
QSPI_ADDRCONF_OPCODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8704;"	d
QSPI_ADDRCONF_OPCODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8703;"	d
QSPI_ADDRCONF_WIPWAIT_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8683;"	d
QSPI_ADDRCONF_WIPWAIT_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8684;"	d
QSPI_ADDRCONF_WIPWAIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8682;"	d
QSPI_ADDRCONF_WIPWAIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8681;"	d
QSPI_ADDRCONF_WREN_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8677;"	d
QSPI_ADDRCONF_WREN_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8678;"	d
QSPI_ADDRCONF_WREN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8676;"	d
QSPI_ADDRCONF_WREN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8675;"	d
QSPI_CINSTRCONF_LENGTH_1B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8743;"	d
QSPI_CINSTRCONF_LENGTH_2B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8744;"	d
QSPI_CINSTRCONF_LENGTH_3B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8745;"	d
QSPI_CINSTRCONF_LENGTH_4B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8746;"	d
QSPI_CINSTRCONF_LENGTH_5B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8747;"	d
QSPI_CINSTRCONF_LENGTH_6B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8748;"	d
QSPI_CINSTRCONF_LENGTH_7B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8749;"	d
QSPI_CINSTRCONF_LENGTH_8B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8750;"	d
QSPI_CINSTRCONF_LENGTH_9B	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8751;"	d
QSPI_CINSTRCONF_LENGTH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8742;"	d
QSPI_CINSTRCONF_LENGTH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8741;"	d
QSPI_CINSTRCONF_LFEN_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8717;"	d
QSPI_CINSTRCONF_LFEN_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8718;"	d
QSPI_CINSTRCONF_LFEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8716;"	d
QSPI_CINSTRCONF_LFEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8715;"	d
QSPI_CINSTRCONF_LFSTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8711;"	d
QSPI_CINSTRCONF_LFSTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8710;"	d
QSPI_CINSTRCONF_LFSTOP_Stop	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8712;"	d
QSPI_CINSTRCONF_LIO2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8738;"	d
QSPI_CINSTRCONF_LIO2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8737;"	d
QSPI_CINSTRCONF_LIO3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8734;"	d
QSPI_CINSTRCONF_LIO3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8733;"	d
QSPI_CINSTRCONF_OPCODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8755;"	d
QSPI_CINSTRCONF_OPCODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8754;"	d
QSPI_CINSTRCONF_WIPWAIT_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8729;"	d
QSPI_CINSTRCONF_WIPWAIT_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8730;"	d
QSPI_CINSTRCONF_WIPWAIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8728;"	d
QSPI_CINSTRCONF_WIPWAIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8727;"	d
QSPI_CINSTRCONF_WREN_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8723;"	d
QSPI_CINSTRCONF_WREN_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8724;"	d
QSPI_CINSTRCONF_WREN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8722;"	d
QSPI_CINSTRCONF_WREN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8721;"	d
QSPI_CINSTRDAT0_BYTE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8774;"	d
QSPI_CINSTRDAT0_BYTE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8773;"	d
QSPI_CINSTRDAT0_BYTE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8770;"	d
QSPI_CINSTRDAT0_BYTE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8769;"	d
QSPI_CINSTRDAT0_BYTE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8766;"	d
QSPI_CINSTRDAT0_BYTE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8765;"	d
QSPI_CINSTRDAT0_BYTE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8762;"	d
QSPI_CINSTRDAT0_BYTE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8761;"	d
QSPI_CINSTRDAT1_BYTE4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8793;"	d
QSPI_CINSTRDAT1_BYTE4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8792;"	d
QSPI_CINSTRDAT1_BYTE5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8789;"	d
QSPI_CINSTRDAT1_BYTE5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8788;"	d
QSPI_CINSTRDAT1_BYTE6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8785;"	d
QSPI_CINSTRDAT1_BYTE6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8784;"	d
QSPI_CINSTRDAT1_BYTE7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8781;"	d
QSPI_CINSTRDAT1_BYTE7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8780;"	d
QSPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	285;"	d
QSPI_DPMDUR_ENTER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8669;"	d
QSPI_DPMDUR_ENTER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8668;"	d
QSPI_DPMDUR_EXIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8665;"	d
QSPI_DPMDUR_EXIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8664;"	d
QSPI_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	287;"	d
QSPI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8409;"	d
QSPI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8410;"	d
QSPI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8408;"	d
QSPI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8407;"	d
QSPI_ERASE_LEN_LEN_4KB	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8467;"	d
QSPI_ERASE_LEN_LEN_64KB	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8468;"	d
QSPI_ERASE_LEN_LEN_All	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8469;"	d
QSPI_ERASE_LEN_LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8466;"	d
QSPI_ERASE_LEN_LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8465;"	d
QSPI_ERASE_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8459;"	d
QSPI_ERASE_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8458;"	d
QSPI_ERASE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} QSPI_ERASE_Type;$/;"	t	typeref:struct:__anon425
QSPI_IFCONFIG0_ADDRMODE_24BIT	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8598;"	d
QSPI_IFCONFIG0_ADDRMODE_32BIT	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8599;"	d
QSPI_IFCONFIG0_ADDRMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8597;"	d
QSPI_IFCONFIG0_ADDRMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8596;"	d
QSPI_IFCONFIG0_DPMENABLE_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8592;"	d
QSPI_IFCONFIG0_DPMENABLE_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8593;"	d
QSPI_IFCONFIG0_DPMENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8591;"	d
QSPI_IFCONFIG0_DPMENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8590;"	d
QSPI_IFCONFIG0_PPSIZE_256Bytes	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8586;"	d
QSPI_IFCONFIG0_PPSIZE_512Bytes	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8587;"	d
QSPI_IFCONFIG0_PPSIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8585;"	d
QSPI_IFCONFIG0_PPSIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8584;"	d
QSPI_IFCONFIG0_READOC_FASTREAD	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8612;"	d
QSPI_IFCONFIG0_READOC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8611;"	d
QSPI_IFCONFIG0_READOC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8610;"	d
QSPI_IFCONFIG0_READOC_READ2IO	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8614;"	d
QSPI_IFCONFIG0_READOC_READ2O	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8613;"	d
QSPI_IFCONFIG0_READOC_READ4IO	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8616;"	d
QSPI_IFCONFIG0_READOC_READ4O	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8615;"	d
QSPI_IFCONFIG0_WRITEOC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8603;"	d
QSPI_IFCONFIG0_WRITEOC_PP	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8604;"	d
QSPI_IFCONFIG0_WRITEOC_PP2O	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8605;"	d
QSPI_IFCONFIG0_WRITEOC_PP4IO	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8607;"	d
QSPI_IFCONFIG0_WRITEOC_PP4O	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8606;"	d
QSPI_IFCONFIG0_WRITEOC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8602;"	d
QSPI_IFCONFIG1_DPMEN_Enter	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8635;"	d
QSPI_IFCONFIG1_DPMEN_Exit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8634;"	d
QSPI_IFCONFIG1_DPMEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8633;"	d
QSPI_IFCONFIG1_DPMEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8632;"	d
QSPI_IFCONFIG1_SCKDELAY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8639;"	d
QSPI_IFCONFIG1_SCKDELAY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8638;"	d
QSPI_IFCONFIG1_SCKFREQ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8623;"	d
QSPI_IFCONFIG1_SCKFREQ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8622;"	d
QSPI_IFCONFIG1_SPIMODE_MODE0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8628;"	d
QSPI_IFCONFIG1_SPIMODE_MODE3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8629;"	d
QSPI_IFCONFIG1_SPIMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8627;"	d
QSPI_IFCONFIG1_SPIMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8626;"	d
QSPI_IFTIMING_RXDELAY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8800;"	d
QSPI_IFTIMING_RXDELAY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8799;"	d
QSPI_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8401;"	d
QSPI_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8399;"	d
QSPI_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8400;"	d
QSPI_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8398;"	d
QSPI_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8397;"	d
QSPI_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8389;"	d
QSPI_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8390;"	d
QSPI_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8388;"	d
QSPI_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8387;"	d
QSPI_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8391;"	d
QSPI_INTEN_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8380;"	d
QSPI_INTEN_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8381;"	d
QSPI_INTEN_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8379;"	d
QSPI_INTEN_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8378;"	d
QSPI_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QSPI_IRQn                     =  41,              \/*!<  41  QSPI                                                             *\/$/;"	e	enum:__anon368
QSPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	284;"	d
QSPI_PSEL_CSN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8494;"	d
QSPI_PSEL_CSN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8495;"	d
QSPI_PSEL_CSN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8493;"	d
QSPI_PSEL_CSN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8492;"	d
QSPI_PSEL_CSN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8503;"	d
QSPI_PSEL_CSN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8502;"	d
QSPI_PSEL_CSN_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8499;"	d
QSPI_PSEL_CSN_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8498;"	d
QSPI_PSEL_IO0_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8511;"	d
QSPI_PSEL_IO0_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8512;"	d
QSPI_PSEL_IO0_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8510;"	d
QSPI_PSEL_IO0_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8509;"	d
QSPI_PSEL_IO0_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8520;"	d
QSPI_PSEL_IO0_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8519;"	d
QSPI_PSEL_IO0_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8516;"	d
QSPI_PSEL_IO0_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8515;"	d
QSPI_PSEL_IO1_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8528;"	d
QSPI_PSEL_IO1_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8529;"	d
QSPI_PSEL_IO1_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8527;"	d
QSPI_PSEL_IO1_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8526;"	d
QSPI_PSEL_IO1_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8537;"	d
QSPI_PSEL_IO1_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8536;"	d
QSPI_PSEL_IO1_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8533;"	d
QSPI_PSEL_IO1_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8532;"	d
QSPI_PSEL_IO2_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8545;"	d
QSPI_PSEL_IO2_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8546;"	d
QSPI_PSEL_IO2_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8544;"	d
QSPI_PSEL_IO2_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8543;"	d
QSPI_PSEL_IO2_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8554;"	d
QSPI_PSEL_IO2_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8553;"	d
QSPI_PSEL_IO2_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8550;"	d
QSPI_PSEL_IO2_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8549;"	d
QSPI_PSEL_IO3_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8562;"	d
QSPI_PSEL_IO3_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8563;"	d
QSPI_PSEL_IO3_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8561;"	d
QSPI_PSEL_IO3_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8560;"	d
QSPI_PSEL_IO3_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8571;"	d
QSPI_PSEL_IO3_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8570;"	d
QSPI_PSEL_IO3_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8567;"	d
QSPI_PSEL_IO3_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8566;"	d
QSPI_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8477;"	d
QSPI_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8478;"	d
QSPI_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8476;"	d
QSPI_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8475;"	d
QSPI_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8486;"	d
QSPI_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8485;"	d
QSPI_PSEL_SCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8482;"	d
QSPI_PSEL_SCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8481;"	d
QSPI_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} QSPI_PSEL_Type;$/;"	t	typeref:struct:__anon426
QSPI_READ_CNT_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8431;"	d
QSPI_READ_CNT_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8430;"	d
QSPI_READ_DST_DST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8424;"	d
QSPI_READ_DST_DST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8423;"	d
QSPI_READ_SRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8417;"	d
QSPI_READ_SRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8416;"	d
QSPI_READ_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} QSPI_READ_Type;$/;"	t	typeref:struct:__anon423
QSPI_STATUS_DPM_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8657;"	d
QSPI_STATUS_DPM_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8658;"	d
QSPI_STATUS_DPM_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8656;"	d
QSPI_STATUS_DPM_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8655;"	d
QSPI_STATUS_READY_BUSY	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8651;"	d
QSPI_STATUS_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8650;"	d
QSPI_STATUS_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8649;"	d
QSPI_STATUS_READY_READY	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8652;"	d
QSPI_STATUS_SREG_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8646;"	d
QSPI_STATUS_SREG_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8645;"	d
QSPI_WRITE_CNT_CNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8452;"	d
QSPI_WRITE_CNT_CNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8451;"	d
QSPI_WRITE_DST_DST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8438;"	d
QSPI_WRITE_DST_DST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8437;"	d
QSPI_WRITE_SRC_SRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8445;"	d
QSPI_WRITE_SRC_SRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8444;"	d
QSPI_WRITE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} QSPI_WRITE_Type;$/;"	t	typeref:struct:__anon424
QSPI_XIPOFFSET_XIPOFFSET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8578;"	d
QSPI_XIPOFFSET_XIPOFFSET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8577;"	d
RA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RA;                                \/*!< Description cluster[0]: Read access to peripheral region 0 detected   *\/$/;"	m	struct:__anon259
RA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RA;                                \/*!< Description cluster[0]: Read access to region 0 detected              *\/$/;"	m	struct:__anon258
RA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RA;                                \/*!< Description cluster[0]: Read access to peripheral region 0 detected   *\/$/;"	m	struct:__anon408
RA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RA;                                \/*!< Description cluster[0]: Read access to region 0 detected              *\/$/;"	m	struct:__anon407
RADIO_BASE0_BASE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6339;"	d
RADIO_BASE0_BASE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9413;"	d
RADIO_BASE0_BASE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8829;"	d
RADIO_BASE0_BASE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6338;"	d
RADIO_BASE0_BASE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9412;"	d
RADIO_BASE0_BASE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8828;"	d
RADIO_BASE1_BASE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6346;"	d
RADIO_BASE1_BASE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9420;"	d
RADIO_BASE1_BASE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8836;"	d
RADIO_BASE1_BASE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6345;"	d
RADIO_BASE1_BASE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9419;"	d
RADIO_BASE1_BASE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8835;"	d
RADIO_BCC_BCC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6517;"	d
RADIO_BCC_BCC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9592;"	d
RADIO_BCC_BCC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9007;"	d
RADIO_BCC_BCC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6516;"	d
RADIO_BCC_BCC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9591;"	d
RADIO_BCC_BCC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9006;"	d
RADIO_CCACTRL_CCACORRCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9733;"	d
RADIO_CCACTRL_CCACORRCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9732;"	d
RADIO_CCACTRL_CCACORRTHRES_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9737;"	d
RADIO_CCACTRL_CCACORRTHRES_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9736;"	d
RADIO_CCACTRL_CCAEDTHRES_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9741;"	d
RADIO_CCACTRL_CCAEDTHRES_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9740;"	d
RADIO_CCACTRL_CCAMODE_CarrierAndEdMode	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9748;"	d
RADIO_CCACTRL_CCAMODE_CarrierMode	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9747;"	d
RADIO_CCACTRL_CCAMODE_CarrierOrEdMode	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9749;"	d
RADIO_CCACTRL_CCAMODE_EdMode	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9746;"	d
RADIO_CCACTRL_CCAMODE_EdModeTest1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9750;"	d
RADIO_CCACTRL_CCAMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9745;"	d
RADIO_CCACTRL_CCAMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9744;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	61;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	61;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	61;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	61;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	61;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	66;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	74;"	d
RADIO_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	76;"	d
RADIO_CRCCNF_LEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4564;"	d
RADIO_CRCCNF_LEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6456;"	d
RADIO_CRCCNF_LEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9531;"	d
RADIO_CRCCNF_LEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8946;"	d
RADIO_CRCCNF_LEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4563;"	d
RADIO_CRCCNF_LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6455;"	d
RADIO_CRCCNF_LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9530;"	d
RADIO_CRCCNF_LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8945;"	d
RADIO_CRCCNF_LEN_One	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4565;"	d
RADIO_CRCCNF_LEN_One	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6457;"	d
RADIO_CRCCNF_LEN_One	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9532;"	d
RADIO_CRCCNF_LEN_One	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8947;"	d
RADIO_CRCCNF_LEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4562;"	d
RADIO_CRCCNF_LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6454;"	d
RADIO_CRCCNF_LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9529;"	d
RADIO_CRCCNF_LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8944;"	d
RADIO_CRCCNF_LEN_Three	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4567;"	d
RADIO_CRCCNF_LEN_Three	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6459;"	d
RADIO_CRCCNF_LEN_Three	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9534;"	d
RADIO_CRCCNF_LEN_Three	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8949;"	d
RADIO_CRCCNF_LEN_Two	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4566;"	d
RADIO_CRCCNF_LEN_Two	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6458;"	d
RADIO_CRCCNF_LEN_Two	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9533;"	d
RADIO_CRCCNF_LEN_Two	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8948;"	d
RADIO_CRCCNF_SKIPADDR_Ieee802154	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9526;"	d
RADIO_CRCCNF_SKIPADDR_Include	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4558;"	d
RADIO_CRCCNF_SKIPADDR_Include	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6450;"	d
RADIO_CRCCNF_SKIPADDR_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9524;"	d
RADIO_CRCCNF_SKIPADDR_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8940;"	d
RADIO_CRCCNF_SKIPADDR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4557;"	d
RADIO_CRCCNF_SKIPADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6449;"	d
RADIO_CRCCNF_SKIPADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9523;"	d
RADIO_CRCCNF_SKIPADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8939;"	d
RADIO_CRCCNF_SKIPADDR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4556;"	d
RADIO_CRCCNF_SKIPADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6448;"	d
RADIO_CRCCNF_SKIPADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9522;"	d
RADIO_CRCCNF_SKIPADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8938;"	d
RADIO_CRCCNF_SKIPADDR_Skip	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4559;"	d
RADIO_CRCCNF_SKIPADDR_Skip	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6451;"	d
RADIO_CRCCNF_SKIPADDR_Skip	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9525;"	d
RADIO_CRCCNF_SKIPADDR_Skip	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8941;"	d
RADIO_CRCCNF_SKIP_ADDR_Include	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	93;"	d
RADIO_CRCCNF_SKIP_ADDR_Include	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	550;"	d
RADIO_CRCCNF_SKIP_ADDR_Include	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	119;"	d
RADIO_CRCCNF_SKIP_ADDR_Include	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	165;"	d
RADIO_CRCCNF_SKIP_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	92;"	d
RADIO_CRCCNF_SKIP_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	549;"	d
RADIO_CRCCNF_SKIP_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	118;"	d
RADIO_CRCCNF_SKIP_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	164;"	d
RADIO_CRCCNF_SKIP_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	91;"	d
RADIO_CRCCNF_SKIP_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	548;"	d
RADIO_CRCCNF_SKIP_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	117;"	d
RADIO_CRCCNF_SKIP_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	163;"	d
RADIO_CRCCNF_SKIP_ADDR_Skip	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	94;"	d
RADIO_CRCCNF_SKIP_ADDR_Skip	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	551;"	d
RADIO_CRCCNF_SKIP_ADDR_Skip	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	120;"	d
RADIO_CRCCNF_SKIP_ADDR_Skip	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	166;"	d
RADIO_CRCINIT_CRCINIT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4581;"	d
RADIO_CRCINIT_CRCINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6473;"	d
RADIO_CRCINIT_CRCINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9548;"	d
RADIO_CRCINIT_CRCINIT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8963;"	d
RADIO_CRCINIT_CRCINIT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4580;"	d
RADIO_CRCINIT_CRCINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6472;"	d
RADIO_CRCINIT_CRCINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9547;"	d
RADIO_CRCINIT_CRCINIT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8962;"	d
RADIO_CRCPOLY_CRCPOLY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4574;"	d
RADIO_CRCPOLY_CRCPOLY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6466;"	d
RADIO_CRCPOLY_CRCPOLY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9541;"	d
RADIO_CRCPOLY_CRCPOLY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8956;"	d
RADIO_CRCPOLY_CRCPOLY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4573;"	d
RADIO_CRCPOLY_CRCPOLY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6465;"	d
RADIO_CRCPOLY_CRCPOLY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9540;"	d
RADIO_CRCPOLY_CRCPOLY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8955;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCError	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4357;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCError	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6208;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCError	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9243;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCError	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8697;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCOk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4358;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCOk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6209;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCOk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9244;"	d
RADIO_CRCSTATUS_CRCSTATUS_CRCOk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8698;"	d
RADIO_CRCSTATUS_CRCSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4356;"	d
RADIO_CRCSTATUS_CRCSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6207;"	d
RADIO_CRCSTATUS_CRCSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9242;"	d
RADIO_CRCSTATUS_CRCSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8696;"	d
RADIO_CRCSTATUS_CRCSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4355;"	d
RADIO_CRCSTATUS_CRCSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6206;"	d
RADIO_CRCSTATUS_CRCSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9241;"	d
RADIO_CRCSTATUS_CRCSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8695;"	d
RADIO_DAB_DAB_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6524;"	d
RADIO_DAB_DAB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9599;"	d
RADIO_DAB_DAB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9014;"	d
RADIO_DAB_DAB_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6523;"	d
RADIO_DAB_DAB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9598;"	d
RADIO_DAB_DAB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9013;"	d
RADIO_DACNF_ENA0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4722;"	d
RADIO_DACNF_ENA0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6613;"	d
RADIO_DACNF_ENA0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9688;"	d
RADIO_DACNF_ENA0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9103;"	d
RADIO_DACNF_ENA0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4723;"	d
RADIO_DACNF_ENA0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6614;"	d
RADIO_DACNF_ENA0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9689;"	d
RADIO_DACNF_ENA0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9104;"	d
RADIO_DACNF_ENA0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4721;"	d
RADIO_DACNF_ENA0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6612;"	d
RADIO_DACNF_ENA0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9687;"	d
RADIO_DACNF_ENA0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9102;"	d
RADIO_DACNF_ENA0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4720;"	d
RADIO_DACNF_ENA0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6611;"	d
RADIO_DACNF_ENA0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9686;"	d
RADIO_DACNF_ENA0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9101;"	d
RADIO_DACNF_ENA1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4716;"	d
RADIO_DACNF_ENA1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6607;"	d
RADIO_DACNF_ENA1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9682;"	d
RADIO_DACNF_ENA1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9097;"	d
RADIO_DACNF_ENA1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4717;"	d
RADIO_DACNF_ENA1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6608;"	d
RADIO_DACNF_ENA1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9683;"	d
RADIO_DACNF_ENA1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9098;"	d
RADIO_DACNF_ENA1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4715;"	d
RADIO_DACNF_ENA1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6606;"	d
RADIO_DACNF_ENA1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9681;"	d
RADIO_DACNF_ENA1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9096;"	d
RADIO_DACNF_ENA1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4714;"	d
RADIO_DACNF_ENA1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6605;"	d
RADIO_DACNF_ENA1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9680;"	d
RADIO_DACNF_ENA1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9095;"	d
RADIO_DACNF_ENA2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4710;"	d
RADIO_DACNF_ENA2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6601;"	d
RADIO_DACNF_ENA2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9676;"	d
RADIO_DACNF_ENA2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9091;"	d
RADIO_DACNF_ENA2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4711;"	d
RADIO_DACNF_ENA2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6602;"	d
RADIO_DACNF_ENA2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9677;"	d
RADIO_DACNF_ENA2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9092;"	d
RADIO_DACNF_ENA2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4709;"	d
RADIO_DACNF_ENA2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6600;"	d
RADIO_DACNF_ENA2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9675;"	d
RADIO_DACNF_ENA2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9090;"	d
RADIO_DACNF_ENA2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4708;"	d
RADIO_DACNF_ENA2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6599;"	d
RADIO_DACNF_ENA2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9674;"	d
RADIO_DACNF_ENA2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9089;"	d
RADIO_DACNF_ENA3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4704;"	d
RADIO_DACNF_ENA3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6595;"	d
RADIO_DACNF_ENA3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9670;"	d
RADIO_DACNF_ENA3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9085;"	d
RADIO_DACNF_ENA3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4705;"	d
RADIO_DACNF_ENA3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6596;"	d
RADIO_DACNF_ENA3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9671;"	d
RADIO_DACNF_ENA3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9086;"	d
RADIO_DACNF_ENA3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4703;"	d
RADIO_DACNF_ENA3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6594;"	d
RADIO_DACNF_ENA3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9669;"	d
RADIO_DACNF_ENA3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9084;"	d
RADIO_DACNF_ENA3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4702;"	d
RADIO_DACNF_ENA3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6593;"	d
RADIO_DACNF_ENA3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9668;"	d
RADIO_DACNF_ENA3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9083;"	d
RADIO_DACNF_ENA4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4698;"	d
RADIO_DACNF_ENA4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6589;"	d
RADIO_DACNF_ENA4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9664;"	d
RADIO_DACNF_ENA4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9079;"	d
RADIO_DACNF_ENA4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4699;"	d
RADIO_DACNF_ENA4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6590;"	d
RADIO_DACNF_ENA4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9665;"	d
RADIO_DACNF_ENA4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9080;"	d
RADIO_DACNF_ENA4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4697;"	d
RADIO_DACNF_ENA4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6588;"	d
RADIO_DACNF_ENA4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9663;"	d
RADIO_DACNF_ENA4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9078;"	d
RADIO_DACNF_ENA4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4696;"	d
RADIO_DACNF_ENA4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6587;"	d
RADIO_DACNF_ENA4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9662;"	d
RADIO_DACNF_ENA4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9077;"	d
RADIO_DACNF_ENA5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4692;"	d
RADIO_DACNF_ENA5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6583;"	d
RADIO_DACNF_ENA5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9658;"	d
RADIO_DACNF_ENA5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9073;"	d
RADIO_DACNF_ENA5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4693;"	d
RADIO_DACNF_ENA5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6584;"	d
RADIO_DACNF_ENA5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9659;"	d
RADIO_DACNF_ENA5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9074;"	d
RADIO_DACNF_ENA5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4691;"	d
RADIO_DACNF_ENA5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6582;"	d
RADIO_DACNF_ENA5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9657;"	d
RADIO_DACNF_ENA5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9072;"	d
RADIO_DACNF_ENA5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4690;"	d
RADIO_DACNF_ENA5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6581;"	d
RADIO_DACNF_ENA5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9656;"	d
RADIO_DACNF_ENA5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9071;"	d
RADIO_DACNF_ENA6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4686;"	d
RADIO_DACNF_ENA6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6577;"	d
RADIO_DACNF_ENA6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9652;"	d
RADIO_DACNF_ENA6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9067;"	d
RADIO_DACNF_ENA6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4687;"	d
RADIO_DACNF_ENA6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6578;"	d
RADIO_DACNF_ENA6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9653;"	d
RADIO_DACNF_ENA6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9068;"	d
RADIO_DACNF_ENA6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4685;"	d
RADIO_DACNF_ENA6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6576;"	d
RADIO_DACNF_ENA6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9651;"	d
RADIO_DACNF_ENA6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9066;"	d
RADIO_DACNF_ENA6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4684;"	d
RADIO_DACNF_ENA6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6575;"	d
RADIO_DACNF_ENA6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9650;"	d
RADIO_DACNF_ENA6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9065;"	d
RADIO_DACNF_ENA7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4680;"	d
RADIO_DACNF_ENA7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6571;"	d
RADIO_DACNF_ENA7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9646;"	d
RADIO_DACNF_ENA7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9061;"	d
RADIO_DACNF_ENA7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4681;"	d
RADIO_DACNF_ENA7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6572;"	d
RADIO_DACNF_ENA7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9647;"	d
RADIO_DACNF_ENA7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9062;"	d
RADIO_DACNF_ENA7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4679;"	d
RADIO_DACNF_ENA7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6570;"	d
RADIO_DACNF_ENA7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9645;"	d
RADIO_DACNF_ENA7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9060;"	d
RADIO_DACNF_ENA7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4678;"	d
RADIO_DACNF_ENA7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6569;"	d
RADIO_DACNF_ENA7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9644;"	d
RADIO_DACNF_ENA7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9059;"	d
RADIO_DACNF_TXADD0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4675;"	d
RADIO_DACNF_TXADD0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6566;"	d
RADIO_DACNF_TXADD0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9641;"	d
RADIO_DACNF_TXADD0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9056;"	d
RADIO_DACNF_TXADD0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4674;"	d
RADIO_DACNF_TXADD0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6565;"	d
RADIO_DACNF_TXADD0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9640;"	d
RADIO_DACNF_TXADD0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9055;"	d
RADIO_DACNF_TXADD1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4671;"	d
RADIO_DACNF_TXADD1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6562;"	d
RADIO_DACNF_TXADD1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9637;"	d
RADIO_DACNF_TXADD1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9052;"	d
RADIO_DACNF_TXADD1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4670;"	d
RADIO_DACNF_TXADD1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6561;"	d
RADIO_DACNF_TXADD1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9636;"	d
RADIO_DACNF_TXADD1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9051;"	d
RADIO_DACNF_TXADD2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4667;"	d
RADIO_DACNF_TXADD2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6558;"	d
RADIO_DACNF_TXADD2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9633;"	d
RADIO_DACNF_TXADD2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9048;"	d
RADIO_DACNF_TXADD2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4666;"	d
RADIO_DACNF_TXADD2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6557;"	d
RADIO_DACNF_TXADD2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9632;"	d
RADIO_DACNF_TXADD2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9047;"	d
RADIO_DACNF_TXADD3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4663;"	d
RADIO_DACNF_TXADD3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6554;"	d
RADIO_DACNF_TXADD3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9629;"	d
RADIO_DACNF_TXADD3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9044;"	d
RADIO_DACNF_TXADD3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4662;"	d
RADIO_DACNF_TXADD3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6553;"	d
RADIO_DACNF_TXADD3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9628;"	d
RADIO_DACNF_TXADD3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9043;"	d
RADIO_DACNF_TXADD4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4659;"	d
RADIO_DACNF_TXADD4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6550;"	d
RADIO_DACNF_TXADD4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9625;"	d
RADIO_DACNF_TXADD4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9040;"	d
RADIO_DACNF_TXADD4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4658;"	d
RADIO_DACNF_TXADD4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6549;"	d
RADIO_DACNF_TXADD4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9624;"	d
RADIO_DACNF_TXADD4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9039;"	d
RADIO_DACNF_TXADD5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4655;"	d
RADIO_DACNF_TXADD5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6546;"	d
RADIO_DACNF_TXADD5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9621;"	d
RADIO_DACNF_TXADD5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9036;"	d
RADIO_DACNF_TXADD5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4654;"	d
RADIO_DACNF_TXADD5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6545;"	d
RADIO_DACNF_TXADD5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9620;"	d
RADIO_DACNF_TXADD5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9035;"	d
RADIO_DACNF_TXADD6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4651;"	d
RADIO_DACNF_TXADD6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6542;"	d
RADIO_DACNF_TXADD6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9617;"	d
RADIO_DACNF_TXADD6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9032;"	d
RADIO_DACNF_TXADD6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4650;"	d
RADIO_DACNF_TXADD6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6541;"	d
RADIO_DACNF_TXADD6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9616;"	d
RADIO_DACNF_TXADD6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9031;"	d
RADIO_DACNF_TXADD7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4647;"	d
RADIO_DACNF_TXADD7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6538;"	d
RADIO_DACNF_TXADD7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9613;"	d
RADIO_DACNF_TXADD7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9028;"	d
RADIO_DACNF_TXADD7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4646;"	d
RADIO_DACNF_TXADD7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6537;"	d
RADIO_DACNF_TXADD7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9612;"	d
RADIO_DACNF_TXADD7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9027;"	d
RADIO_DAI_DAI_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4379;"	d
RADIO_DAI_DAI_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6230;"	d
RADIO_DAI_DAI_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9265;"	d
RADIO_DAI_DAI_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8719;"	d
RADIO_DAI_DAI_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4378;"	d
RADIO_DAI_DAI_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6229;"	d
RADIO_DAI_DAI_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9264;"	d
RADIO_DAI_DAI_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8718;"	d
RADIO_DAP_DAP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4640;"	d
RADIO_DAP_DAP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6531;"	d
RADIO_DAP_DAP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9606;"	d
RADIO_DAP_DAP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9021;"	d
RADIO_DAP_DAP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4639;"	d
RADIO_DAP_DAP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6530;"	d
RADIO_DAP_DAP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9605;"	d
RADIO_DAP_DAP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9020;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4633;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6510;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9585;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9000;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4632;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6509;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9584;"	d
RADIO_DATAWHITEIV_DATAWHITEIV_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8999;"	d
RADIO_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	68;"	d
RADIO_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	76;"	d
RADIO_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	78;"	d
RADIO_EDCNT_EDCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9719;"	d
RADIO_EDCNT_EDCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9718;"	d
RADIO_EDSAMPLE_EDLVL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9726;"	d
RADIO_EDSAMPLE_EDLVL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9725;"	d
RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5926;"	d
RADIO_EVENTS_ADDRESS_EVENTS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5925;"	d
RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5975;"	d
RADIO_EVENTS_BCMATCH_EVENTS_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5974;"	d
RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5989;"	d
RADIO_EVENTS_CRCERROR_EVENTS_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5988;"	d
RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5982;"	d
RADIO_EVENTS_CRCOK_EVENTS_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5981;"	d
RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5954;"	d
RADIO_EVENTS_DEVMATCH_EVENTS_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5953;"	d
RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5961;"	d
RADIO_EVENTS_DEVMISS_EVENTS_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5960;"	d
RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5947;"	d
RADIO_EVENTS_DISABLED_EVENTS_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5946;"	d
RADIO_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5940;"	d
RADIO_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5939;"	d
RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5933;"	d
RADIO_EVENTS_PAYLOAD_EVENTS_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5932;"	d
RADIO_EVENTS_READY_EVENTS_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5919;"	d
RADIO_EVENTS_READY_EVENTS_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5918;"	d
RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5968;"	d
RADIO_EVENTS_RSSIEND_EVENTS_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5967;"	d
RADIO_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4386;"	d
RADIO_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6250;"	d
RADIO_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9300;"	d
RADIO_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8739;"	d
RADIO_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4385;"	d
RADIO_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6249;"	d
RADIO_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9299;"	d
RADIO_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8738;"	d
RADIO_FREQUENCY_MAP_Default	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6245;"	d
RADIO_FREQUENCY_MAP_Default	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9295;"	d
RADIO_FREQUENCY_MAP_Default	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8734;"	d
RADIO_FREQUENCY_MAP_Low	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6246;"	d
RADIO_FREQUENCY_MAP_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9296;"	d
RADIO_FREQUENCY_MAP_Low	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8735;"	d
RADIO_FREQUENCY_MAP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6244;"	d
RADIO_FREQUENCY_MAP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9294;"	d
RADIO_FREQUENCY_MAP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8733;"	d
RADIO_FREQUENCY_MAP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6243;"	d
RADIO_FREQUENCY_MAP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9293;"	d
RADIO_FREQUENCY_MAP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8732;"	d
RADIO_INTENCLR_ADDRESS_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4342;"	d
RADIO_INTENCLR_ADDRESS_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6193;"	d
RADIO_INTENCLR_ADDRESS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9228;"	d
RADIO_INTENCLR_ADDRESS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8682;"	d
RADIO_INTENCLR_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4340;"	d
RADIO_INTENCLR_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6191;"	d
RADIO_INTENCLR_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9226;"	d
RADIO_INTENCLR_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8680;"	d
RADIO_INTENCLR_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4341;"	d
RADIO_INTENCLR_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6192;"	d
RADIO_INTENCLR_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9227;"	d
RADIO_INTENCLR_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8681;"	d
RADIO_INTENCLR_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4339;"	d
RADIO_INTENCLR_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6190;"	d
RADIO_INTENCLR_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9225;"	d
RADIO_INTENCLR_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8679;"	d
RADIO_INTENCLR_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4338;"	d
RADIO_INTENCLR_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6189;"	d
RADIO_INTENCLR_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9224;"	d
RADIO_INTENCLR_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8678;"	d
RADIO_INTENCLR_BCMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4293;"	d
RADIO_INTENCLR_BCMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6144;"	d
RADIO_INTENCLR_BCMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9179;"	d
RADIO_INTENCLR_BCMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8633;"	d
RADIO_INTENCLR_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4291;"	d
RADIO_INTENCLR_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6142;"	d
RADIO_INTENCLR_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9177;"	d
RADIO_INTENCLR_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8631;"	d
RADIO_INTENCLR_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4292;"	d
RADIO_INTENCLR_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6143;"	d
RADIO_INTENCLR_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9178;"	d
RADIO_INTENCLR_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8632;"	d
RADIO_INTENCLR_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4290;"	d
RADIO_INTENCLR_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6141;"	d
RADIO_INTENCLR_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9176;"	d
RADIO_INTENCLR_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8630;"	d
RADIO_INTENCLR_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4289;"	d
RADIO_INTENCLR_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6140;"	d
RADIO_INTENCLR_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9175;"	d
RADIO_INTENCLR_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8629;"	d
RADIO_INTENCLR_CCABUSY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9130;"	d
RADIO_INTENCLR_CCABUSY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9128;"	d
RADIO_INTENCLR_CCABUSY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9129;"	d
RADIO_INTENCLR_CCABUSY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9127;"	d
RADIO_INTENCLR_CCABUSY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9126;"	d
RADIO_INTENCLR_CCAIDLE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9137;"	d
RADIO_INTENCLR_CCAIDLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9135;"	d
RADIO_INTENCLR_CCAIDLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9136;"	d
RADIO_INTENCLR_CCAIDLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9134;"	d
RADIO_INTENCLR_CCAIDLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9133;"	d
RADIO_INTENCLR_CCASTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9123;"	d
RADIO_INTENCLR_CCASTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9121;"	d
RADIO_INTENCLR_CCASTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9122;"	d
RADIO_INTENCLR_CCASTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9120;"	d
RADIO_INTENCLR_CCASTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9119;"	d
RADIO_INTENCLR_CRCERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6130;"	d
RADIO_INTENCLR_CRCERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9165;"	d
RADIO_INTENCLR_CRCERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8619;"	d
RADIO_INTENCLR_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6128;"	d
RADIO_INTENCLR_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9163;"	d
RADIO_INTENCLR_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8617;"	d
RADIO_INTENCLR_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6129;"	d
RADIO_INTENCLR_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9164;"	d
RADIO_INTENCLR_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8618;"	d
RADIO_INTENCLR_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6127;"	d
RADIO_INTENCLR_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9162;"	d
RADIO_INTENCLR_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8616;"	d
RADIO_INTENCLR_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6126;"	d
RADIO_INTENCLR_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9161;"	d
RADIO_INTENCLR_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8615;"	d
RADIO_INTENCLR_CRCOK_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6137;"	d
RADIO_INTENCLR_CRCOK_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9172;"	d
RADIO_INTENCLR_CRCOK_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8626;"	d
RADIO_INTENCLR_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6135;"	d
RADIO_INTENCLR_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9170;"	d
RADIO_INTENCLR_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8624;"	d
RADIO_INTENCLR_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6136;"	d
RADIO_INTENCLR_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9171;"	d
RADIO_INTENCLR_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8625;"	d
RADIO_INTENCLR_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6134;"	d
RADIO_INTENCLR_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9169;"	d
RADIO_INTENCLR_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8623;"	d
RADIO_INTENCLR_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6133;"	d
RADIO_INTENCLR_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9168;"	d
RADIO_INTENCLR_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8622;"	d
RADIO_INTENCLR_DEVMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4314;"	d
RADIO_INTENCLR_DEVMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6165;"	d
RADIO_INTENCLR_DEVMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9200;"	d
RADIO_INTENCLR_DEVMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8654;"	d
RADIO_INTENCLR_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4312;"	d
RADIO_INTENCLR_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6163;"	d
RADIO_INTENCLR_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9198;"	d
RADIO_INTENCLR_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8652;"	d
RADIO_INTENCLR_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4313;"	d
RADIO_INTENCLR_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6164;"	d
RADIO_INTENCLR_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9199;"	d
RADIO_INTENCLR_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8653;"	d
RADIO_INTENCLR_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4311;"	d
RADIO_INTENCLR_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6162;"	d
RADIO_INTENCLR_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9197;"	d
RADIO_INTENCLR_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8651;"	d
RADIO_INTENCLR_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4310;"	d
RADIO_INTENCLR_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6161;"	d
RADIO_INTENCLR_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9196;"	d
RADIO_INTENCLR_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8650;"	d
RADIO_INTENCLR_DEVMISS_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4307;"	d
RADIO_INTENCLR_DEVMISS_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6158;"	d
RADIO_INTENCLR_DEVMISS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9193;"	d
RADIO_INTENCLR_DEVMISS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8647;"	d
RADIO_INTENCLR_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4305;"	d
RADIO_INTENCLR_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6156;"	d
RADIO_INTENCLR_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9191;"	d
RADIO_INTENCLR_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8645;"	d
RADIO_INTENCLR_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4306;"	d
RADIO_INTENCLR_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6157;"	d
RADIO_INTENCLR_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9192;"	d
RADIO_INTENCLR_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8646;"	d
RADIO_INTENCLR_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4304;"	d
RADIO_INTENCLR_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6155;"	d
RADIO_INTENCLR_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9190;"	d
RADIO_INTENCLR_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8644;"	d
RADIO_INTENCLR_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4303;"	d
RADIO_INTENCLR_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6154;"	d
RADIO_INTENCLR_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9189;"	d
RADIO_INTENCLR_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8643;"	d
RADIO_INTENCLR_DISABLED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4321;"	d
RADIO_INTENCLR_DISABLED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6172;"	d
RADIO_INTENCLR_DISABLED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9207;"	d
RADIO_INTENCLR_DISABLED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8661;"	d
RADIO_INTENCLR_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4319;"	d
RADIO_INTENCLR_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6170;"	d
RADIO_INTENCLR_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9205;"	d
RADIO_INTENCLR_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8659;"	d
RADIO_INTENCLR_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4320;"	d
RADIO_INTENCLR_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6171;"	d
RADIO_INTENCLR_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9206;"	d
RADIO_INTENCLR_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8660;"	d
RADIO_INTENCLR_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4318;"	d
RADIO_INTENCLR_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6169;"	d
RADIO_INTENCLR_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9204;"	d
RADIO_INTENCLR_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8658;"	d
RADIO_INTENCLR_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4317;"	d
RADIO_INTENCLR_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6168;"	d
RADIO_INTENCLR_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9203;"	d
RADIO_INTENCLR_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8657;"	d
RADIO_INTENCLR_EDEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9151;"	d
RADIO_INTENCLR_EDEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9149;"	d
RADIO_INTENCLR_EDEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9150;"	d
RADIO_INTENCLR_EDEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9148;"	d
RADIO_INTENCLR_EDEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9147;"	d
RADIO_INTENCLR_EDSTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9144;"	d
RADIO_INTENCLR_EDSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9142;"	d
RADIO_INTENCLR_EDSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9143;"	d
RADIO_INTENCLR_EDSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9141;"	d
RADIO_INTENCLR_EDSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9140;"	d
RADIO_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4328;"	d
RADIO_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6179;"	d
RADIO_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9214;"	d
RADIO_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8668;"	d
RADIO_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4326;"	d
RADIO_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6177;"	d
RADIO_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9212;"	d
RADIO_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8666;"	d
RADIO_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4327;"	d
RADIO_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6178;"	d
RADIO_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9213;"	d
RADIO_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8667;"	d
RADIO_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4325;"	d
RADIO_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6176;"	d
RADIO_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9211;"	d
RADIO_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8665;"	d
RADIO_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4324;"	d
RADIO_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6175;"	d
RADIO_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9210;"	d
RADIO_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8664;"	d
RADIO_INTENCLR_FRAMESTART_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9158;"	d
RADIO_INTENCLR_FRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9156;"	d
RADIO_INTENCLR_FRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9157;"	d
RADIO_INTENCLR_FRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9155;"	d
RADIO_INTENCLR_FRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9154;"	d
RADIO_INTENCLR_MHRMATCH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9095;"	d
RADIO_INTENCLR_MHRMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9093;"	d
RADIO_INTENCLR_MHRMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9094;"	d
RADIO_INTENCLR_MHRMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9092;"	d
RADIO_INTENCLR_MHRMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9091;"	d
RADIO_INTENCLR_PAYLOAD_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4335;"	d
RADIO_INTENCLR_PAYLOAD_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6186;"	d
RADIO_INTENCLR_PAYLOAD_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9221;"	d
RADIO_INTENCLR_PAYLOAD_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8675;"	d
RADIO_INTENCLR_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4333;"	d
RADIO_INTENCLR_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6184;"	d
RADIO_INTENCLR_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9219;"	d
RADIO_INTENCLR_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8673;"	d
RADIO_INTENCLR_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4334;"	d
RADIO_INTENCLR_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6185;"	d
RADIO_INTENCLR_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9220;"	d
RADIO_INTENCLR_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8674;"	d
RADIO_INTENCLR_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4332;"	d
RADIO_INTENCLR_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6183;"	d
RADIO_INTENCLR_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9218;"	d
RADIO_INTENCLR_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8672;"	d
RADIO_INTENCLR_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4331;"	d
RADIO_INTENCLR_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6182;"	d
RADIO_INTENCLR_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9217;"	d
RADIO_INTENCLR_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8671;"	d
RADIO_INTENCLR_PHYEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9088;"	d
RADIO_INTENCLR_PHYEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9086;"	d
RADIO_INTENCLR_PHYEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9087;"	d
RADIO_INTENCLR_PHYEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9085;"	d
RADIO_INTENCLR_PHYEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9084;"	d
RADIO_INTENCLR_RATEBOOST_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9116;"	d
RADIO_INTENCLR_RATEBOOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9114;"	d
RADIO_INTENCLR_RATEBOOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9115;"	d
RADIO_INTENCLR_RATEBOOST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9113;"	d
RADIO_INTENCLR_RATEBOOST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9112;"	d
RADIO_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4349;"	d
RADIO_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6200;"	d
RADIO_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9235;"	d
RADIO_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8689;"	d
RADIO_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4347;"	d
RADIO_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6198;"	d
RADIO_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9233;"	d
RADIO_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8687;"	d
RADIO_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4348;"	d
RADIO_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6199;"	d
RADIO_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9234;"	d
RADIO_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8688;"	d
RADIO_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4346;"	d
RADIO_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6197;"	d
RADIO_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9232;"	d
RADIO_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8686;"	d
RADIO_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4345;"	d
RADIO_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6196;"	d
RADIO_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9231;"	d
RADIO_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8685;"	d
RADIO_INTENCLR_RSSIEND_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4300;"	d
RADIO_INTENCLR_RSSIEND_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6151;"	d
RADIO_INTENCLR_RSSIEND_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9186;"	d
RADIO_INTENCLR_RSSIEND_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8640;"	d
RADIO_INTENCLR_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4298;"	d
RADIO_INTENCLR_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6149;"	d
RADIO_INTENCLR_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9184;"	d
RADIO_INTENCLR_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8638;"	d
RADIO_INTENCLR_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4299;"	d
RADIO_INTENCLR_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6150;"	d
RADIO_INTENCLR_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9185;"	d
RADIO_INTENCLR_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8639;"	d
RADIO_INTENCLR_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4297;"	d
RADIO_INTENCLR_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6148;"	d
RADIO_INTENCLR_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9183;"	d
RADIO_INTENCLR_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8637;"	d
RADIO_INTENCLR_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4296;"	d
RADIO_INTENCLR_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6147;"	d
RADIO_INTENCLR_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9182;"	d
RADIO_INTENCLR_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8636;"	d
RADIO_INTENCLR_RXREADY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9102;"	d
RADIO_INTENCLR_RXREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9100;"	d
RADIO_INTENCLR_RXREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9101;"	d
RADIO_INTENCLR_RXREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9099;"	d
RADIO_INTENCLR_RXREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9098;"	d
RADIO_INTENCLR_TXREADY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9109;"	d
RADIO_INTENCLR_TXREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9107;"	d
RADIO_INTENCLR_TXREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9108;"	d
RADIO_INTENCLR_TXREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9106;"	d
RADIO_INTENCLR_TXREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9105;"	d
RADIO_INTENSET_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4274;"	d
RADIO_INTENSET_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6111;"	d
RADIO_INTENSET_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9069;"	d
RADIO_INTENSET_ADDRESS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8600;"	d
RADIO_INTENSET_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4275;"	d
RADIO_INTENSET_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6112;"	d
RADIO_INTENSET_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9070;"	d
RADIO_INTENSET_ADDRESS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8601;"	d
RADIO_INTENSET_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4273;"	d
RADIO_INTENSET_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6110;"	d
RADIO_INTENSET_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9068;"	d
RADIO_INTENSET_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8599;"	d
RADIO_INTENSET_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4272;"	d
RADIO_INTENSET_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6109;"	d
RADIO_INTENSET_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9067;"	d
RADIO_INTENSET_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8598;"	d
RADIO_INTENSET_ADDRESS_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4276;"	d
RADIO_INTENSET_ADDRESS_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6113;"	d
RADIO_INTENSET_ADDRESS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9071;"	d
RADIO_INTENSET_ADDRESS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8602;"	d
RADIO_INTENSET_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4225;"	d
RADIO_INTENSET_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6062;"	d
RADIO_INTENSET_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9020;"	d
RADIO_INTENSET_BCMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8551;"	d
RADIO_INTENSET_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4226;"	d
RADIO_INTENSET_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6063;"	d
RADIO_INTENSET_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9021;"	d
RADIO_INTENSET_BCMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8552;"	d
RADIO_INTENSET_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4224;"	d
RADIO_INTENSET_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6061;"	d
RADIO_INTENSET_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9019;"	d
RADIO_INTENSET_BCMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8550;"	d
RADIO_INTENSET_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4223;"	d
RADIO_INTENSET_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6060;"	d
RADIO_INTENSET_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9018;"	d
RADIO_INTENSET_BCMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8549;"	d
RADIO_INTENSET_BCMATCH_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4227;"	d
RADIO_INTENSET_BCMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6064;"	d
RADIO_INTENSET_BCMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9022;"	d
RADIO_INTENSET_BCMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8553;"	d
RADIO_INTENSET_CCABUSY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8971;"	d
RADIO_INTENSET_CCABUSY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8972;"	d
RADIO_INTENSET_CCABUSY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8970;"	d
RADIO_INTENSET_CCABUSY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8969;"	d
RADIO_INTENSET_CCABUSY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8973;"	d
RADIO_INTENSET_CCAIDLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8978;"	d
RADIO_INTENSET_CCAIDLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8979;"	d
RADIO_INTENSET_CCAIDLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8977;"	d
RADIO_INTENSET_CCAIDLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8976;"	d
RADIO_INTENSET_CCAIDLE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8980;"	d
RADIO_INTENSET_CCASTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8964;"	d
RADIO_INTENSET_CCASTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8965;"	d
RADIO_INTENSET_CCASTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8963;"	d
RADIO_INTENSET_CCASTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8962;"	d
RADIO_INTENSET_CCASTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8966;"	d
RADIO_INTENSET_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6048;"	d
RADIO_INTENSET_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9006;"	d
RADIO_INTENSET_CRCERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8537;"	d
RADIO_INTENSET_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6049;"	d
RADIO_INTENSET_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9007;"	d
RADIO_INTENSET_CRCERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8538;"	d
RADIO_INTENSET_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6047;"	d
RADIO_INTENSET_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9005;"	d
RADIO_INTENSET_CRCERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8536;"	d
RADIO_INTENSET_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6046;"	d
RADIO_INTENSET_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9004;"	d
RADIO_INTENSET_CRCERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8535;"	d
RADIO_INTENSET_CRCERROR_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6050;"	d
RADIO_INTENSET_CRCERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9008;"	d
RADIO_INTENSET_CRCERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8539;"	d
RADIO_INTENSET_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6055;"	d
RADIO_INTENSET_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9013;"	d
RADIO_INTENSET_CRCOK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8544;"	d
RADIO_INTENSET_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6056;"	d
RADIO_INTENSET_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9014;"	d
RADIO_INTENSET_CRCOK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8545;"	d
RADIO_INTENSET_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6054;"	d
RADIO_INTENSET_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9012;"	d
RADIO_INTENSET_CRCOK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8543;"	d
RADIO_INTENSET_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6053;"	d
RADIO_INTENSET_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9011;"	d
RADIO_INTENSET_CRCOK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8542;"	d
RADIO_INTENSET_CRCOK_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6057;"	d
RADIO_INTENSET_CRCOK_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9015;"	d
RADIO_INTENSET_CRCOK_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8546;"	d
RADIO_INTENSET_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4246;"	d
RADIO_INTENSET_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6083;"	d
RADIO_INTENSET_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9041;"	d
RADIO_INTENSET_DEVMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8572;"	d
RADIO_INTENSET_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4247;"	d
RADIO_INTENSET_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6084;"	d
RADIO_INTENSET_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9042;"	d
RADIO_INTENSET_DEVMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8573;"	d
RADIO_INTENSET_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4245;"	d
RADIO_INTENSET_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6082;"	d
RADIO_INTENSET_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9040;"	d
RADIO_INTENSET_DEVMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8571;"	d
RADIO_INTENSET_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4244;"	d
RADIO_INTENSET_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6081;"	d
RADIO_INTENSET_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9039;"	d
RADIO_INTENSET_DEVMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8570;"	d
RADIO_INTENSET_DEVMATCH_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4248;"	d
RADIO_INTENSET_DEVMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6085;"	d
RADIO_INTENSET_DEVMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9043;"	d
RADIO_INTENSET_DEVMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8574;"	d
RADIO_INTENSET_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4239;"	d
RADIO_INTENSET_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6076;"	d
RADIO_INTENSET_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9034;"	d
RADIO_INTENSET_DEVMISS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8565;"	d
RADIO_INTENSET_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4240;"	d
RADIO_INTENSET_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6077;"	d
RADIO_INTENSET_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9035;"	d
RADIO_INTENSET_DEVMISS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8566;"	d
RADIO_INTENSET_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4238;"	d
RADIO_INTENSET_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6075;"	d
RADIO_INTENSET_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9033;"	d
RADIO_INTENSET_DEVMISS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8564;"	d
RADIO_INTENSET_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4237;"	d
RADIO_INTENSET_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6074;"	d
RADIO_INTENSET_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9032;"	d
RADIO_INTENSET_DEVMISS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8563;"	d
RADIO_INTENSET_DEVMISS_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4241;"	d
RADIO_INTENSET_DEVMISS_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6078;"	d
RADIO_INTENSET_DEVMISS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9036;"	d
RADIO_INTENSET_DEVMISS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8567;"	d
RADIO_INTENSET_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4253;"	d
RADIO_INTENSET_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6090;"	d
RADIO_INTENSET_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9048;"	d
RADIO_INTENSET_DISABLED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8579;"	d
RADIO_INTENSET_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4254;"	d
RADIO_INTENSET_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6091;"	d
RADIO_INTENSET_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9049;"	d
RADIO_INTENSET_DISABLED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8580;"	d
RADIO_INTENSET_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4252;"	d
RADIO_INTENSET_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6089;"	d
RADIO_INTENSET_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9047;"	d
RADIO_INTENSET_DISABLED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8578;"	d
RADIO_INTENSET_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4251;"	d
RADIO_INTENSET_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6088;"	d
RADIO_INTENSET_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9046;"	d
RADIO_INTENSET_DISABLED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8577;"	d
RADIO_INTENSET_DISABLED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4255;"	d
RADIO_INTENSET_DISABLED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6092;"	d
RADIO_INTENSET_DISABLED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9050;"	d
RADIO_INTENSET_DISABLED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8581;"	d
RADIO_INTENSET_EDEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8992;"	d
RADIO_INTENSET_EDEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8993;"	d
RADIO_INTENSET_EDEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8991;"	d
RADIO_INTENSET_EDEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8990;"	d
RADIO_INTENSET_EDEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8994;"	d
RADIO_INTENSET_EDSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8985;"	d
RADIO_INTENSET_EDSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8986;"	d
RADIO_INTENSET_EDSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8984;"	d
RADIO_INTENSET_EDSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8983;"	d
RADIO_INTENSET_EDSTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8987;"	d
RADIO_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4260;"	d
RADIO_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6097;"	d
RADIO_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9055;"	d
RADIO_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8586;"	d
RADIO_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4261;"	d
RADIO_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6098;"	d
RADIO_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9056;"	d
RADIO_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8587;"	d
RADIO_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4259;"	d
RADIO_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6096;"	d
RADIO_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9054;"	d
RADIO_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8585;"	d
RADIO_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4258;"	d
RADIO_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6095;"	d
RADIO_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9053;"	d
RADIO_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8584;"	d
RADIO_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4262;"	d
RADIO_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6099;"	d
RADIO_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9057;"	d
RADIO_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8588;"	d
RADIO_INTENSET_FRAMESTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8999;"	d
RADIO_INTENSET_FRAMESTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9000;"	d
RADIO_INTENSET_FRAMESTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8998;"	d
RADIO_INTENSET_FRAMESTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8997;"	d
RADIO_INTENSET_FRAMESTART_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9001;"	d
RADIO_INTENSET_MHRMATCH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8936;"	d
RADIO_INTENSET_MHRMATCH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8937;"	d
RADIO_INTENSET_MHRMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8935;"	d
RADIO_INTENSET_MHRMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8934;"	d
RADIO_INTENSET_MHRMATCH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8938;"	d
RADIO_INTENSET_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4267;"	d
RADIO_INTENSET_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6104;"	d
RADIO_INTENSET_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9062;"	d
RADIO_INTENSET_PAYLOAD_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8593;"	d
RADIO_INTENSET_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4268;"	d
RADIO_INTENSET_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6105;"	d
RADIO_INTENSET_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9063;"	d
RADIO_INTENSET_PAYLOAD_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8594;"	d
RADIO_INTENSET_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4266;"	d
RADIO_INTENSET_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6103;"	d
RADIO_INTENSET_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9061;"	d
RADIO_INTENSET_PAYLOAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8592;"	d
RADIO_INTENSET_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4265;"	d
RADIO_INTENSET_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6102;"	d
RADIO_INTENSET_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9060;"	d
RADIO_INTENSET_PAYLOAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8591;"	d
RADIO_INTENSET_PAYLOAD_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4269;"	d
RADIO_INTENSET_PAYLOAD_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6106;"	d
RADIO_INTENSET_PAYLOAD_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9064;"	d
RADIO_INTENSET_PAYLOAD_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8595;"	d
RADIO_INTENSET_PHYEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8929;"	d
RADIO_INTENSET_PHYEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8930;"	d
RADIO_INTENSET_PHYEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8928;"	d
RADIO_INTENSET_PHYEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8927;"	d
RADIO_INTENSET_PHYEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8931;"	d
RADIO_INTENSET_RATEBOOST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8957;"	d
RADIO_INTENSET_RATEBOOST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8958;"	d
RADIO_INTENSET_RATEBOOST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8956;"	d
RADIO_INTENSET_RATEBOOST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8955;"	d
RADIO_INTENSET_RATEBOOST_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8959;"	d
RADIO_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4281;"	d
RADIO_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6118;"	d
RADIO_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9076;"	d
RADIO_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8607;"	d
RADIO_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4282;"	d
RADIO_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6119;"	d
RADIO_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9077;"	d
RADIO_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8608;"	d
RADIO_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4280;"	d
RADIO_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6117;"	d
RADIO_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9075;"	d
RADIO_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8606;"	d
RADIO_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4279;"	d
RADIO_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6116;"	d
RADIO_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9074;"	d
RADIO_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8605;"	d
RADIO_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4283;"	d
RADIO_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6120;"	d
RADIO_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9078;"	d
RADIO_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8609;"	d
RADIO_INTENSET_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4232;"	d
RADIO_INTENSET_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6069;"	d
RADIO_INTENSET_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9027;"	d
RADIO_INTENSET_RSSIEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8558;"	d
RADIO_INTENSET_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4233;"	d
RADIO_INTENSET_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6070;"	d
RADIO_INTENSET_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9028;"	d
RADIO_INTENSET_RSSIEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8559;"	d
RADIO_INTENSET_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4231;"	d
RADIO_INTENSET_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6068;"	d
RADIO_INTENSET_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9026;"	d
RADIO_INTENSET_RSSIEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8557;"	d
RADIO_INTENSET_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4230;"	d
RADIO_INTENSET_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6067;"	d
RADIO_INTENSET_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9025;"	d
RADIO_INTENSET_RSSIEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8556;"	d
RADIO_INTENSET_RSSIEND_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4234;"	d
RADIO_INTENSET_RSSIEND_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6071;"	d
RADIO_INTENSET_RSSIEND_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9029;"	d
RADIO_INTENSET_RSSIEND_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8560;"	d
RADIO_INTENSET_RXREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8943;"	d
RADIO_INTENSET_RXREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8944;"	d
RADIO_INTENSET_RXREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8942;"	d
RADIO_INTENSET_RXREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8941;"	d
RADIO_INTENSET_RXREADY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8945;"	d
RADIO_INTENSET_TXREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8950;"	d
RADIO_INTENSET_TXREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8951;"	d
RADIO_INTENSET_TXREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8949;"	d
RADIO_INTENSET_TXREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8948;"	d
RADIO_INTENSET_TXREADY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8952;"	d
RADIO_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^RADIO_IRQHandler$/;"	l
RADIO_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^RADIO_IRQHandler$/;"	l
RADIO_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^RADIO_IRQHandler$/;"	l
RADIO_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^RADIO_IRQHandler:$/;"	l
RADIO_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  RADIO_IRQn                    =   1,              \/*!<   1  RADIO                                                            *\/$/;"	e	enum:__anon191
RADIO_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  RADIO_IRQn                    =   1,              \/*!<   1  RADIO                                                            *\/$/;"	e	enum:__anon223
RADIO_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  RADIO_IRQn                    =   1,              \/*!<   1  RADIO                                                            *\/$/;"	e	enum:__anon307
RADIO_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  RADIO_IRQn                    =   1,              \/*!<   1  RADIO                                                            *\/$/;"	e	enum:__anon368
RADIO_MODECNF0_DTX_B0	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6623;"	d
RADIO_MODECNF0_DTX_B0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9698;"	d
RADIO_MODECNF0_DTX_B0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9113;"	d
RADIO_MODECNF0_DTX_B1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6622;"	d
RADIO_MODECNF0_DTX_B1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9697;"	d
RADIO_MODECNF0_DTX_B1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9112;"	d
RADIO_MODECNF0_DTX_Center	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6624;"	d
RADIO_MODECNF0_DTX_Center	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9699;"	d
RADIO_MODECNF0_DTX_Center	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9114;"	d
RADIO_MODECNF0_DTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6621;"	d
RADIO_MODECNF0_DTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9696;"	d
RADIO_MODECNF0_DTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9111;"	d
RADIO_MODECNF0_DTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6620;"	d
RADIO_MODECNF0_DTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9695;"	d
RADIO_MODECNF0_DTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9110;"	d
RADIO_MODECNF0_RU_Default	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6629;"	d
RADIO_MODECNF0_RU_Default	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9704;"	d
RADIO_MODECNF0_RU_Default	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9119;"	d
RADIO_MODECNF0_RU_Fast	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6630;"	d
RADIO_MODECNF0_RU_Fast	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9705;"	d
RADIO_MODECNF0_RU_Fast	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9120;"	d
RADIO_MODECNF0_RU_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6628;"	d
RADIO_MODECNF0_RU_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9703;"	d
RADIO_MODECNF0_RU_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9118;"	d
RADIO_MODECNF0_RU_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6627;"	d
RADIO_MODECNF0_RU_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9702;"	d
RADIO_MODECNF0_RU_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9117;"	d
RADIO_MODE_MODE_Ble_1Mbit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4412;"	d
RADIO_MODE_MODE_Ble_1Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6277;"	d
RADIO_MODE_MODE_Ble_1Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9332;"	d
RADIO_MODE_MODE_Ble_1Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8767;"	d
RADIO_MODE_MODE_Ble_2Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6278;"	d
RADIO_MODE_MODE_Ble_2Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9333;"	d
RADIO_MODE_MODE_Ble_2Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8768;"	d
RADIO_MODE_MODE_Ble_LR125Kbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9334;"	d
RADIO_MODE_MODE_Ble_LR500Kbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9335;"	d
RADIO_MODE_MODE_Ieee802154_250Kbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9336;"	d
RADIO_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4408;"	d
RADIO_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6274;"	d
RADIO_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9329;"	d
RADIO_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8763;"	d
RADIO_MODE_MODE_Nrf_1Mbit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4409;"	d
RADIO_MODE_MODE_Nrf_1Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6275;"	d
RADIO_MODE_MODE_Nrf_1Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9330;"	d
RADIO_MODE_MODE_Nrf_1Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8764;"	d
RADIO_MODE_MODE_Nrf_250Kbit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4411;"	d
RADIO_MODE_MODE_Nrf_250Kbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8766;"	d
RADIO_MODE_MODE_Nrf_2Mbit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4410;"	d
RADIO_MODE_MODE_Nrf_2Mbit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6276;"	d
RADIO_MODE_MODE_Nrf_2Mbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9331;"	d
RADIO_MODE_MODE_Nrf_2Mbit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8765;"	d
RADIO_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4407;"	d
RADIO_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6273;"	d
RADIO_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9328;"	d
RADIO_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8762;"	d
RADIO_OVERRIDE0_OVERRIDE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4730;"	d
RADIO_OVERRIDE0_OVERRIDE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4729;"	d
RADIO_OVERRIDE1_OVERRIDE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4737;"	d
RADIO_OVERRIDE1_OVERRIDE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4736;"	d
RADIO_OVERRIDE2_OVERRIDE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4744;"	d
RADIO_OVERRIDE2_OVERRIDE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4743;"	d
RADIO_OVERRIDE3_OVERRIDE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4751;"	d
RADIO_OVERRIDE3_OVERRIDE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4750;"	d
RADIO_OVERRIDE4_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4759;"	d
RADIO_OVERRIDE4_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4760;"	d
RADIO_OVERRIDE4_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4758;"	d
RADIO_OVERRIDE4_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4757;"	d
RADIO_OVERRIDE4_OVERRIDE4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4764;"	d
RADIO_OVERRIDE4_OVERRIDE4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4763;"	d
RADIO_PACKETPTR_PACKETPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6237;"	d
RADIO_PACKETPTR_PACKETPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9287;"	d
RADIO_PACKETPTR_PACKETPTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8726;"	d
RADIO_PACKETPTR_PACKETPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6236;"	d
RADIO_PACKETPTR_PACKETPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9286;"	d
RADIO_PACKETPTR_PACKETPTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8725;"	d
RADIO_PCNF0_CILEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9361;"	d
RADIO_PCNF0_CILEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9360;"	d
RADIO_PCNF0_CRCINC_Exclude	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9348;"	d
RADIO_PCNF0_CRCINC_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9349;"	d
RADIO_PCNF0_CRCINC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9347;"	d
RADIO_PCNF0_CRCINC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9346;"	d
RADIO_PCNF0_LFLEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4427;"	d
RADIO_PCNF0_LFLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6305;"	d
RADIO_PCNF0_LFLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9379;"	d
RADIO_PCNF0_LFLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8795;"	d
RADIO_PCNF0_LFLEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4426;"	d
RADIO_PCNF0_LFLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6304;"	d
RADIO_PCNF0_LFLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9378;"	d
RADIO_PCNF0_LFLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8794;"	d
RADIO_PCNF0_PLEN_16bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6287;"	d
RADIO_PCNF0_PLEN_16bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9355;"	d
RADIO_PCNF0_PLEN_16bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8777;"	d
RADIO_PCNF0_PLEN_32bitZero	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9356;"	d
RADIO_PCNF0_PLEN_8bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6286;"	d
RADIO_PCNF0_PLEN_8bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9354;"	d
RADIO_PCNF0_PLEN_8bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8776;"	d
RADIO_PCNF0_PLEN_LongRange	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9357;"	d
RADIO_PCNF0_PLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6285;"	d
RADIO_PCNF0_PLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9353;"	d
RADIO_PCNF0_PLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8775;"	d
RADIO_PCNF0_PLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6284;"	d
RADIO_PCNF0_PLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9352;"	d
RADIO_PCNF0_PLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8774;"	d
RADIO_PCNF0_S0LEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4423;"	d
RADIO_PCNF0_S0LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6301;"	d
RADIO_PCNF0_S0LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9375;"	d
RADIO_PCNF0_S0LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8791;"	d
RADIO_PCNF0_S0LEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4422;"	d
RADIO_PCNF0_S0LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6300;"	d
RADIO_PCNF0_S0LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9374;"	d
RADIO_PCNF0_S0LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8790;"	d
RADIO_PCNF0_S1INCL_Automatic	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6292;"	d
RADIO_PCNF0_S1INCL_Automatic	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9366;"	d
RADIO_PCNF0_S1INCL_Automatic	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8782;"	d
RADIO_PCNF0_S1INCL_Include	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6293;"	d
RADIO_PCNF0_S1INCL_Include	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9367;"	d
RADIO_PCNF0_S1INCL_Include	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8783;"	d
RADIO_PCNF0_S1INCL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6291;"	d
RADIO_PCNF0_S1INCL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9365;"	d
RADIO_PCNF0_S1INCL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8781;"	d
RADIO_PCNF0_S1INCL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6290;"	d
RADIO_PCNF0_S1INCL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9364;"	d
RADIO_PCNF0_S1INCL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8780;"	d
RADIO_PCNF0_S1LEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4419;"	d
RADIO_PCNF0_S1LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6297;"	d
RADIO_PCNF0_S1LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9371;"	d
RADIO_PCNF0_S1LEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8787;"	d
RADIO_PCNF0_S1LEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4418;"	d
RADIO_PCNF0_S1LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6296;"	d
RADIO_PCNF0_S1LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9370;"	d
RADIO_PCNF0_S1LEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8786;"	d
RADIO_PCNF0_TERMLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9343;"	d
RADIO_PCNF0_TERMLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9342;"	d
RADIO_PCNF1_BALEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4446;"	d
RADIO_PCNF1_BALEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6324;"	d
RADIO_PCNF1_BALEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9398;"	d
RADIO_PCNF1_BALEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8814;"	d
RADIO_PCNF1_BALEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4445;"	d
RADIO_PCNF1_BALEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6323;"	d
RADIO_PCNF1_BALEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9397;"	d
RADIO_PCNF1_BALEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8813;"	d
RADIO_PCNF1_ENDIAN_Big	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4442;"	d
RADIO_PCNF1_ENDIAN_Big	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6320;"	d
RADIO_PCNF1_ENDIAN_Big	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9394;"	d
RADIO_PCNF1_ENDIAN_Big	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8810;"	d
RADIO_PCNF1_ENDIAN_Little	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4441;"	d
RADIO_PCNF1_ENDIAN_Little	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6319;"	d
RADIO_PCNF1_ENDIAN_Little	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9393;"	d
RADIO_PCNF1_ENDIAN_Little	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8809;"	d
RADIO_PCNF1_ENDIAN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4440;"	d
RADIO_PCNF1_ENDIAN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6318;"	d
RADIO_PCNF1_ENDIAN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9392;"	d
RADIO_PCNF1_ENDIAN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8808;"	d
RADIO_PCNF1_ENDIAN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4439;"	d
RADIO_PCNF1_ENDIAN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6317;"	d
RADIO_PCNF1_ENDIAN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9391;"	d
RADIO_PCNF1_ENDIAN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8807;"	d
RADIO_PCNF1_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4454;"	d
RADIO_PCNF1_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6332;"	d
RADIO_PCNF1_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9406;"	d
RADIO_PCNF1_MAXLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8822;"	d
RADIO_PCNF1_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4453;"	d
RADIO_PCNF1_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6331;"	d
RADIO_PCNF1_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9405;"	d
RADIO_PCNF1_MAXLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8821;"	d
RADIO_PCNF1_STATLEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4450;"	d
RADIO_PCNF1_STATLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6328;"	d
RADIO_PCNF1_STATLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9402;"	d
RADIO_PCNF1_STATLEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8818;"	d
RADIO_PCNF1_STATLEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4449;"	d
RADIO_PCNF1_STATLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6327;"	d
RADIO_PCNF1_STATLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9401;"	d
RADIO_PCNF1_STATLEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8817;"	d
RADIO_PCNF1_WHITEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4435;"	d
RADIO_PCNF1_WHITEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6313;"	d
RADIO_PCNF1_WHITEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9387;"	d
RADIO_PCNF1_WHITEEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8803;"	d
RADIO_PCNF1_WHITEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4436;"	d
RADIO_PCNF1_WHITEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6314;"	d
RADIO_PCNF1_WHITEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9388;"	d
RADIO_PCNF1_WHITEEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8804;"	d
RADIO_PCNF1_WHITEEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4434;"	d
RADIO_PCNF1_WHITEEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6312;"	d
RADIO_PCNF1_WHITEEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9386;"	d
RADIO_PCNF1_WHITEEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8802;"	d
RADIO_PCNF1_WHITEEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4433;"	d
RADIO_PCNF1_WHITEEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6311;"	d
RADIO_PCNF1_WHITEEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9385;"	d
RADIO_PCNF1_WHITEEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8801;"	d
RADIO_PDUSTAT_CISTAT_LR125kbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9273;"	d
RADIO_PDUSTAT_CISTAT_LR500kbit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9274;"	d
RADIO_PDUSTAT_CISTAT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9272;"	d
RADIO_PDUSTAT_CISTAT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9271;"	d
RADIO_PDUSTAT_PDUSTAT_GreaterThan	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9280;"	d
RADIO_PDUSTAT_PDUSTAT_LessThan	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9279;"	d
RADIO_PDUSTAT_PDUSTAT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9278;"	d
RADIO_PDUSTAT_PDUSTAT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9277;"	d
RADIO_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4772;"	d
RADIO_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6638;"	d
RADIO_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9758;"	d
RADIO_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9128;"	d
RADIO_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4773;"	d
RADIO_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6639;"	d
RADIO_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9759;"	d
RADIO_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9129;"	d
RADIO_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4771;"	d
RADIO_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6637;"	d
RADIO_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9757;"	d
RADIO_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9127;"	d
RADIO_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4770;"	d
RADIO_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6636;"	d
RADIO_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9756;"	d
RADIO_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9126;"	d
RADIO_PREFIX0_AP0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4473;"	d
RADIO_PREFIX0_AP0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6365;"	d
RADIO_PREFIX0_AP0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9439;"	d
RADIO_PREFIX0_AP0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8855;"	d
RADIO_PREFIX0_AP0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4472;"	d
RADIO_PREFIX0_AP0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6364;"	d
RADIO_PREFIX0_AP0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9438;"	d
RADIO_PREFIX0_AP0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8854;"	d
RADIO_PREFIX0_AP1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4469;"	d
RADIO_PREFIX0_AP1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6361;"	d
RADIO_PREFIX0_AP1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9435;"	d
RADIO_PREFIX0_AP1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8851;"	d
RADIO_PREFIX0_AP1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4468;"	d
RADIO_PREFIX0_AP1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6360;"	d
RADIO_PREFIX0_AP1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9434;"	d
RADIO_PREFIX0_AP1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8850;"	d
RADIO_PREFIX0_AP2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4465;"	d
RADIO_PREFIX0_AP2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6357;"	d
RADIO_PREFIX0_AP2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9431;"	d
RADIO_PREFIX0_AP2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8847;"	d
RADIO_PREFIX0_AP2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4464;"	d
RADIO_PREFIX0_AP2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6356;"	d
RADIO_PREFIX0_AP2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9430;"	d
RADIO_PREFIX0_AP2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8846;"	d
RADIO_PREFIX0_AP3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4461;"	d
RADIO_PREFIX0_AP3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6353;"	d
RADIO_PREFIX0_AP3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9427;"	d
RADIO_PREFIX0_AP3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8843;"	d
RADIO_PREFIX0_AP3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4460;"	d
RADIO_PREFIX0_AP3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6352;"	d
RADIO_PREFIX0_AP3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9426;"	d
RADIO_PREFIX0_AP3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8842;"	d
RADIO_PREFIX1_AP4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4492;"	d
RADIO_PREFIX1_AP4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6384;"	d
RADIO_PREFIX1_AP4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9458;"	d
RADIO_PREFIX1_AP4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8874;"	d
RADIO_PREFIX1_AP4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4491;"	d
RADIO_PREFIX1_AP4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6383;"	d
RADIO_PREFIX1_AP4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9457;"	d
RADIO_PREFIX1_AP4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8873;"	d
RADIO_PREFIX1_AP5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4488;"	d
RADIO_PREFIX1_AP5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6380;"	d
RADIO_PREFIX1_AP5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9454;"	d
RADIO_PREFIX1_AP5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8870;"	d
RADIO_PREFIX1_AP5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4487;"	d
RADIO_PREFIX1_AP5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6379;"	d
RADIO_PREFIX1_AP5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9453;"	d
RADIO_PREFIX1_AP5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8869;"	d
RADIO_PREFIX1_AP6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4484;"	d
RADIO_PREFIX1_AP6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6376;"	d
RADIO_PREFIX1_AP6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9450;"	d
RADIO_PREFIX1_AP6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8866;"	d
RADIO_PREFIX1_AP6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4483;"	d
RADIO_PREFIX1_AP6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6375;"	d
RADIO_PREFIX1_AP6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9449;"	d
RADIO_PREFIX1_AP6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8865;"	d
RADIO_PREFIX1_AP7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4480;"	d
RADIO_PREFIX1_AP7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6372;"	d
RADIO_PREFIX1_AP7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9446;"	d
RADIO_PREFIX1_AP7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8862;"	d
RADIO_PREFIX1_AP7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4479;"	d
RADIO_PREFIX1_AP7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6371;"	d
RADIO_PREFIX1_AP7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9445;"	d
RADIO_PREFIX1_AP7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8861;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	60;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	60;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	60;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	60;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	60;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	65;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	73;"	d
RADIO_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	75;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4610;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6487;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9562;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8977;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4609;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6486;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9561;"	d
RADIO_RSSISAMPLE_RSSISAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8976;"	d
RADIO_RXADDRESSES_ADDR0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4549;"	d
RADIO_RXADDRESSES_ADDR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6441;"	d
RADIO_RXADDRESSES_ADDR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9515;"	d
RADIO_RXADDRESSES_ADDR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8931;"	d
RADIO_RXADDRESSES_ADDR0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4550;"	d
RADIO_RXADDRESSES_ADDR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6442;"	d
RADIO_RXADDRESSES_ADDR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9516;"	d
RADIO_RXADDRESSES_ADDR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8932;"	d
RADIO_RXADDRESSES_ADDR0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4548;"	d
RADIO_RXADDRESSES_ADDR0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6440;"	d
RADIO_RXADDRESSES_ADDR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9514;"	d
RADIO_RXADDRESSES_ADDR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8930;"	d
RADIO_RXADDRESSES_ADDR0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4547;"	d
RADIO_RXADDRESSES_ADDR0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6439;"	d
RADIO_RXADDRESSES_ADDR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9513;"	d
RADIO_RXADDRESSES_ADDR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8929;"	d
RADIO_RXADDRESSES_ADDR1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4543;"	d
RADIO_RXADDRESSES_ADDR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6435;"	d
RADIO_RXADDRESSES_ADDR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9509;"	d
RADIO_RXADDRESSES_ADDR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8925;"	d
RADIO_RXADDRESSES_ADDR1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4544;"	d
RADIO_RXADDRESSES_ADDR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6436;"	d
RADIO_RXADDRESSES_ADDR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9510;"	d
RADIO_RXADDRESSES_ADDR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8926;"	d
RADIO_RXADDRESSES_ADDR1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4542;"	d
RADIO_RXADDRESSES_ADDR1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6434;"	d
RADIO_RXADDRESSES_ADDR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9508;"	d
RADIO_RXADDRESSES_ADDR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8924;"	d
RADIO_RXADDRESSES_ADDR1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4541;"	d
RADIO_RXADDRESSES_ADDR1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6433;"	d
RADIO_RXADDRESSES_ADDR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9507;"	d
RADIO_RXADDRESSES_ADDR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8923;"	d
RADIO_RXADDRESSES_ADDR2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4537;"	d
RADIO_RXADDRESSES_ADDR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6429;"	d
RADIO_RXADDRESSES_ADDR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9503;"	d
RADIO_RXADDRESSES_ADDR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8919;"	d
RADIO_RXADDRESSES_ADDR2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4538;"	d
RADIO_RXADDRESSES_ADDR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6430;"	d
RADIO_RXADDRESSES_ADDR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9504;"	d
RADIO_RXADDRESSES_ADDR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8920;"	d
RADIO_RXADDRESSES_ADDR2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4536;"	d
RADIO_RXADDRESSES_ADDR2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6428;"	d
RADIO_RXADDRESSES_ADDR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9502;"	d
RADIO_RXADDRESSES_ADDR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8918;"	d
RADIO_RXADDRESSES_ADDR2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4535;"	d
RADIO_RXADDRESSES_ADDR2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6427;"	d
RADIO_RXADDRESSES_ADDR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9501;"	d
RADIO_RXADDRESSES_ADDR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8917;"	d
RADIO_RXADDRESSES_ADDR3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4531;"	d
RADIO_RXADDRESSES_ADDR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6423;"	d
RADIO_RXADDRESSES_ADDR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9497;"	d
RADIO_RXADDRESSES_ADDR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8913;"	d
RADIO_RXADDRESSES_ADDR3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4532;"	d
RADIO_RXADDRESSES_ADDR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6424;"	d
RADIO_RXADDRESSES_ADDR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9498;"	d
RADIO_RXADDRESSES_ADDR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8914;"	d
RADIO_RXADDRESSES_ADDR3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4530;"	d
RADIO_RXADDRESSES_ADDR3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6422;"	d
RADIO_RXADDRESSES_ADDR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9496;"	d
RADIO_RXADDRESSES_ADDR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8912;"	d
RADIO_RXADDRESSES_ADDR3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4529;"	d
RADIO_RXADDRESSES_ADDR3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6421;"	d
RADIO_RXADDRESSES_ADDR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9495;"	d
RADIO_RXADDRESSES_ADDR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8911;"	d
RADIO_RXADDRESSES_ADDR4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4525;"	d
RADIO_RXADDRESSES_ADDR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6417;"	d
RADIO_RXADDRESSES_ADDR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9491;"	d
RADIO_RXADDRESSES_ADDR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8907;"	d
RADIO_RXADDRESSES_ADDR4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4526;"	d
RADIO_RXADDRESSES_ADDR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6418;"	d
RADIO_RXADDRESSES_ADDR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9492;"	d
RADIO_RXADDRESSES_ADDR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8908;"	d
RADIO_RXADDRESSES_ADDR4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4524;"	d
RADIO_RXADDRESSES_ADDR4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6416;"	d
RADIO_RXADDRESSES_ADDR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9490;"	d
RADIO_RXADDRESSES_ADDR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8906;"	d
RADIO_RXADDRESSES_ADDR4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4523;"	d
RADIO_RXADDRESSES_ADDR4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6415;"	d
RADIO_RXADDRESSES_ADDR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9489;"	d
RADIO_RXADDRESSES_ADDR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8905;"	d
RADIO_RXADDRESSES_ADDR5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4519;"	d
RADIO_RXADDRESSES_ADDR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6411;"	d
RADIO_RXADDRESSES_ADDR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9485;"	d
RADIO_RXADDRESSES_ADDR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8901;"	d
RADIO_RXADDRESSES_ADDR5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4520;"	d
RADIO_RXADDRESSES_ADDR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6412;"	d
RADIO_RXADDRESSES_ADDR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9486;"	d
RADIO_RXADDRESSES_ADDR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8902;"	d
RADIO_RXADDRESSES_ADDR5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4518;"	d
RADIO_RXADDRESSES_ADDR5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6410;"	d
RADIO_RXADDRESSES_ADDR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9484;"	d
RADIO_RXADDRESSES_ADDR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8900;"	d
RADIO_RXADDRESSES_ADDR5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4517;"	d
RADIO_RXADDRESSES_ADDR5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6409;"	d
RADIO_RXADDRESSES_ADDR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9483;"	d
RADIO_RXADDRESSES_ADDR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8899;"	d
RADIO_RXADDRESSES_ADDR6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4513;"	d
RADIO_RXADDRESSES_ADDR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6405;"	d
RADIO_RXADDRESSES_ADDR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9479;"	d
RADIO_RXADDRESSES_ADDR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8895;"	d
RADIO_RXADDRESSES_ADDR6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4514;"	d
RADIO_RXADDRESSES_ADDR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6406;"	d
RADIO_RXADDRESSES_ADDR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9480;"	d
RADIO_RXADDRESSES_ADDR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8896;"	d
RADIO_RXADDRESSES_ADDR6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4512;"	d
RADIO_RXADDRESSES_ADDR6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6404;"	d
RADIO_RXADDRESSES_ADDR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9478;"	d
RADIO_RXADDRESSES_ADDR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8894;"	d
RADIO_RXADDRESSES_ADDR6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4511;"	d
RADIO_RXADDRESSES_ADDR6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6403;"	d
RADIO_RXADDRESSES_ADDR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9477;"	d
RADIO_RXADDRESSES_ADDR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8893;"	d
RADIO_RXADDRESSES_ADDR7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4507;"	d
RADIO_RXADDRESSES_ADDR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6399;"	d
RADIO_RXADDRESSES_ADDR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9473;"	d
RADIO_RXADDRESSES_ADDR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8889;"	d
RADIO_RXADDRESSES_ADDR7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4508;"	d
RADIO_RXADDRESSES_ADDR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6400;"	d
RADIO_RXADDRESSES_ADDR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9474;"	d
RADIO_RXADDRESSES_ADDR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8890;"	d
RADIO_RXADDRESSES_ADDR7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4506;"	d
RADIO_RXADDRESSES_ADDR7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6398;"	d
RADIO_RXADDRESSES_ADDR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9472;"	d
RADIO_RXADDRESSES_ADDR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8888;"	d
RADIO_RXADDRESSES_ADDR7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4505;"	d
RADIO_RXADDRESSES_ADDR7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6397;"	d
RADIO_RXADDRESSES_ADDR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9471;"	d
RADIO_RXADDRESSES_ADDR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8887;"	d
RADIO_RXCRC_RXCRC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4372;"	d
RADIO_RXCRC_RXCRC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6223;"	d
RADIO_RXCRC_RXCRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9258;"	d
RADIO_RXCRC_RXCRC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8712;"	d
RADIO_RXCRC_RXCRC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4371;"	d
RADIO_RXCRC_RXCRC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6222;"	d
RADIO_RXCRC_RXCRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9257;"	d
RADIO_RXCRC_RXCRC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8711;"	d
RADIO_RXMATCH_RXMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4365;"	d
RADIO_RXMATCH_RXMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6216;"	d
RADIO_RXMATCH_RXMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9251;"	d
RADIO_RXMATCH_RXMATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8705;"	d
RADIO_RXMATCH_RXMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4364;"	d
RADIO_RXMATCH_RXMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6215;"	d
RADIO_RXMATCH_RXMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9250;"	d
RADIO_RXMATCH_RXMATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8704;"	d
RADIO_SFD_SFD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9712;"	d
RADIO_SFD_SFD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9711;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4180;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6003;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8884;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8492;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4181;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6004;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8885;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8493;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4179;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6002;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8883;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8491;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4178;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6001;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8882;"	d
RADIO_SHORTS_ADDRESS_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8490;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4192;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6015;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8896;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8504;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4193;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6016;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8897;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8505;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4191;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6014;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8895;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8503;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4190;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6013;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8894;"	d
RADIO_SHORTS_ADDRESS_RSSISTART_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8502;"	d
RADIO_SHORTS_CCABUSY_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8860;"	d
RADIO_SHORTS_CCABUSY_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8861;"	d
RADIO_SHORTS_CCABUSY_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8859;"	d
RADIO_SHORTS_CCABUSY_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8858;"	d
RADIO_SHORTS_CCAIDLE_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8836;"	d
RADIO_SHORTS_CCAIDLE_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8837;"	d
RADIO_SHORTS_CCAIDLE_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8835;"	d
RADIO_SHORTS_CCAIDLE_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8834;"	d
RADIO_SHORTS_CCAIDLE_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8866;"	d
RADIO_SHORTS_CCAIDLE_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8867;"	d
RADIO_SHORTS_CCAIDLE_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8865;"	d
RADIO_SHORTS_CCAIDLE_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8864;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4174;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5997;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8878;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8486;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4175;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5998;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8879;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8487;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4173;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5996;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8877;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8485;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4172;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5995;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8876;"	d
RADIO_SHORTS_DISABLED_RSSISTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8484;"	d
RADIO_SHORTS_DISABLED_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4198;"	d
RADIO_SHORTS_DISABLED_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6021;"	d
RADIO_SHORTS_DISABLED_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8902;"	d
RADIO_SHORTS_DISABLED_RXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8510;"	d
RADIO_SHORTS_DISABLED_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4199;"	d
RADIO_SHORTS_DISABLED_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6022;"	d
RADIO_SHORTS_DISABLED_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8903;"	d
RADIO_SHORTS_DISABLED_RXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8511;"	d
RADIO_SHORTS_DISABLED_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4197;"	d
RADIO_SHORTS_DISABLED_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6020;"	d
RADIO_SHORTS_DISABLED_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8901;"	d
RADIO_SHORTS_DISABLED_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8509;"	d
RADIO_SHORTS_DISABLED_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4196;"	d
RADIO_SHORTS_DISABLED_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6019;"	d
RADIO_SHORTS_DISABLED_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8900;"	d
RADIO_SHORTS_DISABLED_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8508;"	d
RADIO_SHORTS_DISABLED_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4204;"	d
RADIO_SHORTS_DISABLED_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6027;"	d
RADIO_SHORTS_DISABLED_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8908;"	d
RADIO_SHORTS_DISABLED_TXEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8516;"	d
RADIO_SHORTS_DISABLED_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4205;"	d
RADIO_SHORTS_DISABLED_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6028;"	d
RADIO_SHORTS_DISABLED_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8909;"	d
RADIO_SHORTS_DISABLED_TXEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8517;"	d
RADIO_SHORTS_DISABLED_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4203;"	d
RADIO_SHORTS_DISABLED_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6026;"	d
RADIO_SHORTS_DISABLED_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8907;"	d
RADIO_SHORTS_DISABLED_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8515;"	d
RADIO_SHORTS_DISABLED_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4202;"	d
RADIO_SHORTS_DISABLED_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6025;"	d
RADIO_SHORTS_DISABLED_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8906;"	d
RADIO_SHORTS_DISABLED_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8514;"	d
RADIO_SHORTS_EDEND_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8842;"	d
RADIO_SHORTS_EDEND_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8843;"	d
RADIO_SHORTS_EDEND_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8841;"	d
RADIO_SHORTS_EDEND_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8840;"	d
RADIO_SHORTS_END_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4210;"	d
RADIO_SHORTS_END_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6033;"	d
RADIO_SHORTS_END_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8914;"	d
RADIO_SHORTS_END_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8522;"	d
RADIO_SHORTS_END_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4211;"	d
RADIO_SHORTS_END_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6034;"	d
RADIO_SHORTS_END_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8915;"	d
RADIO_SHORTS_END_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8523;"	d
RADIO_SHORTS_END_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4209;"	d
RADIO_SHORTS_END_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6032;"	d
RADIO_SHORTS_END_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8913;"	d
RADIO_SHORTS_END_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8521;"	d
RADIO_SHORTS_END_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4208;"	d
RADIO_SHORTS_END_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6031;"	d
RADIO_SHORTS_END_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8912;"	d
RADIO_SHORTS_END_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8520;"	d
RADIO_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4186;"	d
RADIO_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6009;"	d
RADIO_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8890;"	d
RADIO_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8498;"	d
RADIO_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4187;"	d
RADIO_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6010;"	d
RADIO_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8891;"	d
RADIO_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8499;"	d
RADIO_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4185;"	d
RADIO_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6008;"	d
RADIO_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8889;"	d
RADIO_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8497;"	d
RADIO_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4184;"	d
RADIO_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6007;"	d
RADIO_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8888;"	d
RADIO_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8496;"	d
RADIO_SHORTS_FRAMESTART_BCSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8854;"	d
RADIO_SHORTS_FRAMESTART_BCSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8855;"	d
RADIO_SHORTS_FRAMESTART_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8853;"	d
RADIO_SHORTS_FRAMESTART_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8852;"	d
RADIO_SHORTS_PHYEND_DISABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8818;"	d
RADIO_SHORTS_PHYEND_DISABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8819;"	d
RADIO_SHORTS_PHYEND_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8817;"	d
RADIO_SHORTS_PHYEND_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8816;"	d
RADIO_SHORTS_PHYEND_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8812;"	d
RADIO_SHORTS_PHYEND_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8813;"	d
RADIO_SHORTS_PHYEND_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8811;"	d
RADIO_SHORTS_PHYEND_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8810;"	d
RADIO_SHORTS_READY_EDSTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8848;"	d
RADIO_SHORTS_READY_EDSTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8849;"	d
RADIO_SHORTS_READY_EDSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8847;"	d
RADIO_SHORTS_READY_EDSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8846;"	d
RADIO_SHORTS_READY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4216;"	d
RADIO_SHORTS_READY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6039;"	d
RADIO_SHORTS_READY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8920;"	d
RADIO_SHORTS_READY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8528;"	d
RADIO_SHORTS_READY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4217;"	d
RADIO_SHORTS_READY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6040;"	d
RADIO_SHORTS_READY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8921;"	d
RADIO_SHORTS_READY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8529;"	d
RADIO_SHORTS_READY_START_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4215;"	d
RADIO_SHORTS_READY_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6038;"	d
RADIO_SHORTS_READY_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8919;"	d
RADIO_SHORTS_READY_START_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8527;"	d
RADIO_SHORTS_READY_START_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4214;"	d
RADIO_SHORTS_READY_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6037;"	d
RADIO_SHORTS_READY_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8918;"	d
RADIO_SHORTS_READY_START_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8526;"	d
RADIO_SHORTS_RXREADY_CCASTART_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8872;"	d
RADIO_SHORTS_RXREADY_CCASTART_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8873;"	d
RADIO_SHORTS_RXREADY_CCASTART_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8871;"	d
RADIO_SHORTS_RXREADY_CCASTART_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8870;"	d
RADIO_SHORTS_RXREADY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8824;"	d
RADIO_SHORTS_RXREADY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8825;"	d
RADIO_SHORTS_RXREADY_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8823;"	d
RADIO_SHORTS_RXREADY_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8822;"	d
RADIO_SHORTS_TXREADY_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8830;"	d
RADIO_SHORTS_TXREADY_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8831;"	d
RADIO_SHORTS_TXREADY_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8829;"	d
RADIO_SHORTS_TXREADY_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	8828;"	d
RADIO_STATE_STATE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4618;"	d
RADIO_STATE_STATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6495;"	d
RADIO_STATE_STATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9570;"	d
RADIO_STATE_STATE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8985;"	d
RADIO_STATE_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4617;"	d
RADIO_STATE_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6494;"	d
RADIO_STATE_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9569;"	d
RADIO_STATE_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8984;"	d
RADIO_STATE_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4616;"	d
RADIO_STATE_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6493;"	d
RADIO_STATE_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9568;"	d
RADIO_STATE_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8983;"	d
RADIO_STATE_STATE_Rx	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4621;"	d
RADIO_STATE_STATE_Rx	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6498;"	d
RADIO_STATE_STATE_Rx	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9573;"	d
RADIO_STATE_STATE_Rx	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8988;"	d
RADIO_STATE_STATE_RxDisable	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4622;"	d
RADIO_STATE_STATE_RxDisable	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6499;"	d
RADIO_STATE_STATE_RxDisable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9574;"	d
RADIO_STATE_STATE_RxDisable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8989;"	d
RADIO_STATE_STATE_RxIdle	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4620;"	d
RADIO_STATE_STATE_RxIdle	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6497;"	d
RADIO_STATE_STATE_RxIdle	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9572;"	d
RADIO_STATE_STATE_RxIdle	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8987;"	d
RADIO_STATE_STATE_RxRu	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4619;"	d
RADIO_STATE_STATE_RxRu	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6496;"	d
RADIO_STATE_STATE_RxRu	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9571;"	d
RADIO_STATE_STATE_RxRu	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8986;"	d
RADIO_STATE_STATE_Tx	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4625;"	d
RADIO_STATE_STATE_Tx	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6502;"	d
RADIO_STATE_STATE_Tx	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9577;"	d
RADIO_STATE_STATE_Tx	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8992;"	d
RADIO_STATE_STATE_TxDisable	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4626;"	d
RADIO_STATE_STATE_TxDisable	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6503;"	d
RADIO_STATE_STATE_TxDisable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9578;"	d
RADIO_STATE_STATE_TxDisable	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8993;"	d
RADIO_STATE_STATE_TxIdle	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4624;"	d
RADIO_STATE_STATE_TxIdle	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6501;"	d
RADIO_STATE_STATE_TxIdle	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9576;"	d
RADIO_STATE_STATE_TxIdle	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8991;"	d
RADIO_STATE_STATE_TxRu	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4623;"	d
RADIO_STATE_STATE_TxRu	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6500;"	d
RADIO_STATE_STATE_TxRu	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9575;"	d
RADIO_STATE_STATE_TxRu	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8990;"	d
RADIO_TASKS_BCSTART_TASKS_BCSTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5905;"	d
RADIO_TASKS_BCSTART_TASKS_BCSTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5904;"	d
RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5912;"	d
RADIO_TASKS_BCSTOP_TASKS_BCSTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5911;"	d
RADIO_TASKS_DISABLE_TASKS_DISABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5884;"	d
RADIO_TASKS_DISABLE_TASKS_DISABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5883;"	d
RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5891;"	d
RADIO_TASKS_RSSISTART_TASKS_RSSISTART_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5890;"	d
RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5898;"	d
RADIO_TASKS_RSSISTOP_TASKS_RSSISTOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5897;"	d
RADIO_TASKS_RXEN_TASKS_RXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5863;"	d
RADIO_TASKS_RXEN_TASKS_RXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5862;"	d
RADIO_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5870;"	d
RADIO_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5869;"	d
RADIO_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5877;"	d
RADIO_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5876;"	d
RADIO_TASKS_TXEN_TASKS_TXEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5856;"	d
RADIO_TASKS_TXEN_TASKS_TXEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	5855;"	d
RADIO_TEST_CONSTCARRIER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4595;"	d
RADIO_TEST_CONSTCARRIER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4596;"	d
RADIO_TEST_CONSTCARRIER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4594;"	d
RADIO_TEST_CONSTCARRIER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4593;"	d
RADIO_TEST_CONST_CARRIER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	103;"	d
RADIO_TEST_CONST_CARRIER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	104;"	d
RADIO_TEST_CONST_CARRIER_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	102;"	d
RADIO_TEST_CONST_CARRIER_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	101;"	d
RADIO_TEST_PLLLOCK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4589;"	d
RADIO_TEST_PLLLOCK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4590;"	d
RADIO_TEST_PLLLOCK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4588;"	d
RADIO_TEST_PLLLOCK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4587;"	d
RADIO_TEST_PLL_LOCK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	98;"	d
RADIO_TEST_PLL_LOCK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	99;"	d
RADIO_TEST_PLL_LOCK_Msk	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	97;"	d
RADIO_TEST_PLL_LOCK_Pos	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	96;"	d
RADIO_TIFS_TIFS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4603;"	d
RADIO_TIFS_TIFS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6480;"	d
RADIO_TIFS_TIFS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9555;"	d
RADIO_TIFS_TIFS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8970;"	d
RADIO_TIFS_TIFS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4602;"	d
RADIO_TIFS_TIFS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6479;"	d
RADIO_TIFS_TIFS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9554;"	d
RADIO_TIFS_TIFS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8969;"	d
RADIO_TXADDRESS_TXADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4499;"	d
RADIO_TXADDRESS_TXADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6391;"	d
RADIO_TXADDRESS_TXADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9465;"	d
RADIO_TXADDRESS_TXADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8881;"	d
RADIO_TXADDRESS_TXADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4498;"	d
RADIO_TXADDRESS_TXADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6390;"	d
RADIO_TXADDRESS_TXADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9464;"	d
RADIO_TXADDRESS_TXADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8880;"	d
RADIO_TXPOWER_TXPOWER_0dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4394;"	d
RADIO_TXPOWER_TXPOWER_0dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6258;"	d
RADIO_TXPOWER_TXPOWER_0dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9308;"	d
RADIO_TXPOWER_TXPOWER_0dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8747;"	d
RADIO_TXPOWER_TXPOWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4393;"	d
RADIO_TXPOWER_TXPOWER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6257;"	d
RADIO_TXPOWER_TXPOWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9307;"	d
RADIO_TXPOWER_TXPOWER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8746;"	d
RADIO_TXPOWER_TXPOWER_Neg12dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4399;"	d
RADIO_TXPOWER_TXPOWER_Neg12dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6265;"	d
RADIO_TXPOWER_TXPOWER_Neg12dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9320;"	d
RADIO_TXPOWER_TXPOWER_Neg12dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8754;"	d
RADIO_TXPOWER_TXPOWER_Neg16dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4398;"	d
RADIO_TXPOWER_TXPOWER_Neg16dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6264;"	d
RADIO_TXPOWER_TXPOWER_Neg16dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9319;"	d
RADIO_TXPOWER_TXPOWER_Neg16dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8753;"	d
RADIO_TXPOWER_TXPOWER_Neg20dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4397;"	d
RADIO_TXPOWER_TXPOWER_Neg20dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6263;"	d
RADIO_TXPOWER_TXPOWER_Neg20dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9318;"	d
RADIO_TXPOWER_TXPOWER_Neg20dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8752;"	d
RADIO_TXPOWER_TXPOWER_Neg30dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4396;"	d
RADIO_TXPOWER_TXPOWER_Neg30dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6261;"	d
RADIO_TXPOWER_TXPOWER_Neg30dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9316;"	d
RADIO_TXPOWER_TXPOWER_Neg30dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8750;"	d
RADIO_TXPOWER_TXPOWER_Neg40dBm	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	89;"	d
RADIO_TXPOWER_TXPOWER_Neg40dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6262;"	d
RADIO_TXPOWER_TXPOWER_Neg40dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9317;"	d
RADIO_TXPOWER_TXPOWER_Neg40dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8751;"	d
RADIO_TXPOWER_TXPOWER_Neg4dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4401;"	d
RADIO_TXPOWER_TXPOWER_Neg4dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6267;"	d
RADIO_TXPOWER_TXPOWER_Neg4dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9322;"	d
RADIO_TXPOWER_TXPOWER_Neg4dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8756;"	d
RADIO_TXPOWER_TXPOWER_Neg8dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4400;"	d
RADIO_TXPOWER_TXPOWER_Neg8dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6266;"	d
RADIO_TXPOWER_TXPOWER_Neg8dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9321;"	d
RADIO_TXPOWER_TXPOWER_Neg8dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8755;"	d
RADIO_TXPOWER_TXPOWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4392;"	d
RADIO_TXPOWER_TXPOWER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6256;"	d
RADIO_TXPOWER_TXPOWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9306;"	d
RADIO_TXPOWER_TXPOWER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8745;"	d
RADIO_TXPOWER_TXPOWER_Pos2dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9309;"	d
RADIO_TXPOWER_TXPOWER_Pos3dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6259;"	d
RADIO_TXPOWER_TXPOWER_Pos3dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9310;"	d
RADIO_TXPOWER_TXPOWER_Pos3dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8748;"	d
RADIO_TXPOWER_TXPOWER_Pos4dBm	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4395;"	d
RADIO_TXPOWER_TXPOWER_Pos4dBm	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6260;"	d
RADIO_TXPOWER_TXPOWER_Pos4dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9311;"	d
RADIO_TXPOWER_TXPOWER_Pos4dBm	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	8749;"	d
RADIO_TXPOWER_TXPOWER_Pos5dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9312;"	d
RADIO_TXPOWER_TXPOWER_Pos6dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9313;"	d
RADIO_TXPOWER_TXPOWER_Pos7dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9314;"	d
RADIO_TXPOWER_TXPOWER_Pos8dBm	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9315;"	d
RAM	.\nRF\CMSIS\Device\Include\nrf52.h	/^  POWER_RAM_Type RAM[8];                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon271
RAM	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RAM;                               \/*!< RAM variant                                                           *\/$/;"	m	struct:__anon224
RAM	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  POWER_RAM_Type RAM[8];                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon340
RAM	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RAM;                               \/*!< RAM variant                                                           *\/$/;"	m	struct:__anon308
RAM	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  POWER_RAM_Type RAM[9];                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon429
RAM	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RAM;                               \/*!< RAM variant                                                           *\/$/;"	m	struct:__anon369
RAMON	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RAMON;                             \/*!< Ram on\/off.                                                           *\/$/;"	m	struct:__anon194
RAMON	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RAMON;                             \/*!< Deprecated register - RAM on\/off register (this register is$/;"	m	struct:__anon271
RAMONB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RAMONB;                            \/*!< Ram on\/off.                                                           *\/$/;"	m	struct:__anon194
RAMONB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RAMONB;                            \/*!< Deprecated register - RAM on\/off register (this register is$/;"	m	struct:__anon271
RAMSTATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RAMSTATUS;                         \/*!< Ram status register.                                                  *\/$/;"	m	struct:__anon194
RAMSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RAMSTATUS;                         \/*!< Deprecated register - RAM status register                             *\/$/;"	m	struct:__anon271
RAMSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RAMSTATUS;                         \/*!< Deprecated register - RAM status register                             *\/$/;"	m	struct:__anon429
RAM_END_ADDRESS	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	61;"	d	file:
RAM_START_ADDRESS	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	53;"	d	file:
RAM_TOTAL_SIZE	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	60;"	d	file:
RASR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon103
RASR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon138
RASR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon157
RASR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon172
RASR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RASR;                   \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register *\/$/;"	m	struct:__anon189
RASR_A1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR_A1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon138
RASR_A1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon157
RASR_A1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RASR_A1;                \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon189
RASR_A2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR_A2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon138
RASR_A2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon157
RASR_A2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RASR_A2;                \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon189
RASR_A3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon120
RASR_A3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon138
RASR_A3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon157
RASR_A3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RASR_A3;                \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon189
RATEOVERRIDE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RATEOVERRIDE;                      \/*!< Data rate override setting.                                           *\/$/;"	m	struct:__anon355
RATEOVERRIDE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RATEOVERRIDE;                      \/*!< Data rate override setting.                                           *\/$/;"	m	struct:__anon448
RATIO	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RATIO;                             \/*!< MCK \/ LRCK ratio.                                                     *\/$/;"	m	struct:__anon263
RATIO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RATIO;                             \/*!< MCK \/ LRCK ratio.                                                     *\/$/;"	m	struct:__anon412
RATIO	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RATIO;                             \/*!< Selects the ratio between PDM_CLK and output sample rate. Change$/;"	m	struct:__anon457
RAW_MODE_APP_ID	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	27;"	d	file:
RAW_MODE_APP_ID	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	27;"	d	file:
RAW_MODE_APP_ID	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	27;"	d	file:
RAW_MODE_APP_ID	.\app\nRF51822_xxAC\pstorage.c	27;"	d	file:
RBAR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon103
RBAR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon120
RBAR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon138
RBAR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon157
RBAR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon172
RBAR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RBAR;                   \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register *\/$/;"	m	struct:__anon189
RBAR_A1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register *\/$/;"	m	struct:__anon120
RBAR_A1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register *\/$/;"	m	struct:__anon138
RBAR_A1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register *\/$/;"	m	struct:__anon157
RBAR_A1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RBAR_A1;                \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register *\/$/;"	m	struct:__anon189
RBAR_A2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register *\/$/;"	m	struct:__anon120
RBAR_A2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register *\/$/;"	m	struct:__anon138
RBAR_A2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register *\/$/;"	m	struct:__anon157
RBAR_A2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RBAR_A2;                \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register *\/$/;"	m	struct:__anon189
RBAR_A3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register *\/$/;"	m	struct:__anon120
RBAR_A3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register *\/$/;"	m	struct:__anon138
RBAR_A3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register *\/$/;"	m	struct:__anon157
RBAR_A3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RBAR_A3;                \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register *\/$/;"	m	struct:__anon189
RBPCONF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RBPCONF;                           \/*!< Readback protection configuration.                                    *\/$/;"	m	struct:__anon220
RBPCONF	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	73;"	d
RBPCONF	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	57;"	d
RBPCONF	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	73;"	d
RCV_ERROR_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	44;"	d	file:
RCV_ERROR_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	44;"	d	file:
RCV_ERROR_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	48;"	d	file:
RCV_OK_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	43;"	d	file:
RCV_OK_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	43;"	d	file:
RCV_OK_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	47;"	d	file:
READ	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QSPI_READ_Type READ;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon466
READY	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  READY;                             \/*!< Ready flag.                                                           *\/$/;"	m	struct:__anon215
READY	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  READY;                             \/*!< Ready flag                                                            *\/$/;"	m	struct:__anon300
READY	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  READY;                             \/*!< Ready flag                                                            *\/$/;"	m	struct:__anon364
READY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  READY;                             \/*!< Ready flag                                                            *\/$/;"	m	struct:__anon458
READYNEXT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  READYNEXT;                         \/*!< Ready flag                                                            *\/$/;"	m	struct:__anon458
REFRESH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REFRESH;                           \/*!< Description cluster[0]: Amount of additional PWM periods between$/;"	m	struct:__anon251
REFRESH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  REFRESH;                           \/*!< Description cluster[0]: Amount of additional PWM periods between$/;"	m	struct:__anon330
REFRESH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REFRESH;                           \/*!< Description cluster[0]: Amount of additional PWM periods between$/;"	m	struct:__anon399
REFSEL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference select.                                                     *\/$/;"	m	struct:__anon213
REFSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference select                                                      *\/$/;"	m	struct:__anon295
REFSEL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference source select                                               *\/$/;"	m	struct:__anon294
REFSEL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference source select for single-ended mode                         *\/$/;"	m	struct:__anon359
REFSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference select                                                      *\/$/;"	m	struct:__anon453
REFSEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REFSEL;                            \/*!< Reference source select for single-ended mode                         *\/$/;"	m	struct:__anon452
REGION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  MWU_REGION_Type REGION[4];                        \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon303
REGION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  MWU_REGION_Type REGION[4];                        \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon462
REGIONEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REGIONEN;                          \/*!< Enable\/disable regions watch                                          *\/$/;"	m	struct:__anon303
REGIONEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REGIONEN;                          \/*!< Enable\/disable regions watch                                          *\/$/;"	m	struct:__anon462
REGIONENCLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REGIONENCLR;                       \/*!< Disable regions watch                                                 *\/$/;"	m	struct:__anon303
REGIONENCLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REGIONENCLR;                       \/*!< Disable regions watch                                                 *\/$/;"	m	struct:__anon462
REGIONENSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REGIONENSET;                       \/*!< Enable regions watch                                                  *\/$/;"	m	struct:__anon303
REGIONENSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REGIONENSET;                       \/*!< Enable regions watch                                                  *\/$/;"	m	struct:__anon462
REGOUT0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REGOUT0;                           \/*!< GPIO reference voltage \/ external output supply voltage in high$/;"	m	struct:__anon428
REPORTPER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  REPORTPER;                         \/*!< Number of samples to generate an EVENT_REPORTRDY.                     *\/$/;"	m	struct:__anon212
REPORTPER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  REPORTPER;                         \/*!< Number of samples to be taken before REPORTRDY and DBLRDY events$/;"	m	struct:__anon293
REPORTPER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  REPORTPER;                         \/*!< Number of samples to be taken before REPORTRDY and DBLRDY events$/;"	m	struct:__anon358
REPORTPER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  REPORTPER;                         \/*!< Number of samples to be taken before REPORTRDY and DBLRDY events$/;"	m	struct:__anon451
REQSTATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  REQSTATUS;                         \/*!< Request status.                                                       *\/$/;"	m	struct:__anon211
REQSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  REQSTATUS;                         \/*!< Request status                                                        *\/$/;"	m	struct:__anon292
REQSTATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  REQSTATUS;                         \/*!< Request status                                                        *\/$/;"	m	struct:__anon357
REQSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  REQSTATUS;                         \/*!< Request status                                                        *\/$/;"	m	struct:__anon450
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon90
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon89
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon101
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon100
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon114
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon118
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon112
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon119
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon113
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon116
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon132
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon136
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon139
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon130
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon137
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon131
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon134
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon150
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon151
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon155
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon158
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon149
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon156
RESERVED0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon153
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon169
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon170
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon168
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon183
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[1U];$/;"	m	struct:__anon187
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[24U];$/;"	m	struct:__anon181
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[2U];$/;"	m	struct:__anon188
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[5U];$/;"	m	struct:__anon182
RESERVED0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED0[864U];$/;"	m	struct:__anon185
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon200
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon209
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon220
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[11];$/;"	m	struct:__anon204
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[256];$/;"	m	struct:__anon215
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[30];$/;"	m	struct:__anon194
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[312];$/;"	m	struct:__anon217
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[321];$/;"	m	struct:__anon222
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[330];$/;"	m	struct:__anon196
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon198
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon218
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[55];$/;"	m	struct:__anon197
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[57];$/;"	m	struct:__anon195
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon202
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon205
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon210
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon212
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon213
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon203
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon206
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon207
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon208
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon211
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[66];$/;"	m	struct:__anon199
RESERVED0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED0[9];$/;"	m	struct:__anon201
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon227
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon269
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon278
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon281
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon291
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon298
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[11];$/;"	m	struct:__anon285
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[256];$/;"	m	struct:__anon300
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[308];$/;"	m	struct:__anon302
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[30];$/;"	m	struct:__anon271
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[321];$/;"	m	struct:__anon306
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[384];$/;"	m	struct:__anon270
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon275
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon282
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[48];$/;"	m	struct:__anon297
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon268
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon276
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon283
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[55];$/;"	m	struct:__anon273
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[57];$/;"	m	struct:__anon272
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[59];$/;"	m	struct:__anon293
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[5];$/;"	m	struct:__anon279
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon284
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon286
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon290
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon294
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon295
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon287
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon288
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon289
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon299
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon292
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon304
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[64];$/;"	m	struct:__anon303
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[66];$/;"	m	struct:__anon280
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[7];$/;"	m	struct:__anon274
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED0[9];$/;"	m	struct:__anon277
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon310
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon338
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon344
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon356
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon362
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[11];$/;"	m	struct:__anon350
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[256];$/;"	m	struct:__anon364
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[308];$/;"	m	struct:__anon366
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[30];$/;"	m	struct:__anon340
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[321];$/;"	m	struct:__anon367
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[384];$/;"	m	struct:__anon339
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[48];$/;"	m	struct:__anon361
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon337
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon346
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon348
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[55];$/;"	m	struct:__anon342
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[57];$/;"	m	struct:__anon341
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[59];$/;"	m	struct:__anon358
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[5];$/;"	m	struct:__anon345
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon349
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon351
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon355
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon359
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon352
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon353
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon354
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon363
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon357
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[7];$/;"	m	struct:__anon343
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED0[9];$/;"	m	struct:__anon347
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon372
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon428
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon436
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon439
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon449
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon456
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0;$/;"	m	struct:__anon465
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[11];$/;"	m	struct:__anon443
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[256];$/;"	m	struct:__anon458
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[308];$/;"	m	struct:__anon461
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[30];$/;"	m	struct:__anon429
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[320];$/;"	m	struct:__anon468
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[321];$/;"	m	struct:__anon467
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon433
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[3];$/;"	m	struct:__anon440
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[48];$/;"	m	struct:__anon455
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon427
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon434
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[4];$/;"	m	struct:__anon441
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[512];$/;"	m	struct:__anon460
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[51];$/;"	m	struct:__anon431
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[57];$/;"	m	struct:__anon430
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[59];$/;"	m	struct:__anon451
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[59];$/;"	m	struct:__anon466
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[5];$/;"	m	struct:__anon437
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon442
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon444
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[60];$/;"	m	struct:__anon448
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon452
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[61];$/;"	m	struct:__anon453
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon445
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon446
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon447
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[62];$/;"	m	struct:__anon457
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon450
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[63];$/;"	m	struct:__anon463
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[64];$/;"	m	struct:__anon462
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[66];$/;"	m	struct:__anon438
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[7];$/;"	m	struct:__anon432
RESERVED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED0[9];$/;"	m	struct:__anon435
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon90
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon101
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon116
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon114
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon118
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon119
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon134
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon136
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon137
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon153
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon155
RESERVED1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon156
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED1[154U];$/;"	m	struct:__anon169
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED1[129U];$/;"	m	struct:__anon182
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED1[15U];$/;"	m	struct:__anon185
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon183
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED1[1U];$/;"	m	struct:__anon187
RESERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED1[55U];$/;"	m	struct:__anon188
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon195
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon217
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[120];$/;"	m	struct:__anon222
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[126];$/;"	m	struct:__anon199
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[127];$/;"	m	struct:__anon208
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon203
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon206
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon211
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[14];$/;"	m	struct:__anon205
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[27];$/;"	m	struct:__anon202
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon197
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon200
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[34];$/;"	m	struct:__anon194
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon218
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[52];$/;"	m	struct:__anon196
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[54];$/;"	m	struct:__anon201
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[56];$/;"	m	struct:__anon198
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon204
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon213
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon209
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon210
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon212
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[63];$/;"	m	struct:__anon207
RESERVED1	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon215
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon272
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon276
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon279
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon282
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon302
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[106];$/;"	m	struct:__anon284
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[112];$/;"	m	struct:__anon297
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[118];$/;"	m	struct:__anon306
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[125];$/;"	m	struct:__anon299
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[126];$/;"	m	struct:__anon280
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[127];$/;"	m	struct:__anon289
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon287
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon292
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[14];$/;"	m	struct:__anon286
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[16];$/;"	m	struct:__anon303
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[18];$/;"	m	struct:__anon268
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon273
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon278
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon281
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon304
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[34];$/;"	m	struct:__anon271
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon251
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon283
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[52];$/;"	m	struct:__anon274
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[54];$/;"	m	struct:__anon277
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[56];$/;"	m	struct:__anon275
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[58];$/;"	m	struct:__anon285
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[59];$/;"	m	struct:__anon293
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon294
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon295
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon298
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon290
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon291
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[63];$/;"	m	struct:__anon288
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon269
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon300
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon341
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon345
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon346
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon366
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[106];$/;"	m	struct:__anon349
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[112];$/;"	m	struct:__anon361
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[118];$/;"	m	struct:__anon367
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[125];$/;"	m	struct:__anon363
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[127];$/;"	m	struct:__anon354
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon352
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon357
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[14];$/;"	m	struct:__anon351
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[18];$/;"	m	struct:__anon337
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon342
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon344
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[34];$/;"	m	struct:__anon340
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon330
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon348
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[52];$/;"	m	struct:__anon343
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[54];$/;"	m	struct:__anon347
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[58];$/;"	m	struct:__anon350
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[59];$/;"	m	struct:__anon358
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon359
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon362
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon355
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon356
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[63];$/;"	m	struct:__anon353
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon338
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon364
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon430
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon434
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon437
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon440
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon458
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1;$/;"	m	struct:__anon461
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[106];$/;"	m	struct:__anon442
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[112];$/;"	m	struct:__anon455
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[118];$/;"	m	struct:__anon467
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[125];$/;"	m	struct:__anon457
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[126];$/;"	m	struct:__anon438
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[127];$/;"	m	struct:__anon447
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[127];$/;"	m	struct:__anon466
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon445
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[128];$/;"	m	struct:__anon450
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[14];$/;"	m	struct:__anon444
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[16];$/;"	m	struct:__anon462
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[18];$/;"	m	struct:__anon427
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon431
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon436
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon439
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[2];$/;"	m	struct:__anon463
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[34];$/;"	m	struct:__anon429
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[40];$/;"	m	struct:__anon465
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon399
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[4];$/;"	m	struct:__anon441
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[52];$/;"	m	struct:__anon432
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[54];$/;"	m	struct:__anon435
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[56];$/;"	m	struct:__anon433
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[58];$/;"	m	struct:__anon443
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[59];$/;"	m	struct:__anon451
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon452
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon453
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[60];$/;"	m	struct:__anon456
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon448
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[61];$/;"	m	struct:__anon449
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[63];$/;"	m	struct:__anon446
RESERVED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED1[64];$/;"	m	struct:__anon428
RESERVED10	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon198
RESERVED10	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED10[110];$/;"	m	struct:__anon200
RESERVED10	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED10[3];$/;"	m	struct:__anon194
RESERVED10	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED10[56];$/;"	m	struct:__anon197
RESERVED10	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED10[7];$/;"	m	struct:__anon201
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon275
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon276
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[10];$/;"	m	struct:__anon279
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[110];$/;"	m	struct:__anon281
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[14];$/;"	m	struct:__anon278
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[31];$/;"	m	struct:__anon274
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[39];$/;"	m	struct:__anon273
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[7];$/;"	m	struct:__anon277
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[8];$/;"	m	struct:__anon271
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED10[8];$/;"	m	struct:__anon282
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon346
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10[10];$/;"	m	struct:__anon345
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10[14];$/;"	m	struct:__anon344
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10[31];$/;"	m	struct:__anon343
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10[39];$/;"	m	struct:__anon342
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED10[7];$/;"	m	struct:__anon347
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon431
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10;$/;"	m	struct:__anon433
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[10];$/;"	m	struct:__anon437
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[10];$/;"	m	struct:__anon440
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[110];$/;"	m	struct:__anon439
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[14];$/;"	m	struct:__anon436
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[21];$/;"	m	struct:__anon429
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[21];$/;"	m	struct:__anon430
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[31];$/;"	m	struct:__anon432
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[51];$/;"	m	struct:__anon465
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[63];$/;"	m	struct:__anon434
RESERVED10	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED10[7];$/;"	m	struct:__anon435
RESERVED11	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon201
RESERVED11	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED11[14];$/;"	m	struct:__anon200
RESERVED11	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED11[17];$/;"	m	struct:__anon198
RESERVED11	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED11[561];$/;"	m	struct:__anon197
RESERVED11	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED11[8];$/;"	m	struct:__anon194
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon274
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon277
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon278
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon279
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[14];$/;"	m	struct:__anon281
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[17];$/;"	m	struct:__anon275
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[225];$/;"	m	struct:__anon271
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[2];$/;"	m	struct:__anon282
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[3];$/;"	m	struct:__anon273
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED11[4];$/;"	m	struct:__anon276
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon343
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon344
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon345
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon347
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11[3];$/;"	m	struct:__anon342
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED11[4];$/;"	m	struct:__anon346
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon429
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon432
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon434
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon435
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon436
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11;$/;"	m	struct:__anon437
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11[14];$/;"	m	struct:__anon439
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11[17];$/;"	m	struct:__anon433
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11[21];$/;"	m	struct:__anon465
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11[2];$/;"	m	struct:__anon431
RESERVED11	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED11[49];$/;"	m	struct:__anon440
RESERVED12	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon200
RESERVED12	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon201
RESERVED12	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED12[291];$/;"	m	struct:__anon194
RESERVED12	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED12[675];$/;"	m	struct:__anon198
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon277
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon281
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon274
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon276
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[49];$/;"	m	struct:__anon282
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[5];$/;"	m	struct:__anon278
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[618];$/;"	m	struct:__anon273
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED12[9];$/;"	m	struct:__anon279
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon347
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon343
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon346
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12[5];$/;"	m	struct:__anon344
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12[618];$/;"	m	struct:__anon342
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED12[9];$/;"	m	struct:__anon345
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon435
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12;$/;"	m	struct:__anon439
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[26];$/;"	m	struct:__anon440
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[39];$/;"	m	struct:__anon431
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon432
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[3];$/;"	m	struct:__anon434
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[47];$/;"	m	struct:__anon429
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[5];$/;"	m	struct:__anon436
RESERVED12	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED12[9];$/;"	m	struct:__anon437
RESERVED13	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon201
RESERVED13	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED13[2];$/;"	m	struct:__anon200
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon277
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon279
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13[26];$/;"	m	struct:__anon276
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13[26];$/;"	m	struct:__anon282
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13[2];$/;"	m	struct:__anon281
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon274
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon278
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon345
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon347
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED13[26];$/;"	m	struct:__anon346
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon343
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon344
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon431
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon435
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13;$/;"	m	struct:__anon437
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13[175];$/;"	m	struct:__anon429
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13[2];$/;"	m	struct:__anon439
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon432
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon434
RESERVED13	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED13[3];$/;"	m	struct:__anon436
RESERVED14	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon200
RESERVED14	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED14[24];$/;"	m	struct:__anon201
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon274
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon281
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon282
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14[13];$/;"	m	struct:__anon278
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14[14];$/;"	m	struct:__anon279
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED14[24];$/;"	m	struct:__anon277
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon343
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED14[13];$/;"	m	struct:__anon344
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED14[14];$/;"	m	struct:__anon345
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED14[24];$/;"	m	struct:__anon347
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon432
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14;$/;"	m	struct:__anon439
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14[13];$/;"	m	struct:__anon436
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14[14];$/;"	m	struct:__anon437
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14[24];$/;"	m	struct:__anon435
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14[2];$/;"	m	struct:__anon434
RESERVED14	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED14[3];$/;"	m	struct:__anon431
RESERVED15	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED15[24];$/;"	m	struct:__anon200
RESERVED15	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED15[654];$/;"	m	struct:__anon201
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED15;$/;"	m	struct:__anon279
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED15[24];$/;"	m	struct:__anon281
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED15[7];$/;"	m	struct:__anon274
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED15;$/;"	m	struct:__anon345
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED15[7];$/;"	m	struct:__anon343
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED15;$/;"	m	struct:__anon437
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED15[19];$/;"	m	struct:__anon434
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED15[24];$/;"	m	struct:__anon439
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED15[611];$/;"	m	struct:__anon431
RESERVED15	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED15[7];$/;"	m	struct:__anon432
RESERVED16	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED16[668];$/;"	m	struct:__anon200
RESERVED16	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED16[10];$/;"	m	struct:__anon279
RESERVED16	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED16[10];$/;"	m	struct:__anon345
RESERVED16	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED16[10];$/;"	m	struct:__anon437
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon89
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon100
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon119
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon116
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon118
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon112
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon137
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon134
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon136
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon130
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon156
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon153
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon155
RESERVED2	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon149
RESERVED2	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon168
RESERVED2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED2[131U];$/;"	m	struct:__anon188
RESERVED2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED2[15U];$/;"	m	struct:__anon185
RESERVED2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED2[1U];$/;"	m	struct:__anon187
RESERVED2	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED2[24U];$/;"	m	struct:__anon181
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon200
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon218
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[109];$/;"	m	struct:__anon205
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[124];$/;"	m	struct:__anon195
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon199
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon194
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon208
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon209
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[127];$/;"	m	struct:__anon206
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[156];$/;"	m	struct:__anon217
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon201
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[44];$/;"	m	struct:__anon204
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[4];$/;"	m	struct:__anon198
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[53];$/;"	m	struct:__anon197
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon203
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon211
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon207
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon210
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon212
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon213
RESERVED2	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED2[97];$/;"	m	struct:__anon202
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon273
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon274
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon278
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon281
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[100];$/;"	m	struct:__anon303
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[109];$/;"	m	struct:__anon286
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[10];$/;"	m	struct:__anon300
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[122];$/;"	m	struct:__anon304
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[124];$/;"	m	struct:__anon272
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon280
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon299
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon289
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon291
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[127];$/;"	m	struct:__anon287
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[148];$/;"	m	struct:__anon302
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon261
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon271
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon277
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[32];$/;"	m	struct:__anon283
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[3];$/;"	m	struct:__anon279
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[42];$/;"	m	struct:__anon285
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[4];$/;"	m	struct:__anon275
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[53];$/;"	m	struct:__anon282
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon276
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon298
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon284
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon292
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[63];$/;"	m	struct:__anon294
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon288
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon290
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon293
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon295
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED2[6];$/;"	m	struct:__anon268
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon342
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon343
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon344
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[109];$/;"	m	struct:__anon351
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[124];$/;"	m	struct:__anon341
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon363
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon354
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon356
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[127];$/;"	m	struct:__anon352
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[148];$/;"	m	struct:__anon366
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon340
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon347
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[32];$/;"	m	struct:__anon348
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[3];$/;"	m	struct:__anon345
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[42];$/;"	m	struct:__anon350
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon346
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon362
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon349
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon357
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[63];$/;"	m	struct:__anon359
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon353
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon355
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon358
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED2[6];$/;"	m	struct:__anon337
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon431
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon432
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon436
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2;$/;"	m	struct:__anon439
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[100];$/;"	m	struct:__anon462
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[109];$/;"	m	struct:__anon444
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[122];$/;"	m	struct:__anon463
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon438
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon457
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[125];$/;"	m	struct:__anon466
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon447
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[126];$/;"	m	struct:__anon449
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[127];$/;"	m	struct:__anon445
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[148];$/;"	m	struct:__anon461
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon410
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon429
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[2];$/;"	m	struct:__anon435
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[32];$/;"	m	struct:__anon441
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[38];$/;"	m	struct:__anon465
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[3];$/;"	m	struct:__anon437
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[42];$/;"	m	struct:__anon443
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[4];$/;"	m	struct:__anon433
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[53];$/;"	m	struct:__anon440
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon434
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[56];$/;"	m	struct:__anon456
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[59];$/;"	m	struct:__anon428
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[5];$/;"	m	struct:__anon430
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon442
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[61];$/;"	m	struct:__anon450
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[62];$/;"	m	struct:__anon458
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[63];$/;"	m	struct:__anon452
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon446
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon448
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon451
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[64];$/;"	m	struct:__anon453
RESERVED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED2[6];$/;"	m	struct:__anon427
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon89
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon100
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon112
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED3[29U];$/;"	m	struct:__anon116
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon119
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon130
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED3[29U];$/;"	m	struct:__anon134
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon137
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon149
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED3[29U];$/;"	m	struct:__anon153
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon156
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED3[93U];$/;"	m	struct:__anon150
RESERVED3	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED3[981U];$/;"	m	struct:__anon155
RESERVED3	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon168
RESERVED3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED3[24U];$/;"	m	struct:__anon181
RESERVED3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED3[29U];$/;"	m	struct:__anon185
RESERVED3	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED3[759U];$/;"	m	struct:__anon188
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon198
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon199
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon212
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[126];$/;"	m	struct:__anon207
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[129];$/;"	m	struct:__anon202
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[13];$/;"	m	struct:__anon205
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon200
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon201
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon218
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon194
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon209
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon210
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon213
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon195
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon203
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon211
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[64];$/;"	m	struct:__anon197
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[64];$/;"	m	struct:__anon204
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[700];$/;"	m	struct:__anon206
RESERVED3	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED3[701];$/;"	m	struct:__anon208
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon262
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon275
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon280
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon300
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[122];$/;"	m	struct:__anon271
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon293
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon304
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[126];$/;"	m	struct:__anon288
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[13];$/;"	m	struct:__anon286
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[21];$/;"	m	struct:__anon268
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[23];$/;"	m	struct:__anon283
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon274
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon276
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon282
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[3];$/;"	m	struct:__anon299
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[50];$/;"	m	struct:__anon273
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[51];$/;"	m	struct:__anon279
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon278
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon281
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon277
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon287
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon303
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon290
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon291
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon294
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon295
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[62];$/;"	m	struct:__anon302
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon272
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon284
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon292
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon298
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED3[64];$/;"	m	struct:__anon285
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[122];$/;"	m	struct:__anon340
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon358
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[126];$/;"	m	struct:__anon353
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[13];$/;"	m	struct:__anon351
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[21];$/;"	m	struct:__anon337
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[23];$/;"	m	struct:__anon348
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon343
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon346
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[3];$/;"	m	struct:__anon363
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[50];$/;"	m	struct:__anon342
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[51];$/;"	m	struct:__anon345
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon344
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon347
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon352
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon355
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon356
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon359
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[62];$/;"	m	struct:__anon366
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon341
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon349
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon357
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon362
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED3[64];$/;"	m	struct:__anon350
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon411
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon433
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3;$/;"	m	struct:__anon438
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[10];$/;"	m	struct:__anon458
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[117];$/;"	m	struct:__anon430
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[119];$/;"	m	struct:__anon429
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon451
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[125];$/;"	m	struct:__anon463
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[126];$/;"	m	struct:__anon446
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[13];$/;"	m	struct:__anon444
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[21];$/;"	m	struct:__anon427
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[23];$/;"	m	struct:__anon441
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon432
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon434
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[2];$/;"	m	struct:__anon440
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[3];$/;"	m	struct:__anon431
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[3];$/;"	m	struct:__anon457
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[46];$/;"	m	struct:__anon466
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[51];$/;"	m	struct:__anon437
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon436
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[56];$/;"	m	struct:__anon439
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon435
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon445
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[5];$/;"	m	struct:__anon462
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon448
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon449
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon452
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[61];$/;"	m	struct:__anon453
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[62];$/;"	m	struct:__anon461
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon442
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon450
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon456
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[63];$/;"	m	struct:__anon465
RESERVED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED3[64];$/;"	m	struct:__anon443
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon89
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon100
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon119
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon116
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon112
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon137
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon134
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon130
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED4[15U];$/;"	m	struct:__anon150
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon156
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon153
RESERVED4	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon149
RESERVED4	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon168
RESERVED4	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED4[1U];$/;"	m	struct:__anon188
RESERVED4	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED4[43U];$/;"	m	struct:__anon185
RESERVED4	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED4[56U];$/;"	m	struct:__anon181
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon195
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon199
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[110];$/;"	m	struct:__anon205
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[126];$/;"	m	struct:__anon204
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[4];$/;"	m	struct:__anon200
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon201
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[5];$/;"	m	struct:__anon212
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[60];$/;"	m	struct:__anon211
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[61];$/;"	m	struct:__anon197
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon209
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon210
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon213
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[695];$/;"	m	struct:__anon202
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[6];$/;"	m	struct:__anon218
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[700];$/;"	m	struct:__anon203
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[700];$/;"	m	struct:__anon207
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon198
RESERVED4	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED4[9];$/;"	m	struct:__anon194
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon272
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon276
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon280
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon282
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[110];$/;"	m	struct:__anon286
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[125];$/;"	m	struct:__anon298
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[126];$/;"	m	struct:__anon285
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[185];$/;"	m	struct:__anon268
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[2];$/;"	m	struct:__anon287
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon284
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon304
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[4];$/;"	m	struct:__anon281
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon277
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon303
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[5];$/;"	m	struct:__anon293
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[60];$/;"	m	struct:__anon292
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[61];$/;"	m	struct:__anon271
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon290
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon291
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon294
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon295
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[64];$/;"	m	struct:__anon273
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon274
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon275
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon278
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon279
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[8];$/;"	m	struct:__anon299
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED4[97];$/;"	m	struct:__anon283
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon341
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon346
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[110];$/;"	m	struct:__anon351
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[125];$/;"	m	struct:__anon362
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[126];$/;"	m	struct:__anon350
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[185];$/;"	m	struct:__anon337
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[2];$/;"	m	struct:__anon352
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon349
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon347
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[5];$/;"	m	struct:__anon358
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[60];$/;"	m	struct:__anon357
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[61];$/;"	m	struct:__anon340
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon355
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon356
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon359
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[64];$/;"	m	struct:__anon342
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon343
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon344
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon345
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[8];$/;"	m	struct:__anon363
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED4[97];$/;"	m	struct:__anon348
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon417
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon434
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon438
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon440
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4;$/;"	m	struct:__anon458
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[110];$/;"	m	struct:__anon444
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[125];$/;"	m	struct:__anon456
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[126];$/;"	m	struct:__anon443
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[185];$/;"	m	struct:__anon427
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[2];$/;"	m	struct:__anon445
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[36];$/;"	m	struct:__anon431
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon442
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon463
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[3];$/;"	m	struct:__anon466
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[4];$/;"	m	struct:__anon439
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon435
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[53];$/;"	m	struct:__anon462
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[5];$/;"	m	struct:__anon451
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[60];$/;"	m	struct:__anon450
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[61];$/;"	m	struct:__anon429
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[61];$/;"	m	struct:__anon465
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon430
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon448
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon449
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon452
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[63];$/;"	m	struct:__anon453
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon432
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon433
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon436
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon437
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[7];$/;"	m	struct:__anon457
RESERVED4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED4[97];$/;"	m	struct:__anon441
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon119
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon112
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon116
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon137
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon130
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon134
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED5[1U];$/;"	m	struct:__anon150
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon156
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon149
RESERVED5	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon153
RESERVED5	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED5[39U];$/;"	m	struct:__anon188
RESERVED5	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED5[644U];$/;"	m	struct:__anon181
RESERVED5	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED5[6U];$/;"	m	struct:__anon185
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon197
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon199
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon200
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon204
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon209
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[10];$/;"	m	struct:__anon218
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[13];$/;"	m	struct:__anon205
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[46];$/;"	m	struct:__anon198
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[4];$/;"	m	struct:__anon213
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[53];$/;"	m	struct:__anon194
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[62];$/;"	m	struct:__anon195
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[631];$/;"	m	struct:__anon211
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon201
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[684];$/;"	m	struct:__anon212
RESERVED5	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED5[697];$/;"	m	struct:__anon210
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon274
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon276
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon280
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon281
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon285
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon291
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon304
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[129];$/;"	m	struct:__anon283
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[13];$/;"	m	struct:__anon286
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[24];$/;"	m	struct:__anon284
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon268
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon287
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon298
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[3];$/;"	m	struct:__anon282
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[46];$/;"	m	struct:__anon275
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[4];$/;"	m	struct:__anon295
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[61];$/;"	m	struct:__anon273
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[62];$/;"	m	struct:__anon272
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon277
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon303
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[6];$/;"	m	struct:__anon299
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon278
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon294
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[9];$/;"	m	struct:__anon271
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED5[9];$/;"	m	struct:__anon279
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon343
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon346
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon350
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon356
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[129];$/;"	m	struct:__anon348
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[13];$/;"	m	struct:__anon351
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[24];$/;"	m	struct:__anon349
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon352
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon362
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[61];$/;"	m	struct:__anon342
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[62];$/;"	m	struct:__anon341
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[63];$/;"	m	struct:__anon340
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon347
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[6];$/;"	m	struct:__anon363
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon344
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon359
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED5[9];$/;"	m	struct:__anon345
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon430
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon432
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon434
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon438
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon439
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon443
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon449
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5;$/;"	m	struct:__anon463
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[129];$/;"	m	struct:__anon441
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[13];$/;"	m	struct:__anon444
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[24];$/;"	m	struct:__anon442
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon419
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon427
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon445
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[2];$/;"	m	struct:__anon456
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[3];$/;"	m	struct:__anon440
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[3];$/;"	m	struct:__anon466
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[46];$/;"	m	struct:__anon433
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[4];$/;"	m	struct:__anon453
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon431
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon435
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[64];$/;"	m	struct:__anon462
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[6];$/;"	m	struct:__anon457
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[6];$/;"	m	struct:__anon465
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon436
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[8];$/;"	m	struct:__anon452
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[9];$/;"	m	struct:__anon429
RESERVED5	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED5[9];$/;"	m	struct:__anon437
RESERVED6	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED6[1U];$/;"	m	struct:__anon150
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon199
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon204
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon194
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon200
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[60];$/;"	m	struct:__anon197
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[61];$/;"	m	struct:__anon201
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[64];$/;"	m	struct:__anon198
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[683];$/;"	m	struct:__anon205
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[694];$/;"	m	struct:__anon213
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[697];$/;"	m	struct:__anon209
RESERVED6	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED6[7];$/;"	m	struct:__anon195
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon273
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon274
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[10];$/;"	m	struct:__anon276
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon280
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon285
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[12];$/;"	m	struct:__anon284
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[2];$/;"	m	struct:__anon278
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon304
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[43];$/;"	m	struct:__anon282
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon279
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon281
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[53];$/;"	m	struct:__anon271
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[57];$/;"	m	struct:__anon303
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[5];$/;"	m	struct:__anon295
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[61];$/;"	m	struct:__anon277
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[64];$/;"	m	struct:__anon275
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED6[7];$/;"	m	struct:__anon272
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon342
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon343
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[10];$/;"	m	struct:__anon346
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon350
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[12];$/;"	m	struct:__anon349
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[2];$/;"	m	struct:__anon344
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon340
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon345
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[61];$/;"	m	struct:__anon347
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED6[7];$/;"	m	struct:__anon341
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon432
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6;$/;"	m	struct:__anon465
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[10];$/;"	m	struct:__anon434
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon438
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[11];$/;"	m	struct:__anon443
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[12];$/;"	m	struct:__anon442
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[2];$/;"	m	struct:__anon421
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[2];$/;"	m	struct:__anon436
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon429
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon463
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[3];$/;"	m	struct:__anon466
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[43];$/;"	m	struct:__anon440
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon437
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[4];$/;"	m	struct:__anon439
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[57];$/;"	m	struct:__anon462
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[5];$/;"	m	struct:__anon453
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[61];$/;"	m	struct:__anon431
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[61];$/;"	m	struct:__anon435
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[62];$/;"	m	struct:__anon430
RESERVED6	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED6[64];$/;"	m	struct:__anon433
RESERVED7	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon119
RESERVED7	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon137
RESERVED7	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED7[6U];$/;"	m	struct:__anon150
RESERVED7	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon156
RESERVED7	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RESERVED7[8U];$/;"	m	struct:__anon188
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7;$/;"	m	struct:__anon197
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[15];$/;"	m	struct:__anon201
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[2];$/;"	m	struct:__anon194
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon200
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[5];$/;"	m	struct:__anon195
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[681];$/;"	m	struct:__anon199
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[683];$/;"	m	struct:__anon204
RESERVED7	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED7[93];$/;"	m	struct:__anon198
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[15];$/;"	m	struct:__anon277
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[32];$/;"	m	struct:__anon303
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[37];$/;"	m	struct:__anon279
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[39];$/;"	m	struct:__anon278
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon271
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon281
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon304
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[41];$/;"	m	struct:__anon274
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[44];$/;"	m	struct:__anon276
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[60];$/;"	m	struct:__anon273
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[63];$/;"	m	struct:__anon282
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[8];$/;"	m	struct:__anon272
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED7[93];$/;"	m	struct:__anon275
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[15];$/;"	m	struct:__anon347
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[2];$/;"	m	struct:__anon340
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[37];$/;"	m	struct:__anon345
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[39];$/;"	m	struct:__anon344
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[41];$/;"	m	struct:__anon343
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[44];$/;"	m	struct:__anon346
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED7[60];$/;"	m	struct:__anon342
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7;$/;"	m	struct:__anon426
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7;$/;"	m	struct:__anon431
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[15];$/;"	m	struct:__anon435
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[32];$/;"	m	struct:__anon462
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[37];$/;"	m	struct:__anon437
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[39];$/;"	m	struct:__anon436
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon430
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon439
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon463
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[3];$/;"	m	struct:__anon465
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[41];$/;"	m	struct:__anon432
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[44];$/;"	m	struct:__anon434
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[49];$/;"	m	struct:__anon429
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[63];$/;"	m	struct:__anon440
RESERVED7	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED7[93];$/;"	m	struct:__anon433
RESERVED8	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RESERVED8[1U];$/;"	m	struct:__anon150
RESERVED8	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED8;$/;"	m	struct:__anon194
RESERVED8	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED8[2];$/;"	m	struct:__anon197
RESERVED8	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED8[31];$/;"	m	struct:__anon198
RESERVED8	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED8[45];$/;"	m	struct:__anon200
RESERVED8	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED8[47];$/;"	m	struct:__anon201
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8;$/;"	m	struct:__anon273
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[2];$/;"	m	struct:__anon271
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[31];$/;"	m	struct:__anon275
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[45];$/;"	m	struct:__anon281
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[47];$/;"	m	struct:__anon277
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[62];$/;"	m	struct:__anon282
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon274
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon278
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon279
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED8[64];$/;"	m	struct:__anon276
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8;$/;"	m	struct:__anon342
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[21];$/;"	m	struct:__anon340
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[47];$/;"	m	struct:__anon347
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon343
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon344
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon345
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED8[64];$/;"	m	struct:__anon346
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[15];$/;"	m	struct:__anon465
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[31];$/;"	m	struct:__anon433
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[3];$/;"	m	struct:__anon429
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[3];$/;"	m	struct:__anon430
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[45];$/;"	m	struct:__anon439
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[47];$/;"	m	struct:__anon435
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[59];$/;"	m	struct:__anon431
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[62];$/;"	m	struct:__anon440
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon432
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon436
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[63];$/;"	m	struct:__anon437
RESERVED8	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED8[64];$/;"	m	struct:__anon434
RESERVED9	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon198
RESERVED9	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon201
RESERVED9	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED9[39];$/;"	m	struct:__anon197
RESERVED9	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED9[64];$/;"	m	struct:__anon200
RESERVED9	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESERVED9[7];$/;"	m	struct:__anon194
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon275
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon277
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon282
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[110];$/;"	m	struct:__anon278
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[113];$/;"	m	struct:__anon279
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[11];$/;"	m	struct:__anon271
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[125];$/;"	m	struct:__anon276
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[2];$/;"	m	struct:__anon273
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[64];$/;"	m	struct:__anon281
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESERVED9[93];$/;"	m	struct:__anon274
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon347
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[110];$/;"	m	struct:__anon344
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[113];$/;"	m	struct:__anon345
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[125];$/;"	m	struct:__anon346
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[225];$/;"	m	struct:__anon340
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[2];$/;"	m	struct:__anon342
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESERVED9[93];$/;"	m	struct:__anon343
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon431
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon433
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon435
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9;$/;"	m	struct:__anon440
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[110];$/;"	m	struct:__anon436
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[113];$/;"	m	struct:__anon437
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[2];$/;"	m	struct:__anon429
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[2];$/;"	m	struct:__anon465
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[61];$/;"	m	struct:__anon434
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[64];$/;"	m	struct:__anon439
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[8];$/;"	m	struct:__anon430
RESERVED9	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESERVED9[93];$/;"	m	struct:__anon432
RESET	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RESET;                             \/*!< Pin reset functionality configuration register. This register$/;"	m	struct:__anon194
RESETREAS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RESETREAS;                         \/*!< Reset reason.                                                         *\/$/;"	m	struct:__anon194
RESETREAS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RESETREAS;                         \/*!< Reset reason                                                          *\/$/;"	m	struct:__anon271
RESETREAS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RESETREAS;                         \/*!< Reset reason                                                          *\/$/;"	m	struct:__anon340
RESETREAS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RESETREAS;                         \/*!< Reset reason                                                          *\/$/;"	m	struct:__anon429
RESOLUTION	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RESOLUTION;                        \/*!< Resolution configuration                                              *\/$/;"	m	struct:__anon284
RESOLUTION	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RESOLUTION;                        \/*!< Resolution configuration                                              *\/$/;"	m	struct:__anon349
RESOLUTION	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RESOLUTION;                        \/*!< Resolution configuration                                              *\/$/;"	m	struct:__anon442
RESULT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESULT;                            \/*!< Result of ADC conversion.                                             *\/$/;"	m	struct:__anon203
RESULT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RESULT;                            \/*!< Result of last compare.                                               *\/$/;"	m	struct:__anon213
RESULT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SAADC_RESULT_Type RESULT;                         \/*!< RESULT EasyDMA channel                                                *\/$/;"	m	struct:__anon284
RESULT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESULT;                            \/*!< Compare result                                                        *\/$/;"	m	struct:__anon294
RESULT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RESULT;                            \/*!< Compare result                                                        *\/$/;"	m	struct:__anon295
RESULT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SAADC_RESULT_Type RESULT;                         \/*!< RESULT EasyDMA channel                                                *\/$/;"	m	struct:__anon349
RESULT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RESULT;                            \/*!< Compare result                                                        *\/$/;"	m	struct:__anon359
RESULT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SAADC_RESULT_Type RESULT;                         \/*!< RESULT EasyDMA channel                                                *\/$/;"	m	struct:__anon442
RESULT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESULT;                            \/*!< Compare result                                                        *\/$/;"	m	struct:__anon452
RESULT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RESULT;                            \/*!< Compare result                                                        *\/$/;"	m	struct:__anon453
RETARGET_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3440;"	d
RETARGET_ENABLED	.\app\inc\sdk_config.h	3440;"	d
RETARGET_ENABLED	.\sdk_config.h	3440;"	d
RETURN_ON_ERROR	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	26;"	d	file:
RETURN_ON_ERROR	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	26;"	d	file:
RETURN_ON_ERROR	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	26;"	d	file:
RETURN_ON_ERROR_NOT_INVALID_PARAM	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	40;"	d	file:
RETURN_ON_ERROR_NOT_INVALID_PARAM	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	40;"	d	file:
RETURN_ON_ERROR_NOT_INVALID_PARAM	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	40;"	d	file:
RETURN_ON_ERROR_NOT_NOT_SUPPORTED	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	54;"	d	file:
RETURN_ON_ERROR_NOT_NOT_SUPPORTED	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	54;"	d	file:
RETURN_ON_ERROR_NOT_NOT_SUPPORTED	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	54;"	d	file:
RLENR0	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RLENR0;                            \/*!< Length of RAM region 0.                                               *\/$/;"	m	struct:__anon196
RNG_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1729;"	d
RNG_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1729;"	d
RNG_CONFIG_DEBUG_COLOR	.\sdk_config.h	1729;"	d
RNG_CONFIG_DERCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4814;"	d
RNG_CONFIG_DERCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6701;"	d
RNG_CONFIG_DERCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9800;"	d
RNG_CONFIG_DERCEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9170;"	d
RNG_CONFIG_DERCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4815;"	d
RNG_CONFIG_DERCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6702;"	d
RNG_CONFIG_DERCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9801;"	d
RNG_CONFIG_DERCEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9171;"	d
RNG_CONFIG_DERCEN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4813;"	d
RNG_CONFIG_DERCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6700;"	d
RNG_CONFIG_DERCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9799;"	d
RNG_CONFIG_DERCEN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9169;"	d
RNG_CONFIG_DERCEN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4812;"	d
RNG_CONFIG_DERCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6699;"	d
RNG_CONFIG_DERCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9798;"	d
RNG_CONFIG_DERCEN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9168;"	d
RNG_CONFIG_ERROR_CORRECTION	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1661;"	d
RNG_CONFIG_ERROR_CORRECTION	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	119;"	d
RNG_CONFIG_ERROR_CORRECTION	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	119;"	d
RNG_CONFIG_ERROR_CORRECTION	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	135;"	d
RNG_CONFIG_ERROR_CORRECTION	.\app\inc\sdk_config.h	1661;"	d
RNG_CONFIG_ERROR_CORRECTION	.\app\nRF51822_xxAC\nrf_drv_config.h	135;"	d
RNG_CONFIG_ERROR_CORRECTION	.\sdk_config.h	1661;"	d
RNG_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1713;"	d
RNG_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1713;"	d
RNG_CONFIG_INFO_COLOR	.\sdk_config.h	1713;"	d
RNG_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1679;"	d
RNG_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	121;"	d
RNG_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	121;"	d
RNG_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	137;"	d
RNG_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1679;"	d
RNG_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	137;"	d
RNG_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1679;"	d
RNG_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1685;"	d
RNG_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1685;"	d
RNG_CONFIG_LOG_ENABLED	.\sdk_config.h	1685;"	d
RNG_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1697;"	d
RNG_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1697;"	d
RNG_CONFIG_LOG_LEVEL	.\sdk_config.h	1697;"	d
RNG_CONFIG_POOL_SIZE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1666;"	d
RNG_CONFIG_POOL_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	120;"	d
RNG_CONFIG_POOL_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	120;"	d
RNG_CONFIG_POOL_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	136;"	d
RNG_CONFIG_POOL_SIZE	.\app\inc\sdk_config.h	1666;"	d
RNG_CONFIG_POOL_SIZE	.\app\nRF51822_xxAC\nrf_drv_config.h	136;"	d
RNG_CONFIG_POOL_SIZE	.\sdk_config.h	1666;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	106;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	106;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	106;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	106;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	106;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	121;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	144;"	d
RNG_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	146;"	d
RNG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1654;"	d
RNG_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	116;"	d
RNG_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	116;"	d
RNG_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	132;"	d
RNG_ENABLED	.\app\inc\sdk_config.h	1654;"	d
RNG_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	132;"	d
RNG_ENABLED	.\sdk_config.h	1654;"	d
RNG_EVENTS_VALRDY_EVENTS_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6664;"	d
RNG_EVENTS_VALRDY_EVENTS_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6663;"	d
RNG_INTENCLR_VALRDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4806;"	d
RNG_INTENCLR_VALRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6693;"	d
RNG_INTENCLR_VALRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9792;"	d
RNG_INTENCLR_VALRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9162;"	d
RNG_INTENCLR_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4804;"	d
RNG_INTENCLR_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6691;"	d
RNG_INTENCLR_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9790;"	d
RNG_INTENCLR_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9160;"	d
RNG_INTENCLR_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4805;"	d
RNG_INTENCLR_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6692;"	d
RNG_INTENCLR_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9791;"	d
RNG_INTENCLR_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9161;"	d
RNG_INTENCLR_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4803;"	d
RNG_INTENCLR_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6690;"	d
RNG_INTENCLR_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9789;"	d
RNG_INTENCLR_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9159;"	d
RNG_INTENCLR_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4802;"	d
RNG_INTENCLR_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6689;"	d
RNG_INTENCLR_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9788;"	d
RNG_INTENCLR_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9158;"	d
RNG_INTENSET_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4794;"	d
RNG_INTENSET_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6681;"	d
RNG_INTENSET_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9780;"	d
RNG_INTENSET_VALRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9150;"	d
RNG_INTENSET_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4795;"	d
RNG_INTENSET_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6682;"	d
RNG_INTENSET_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9781;"	d
RNG_INTENSET_VALRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9151;"	d
RNG_INTENSET_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4793;"	d
RNG_INTENSET_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6680;"	d
RNG_INTENSET_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9779;"	d
RNG_INTENSET_VALRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9149;"	d
RNG_INTENSET_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4792;"	d
RNG_INTENSET_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6679;"	d
RNG_INTENSET_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9778;"	d
RNG_INTENSET_VALRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9148;"	d
RNG_INTENSET_VALRDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4796;"	d
RNG_INTENSET_VALRDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6683;"	d
RNG_INTENSET_VALRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9782;"	d
RNG_INTENSET_VALRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9152;"	d
RNG_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^RNG_IRQHandler$/;"	l
RNG_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^RNG_IRQHandler$/;"	l
RNG_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^RNG_IRQHandler$/;"	l
RNG_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^RNG_IRQHandler:$/;"	l
RNG_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  RNG_IRQn                      =  13,              \/*!<  13  RNG                                                              *\/$/;"	e	enum:__anon191
RNG_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  RNG_IRQn                      =  13,              \/*!<  13  RNG                                                              *\/$/;"	e	enum:__anon223
RNG_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  RNG_IRQn                      =  13,              \/*!<  13  RNG                                                              *\/$/;"	e	enum:__anon307
RNG_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  RNG_IRQn                      =  13,              \/*!<  13  RNG                                                              *\/$/;"	e	enum:__anon368
RNG_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4830;"	d
RNG_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4831;"	d
RNG_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4829;"	d
RNG_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4828;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	105;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	105;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	105;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	105;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	105;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	120;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	143;"	d
RNG_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	145;"	d
RNG_SHORTS_VALRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4785;"	d
RNG_SHORTS_VALRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6672;"	d
RNG_SHORTS_VALRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9771;"	d
RNG_SHORTS_VALRDY_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9141;"	d
RNG_SHORTS_VALRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4786;"	d
RNG_SHORTS_VALRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6673;"	d
RNG_SHORTS_VALRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9772;"	d
RNG_SHORTS_VALRDY_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9142;"	d
RNG_SHORTS_VALRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4784;"	d
RNG_SHORTS_VALRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6671;"	d
RNG_SHORTS_VALRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9770;"	d
RNG_SHORTS_VALRDY_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9140;"	d
RNG_SHORTS_VALRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4783;"	d
RNG_SHORTS_VALRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6670;"	d
RNG_SHORTS_VALRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9769;"	d
RNG_SHORTS_VALRDY_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9139;"	d
RNG_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6650;"	d
RNG_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6649;"	d
RNG_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6657;"	d
RNG_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6656;"	d
RNG_VALUE_VALUE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4822;"	d
RNG_VALUE_VALUE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6709;"	d
RNG_VALUE_VALUE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9808;"	d
RNG_VALUE_VALUE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9178;"	d
RNG_VALUE_VALUE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4821;"	d
RNG_VALUE_VALUE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6708;"	d
RNG_VALUE_VALUE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9807;"	d
RNG_VALUE_VALUE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9177;"	d
RNR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon103
RNR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon120
RNR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon138
RNR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon157
RNR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon172
RNR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t RNR;                    \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register *\/$/;"	m	struct:__anon189
RR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  RR[8];                             \/*!< Reload requests registers.                                            *\/$/;"	m	struct:__anon211
RR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  RR[8];                             \/*!< Description collection[0]: Reload request 0                           *\/$/;"	m	struct:__anon292
RR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  RR[8];                             \/*!< Description collection[0]: Reload request 0                           *\/$/;"	m	struct:__anon357
RR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  RR[8];                             \/*!< Description collection[0]: Reload request 0                           *\/$/;"	m	struct:__anon450
RREN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RREN;                              \/*!< Reload request enable.                                                *\/$/;"	m	struct:__anon211
RREN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RREN;                              \/*!< Enable register for reload request registers                          *\/$/;"	m	struct:__anon292
RREN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RREN;                              \/*!< Enable register for reload request registers                          *\/$/;"	m	struct:__anon357
RREN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RREN;                              \/*!< Enable register for reload request registers                          *\/$/;"	m	struct:__anon450
RSERVED1	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon89
RSERVED1	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon100
RSERVED1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^        uint32_t RSERVED1[24U];$/;"	m	struct:__anon112
RSERVED1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^        uint32_t RSERVED1[24U];$/;"	m	struct:__anon130
RSERVED1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^        uint32_t RSERVED1[24U];$/;"	m	struct:__anon149
RSERVED1	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon168
RSERVED1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^        uint32_t RSERVED1[24U];$/;"	m	struct:__anon181
RSSISAMPLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RSSISAMPLE;                        \/*!< RSSI sample.                                                          *\/$/;"	m	struct:__anon197
RSSISAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RSSISAMPLE;                        \/*!< RSSI sample                                                           *\/$/;"	m	struct:__anon273
RSSISAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RSSISAMPLE;                        \/*!< RSSI sample                                                           *\/$/;"	m	struct:__anon342
RSSISAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RSSISAMPLE;                        \/*!< RSSI sample                                                           *\/$/;"	m	struct:__anon431
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	101;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	101;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	101;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	101;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	101;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	116;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	138;"	d
RTC0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	140;"	d
RTC0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	94;"	d
RTC0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	94;"	d
RTC0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	110;"	d
RTC0_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	110;"	d
RTC0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	95;"	d
RTC0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	95;"	d
RTC0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	111;"	d
RTC0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	111;"	d
RTC0_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	96;"	d
RTC0_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	96;"	d
RTC0_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	112;"	d
RTC0_CONFIG_RELIABLE	.\app\nRF51822_xxAC\nrf_drv_config.h	112;"	d
RTC0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1775;"	d
RTC0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	91;"	d
RTC0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	91;"	d
RTC0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	107;"	d
RTC0_ENABLED	.\app\inc\sdk_config.h	1775;"	d
RTC0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	107;"	d
RTC0_ENABLED	.\sdk_config.h	1775;"	d
RTC0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	98;"	d
RTC0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	98;"	d
RTC0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	114;"	d
RTC0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	114;"	d
RTC0_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^RTC0_IRQHandler$/;"	l
RTC0_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^RTC0_IRQHandler$/;"	l
RTC0_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^RTC0_IRQHandler$/;"	l
RTC0_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^RTC0_IRQHandler:$/;"	l
RTC0_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  RTC0_IRQn                     =  11,              \/*!<  11  RTC0                                                             *\/$/;"	e	enum:__anon191
RTC0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  RTC0_IRQn                     =  11,              \/*!<  11  RTC0                                                             *\/$/;"	e	enum:__anon223
RTC0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  RTC0_IRQn                     =  11,              \/*!<  11  RTC0                                                             *\/$/;"	e	enum:__anon307
RTC0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  RTC0_IRQn                     =  11,              \/*!<  11  RTC0                                                             *\/$/;"	e	enum:__anon368
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	102;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	102;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	102;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	102;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	102;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	117;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	139;"	d
RTC1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	141;"	d
RTC1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	104;"	d
RTC1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	104;"	d
RTC1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	120;"	d
RTC1_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	120;"	d
RTC1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	105;"	d
RTC1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	105;"	d
RTC1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	121;"	d
RTC1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	121;"	d
RTC1_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	106;"	d
RTC1_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	106;"	d
RTC1_CONFIG_RELIABLE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	122;"	d
RTC1_CONFIG_RELIABLE	.\app\nRF51822_xxAC\nrf_drv_config.h	122;"	d
RTC1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1782;"	d
RTC1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	101;"	d
RTC1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	101;"	d
RTC1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	117;"	d
RTC1_ENABLED	.\app\inc\sdk_config.h	1782;"	d
RTC1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	117;"	d
RTC1_ENABLED	.\sdk_config.h	1782;"	d
RTC1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	108;"	d
RTC1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	108;"	d
RTC1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	124;"	d
RTC1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	124;"	d
RTC1_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^RTC1_IRQHandler$/;"	l
RTC1_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^RTC1_IRQHandler$/;"	l
RTC1_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^RTC1_IRQHandler$/;"	l
RTC1_IRQHandler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^void RTC1_IRQHandler(void)$/;"	f
RTC1_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^void RTC1_IRQHandler(void)$/;"	f
RTC1_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^void RTC1_IRQHandler(void)$/;"	f
RTC1_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^RTC1_IRQHandler:$/;"	l
RTC1_IRQ_PRI	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	22;"	d	file:
RTC1_IRQ_PRI	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	22;"	d	file:
RTC1_IRQ_PRI	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	22;"	d	file:
RTC1_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  RTC1_IRQn                     =  17,              \/*!<  17  RTC1                                                             *\/$/;"	e	enum:__anon191
RTC1_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  RTC1_IRQn                     =  17,              \/*!<  17  RTC1                                                             *\/$/;"	e	enum:__anon223
RTC1_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  RTC1_IRQn                     =  17,              \/*!<  17  RTC1                                                             *\/$/;"	e	enum:__anon307
RTC1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  RTC1_IRQn                     =  17,              \/*!<  17  RTC1                                                             *\/$/;"	e	enum:__anon368
RTC2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	140;"	d
RTC2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	142;"	d
RTC2_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1789;"	d
RTC2_ENABLED	.\app\inc\sdk_config.h	1789;"	d
RTC2_ENABLED	.\sdk_config.h	1789;"	d
RTC2_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  RTC2_IRQn                     =  36,              \/*!<  36  RTC2                                                             *\/$/;"	e	enum:__anon223
RTC2_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  RTC2_IRQn                     =  36,              \/*!<  36  RTC2                                                             *\/$/;"	e	enum:__anon368
RTC_CC_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5075;"	d
RTC_CC_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7002;"	d
RTC_CC_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10052;"	d
RTC_CC_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9422;"	d
RTC_CC_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5074;"	d
RTC_CC_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7001;"	d
RTC_CC_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10051;"	d
RTC_CC_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9421;"	d
RTC_COMPARE_OFFSET_MIN	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	36;"	d	file:
RTC_COMPARE_OFFSET_MIN	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	36;"	d	file:
RTC_COMPARE_OFFSET_MIN	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	36;"	d	file:
RTC_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1844;"	d
RTC_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1844;"	d
RTC_CONFIG_DEBUG_COLOR	.\sdk_config.h	1844;"	d
RTC_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1828;"	d
RTC_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1828;"	d
RTC_CONFIG_INFO_COLOR	.\sdk_config.h	1828;"	d
RTC_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1800;"	d
RTC_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1800;"	d
RTC_CONFIG_LOG_ENABLED	.\sdk_config.h	1800;"	d
RTC_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1812;"	d
RTC_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1812;"	d
RTC_CONFIG_LOG_LEVEL	.\sdk_config.h	1812;"	d
RTC_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	111;"	d
RTC_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	111;"	d
RTC_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	127;"	d
RTC_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	127;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	99;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	99;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	99;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	99;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	99;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	114;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	136;"	d
RTC_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	138;"	d
RTC_COUNTER_COUNTER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5061;"	d
RTC_COUNTER_COUNTER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6988;"	d
RTC_COUNTER_COUNTER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10038;"	d
RTC_COUNTER_COUNTER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9408;"	d
RTC_COUNTER_COUNTER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5060;"	d
RTC_COUNTER_COUNTER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6987;"	d
RTC_COUNTER_COUNTER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10037;"	d
RTC_COUNTER_COUNTER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9407;"	d
RTC_DEFAULT_CONFIG_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1748;"	d
RTC_DEFAULT_CONFIG_FREQUENCY	.\app\inc\sdk_config.h	1748;"	d
RTC_DEFAULT_CONFIG_FREQUENCY	.\sdk_config.h	1748;"	d
RTC_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1768;"	d
RTC_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1768;"	d
RTC_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1768;"	d
RTC_DEFAULT_CONFIG_RELIABLE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1755;"	d
RTC_DEFAULT_CONFIG_RELIABLE	.\app\inc\sdk_config.h	1755;"	d
RTC_DEFAULT_CONFIG_RELIABLE	.\sdk_config.h	1755;"	d
RTC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1741;"	d
RTC_ENABLED	.\app\inc\sdk_config.h	1741;"	d
RTC_ENABLED	.\sdk_config.h	1741;"	d
RTC_EVENTS_COMPARE_EVENTS_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6762;"	d
RTC_EVENTS_COMPARE_EVENTS_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6761;"	d
RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6755;"	d
RTC_EVENTS_OVRFLW_EVENTS_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6754;"	d
RTC_EVENTS_TICK_EVENTS_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6748;"	d
RTC_EVENTS_TICK_EVENTS_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6747;"	d
RTC_EVTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5040;"	d
RTC_EVTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6967;"	d
RTC_EVTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10017;"	d
RTC_EVTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9387;"	d
RTC_EVTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5038;"	d
RTC_EVTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6965;"	d
RTC_EVTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10015;"	d
RTC_EVTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9385;"	d
RTC_EVTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5039;"	d
RTC_EVTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6966;"	d
RTC_EVTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10016;"	d
RTC_EVTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9386;"	d
RTC_EVTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5037;"	d
RTC_EVTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6964;"	d
RTC_EVTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10014;"	d
RTC_EVTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9384;"	d
RTC_EVTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5036;"	d
RTC_EVTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6963;"	d
RTC_EVTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10013;"	d
RTC_EVTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9383;"	d
RTC_EVTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5033;"	d
RTC_EVTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6960;"	d
RTC_EVTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10010;"	d
RTC_EVTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9380;"	d
RTC_EVTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5031;"	d
RTC_EVTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6958;"	d
RTC_EVTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10008;"	d
RTC_EVTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9378;"	d
RTC_EVTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5032;"	d
RTC_EVTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6959;"	d
RTC_EVTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10009;"	d
RTC_EVTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9379;"	d
RTC_EVTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5030;"	d
RTC_EVTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6957;"	d
RTC_EVTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10007;"	d
RTC_EVTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9377;"	d
RTC_EVTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5029;"	d
RTC_EVTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6956;"	d
RTC_EVTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10006;"	d
RTC_EVTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9376;"	d
RTC_EVTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5026;"	d
RTC_EVTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6953;"	d
RTC_EVTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10003;"	d
RTC_EVTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9373;"	d
RTC_EVTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5024;"	d
RTC_EVTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6951;"	d
RTC_EVTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10001;"	d
RTC_EVTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9371;"	d
RTC_EVTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5025;"	d
RTC_EVTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6952;"	d
RTC_EVTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10002;"	d
RTC_EVTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9372;"	d
RTC_EVTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5023;"	d
RTC_EVTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6950;"	d
RTC_EVTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10000;"	d
RTC_EVTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9370;"	d
RTC_EVTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5022;"	d
RTC_EVTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6949;"	d
RTC_EVTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9999;"	d
RTC_EVTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9369;"	d
RTC_EVTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5019;"	d
RTC_EVTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6946;"	d
RTC_EVTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9996;"	d
RTC_EVTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9366;"	d
RTC_EVTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5017;"	d
RTC_EVTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6944;"	d
RTC_EVTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9994;"	d
RTC_EVTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9364;"	d
RTC_EVTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5018;"	d
RTC_EVTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6945;"	d
RTC_EVTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9995;"	d
RTC_EVTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9365;"	d
RTC_EVTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5016;"	d
RTC_EVTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6943;"	d
RTC_EVTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9993;"	d
RTC_EVTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9363;"	d
RTC_EVTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5015;"	d
RTC_EVTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6942;"	d
RTC_EVTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9992;"	d
RTC_EVTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9362;"	d
RTC_EVTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5047;"	d
RTC_EVTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6974;"	d
RTC_EVTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10024;"	d
RTC_EVTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9394;"	d
RTC_EVTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5045;"	d
RTC_EVTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6972;"	d
RTC_EVTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10022;"	d
RTC_EVTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9392;"	d
RTC_EVTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5046;"	d
RTC_EVTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6973;"	d
RTC_EVTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10023;"	d
RTC_EVTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9393;"	d
RTC_EVTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5044;"	d
RTC_EVTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6971;"	d
RTC_EVTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10021;"	d
RTC_EVTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9391;"	d
RTC_EVTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5043;"	d
RTC_EVTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6970;"	d
RTC_EVTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10020;"	d
RTC_EVTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9390;"	d
RTC_EVTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5054;"	d
RTC_EVTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6981;"	d
RTC_EVTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10031;"	d
RTC_EVTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9401;"	d
RTC_EVTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5052;"	d
RTC_EVTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6979;"	d
RTC_EVTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10029;"	d
RTC_EVTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9399;"	d
RTC_EVTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5053;"	d
RTC_EVTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6980;"	d
RTC_EVTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10030;"	d
RTC_EVTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9400;"	d
RTC_EVTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5051;"	d
RTC_EVTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6978;"	d
RTC_EVTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10028;"	d
RTC_EVTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9398;"	d
RTC_EVTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5050;"	d
RTC_EVTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6977;"	d
RTC_EVTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10027;"	d
RTC_EVTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9397;"	d
RTC_EVTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4993;"	d
RTC_EVTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6920;"	d
RTC_EVTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9970;"	d
RTC_EVTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9340;"	d
RTC_EVTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4994;"	d
RTC_EVTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6921;"	d
RTC_EVTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9971;"	d
RTC_EVTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9341;"	d
RTC_EVTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4992;"	d
RTC_EVTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6919;"	d
RTC_EVTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9969;"	d
RTC_EVTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9339;"	d
RTC_EVTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4991;"	d
RTC_EVTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6918;"	d
RTC_EVTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9968;"	d
RTC_EVTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9338;"	d
RTC_EVTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4995;"	d
RTC_EVTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6922;"	d
RTC_EVTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9972;"	d
RTC_EVTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9342;"	d
RTC_EVTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4986;"	d
RTC_EVTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6913;"	d
RTC_EVTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9963;"	d
RTC_EVTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9333;"	d
RTC_EVTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4987;"	d
RTC_EVTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6914;"	d
RTC_EVTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9964;"	d
RTC_EVTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9334;"	d
RTC_EVTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4985;"	d
RTC_EVTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6912;"	d
RTC_EVTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9962;"	d
RTC_EVTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9332;"	d
RTC_EVTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4984;"	d
RTC_EVTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6911;"	d
RTC_EVTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9961;"	d
RTC_EVTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9331;"	d
RTC_EVTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4988;"	d
RTC_EVTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6915;"	d
RTC_EVTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9965;"	d
RTC_EVTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9335;"	d
RTC_EVTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4979;"	d
RTC_EVTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6906;"	d
RTC_EVTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9956;"	d
RTC_EVTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9326;"	d
RTC_EVTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4980;"	d
RTC_EVTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6907;"	d
RTC_EVTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9957;"	d
RTC_EVTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9327;"	d
RTC_EVTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4978;"	d
RTC_EVTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6905;"	d
RTC_EVTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9955;"	d
RTC_EVTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9325;"	d
RTC_EVTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4977;"	d
RTC_EVTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6904;"	d
RTC_EVTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9954;"	d
RTC_EVTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9324;"	d
RTC_EVTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4981;"	d
RTC_EVTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6908;"	d
RTC_EVTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9958;"	d
RTC_EVTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9328;"	d
RTC_EVTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4972;"	d
RTC_EVTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6899;"	d
RTC_EVTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9949;"	d
RTC_EVTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9319;"	d
RTC_EVTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4973;"	d
RTC_EVTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6900;"	d
RTC_EVTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9950;"	d
RTC_EVTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9320;"	d
RTC_EVTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4971;"	d
RTC_EVTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6898;"	d
RTC_EVTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9948;"	d
RTC_EVTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9318;"	d
RTC_EVTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4970;"	d
RTC_EVTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6897;"	d
RTC_EVTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9947;"	d
RTC_EVTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9317;"	d
RTC_EVTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4974;"	d
RTC_EVTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6901;"	d
RTC_EVTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9951;"	d
RTC_EVTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9321;"	d
RTC_EVTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5000;"	d
RTC_EVTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6927;"	d
RTC_EVTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9977;"	d
RTC_EVTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9347;"	d
RTC_EVTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5001;"	d
RTC_EVTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6928;"	d
RTC_EVTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9978;"	d
RTC_EVTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9348;"	d
RTC_EVTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4999;"	d
RTC_EVTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6926;"	d
RTC_EVTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9976;"	d
RTC_EVTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9346;"	d
RTC_EVTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4998;"	d
RTC_EVTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6925;"	d
RTC_EVTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9975;"	d
RTC_EVTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9345;"	d
RTC_EVTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5002;"	d
RTC_EVTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6929;"	d
RTC_EVTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9979;"	d
RTC_EVTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9349;"	d
RTC_EVTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5007;"	d
RTC_EVTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6934;"	d
RTC_EVTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9984;"	d
RTC_EVTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9354;"	d
RTC_EVTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5008;"	d
RTC_EVTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6935;"	d
RTC_EVTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9985;"	d
RTC_EVTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9355;"	d
RTC_EVTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5006;"	d
RTC_EVTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6933;"	d
RTC_EVTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9983;"	d
RTC_EVTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9353;"	d
RTC_EVTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5005;"	d
RTC_EVTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6932;"	d
RTC_EVTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9982;"	d
RTC_EVTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9352;"	d
RTC_EVTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5009;"	d
RTC_EVTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6936;"	d
RTC_EVTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9986;"	d
RTC_EVTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9356;"	d
RTC_EVTEN_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4951;"	d
RTC_EVTEN_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6878;"	d
RTC_EVTEN_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9928;"	d
RTC_EVTEN_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9298;"	d
RTC_EVTEN_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4952;"	d
RTC_EVTEN_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6879;"	d
RTC_EVTEN_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9929;"	d
RTC_EVTEN_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9299;"	d
RTC_EVTEN_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4950;"	d
RTC_EVTEN_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6877;"	d
RTC_EVTEN_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9927;"	d
RTC_EVTEN_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9297;"	d
RTC_EVTEN_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4949;"	d
RTC_EVTEN_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6876;"	d
RTC_EVTEN_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9926;"	d
RTC_EVTEN_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9296;"	d
RTC_EVTEN_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4945;"	d
RTC_EVTEN_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6872;"	d
RTC_EVTEN_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9922;"	d
RTC_EVTEN_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9292;"	d
RTC_EVTEN_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4946;"	d
RTC_EVTEN_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6873;"	d
RTC_EVTEN_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9923;"	d
RTC_EVTEN_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9293;"	d
RTC_EVTEN_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4944;"	d
RTC_EVTEN_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6871;"	d
RTC_EVTEN_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9921;"	d
RTC_EVTEN_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9291;"	d
RTC_EVTEN_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4943;"	d
RTC_EVTEN_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6870;"	d
RTC_EVTEN_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9920;"	d
RTC_EVTEN_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9290;"	d
RTC_EVTEN_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4939;"	d
RTC_EVTEN_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6866;"	d
RTC_EVTEN_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9916;"	d
RTC_EVTEN_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9286;"	d
RTC_EVTEN_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4940;"	d
RTC_EVTEN_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6867;"	d
RTC_EVTEN_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9917;"	d
RTC_EVTEN_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9287;"	d
RTC_EVTEN_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4938;"	d
RTC_EVTEN_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6865;"	d
RTC_EVTEN_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9915;"	d
RTC_EVTEN_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9285;"	d
RTC_EVTEN_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4937;"	d
RTC_EVTEN_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6864;"	d
RTC_EVTEN_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9914;"	d
RTC_EVTEN_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9284;"	d
RTC_EVTEN_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4933;"	d
RTC_EVTEN_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6860;"	d
RTC_EVTEN_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9910;"	d
RTC_EVTEN_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9280;"	d
RTC_EVTEN_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4934;"	d
RTC_EVTEN_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6861;"	d
RTC_EVTEN_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9911;"	d
RTC_EVTEN_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9281;"	d
RTC_EVTEN_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4932;"	d
RTC_EVTEN_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6859;"	d
RTC_EVTEN_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9909;"	d
RTC_EVTEN_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9279;"	d
RTC_EVTEN_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4931;"	d
RTC_EVTEN_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6858;"	d
RTC_EVTEN_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9908;"	d
RTC_EVTEN_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9278;"	d
RTC_EVTEN_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4957;"	d
RTC_EVTEN_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6884;"	d
RTC_EVTEN_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9934;"	d
RTC_EVTEN_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9304;"	d
RTC_EVTEN_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4958;"	d
RTC_EVTEN_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6885;"	d
RTC_EVTEN_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9935;"	d
RTC_EVTEN_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9305;"	d
RTC_EVTEN_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4956;"	d
RTC_EVTEN_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6883;"	d
RTC_EVTEN_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9933;"	d
RTC_EVTEN_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9303;"	d
RTC_EVTEN_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4955;"	d
RTC_EVTEN_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6882;"	d
RTC_EVTEN_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9932;"	d
RTC_EVTEN_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9302;"	d
RTC_EVTEN_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4963;"	d
RTC_EVTEN_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6890;"	d
RTC_EVTEN_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9940;"	d
RTC_EVTEN_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9310;"	d
RTC_EVTEN_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4964;"	d
RTC_EVTEN_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6891;"	d
RTC_EVTEN_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9941;"	d
RTC_EVTEN_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9311;"	d
RTC_EVTEN_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4962;"	d
RTC_EVTEN_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6889;"	d
RTC_EVTEN_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9939;"	d
RTC_EVTEN_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9309;"	d
RTC_EVTEN_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4961;"	d
RTC_EVTEN_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6888;"	d
RTC_EVTEN_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9938;"	d
RTC_EVTEN_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9308;"	d
RTC_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4911;"	d
RTC_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6838;"	d
RTC_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9888;"	d
RTC_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9258;"	d
RTC_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4909;"	d
RTC_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6836;"	d
RTC_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9886;"	d
RTC_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9256;"	d
RTC_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4910;"	d
RTC_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6837;"	d
RTC_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9887;"	d
RTC_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9257;"	d
RTC_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4908;"	d
RTC_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6835;"	d
RTC_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9885;"	d
RTC_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9255;"	d
RTC_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4907;"	d
RTC_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6834;"	d
RTC_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9884;"	d
RTC_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9254;"	d
RTC_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4904;"	d
RTC_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6831;"	d
RTC_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9881;"	d
RTC_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9251;"	d
RTC_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4902;"	d
RTC_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6829;"	d
RTC_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9879;"	d
RTC_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9249;"	d
RTC_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4903;"	d
RTC_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6830;"	d
RTC_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9880;"	d
RTC_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9250;"	d
RTC_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4901;"	d
RTC_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6828;"	d
RTC_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9878;"	d
RTC_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9248;"	d
RTC_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4900;"	d
RTC_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6827;"	d
RTC_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9877;"	d
RTC_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9247;"	d
RTC_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4897;"	d
RTC_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6824;"	d
RTC_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9874;"	d
RTC_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9244;"	d
RTC_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4895;"	d
RTC_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6822;"	d
RTC_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9872;"	d
RTC_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9242;"	d
RTC_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4896;"	d
RTC_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6823;"	d
RTC_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9873;"	d
RTC_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9243;"	d
RTC_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4894;"	d
RTC_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6821;"	d
RTC_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9871;"	d
RTC_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9241;"	d
RTC_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4893;"	d
RTC_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6820;"	d
RTC_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9870;"	d
RTC_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9240;"	d
RTC_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4890;"	d
RTC_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6817;"	d
RTC_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9867;"	d
RTC_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9237;"	d
RTC_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4888;"	d
RTC_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6815;"	d
RTC_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9865;"	d
RTC_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9235;"	d
RTC_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4889;"	d
RTC_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6816;"	d
RTC_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9866;"	d
RTC_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9236;"	d
RTC_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4887;"	d
RTC_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6814;"	d
RTC_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9864;"	d
RTC_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9234;"	d
RTC_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4886;"	d
RTC_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6813;"	d
RTC_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9863;"	d
RTC_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9233;"	d
RTC_INTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4918;"	d
RTC_INTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6845;"	d
RTC_INTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9895;"	d
RTC_INTENCLR_OVRFLW_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9265;"	d
RTC_INTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4916;"	d
RTC_INTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6843;"	d
RTC_INTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9893;"	d
RTC_INTENCLR_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9263;"	d
RTC_INTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4917;"	d
RTC_INTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6844;"	d
RTC_INTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9894;"	d
RTC_INTENCLR_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9264;"	d
RTC_INTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4915;"	d
RTC_INTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6842;"	d
RTC_INTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9892;"	d
RTC_INTENCLR_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9262;"	d
RTC_INTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4914;"	d
RTC_INTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6841;"	d
RTC_INTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9891;"	d
RTC_INTENCLR_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9261;"	d
RTC_INTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4925;"	d
RTC_INTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6852;"	d
RTC_INTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9902;"	d
RTC_INTENCLR_TICK_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9272;"	d
RTC_INTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4923;"	d
RTC_INTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6850;"	d
RTC_INTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9900;"	d
RTC_INTENCLR_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9270;"	d
RTC_INTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4924;"	d
RTC_INTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6851;"	d
RTC_INTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9901;"	d
RTC_INTENCLR_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9271;"	d
RTC_INTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4922;"	d
RTC_INTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6849;"	d
RTC_INTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9899;"	d
RTC_INTENCLR_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9269;"	d
RTC_INTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4921;"	d
RTC_INTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6848;"	d
RTC_INTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9898;"	d
RTC_INTENCLR_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9268;"	d
RTC_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4864;"	d
RTC_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6791;"	d
RTC_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9841;"	d
RTC_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9211;"	d
RTC_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4865;"	d
RTC_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6792;"	d
RTC_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9842;"	d
RTC_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9212;"	d
RTC_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4863;"	d
RTC_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6790;"	d
RTC_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9840;"	d
RTC_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9210;"	d
RTC_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4862;"	d
RTC_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6789;"	d
RTC_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9839;"	d
RTC_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9209;"	d
RTC_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4866;"	d
RTC_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6793;"	d
RTC_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9843;"	d
RTC_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9213;"	d
RTC_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4857;"	d
RTC_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6784;"	d
RTC_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9834;"	d
RTC_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9204;"	d
RTC_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4858;"	d
RTC_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6785;"	d
RTC_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9835;"	d
RTC_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9205;"	d
RTC_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4856;"	d
RTC_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6783;"	d
RTC_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9833;"	d
RTC_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9203;"	d
RTC_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4855;"	d
RTC_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6782;"	d
RTC_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9832;"	d
RTC_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9202;"	d
RTC_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4859;"	d
RTC_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6786;"	d
RTC_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9836;"	d
RTC_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9206;"	d
RTC_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4850;"	d
RTC_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6777;"	d
RTC_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9827;"	d
RTC_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9197;"	d
RTC_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4851;"	d
RTC_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6778;"	d
RTC_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9828;"	d
RTC_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9198;"	d
RTC_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4849;"	d
RTC_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6776;"	d
RTC_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9826;"	d
RTC_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9196;"	d
RTC_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4848;"	d
RTC_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6775;"	d
RTC_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9825;"	d
RTC_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9195;"	d
RTC_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4852;"	d
RTC_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6779;"	d
RTC_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9829;"	d
RTC_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9199;"	d
RTC_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4843;"	d
RTC_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6770;"	d
RTC_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9820;"	d
RTC_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9190;"	d
RTC_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4844;"	d
RTC_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6771;"	d
RTC_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9821;"	d
RTC_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9191;"	d
RTC_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4842;"	d
RTC_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6769;"	d
RTC_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9819;"	d
RTC_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9189;"	d
RTC_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4841;"	d
RTC_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6768;"	d
RTC_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9818;"	d
RTC_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9188;"	d
RTC_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4845;"	d
RTC_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6772;"	d
RTC_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9822;"	d
RTC_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9192;"	d
RTC_INTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4871;"	d
RTC_INTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6798;"	d
RTC_INTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9848;"	d
RTC_INTENSET_OVRFLW_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9218;"	d
RTC_INTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4872;"	d
RTC_INTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6799;"	d
RTC_INTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9849;"	d
RTC_INTENSET_OVRFLW_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9219;"	d
RTC_INTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4870;"	d
RTC_INTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6797;"	d
RTC_INTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9847;"	d
RTC_INTENSET_OVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9217;"	d
RTC_INTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4869;"	d
RTC_INTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6796;"	d
RTC_INTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9846;"	d
RTC_INTENSET_OVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9216;"	d
RTC_INTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4873;"	d
RTC_INTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6800;"	d
RTC_INTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9850;"	d
RTC_INTENSET_OVRFLW_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9220;"	d
RTC_INTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4878;"	d
RTC_INTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6805;"	d
RTC_INTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9855;"	d
RTC_INTENSET_TICK_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9225;"	d
RTC_INTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4879;"	d
RTC_INTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6806;"	d
RTC_INTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9856;"	d
RTC_INTENSET_TICK_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9226;"	d
RTC_INTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4877;"	d
RTC_INTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6804;"	d
RTC_INTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9854;"	d
RTC_INTENSET_TICK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9224;"	d
RTC_INTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4876;"	d
RTC_INTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6803;"	d
RTC_INTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9853;"	d
RTC_INTENSET_TICK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9223;"	d
RTC_INTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	4880;"	d
RTC_INTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6807;"	d
RTC_INTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	9857;"	d
RTC_INTENSET_TICK_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9227;"	d
RTC_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5083;"	d
RTC_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5084;"	d
RTC_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5082;"	d
RTC_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5081;"	d
RTC_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5068;"	d
RTC_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6995;"	d
RTC_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10045;"	d
RTC_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9415;"	d
RTC_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5067;"	d
RTC_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6994;"	d
RTC_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10044;"	d
RTC_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9414;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	98;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	98;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	98;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	98;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	98;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	113;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	135;"	d
RTC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	137;"	d
RTC_TASKS_CLEAR_TASKS_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6734;"	d
RTC_TASKS_CLEAR_TASKS_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6733;"	d
RTC_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6720;"	d
RTC_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6719;"	d
RTC_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6727;"	d
RTC_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6726;"	d
RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6741;"	d
RTC_TASKS_TRIGOVRFLW_TASKS_TRIGOVRFLW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	6740;"	d
RTE_COMPONENTS_H	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_nrf51822_xxab\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_nrf52832\RTE_Components.h	11;"	d
RTE_COMPONENTS_H	.\RTE\_s312_hex\RTE_Components.h	11;"	d
RTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RTS;                               \/*!< Pin select for RTS signal                                             *\/$/;"	m	struct:__anon228
RTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RTS;                               \/*!< Pin select for RTS signal                                             *\/$/;"	m	struct:__anon311
RTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RTS;                               \/*!< Pin select for RTS                                                    *\/$/;"	m	struct:__anon376
RTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RTS;                               \/*!< Pin select for RTS signal                                             *\/$/;"	m	struct:__anon373
RTTBufferIndex	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^  unsigned RTTBufferIndex;$/;"	m	struct:__anon594	file:
RTT_CTRL_BG_BLACK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	183;"	d
RTT_CTRL_BG_BLACK	.\SEGGER_RTT.h	219;"	d
RTT_CTRL_BG_BLUE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	187;"	d
RTT_CTRL_BG_BLUE	.\SEGGER_RTT.h	223;"	d
RTT_CTRL_BG_BRIGHT_BLACK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	192;"	d
RTT_CTRL_BG_BRIGHT_BLACK	.\SEGGER_RTT.h	228;"	d
RTT_CTRL_BG_BRIGHT_BLUE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	196;"	d
RTT_CTRL_BG_BRIGHT_BLUE	.\SEGGER_RTT.h	232;"	d
RTT_CTRL_BG_BRIGHT_CYAN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	198;"	d
RTT_CTRL_BG_BRIGHT_CYAN	.\SEGGER_RTT.h	234;"	d
RTT_CTRL_BG_BRIGHT_GREEN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	194;"	d
RTT_CTRL_BG_BRIGHT_GREEN	.\SEGGER_RTT.h	230;"	d
RTT_CTRL_BG_BRIGHT_MAGENTA	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	197;"	d
RTT_CTRL_BG_BRIGHT_MAGENTA	.\SEGGER_RTT.h	233;"	d
RTT_CTRL_BG_BRIGHT_RED	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	193;"	d
RTT_CTRL_BG_BRIGHT_RED	.\SEGGER_RTT.h	229;"	d
RTT_CTRL_BG_BRIGHT_WHITE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	199;"	d
RTT_CTRL_BG_BRIGHT_WHITE	.\SEGGER_RTT.h	235;"	d
RTT_CTRL_BG_BRIGHT_YELLOW	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	195;"	d
RTT_CTRL_BG_BRIGHT_YELLOW	.\SEGGER_RTT.h	231;"	d
RTT_CTRL_BG_CYAN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	189;"	d
RTT_CTRL_BG_CYAN	.\SEGGER_RTT.h	225;"	d
RTT_CTRL_BG_GREEN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	185;"	d
RTT_CTRL_BG_GREEN	.\SEGGER_RTT.h	221;"	d
RTT_CTRL_BG_MAGENTA	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	188;"	d
RTT_CTRL_BG_MAGENTA	.\SEGGER_RTT.h	224;"	d
RTT_CTRL_BG_RED	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	184;"	d
RTT_CTRL_BG_RED	.\SEGGER_RTT.h	220;"	d
RTT_CTRL_BG_WHITE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	190;"	d
RTT_CTRL_BG_WHITE	.\SEGGER_RTT.h	226;"	d
RTT_CTRL_BG_YELLOW	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	186;"	d
RTT_CTRL_BG_YELLOW	.\SEGGER_RTT.h	222;"	d
RTT_CTRL_CLEAR	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	163;"	d
RTT_CTRL_CLEAR	.\SEGGER_RTT.h	199;"	d
RTT_CTRL_RESET	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	162;"	d
RTT_CTRL_RESET	.\SEGGER_RTT.h	198;"	d
RTT_CTRL_TEXT_BLACK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	165;"	d
RTT_CTRL_TEXT_BLACK	.\SEGGER_RTT.h	201;"	d
RTT_CTRL_TEXT_BLUE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	169;"	d
RTT_CTRL_TEXT_BLUE	.\SEGGER_RTT.h	205;"	d
RTT_CTRL_TEXT_BRIGHT_BLACK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	174;"	d
RTT_CTRL_TEXT_BRIGHT_BLACK	.\SEGGER_RTT.h	210;"	d
RTT_CTRL_TEXT_BRIGHT_BLUE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	178;"	d
RTT_CTRL_TEXT_BRIGHT_BLUE	.\SEGGER_RTT.h	214;"	d
RTT_CTRL_TEXT_BRIGHT_CYAN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	180;"	d
RTT_CTRL_TEXT_BRIGHT_CYAN	.\SEGGER_RTT.h	216;"	d
RTT_CTRL_TEXT_BRIGHT_GREEN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	176;"	d
RTT_CTRL_TEXT_BRIGHT_GREEN	.\SEGGER_RTT.h	212;"	d
RTT_CTRL_TEXT_BRIGHT_MAGENTA	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	179;"	d
RTT_CTRL_TEXT_BRIGHT_MAGENTA	.\SEGGER_RTT.h	215;"	d
RTT_CTRL_TEXT_BRIGHT_RED	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	175;"	d
RTT_CTRL_TEXT_BRIGHT_RED	.\SEGGER_RTT.h	211;"	d
RTT_CTRL_TEXT_BRIGHT_WHITE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	181;"	d
RTT_CTRL_TEXT_BRIGHT_WHITE	.\SEGGER_RTT.h	217;"	d
RTT_CTRL_TEXT_BRIGHT_YELLOW	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	177;"	d
RTT_CTRL_TEXT_BRIGHT_YELLOW	.\SEGGER_RTT.h	213;"	d
RTT_CTRL_TEXT_CYAN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	171;"	d
RTT_CTRL_TEXT_CYAN	.\SEGGER_RTT.h	207;"	d
RTT_CTRL_TEXT_GREEN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	167;"	d
RTT_CTRL_TEXT_GREEN	.\SEGGER_RTT.h	203;"	d
RTT_CTRL_TEXT_MAGENTA	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	170;"	d
RTT_CTRL_TEXT_MAGENTA	.\SEGGER_RTT.h	206;"	d
RTT_CTRL_TEXT_RED	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	166;"	d
RTT_CTRL_TEXT_RED	.\SEGGER_RTT.h	202;"	d
RTT_CTRL_TEXT_WHITE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	172;"	d
RTT_CTRL_TEXT_WHITE	.\SEGGER_RTT.h	208;"	d
RTT_CTRL_TEXT_YELLOW	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	168;"	d
RTT_CTRL_TEXT_YELLOW	.\SEGGER_RTT.h	204;"	d
RTT_PRAGMA	.\SEGGER_RTT.c	160;"	d	file:
RUNSTATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RUNSTATUS;                         \/*!< Watchdog running status.                                              *\/$/;"	m	struct:__anon211
RUNSTATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RUNSTATUS;                         \/*!< Run status                                                            *\/$/;"	m	struct:__anon292
RUNSTATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RUNSTATUS;                         \/*!< Run status                                                            *\/$/;"	m	struct:__anon357
RUNSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RUNSTATUS;                         \/*!< Run status                                                            *\/$/;"	m	struct:__anon450
RX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RX;                                \/*!< Result of last incoming frames                                        *\/$/;"	m	struct:__anon244
RX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RX;                                \/*!< Result of last incoming frame                                         *\/$/;"	m	struct:__anon392
RXADDRESSES	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RXADDRESSES;                       \/*!< Receive address select.                                               *\/$/;"	m	struct:__anon197
RXADDRESSES	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RXADDRESSES;                       \/*!< Receive address select                                                *\/$/;"	m	struct:__anon273
RXADDRESSES	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RXADDRESSES;                       \/*!< Receive address select                                                *\/$/;"	m	struct:__anon342
RXADDRESSES	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RXADDRESSES;                       \/*!< Receive address select                                                *\/$/;"	m	struct:__anon431
RXCRC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RXCRC;                             \/*!< Received CRC.                                                         *\/$/;"	m	struct:__anon197
RXCRC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RXCRC;                             \/*!< CRC field of previously received packet                               *\/$/;"	m	struct:__anon273
RXCRC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RXCRC;                             \/*!< CRC field of previously received packet                               *\/$/;"	m	struct:__anon342
RXCRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RXCRC;                             \/*!< CRC field of previously received packet                               *\/$/;"	m	struct:__anon431
RXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RXD;                               \/*!< RX data register.                                                     *\/$/;"	m	struct:__anon200
RXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RXD;                               \/*!< RX data.                                                              *\/$/;"	m	struct:__anon199
RXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register. On read action the buffer pointer is displaced.$/;"	m	struct:__anon198
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_RXD_Type RXD;                                 \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon304
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  NFCT_RXD_Type RXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon282
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon276
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIS_RXD_Type RXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon277
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon278
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIS_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon279
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  UARTE_RXD_Type RXD;                               \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon274
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon275
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon280
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon281
RXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RXD;                               \/*!< Pin select for RXD signal                                             *\/$/;"	m	struct:__anon228
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon346
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIS_RXD_Type RXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon347
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon344
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIS_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon345
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  UARTE_RXD_Type RXD;                               \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon343
RXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  RXD;                               \/*!< Pin select for RXD signal                                             *\/$/;"	m	struct:__anon311
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_RXD_Type RXD;                                 \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon463
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  NFCT_RXD_Type RXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon440
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon434
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIS_RXD_Type RXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon435
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIM_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon436
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIS_RXD_Type RXD;                                \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon437
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UARTE_RXD_Type RXD;                               \/*!< RXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon432
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon433
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon438
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RXD;                               \/*!< RXD register                                                          *\/$/;"	m	struct:__anon439
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RXD;                               \/*!< Pin select for RXD                                                    *\/$/;"	m	struct:__anon376
RXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RXD;                               \/*!< Pin select for RXD signal                                             *\/$/;"	m	struct:__anon373
RXDELAY	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RXDELAY;                           \/*!< Sample delay for input serial data on MISO                            *\/$/;"	m	struct:__anon380
RXDPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  RXDPTR;                            \/*!< RX data pointer.                                                      *\/$/;"	m	struct:__anon201
RXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	102;"	d
RXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	86;"	d
RXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	102;"	d
RXEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  RXEN;                              \/*!< Reception (RX) enable.                                                *\/$/;"	m	struct:__anon263
RXEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  RXEN;                              \/*!< Reception (RX) enable.                                                *\/$/;"	m	struct:__anon412
RXMATCH	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  RXMATCH;                           \/*!< Received address.                                                     *\/$/;"	m	struct:__anon197
RXMATCH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  RXMATCH;                           \/*!< Received address                                                      *\/$/;"	m	struct:__anon273
RXMATCH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  RXMATCH;                           \/*!< Received address                                                      *\/$/;"	m	struct:__anon342
RXMATCH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  RXMATCH;                           \/*!< Received address                                                      *\/$/;"	m	struct:__anon431
RXTXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_RXTXD_Type RXTXD;                             \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon304
RXTXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_RXTXD_Type RXTXD;                             \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon463
RdOff	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  volatile  unsigned RdOff;         \/\/ Position of next item to be read by target (down-buffer) or host (up-buffer). Must be volatile since it may be modified by host (up-buffer)$/;"	m	struct:__anon592
RdOff	.\SEGGER_RTT.h	/^            unsigned RdOff;         \/\/ Position of next item to be read by target (down-buffer).$/;"	m	struct:__anon596
RdOff	.\SEGGER_RTT.h	/^  volatile  unsigned RdOff;         \/\/ Position of next item to be read by host. Must be volatile since it may be modified by host.$/;"	m	struct:__anon595
Reset	.\nRF\Scripts\nRF_Target.js	/^function Reset() {$/;"	f
Reset_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\nRF\Source\ses_nRF_Startup.s	/^Reset_Handler:$/;"	l
Reset_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  Reset_IRQn                    = -15,              \/*!<   1  Reset Vector, invoked on Power up and warm reset                 *\/$/;"	e	enum:__anon191
Reset_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  Reset_IRQn                    = -15,              \/*!<   1  Reset Vector, invoked on Power up and warm reset                 *\/$/;"	e	enum:__anon223
Reset_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  Reset_IRQn                    = -15,              \/*!<   1  Reset Vector, invoked on Power up and warm reset                 *\/$/;"	e	enum:__anon307
Reset_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  Reset_IRQn                    = -15,              \/*!<   1  Reset Vector, invoked on Power up and warm reset                 *\/$/;"	e	enum:__anon368
ReturnValue	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^  int   ReturnValue;$/;"	m	struct:__anon594	file:
S130	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	22;"	d
S130	.\RTE\_nrf51822_xxab\RTE_Components.h	22;"	d
S130	.\RTE\_s312_hex\RTE_Components.h	23;"	d
S132	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	23;"	d
S132	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	23;"	d
S132	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	23;"	d
SAADC_CH_CONFIG_BURST_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7599;"	d
SAADC_CH_CONFIG_BURST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10567;"	d
SAADC_CH_CONFIG_BURST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9935;"	d
SAADC_CH_CONFIG_BURST_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7600;"	d
SAADC_CH_CONFIG_BURST_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10568;"	d
SAADC_CH_CONFIG_BURST_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9936;"	d
SAADC_CH_CONFIG_BURST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7598;"	d
SAADC_CH_CONFIG_BURST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10566;"	d
SAADC_CH_CONFIG_BURST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9934;"	d
SAADC_CH_CONFIG_BURST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7597;"	d
SAADC_CH_CONFIG_BURST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10565;"	d
SAADC_CH_CONFIG_BURST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9933;"	d
SAADC_CH_CONFIG_GAIN_Gain1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7632;"	d
SAADC_CH_CONFIG_GAIN_Gain1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10600;"	d
SAADC_CH_CONFIG_GAIN_Gain1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9968;"	d
SAADC_CH_CONFIG_GAIN_Gain1_2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7631;"	d
SAADC_CH_CONFIG_GAIN_Gain1_2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10599;"	d
SAADC_CH_CONFIG_GAIN_Gain1_2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9967;"	d
SAADC_CH_CONFIG_GAIN_Gain1_3	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7630;"	d
SAADC_CH_CONFIG_GAIN_Gain1_3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10598;"	d
SAADC_CH_CONFIG_GAIN_Gain1_3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9966;"	d
SAADC_CH_CONFIG_GAIN_Gain1_4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7629;"	d
SAADC_CH_CONFIG_GAIN_Gain1_4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10597;"	d
SAADC_CH_CONFIG_GAIN_Gain1_4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9965;"	d
SAADC_CH_CONFIG_GAIN_Gain1_5	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7628;"	d
SAADC_CH_CONFIG_GAIN_Gain1_5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10596;"	d
SAADC_CH_CONFIG_GAIN_Gain1_5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9964;"	d
SAADC_CH_CONFIG_GAIN_Gain1_6	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7627;"	d
SAADC_CH_CONFIG_GAIN_Gain1_6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10595;"	d
SAADC_CH_CONFIG_GAIN_Gain1_6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9963;"	d
SAADC_CH_CONFIG_GAIN_Gain2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7633;"	d
SAADC_CH_CONFIG_GAIN_Gain2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10601;"	d
SAADC_CH_CONFIG_GAIN_Gain2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9969;"	d
SAADC_CH_CONFIG_GAIN_Gain4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7634;"	d
SAADC_CH_CONFIG_GAIN_Gain4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10602;"	d
SAADC_CH_CONFIG_GAIN_Gain4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9970;"	d
SAADC_CH_CONFIG_GAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7626;"	d
SAADC_CH_CONFIG_GAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10594;"	d
SAADC_CH_CONFIG_GAIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9962;"	d
SAADC_CH_CONFIG_GAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7625;"	d
SAADC_CH_CONFIG_GAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10593;"	d
SAADC_CH_CONFIG_GAIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9961;"	d
SAADC_CH_CONFIG_MODE_Diff	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7606;"	d
SAADC_CH_CONFIG_MODE_Diff	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10574;"	d
SAADC_CH_CONFIG_MODE_Diff	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9942;"	d
SAADC_CH_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7604;"	d
SAADC_CH_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10572;"	d
SAADC_CH_CONFIG_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9940;"	d
SAADC_CH_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7603;"	d
SAADC_CH_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10571;"	d
SAADC_CH_CONFIG_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9939;"	d
SAADC_CH_CONFIG_MODE_SE	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7605;"	d
SAADC_CH_CONFIG_MODE_SE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10573;"	d
SAADC_CH_CONFIG_MODE_SE	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9941;"	d
SAADC_CH_CONFIG_REFSEL_Internal	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7621;"	d
SAADC_CH_CONFIG_REFSEL_Internal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10589;"	d
SAADC_CH_CONFIG_REFSEL_Internal	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9957;"	d
SAADC_CH_CONFIG_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7620;"	d
SAADC_CH_CONFIG_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10588;"	d
SAADC_CH_CONFIG_REFSEL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9956;"	d
SAADC_CH_CONFIG_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7619;"	d
SAADC_CH_CONFIG_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10587;"	d
SAADC_CH_CONFIG_REFSEL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9955;"	d
SAADC_CH_CONFIG_REFSEL_VDD1_4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7622;"	d
SAADC_CH_CONFIG_REFSEL_VDD1_4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10590;"	d
SAADC_CH_CONFIG_REFSEL_VDD1_4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9958;"	d
SAADC_CH_CONFIG_RESN_Bypass	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7639;"	d
SAADC_CH_CONFIG_RESN_Bypass	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10607;"	d
SAADC_CH_CONFIG_RESN_Bypass	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9975;"	d
SAADC_CH_CONFIG_RESN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7638;"	d
SAADC_CH_CONFIG_RESN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10606;"	d
SAADC_CH_CONFIG_RESN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9974;"	d
SAADC_CH_CONFIG_RESN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7637;"	d
SAADC_CH_CONFIG_RESN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10605;"	d
SAADC_CH_CONFIG_RESN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9973;"	d
SAADC_CH_CONFIG_RESN_Pulldown	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7640;"	d
SAADC_CH_CONFIG_RESN_Pulldown	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10608;"	d
SAADC_CH_CONFIG_RESN_Pulldown	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9976;"	d
SAADC_CH_CONFIG_RESN_Pullup	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7641;"	d
SAADC_CH_CONFIG_RESN_Pullup	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10609;"	d
SAADC_CH_CONFIG_RESN_Pullup	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9977;"	d
SAADC_CH_CONFIG_RESN_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7642;"	d
SAADC_CH_CONFIG_RESN_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10610;"	d
SAADC_CH_CONFIG_RESN_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9978;"	d
SAADC_CH_CONFIG_RESP_Bypass	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7647;"	d
SAADC_CH_CONFIG_RESP_Bypass	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10615;"	d
SAADC_CH_CONFIG_RESP_Bypass	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9983;"	d
SAADC_CH_CONFIG_RESP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7646;"	d
SAADC_CH_CONFIG_RESP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10614;"	d
SAADC_CH_CONFIG_RESP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9982;"	d
SAADC_CH_CONFIG_RESP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7645;"	d
SAADC_CH_CONFIG_RESP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10613;"	d
SAADC_CH_CONFIG_RESP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9981;"	d
SAADC_CH_CONFIG_RESP_Pulldown	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7648;"	d
SAADC_CH_CONFIG_RESP_Pulldown	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10616;"	d
SAADC_CH_CONFIG_RESP_Pulldown	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9984;"	d
SAADC_CH_CONFIG_RESP_Pullup	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7649;"	d
SAADC_CH_CONFIG_RESP_Pullup	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10617;"	d
SAADC_CH_CONFIG_RESP_Pullup	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9985;"	d
SAADC_CH_CONFIG_RESP_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7650;"	d
SAADC_CH_CONFIG_RESP_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10618;"	d
SAADC_CH_CONFIG_RESP_VDD1_2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9986;"	d
SAADC_CH_CONFIG_TACQ_10us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7613;"	d
SAADC_CH_CONFIG_TACQ_10us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10581;"	d
SAADC_CH_CONFIG_TACQ_10us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9949;"	d
SAADC_CH_CONFIG_TACQ_15us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7614;"	d
SAADC_CH_CONFIG_TACQ_15us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10582;"	d
SAADC_CH_CONFIG_TACQ_15us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9950;"	d
SAADC_CH_CONFIG_TACQ_20us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7615;"	d
SAADC_CH_CONFIG_TACQ_20us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10583;"	d
SAADC_CH_CONFIG_TACQ_20us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9951;"	d
SAADC_CH_CONFIG_TACQ_3us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7611;"	d
SAADC_CH_CONFIG_TACQ_3us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10579;"	d
SAADC_CH_CONFIG_TACQ_3us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9947;"	d
SAADC_CH_CONFIG_TACQ_40us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7616;"	d
SAADC_CH_CONFIG_TACQ_40us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10584;"	d
SAADC_CH_CONFIG_TACQ_40us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9952;"	d
SAADC_CH_CONFIG_TACQ_5us	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7612;"	d
SAADC_CH_CONFIG_TACQ_5us	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10580;"	d
SAADC_CH_CONFIG_TACQ_5us	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9948;"	d
SAADC_CH_CONFIG_TACQ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7610;"	d
SAADC_CH_CONFIG_TACQ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10578;"	d
SAADC_CH_CONFIG_TACQ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9946;"	d
SAADC_CH_CONFIG_TACQ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7609;"	d
SAADC_CH_CONFIG_TACQ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10577;"	d
SAADC_CH_CONFIG_TACQ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9945;"	d
SAADC_CH_LIMIT_HIGH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7657;"	d
SAADC_CH_LIMIT_HIGH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10625;"	d
SAADC_CH_LIMIT_HIGH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9993;"	d
SAADC_CH_LIMIT_HIGH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7656;"	d
SAADC_CH_LIMIT_HIGH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10624;"	d
SAADC_CH_LIMIT_HIGH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9992;"	d
SAADC_CH_LIMIT_LOW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7661;"	d
SAADC_CH_LIMIT_LOW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10629;"	d
SAADC_CH_LIMIT_LOW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9997;"	d
SAADC_CH_LIMIT_LOW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7660;"	d
SAADC_CH_LIMIT_LOW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10628;"	d
SAADC_CH_LIMIT_LOW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9996;"	d
SAADC_CH_PSELN_PSELN_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7583;"	d
SAADC_CH_PSELN_PSELN_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10550;"	d
SAADC_CH_PSELN_PSELN_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9919;"	d
SAADC_CH_PSELN_PSELN_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7584;"	d
SAADC_CH_PSELN_PSELN_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10551;"	d
SAADC_CH_PSELN_PSELN_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9920;"	d
SAADC_CH_PSELN_PSELN_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7585;"	d
SAADC_CH_PSELN_PSELN_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10552;"	d
SAADC_CH_PSELN_PSELN_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9921;"	d
SAADC_CH_PSELN_PSELN_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7586;"	d
SAADC_CH_PSELN_PSELN_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10553;"	d
SAADC_CH_PSELN_PSELN_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9922;"	d
SAADC_CH_PSELN_PSELN_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7587;"	d
SAADC_CH_PSELN_PSELN_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10554;"	d
SAADC_CH_PSELN_PSELN_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9923;"	d
SAADC_CH_PSELN_PSELN_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7588;"	d
SAADC_CH_PSELN_PSELN_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10555;"	d
SAADC_CH_PSELN_PSELN_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9924;"	d
SAADC_CH_PSELN_PSELN_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7589;"	d
SAADC_CH_PSELN_PSELN_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10556;"	d
SAADC_CH_PSELN_PSELN_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9925;"	d
SAADC_CH_PSELN_PSELN_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7590;"	d
SAADC_CH_PSELN_PSELN_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10557;"	d
SAADC_CH_PSELN_PSELN_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9926;"	d
SAADC_CH_PSELN_PSELN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7581;"	d
SAADC_CH_PSELN_PSELN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10548;"	d
SAADC_CH_PSELN_PSELN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9917;"	d
SAADC_CH_PSELN_PSELN_NC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7582;"	d
SAADC_CH_PSELN_PSELN_NC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10549;"	d
SAADC_CH_PSELN_PSELN_NC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9918;"	d
SAADC_CH_PSELN_PSELN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7580;"	d
SAADC_CH_PSELN_PSELN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10547;"	d
SAADC_CH_PSELN_PSELN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9916;"	d
SAADC_CH_PSELN_PSELN_VDD	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7591;"	d
SAADC_CH_PSELN_PSELN_VDD	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10558;"	d
SAADC_CH_PSELN_PSELN_VDD	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9927;"	d
SAADC_CH_PSELN_PSELN_VDDHDIV5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10559;"	d
SAADC_CH_PSELP_PSELP_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7566;"	d
SAADC_CH_PSELP_PSELP_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10532;"	d
SAADC_CH_PSELP_PSELP_AnalogInput0	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9902;"	d
SAADC_CH_PSELP_PSELP_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7567;"	d
SAADC_CH_PSELP_PSELP_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10533;"	d
SAADC_CH_PSELP_PSELP_AnalogInput1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9903;"	d
SAADC_CH_PSELP_PSELP_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7568;"	d
SAADC_CH_PSELP_PSELP_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10534;"	d
SAADC_CH_PSELP_PSELP_AnalogInput2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9904;"	d
SAADC_CH_PSELP_PSELP_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7569;"	d
SAADC_CH_PSELP_PSELP_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10535;"	d
SAADC_CH_PSELP_PSELP_AnalogInput3	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9905;"	d
SAADC_CH_PSELP_PSELP_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7570;"	d
SAADC_CH_PSELP_PSELP_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10536;"	d
SAADC_CH_PSELP_PSELP_AnalogInput4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9906;"	d
SAADC_CH_PSELP_PSELP_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7571;"	d
SAADC_CH_PSELP_PSELP_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10537;"	d
SAADC_CH_PSELP_PSELP_AnalogInput5	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9907;"	d
SAADC_CH_PSELP_PSELP_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7572;"	d
SAADC_CH_PSELP_PSELP_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10538;"	d
SAADC_CH_PSELP_PSELP_AnalogInput6	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9908;"	d
SAADC_CH_PSELP_PSELP_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7573;"	d
SAADC_CH_PSELP_PSELP_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10539;"	d
SAADC_CH_PSELP_PSELP_AnalogInput7	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9909;"	d
SAADC_CH_PSELP_PSELP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7564;"	d
SAADC_CH_PSELP_PSELP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10530;"	d
SAADC_CH_PSELP_PSELP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9900;"	d
SAADC_CH_PSELP_PSELP_NC	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7565;"	d
SAADC_CH_PSELP_PSELP_NC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10531;"	d
SAADC_CH_PSELP_PSELP_NC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9901;"	d
SAADC_CH_PSELP_PSELP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7563;"	d
SAADC_CH_PSELP_PSELP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10529;"	d
SAADC_CH_PSELP_PSELP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9899;"	d
SAADC_CH_PSELP_PSELP_VDD	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7574;"	d
SAADC_CH_PSELP_PSELP_VDD	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10540;"	d
SAADC_CH_PSELP_PSELP_VDD	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9910;"	d
SAADC_CH_PSELP_PSELP_VDDHDIV5	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10541;"	d
SAADC_CH_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SAADC_CH_Type;$/;"	t	typeref:struct:__anon248
SAADC_CH_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SAADC_CH_Type;$/;"	t	typeref:struct:__anon327
SAADC_CH_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SAADC_CH_Type;$/;"	t	typeref:struct:__anon396
SAADC_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1953;"	d
SAADC_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	1953;"	d
SAADC_CONFIG_DEBUG_COLOR	.\sdk_config.h	1953;"	d
SAADC_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1937;"	d
SAADC_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	1937;"	d
SAADC_CONFIG_INFO_COLOR	.\sdk_config.h	1937;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1903;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	311;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	311;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	374;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1903;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	374;"	d
SAADC_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1903;"	d
SAADC_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1909;"	d
SAADC_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	1909;"	d
SAADC_CONFIG_LOG_ENABLED	.\sdk_config.h	1909;"	d
SAADC_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1921;"	d
SAADC_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	1921;"	d
SAADC_CONFIG_LOG_LEVEL	.\sdk_config.h	1921;"	d
SAADC_CONFIG_LP_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1890;"	d
SAADC_CONFIG_LP_MODE	.\app\inc\sdk_config.h	1890;"	d
SAADC_CONFIG_LP_MODE	.\sdk_config.h	1890;"	d
SAADC_CONFIG_OVERSAMPLE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1883;"	d
SAADC_CONFIG_OVERSAMPLE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	310;"	d
SAADC_CONFIG_OVERSAMPLE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	310;"	d
SAADC_CONFIG_OVERSAMPLE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	373;"	d
SAADC_CONFIG_OVERSAMPLE	.\app\inc\sdk_config.h	1883;"	d
SAADC_CONFIG_OVERSAMPLE	.\app\nRF51822_xxAC\nrf_drv_config.h	373;"	d
SAADC_CONFIG_OVERSAMPLE	.\sdk_config.h	1883;"	d
SAADC_CONFIG_RESOLUTION	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1867;"	d
SAADC_CONFIG_RESOLUTION	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	309;"	d
SAADC_CONFIG_RESOLUTION	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	309;"	d
SAADC_CONFIG_RESOLUTION	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	372;"	d
SAADC_CONFIG_RESOLUTION	.\app\inc\sdk_config.h	1867;"	d
SAADC_CONFIG_RESOLUTION	.\app\nRF51822_xxAC\nrf_drv_config.h	372;"	d
SAADC_CONFIG_RESOLUTION	.\sdk_config.h	1867;"	d
SAADC_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	171;"	d
SAADC_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	216;"	d
SAADC_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	222;"	d
SAADC_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	173;"	d
SAADC_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	218;"	d
SAADC_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	224;"	d
SAADC_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1856;"	d
SAADC_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	306;"	d
SAADC_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	306;"	d
SAADC_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	369;"	d
SAADC_ENABLED	.\app\inc\sdk_config.h	1856;"	d
SAADC_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	369;"	d
SAADC_ENABLED	.\sdk_config.h	1856;"	d
SAADC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7556;"	d
SAADC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10522;"	d
SAADC_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9892;"	d
SAADC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7557;"	d
SAADC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10523;"	d
SAADC_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9893;"	d
SAADC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7555;"	d
SAADC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10521;"	d
SAADC_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9891;"	d
SAADC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7554;"	d
SAADC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10520;"	d
SAADC_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9890;"	d
SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7069;"	d
SAADC_EVENTS_CALIBRATEDONE_EVENTS_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7068;"	d
SAADC_EVENTS_CH_LIMITH_LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7083;"	d
SAADC_EVENTS_CH_LIMITH_LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7082;"	d
SAADC_EVENTS_CH_LIMITL_LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7090;"	d
SAADC_EVENTS_CH_LIMITL_LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7089;"	d
SAADC_EVENTS_CH_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SAADC_EVENTS_CH_Type;$/;"	t	typeref:struct:__anon247
SAADC_EVENTS_CH_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SAADC_EVENTS_CH_Type;$/;"	t	typeref:struct:__anon326
SAADC_EVENTS_CH_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SAADC_EVENTS_CH_Type;$/;"	t	typeref:struct:__anon395
SAADC_EVENTS_DONE_EVENTS_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7055;"	d
SAADC_EVENTS_DONE_EVENTS_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7054;"	d
SAADC_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7048;"	d
SAADC_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7047;"	d
SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7062;"	d
SAADC_EVENTS_RESULTDONE_EVENTS_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7061;"	d
SAADC_EVENTS_STARTED_EVENTS_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7041;"	d
SAADC_EVENTS_STARTED_EVENTS_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7040;"	d
SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7076;"	d
SAADC_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7075;"	d
SAADC_INTENCLR_CALIBRATEDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7511;"	d
SAADC_INTENCLR_CALIBRATEDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10477;"	d
SAADC_INTENCLR_CALIBRATEDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9847;"	d
SAADC_INTENCLR_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7509;"	d
SAADC_INTENCLR_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10475;"	d
SAADC_INTENCLR_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9845;"	d
SAADC_INTENCLR_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7510;"	d
SAADC_INTENCLR_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10476;"	d
SAADC_INTENCLR_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9846;"	d
SAADC_INTENCLR_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7508;"	d
SAADC_INTENCLR_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10474;"	d
SAADC_INTENCLR_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9844;"	d
SAADC_INTENCLR_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7507;"	d
SAADC_INTENCLR_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10473;"	d
SAADC_INTENCLR_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9843;"	d
SAADC_INTENCLR_CH0LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7497;"	d
SAADC_INTENCLR_CH0LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10463;"	d
SAADC_INTENCLR_CH0LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9833;"	d
SAADC_INTENCLR_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7495;"	d
SAADC_INTENCLR_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10461;"	d
SAADC_INTENCLR_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9831;"	d
SAADC_INTENCLR_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7496;"	d
SAADC_INTENCLR_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10462;"	d
SAADC_INTENCLR_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9832;"	d
SAADC_INTENCLR_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7494;"	d
SAADC_INTENCLR_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10460;"	d
SAADC_INTENCLR_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9830;"	d
SAADC_INTENCLR_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7493;"	d
SAADC_INTENCLR_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10459;"	d
SAADC_INTENCLR_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9829;"	d
SAADC_INTENCLR_CH0LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7490;"	d
SAADC_INTENCLR_CH0LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10456;"	d
SAADC_INTENCLR_CH0LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9826;"	d
SAADC_INTENCLR_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7488;"	d
SAADC_INTENCLR_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10454;"	d
SAADC_INTENCLR_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9824;"	d
SAADC_INTENCLR_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7489;"	d
SAADC_INTENCLR_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10455;"	d
SAADC_INTENCLR_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9825;"	d
SAADC_INTENCLR_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7487;"	d
SAADC_INTENCLR_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10453;"	d
SAADC_INTENCLR_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9823;"	d
SAADC_INTENCLR_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7486;"	d
SAADC_INTENCLR_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10452;"	d
SAADC_INTENCLR_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9822;"	d
SAADC_INTENCLR_CH1LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7483;"	d
SAADC_INTENCLR_CH1LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10449;"	d
SAADC_INTENCLR_CH1LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9819;"	d
SAADC_INTENCLR_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7481;"	d
SAADC_INTENCLR_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10447;"	d
SAADC_INTENCLR_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9817;"	d
SAADC_INTENCLR_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7482;"	d
SAADC_INTENCLR_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10448;"	d
SAADC_INTENCLR_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9818;"	d
SAADC_INTENCLR_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7480;"	d
SAADC_INTENCLR_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10446;"	d
SAADC_INTENCLR_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9816;"	d
SAADC_INTENCLR_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7479;"	d
SAADC_INTENCLR_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10445;"	d
SAADC_INTENCLR_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9815;"	d
SAADC_INTENCLR_CH1LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7476;"	d
SAADC_INTENCLR_CH1LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10442;"	d
SAADC_INTENCLR_CH1LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9812;"	d
SAADC_INTENCLR_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7474;"	d
SAADC_INTENCLR_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10440;"	d
SAADC_INTENCLR_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9810;"	d
SAADC_INTENCLR_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7475;"	d
SAADC_INTENCLR_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10441;"	d
SAADC_INTENCLR_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9811;"	d
SAADC_INTENCLR_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7473;"	d
SAADC_INTENCLR_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10439;"	d
SAADC_INTENCLR_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9809;"	d
SAADC_INTENCLR_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7472;"	d
SAADC_INTENCLR_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10438;"	d
SAADC_INTENCLR_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9808;"	d
SAADC_INTENCLR_CH2LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7469;"	d
SAADC_INTENCLR_CH2LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10435;"	d
SAADC_INTENCLR_CH2LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9805;"	d
SAADC_INTENCLR_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7467;"	d
SAADC_INTENCLR_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10433;"	d
SAADC_INTENCLR_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9803;"	d
SAADC_INTENCLR_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7468;"	d
SAADC_INTENCLR_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10434;"	d
SAADC_INTENCLR_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9804;"	d
SAADC_INTENCLR_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7466;"	d
SAADC_INTENCLR_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10432;"	d
SAADC_INTENCLR_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9802;"	d
SAADC_INTENCLR_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7465;"	d
SAADC_INTENCLR_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10431;"	d
SAADC_INTENCLR_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9801;"	d
SAADC_INTENCLR_CH2LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7462;"	d
SAADC_INTENCLR_CH2LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10428;"	d
SAADC_INTENCLR_CH2LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9798;"	d
SAADC_INTENCLR_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7460;"	d
SAADC_INTENCLR_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10426;"	d
SAADC_INTENCLR_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9796;"	d
SAADC_INTENCLR_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7461;"	d
SAADC_INTENCLR_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10427;"	d
SAADC_INTENCLR_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9797;"	d
SAADC_INTENCLR_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7459;"	d
SAADC_INTENCLR_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10425;"	d
SAADC_INTENCLR_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9795;"	d
SAADC_INTENCLR_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7458;"	d
SAADC_INTENCLR_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10424;"	d
SAADC_INTENCLR_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9794;"	d
SAADC_INTENCLR_CH3LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7455;"	d
SAADC_INTENCLR_CH3LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10421;"	d
SAADC_INTENCLR_CH3LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9791;"	d
SAADC_INTENCLR_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7453;"	d
SAADC_INTENCLR_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10419;"	d
SAADC_INTENCLR_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9789;"	d
SAADC_INTENCLR_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7454;"	d
SAADC_INTENCLR_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10420;"	d
SAADC_INTENCLR_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9790;"	d
SAADC_INTENCLR_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7452;"	d
SAADC_INTENCLR_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10418;"	d
SAADC_INTENCLR_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9788;"	d
SAADC_INTENCLR_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7451;"	d
SAADC_INTENCLR_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10417;"	d
SAADC_INTENCLR_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9787;"	d
SAADC_INTENCLR_CH3LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7448;"	d
SAADC_INTENCLR_CH3LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10414;"	d
SAADC_INTENCLR_CH3LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9784;"	d
SAADC_INTENCLR_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7446;"	d
SAADC_INTENCLR_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10412;"	d
SAADC_INTENCLR_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9782;"	d
SAADC_INTENCLR_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7447;"	d
SAADC_INTENCLR_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10413;"	d
SAADC_INTENCLR_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9783;"	d
SAADC_INTENCLR_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7445;"	d
SAADC_INTENCLR_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10411;"	d
SAADC_INTENCLR_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9781;"	d
SAADC_INTENCLR_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7444;"	d
SAADC_INTENCLR_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10410;"	d
SAADC_INTENCLR_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9780;"	d
SAADC_INTENCLR_CH4LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7441;"	d
SAADC_INTENCLR_CH4LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10407;"	d
SAADC_INTENCLR_CH4LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9777;"	d
SAADC_INTENCLR_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7439;"	d
SAADC_INTENCLR_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10405;"	d
SAADC_INTENCLR_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9775;"	d
SAADC_INTENCLR_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7440;"	d
SAADC_INTENCLR_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10406;"	d
SAADC_INTENCLR_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9776;"	d
SAADC_INTENCLR_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7438;"	d
SAADC_INTENCLR_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10404;"	d
SAADC_INTENCLR_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9774;"	d
SAADC_INTENCLR_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7437;"	d
SAADC_INTENCLR_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10403;"	d
SAADC_INTENCLR_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9773;"	d
SAADC_INTENCLR_CH4LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7434;"	d
SAADC_INTENCLR_CH4LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10400;"	d
SAADC_INTENCLR_CH4LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9770;"	d
SAADC_INTENCLR_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7432;"	d
SAADC_INTENCLR_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10398;"	d
SAADC_INTENCLR_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9768;"	d
SAADC_INTENCLR_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7433;"	d
SAADC_INTENCLR_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10399;"	d
SAADC_INTENCLR_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9769;"	d
SAADC_INTENCLR_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7431;"	d
SAADC_INTENCLR_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10397;"	d
SAADC_INTENCLR_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9767;"	d
SAADC_INTENCLR_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7430;"	d
SAADC_INTENCLR_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10396;"	d
SAADC_INTENCLR_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9766;"	d
SAADC_INTENCLR_CH5LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7427;"	d
SAADC_INTENCLR_CH5LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10393;"	d
SAADC_INTENCLR_CH5LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9763;"	d
SAADC_INTENCLR_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7425;"	d
SAADC_INTENCLR_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10391;"	d
SAADC_INTENCLR_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9761;"	d
SAADC_INTENCLR_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7426;"	d
SAADC_INTENCLR_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10392;"	d
SAADC_INTENCLR_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9762;"	d
SAADC_INTENCLR_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7424;"	d
SAADC_INTENCLR_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10390;"	d
SAADC_INTENCLR_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9760;"	d
SAADC_INTENCLR_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7423;"	d
SAADC_INTENCLR_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10389;"	d
SAADC_INTENCLR_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9759;"	d
SAADC_INTENCLR_CH5LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7420;"	d
SAADC_INTENCLR_CH5LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10386;"	d
SAADC_INTENCLR_CH5LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9756;"	d
SAADC_INTENCLR_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7418;"	d
SAADC_INTENCLR_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10384;"	d
SAADC_INTENCLR_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9754;"	d
SAADC_INTENCLR_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7419;"	d
SAADC_INTENCLR_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10385;"	d
SAADC_INTENCLR_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9755;"	d
SAADC_INTENCLR_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7417;"	d
SAADC_INTENCLR_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10383;"	d
SAADC_INTENCLR_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9753;"	d
SAADC_INTENCLR_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7416;"	d
SAADC_INTENCLR_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10382;"	d
SAADC_INTENCLR_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9752;"	d
SAADC_INTENCLR_CH6LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7413;"	d
SAADC_INTENCLR_CH6LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10379;"	d
SAADC_INTENCLR_CH6LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9749;"	d
SAADC_INTENCLR_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7411;"	d
SAADC_INTENCLR_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10377;"	d
SAADC_INTENCLR_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9747;"	d
SAADC_INTENCLR_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7412;"	d
SAADC_INTENCLR_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10378;"	d
SAADC_INTENCLR_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9748;"	d
SAADC_INTENCLR_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7410;"	d
SAADC_INTENCLR_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10376;"	d
SAADC_INTENCLR_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9746;"	d
SAADC_INTENCLR_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7409;"	d
SAADC_INTENCLR_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10375;"	d
SAADC_INTENCLR_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9745;"	d
SAADC_INTENCLR_CH6LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7406;"	d
SAADC_INTENCLR_CH6LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10372;"	d
SAADC_INTENCLR_CH6LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9742;"	d
SAADC_INTENCLR_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7404;"	d
SAADC_INTENCLR_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10370;"	d
SAADC_INTENCLR_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9740;"	d
SAADC_INTENCLR_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7405;"	d
SAADC_INTENCLR_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10371;"	d
SAADC_INTENCLR_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9741;"	d
SAADC_INTENCLR_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7403;"	d
SAADC_INTENCLR_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10369;"	d
SAADC_INTENCLR_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9739;"	d
SAADC_INTENCLR_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7402;"	d
SAADC_INTENCLR_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10368;"	d
SAADC_INTENCLR_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9738;"	d
SAADC_INTENCLR_CH7LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7399;"	d
SAADC_INTENCLR_CH7LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10365;"	d
SAADC_INTENCLR_CH7LIMITH_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9735;"	d
SAADC_INTENCLR_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7397;"	d
SAADC_INTENCLR_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10363;"	d
SAADC_INTENCLR_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9733;"	d
SAADC_INTENCLR_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7398;"	d
SAADC_INTENCLR_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10364;"	d
SAADC_INTENCLR_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9734;"	d
SAADC_INTENCLR_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7396;"	d
SAADC_INTENCLR_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10362;"	d
SAADC_INTENCLR_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9732;"	d
SAADC_INTENCLR_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7395;"	d
SAADC_INTENCLR_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10361;"	d
SAADC_INTENCLR_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9731;"	d
SAADC_INTENCLR_CH7LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7392;"	d
SAADC_INTENCLR_CH7LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10358;"	d
SAADC_INTENCLR_CH7LIMITL_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9728;"	d
SAADC_INTENCLR_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7390;"	d
SAADC_INTENCLR_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10356;"	d
SAADC_INTENCLR_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9726;"	d
SAADC_INTENCLR_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7391;"	d
SAADC_INTENCLR_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10357;"	d
SAADC_INTENCLR_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9727;"	d
SAADC_INTENCLR_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7389;"	d
SAADC_INTENCLR_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10355;"	d
SAADC_INTENCLR_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9725;"	d
SAADC_INTENCLR_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7388;"	d
SAADC_INTENCLR_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10354;"	d
SAADC_INTENCLR_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9724;"	d
SAADC_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7525;"	d
SAADC_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10491;"	d
SAADC_INTENCLR_DONE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9861;"	d
SAADC_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7523;"	d
SAADC_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10489;"	d
SAADC_INTENCLR_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9859;"	d
SAADC_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7524;"	d
SAADC_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10490;"	d
SAADC_INTENCLR_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9860;"	d
SAADC_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7522;"	d
SAADC_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10488;"	d
SAADC_INTENCLR_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9858;"	d
SAADC_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7521;"	d
SAADC_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10487;"	d
SAADC_INTENCLR_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9857;"	d
SAADC_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7532;"	d
SAADC_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10498;"	d
SAADC_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9868;"	d
SAADC_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7530;"	d
SAADC_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10496;"	d
SAADC_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9866;"	d
SAADC_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7531;"	d
SAADC_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10497;"	d
SAADC_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9867;"	d
SAADC_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7529;"	d
SAADC_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10495;"	d
SAADC_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9865;"	d
SAADC_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7528;"	d
SAADC_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10494;"	d
SAADC_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9864;"	d
SAADC_INTENCLR_RESULTDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7518;"	d
SAADC_INTENCLR_RESULTDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10484;"	d
SAADC_INTENCLR_RESULTDONE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9854;"	d
SAADC_INTENCLR_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7516;"	d
SAADC_INTENCLR_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10482;"	d
SAADC_INTENCLR_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9852;"	d
SAADC_INTENCLR_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7517;"	d
SAADC_INTENCLR_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10483;"	d
SAADC_INTENCLR_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9853;"	d
SAADC_INTENCLR_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7515;"	d
SAADC_INTENCLR_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10481;"	d
SAADC_INTENCLR_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9851;"	d
SAADC_INTENCLR_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7514;"	d
SAADC_INTENCLR_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10480;"	d
SAADC_INTENCLR_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9850;"	d
SAADC_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7539;"	d
SAADC_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10505;"	d
SAADC_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9875;"	d
SAADC_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7537;"	d
SAADC_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10503;"	d
SAADC_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9873;"	d
SAADC_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7538;"	d
SAADC_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10504;"	d
SAADC_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9874;"	d
SAADC_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7536;"	d
SAADC_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10502;"	d
SAADC_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9872;"	d
SAADC_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7535;"	d
SAADC_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10501;"	d
SAADC_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9871;"	d
SAADC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7504;"	d
SAADC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10470;"	d
SAADC_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9840;"	d
SAADC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7502;"	d
SAADC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10468;"	d
SAADC_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9838;"	d
SAADC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7503;"	d
SAADC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10469;"	d
SAADC_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9839;"	d
SAADC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7501;"	d
SAADC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10467;"	d
SAADC_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9837;"	d
SAADC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7500;"	d
SAADC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10466;"	d
SAADC_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9836;"	d
SAADC_INTENSET_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7352;"	d
SAADC_INTENSET_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10318;"	d
SAADC_INTENSET_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9688;"	d
SAADC_INTENSET_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7353;"	d
SAADC_INTENSET_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10319;"	d
SAADC_INTENSET_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9689;"	d
SAADC_INTENSET_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7351;"	d
SAADC_INTENSET_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10317;"	d
SAADC_INTENSET_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9687;"	d
SAADC_INTENSET_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7350;"	d
SAADC_INTENSET_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10316;"	d
SAADC_INTENSET_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9686;"	d
SAADC_INTENSET_CALIBRATEDONE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7354;"	d
SAADC_INTENSET_CALIBRATEDONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10320;"	d
SAADC_INTENSET_CALIBRATEDONE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9690;"	d
SAADC_INTENSET_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7338;"	d
SAADC_INTENSET_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10304;"	d
SAADC_INTENSET_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9674;"	d
SAADC_INTENSET_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7339;"	d
SAADC_INTENSET_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10305;"	d
SAADC_INTENSET_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9675;"	d
SAADC_INTENSET_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7337;"	d
SAADC_INTENSET_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10303;"	d
SAADC_INTENSET_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9673;"	d
SAADC_INTENSET_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7336;"	d
SAADC_INTENSET_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10302;"	d
SAADC_INTENSET_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9672;"	d
SAADC_INTENSET_CH0LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7340;"	d
SAADC_INTENSET_CH0LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10306;"	d
SAADC_INTENSET_CH0LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9676;"	d
SAADC_INTENSET_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7331;"	d
SAADC_INTENSET_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10297;"	d
SAADC_INTENSET_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9667;"	d
SAADC_INTENSET_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7332;"	d
SAADC_INTENSET_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10298;"	d
SAADC_INTENSET_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9668;"	d
SAADC_INTENSET_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7330;"	d
SAADC_INTENSET_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10296;"	d
SAADC_INTENSET_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9666;"	d
SAADC_INTENSET_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7329;"	d
SAADC_INTENSET_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10295;"	d
SAADC_INTENSET_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9665;"	d
SAADC_INTENSET_CH0LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7333;"	d
SAADC_INTENSET_CH0LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10299;"	d
SAADC_INTENSET_CH0LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9669;"	d
SAADC_INTENSET_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7324;"	d
SAADC_INTENSET_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10290;"	d
SAADC_INTENSET_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9660;"	d
SAADC_INTENSET_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7325;"	d
SAADC_INTENSET_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10291;"	d
SAADC_INTENSET_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9661;"	d
SAADC_INTENSET_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7323;"	d
SAADC_INTENSET_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10289;"	d
SAADC_INTENSET_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9659;"	d
SAADC_INTENSET_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7322;"	d
SAADC_INTENSET_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10288;"	d
SAADC_INTENSET_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9658;"	d
SAADC_INTENSET_CH1LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7326;"	d
SAADC_INTENSET_CH1LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10292;"	d
SAADC_INTENSET_CH1LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9662;"	d
SAADC_INTENSET_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7317;"	d
SAADC_INTENSET_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10283;"	d
SAADC_INTENSET_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9653;"	d
SAADC_INTENSET_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7318;"	d
SAADC_INTENSET_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10284;"	d
SAADC_INTENSET_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9654;"	d
SAADC_INTENSET_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7316;"	d
SAADC_INTENSET_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10282;"	d
SAADC_INTENSET_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9652;"	d
SAADC_INTENSET_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7315;"	d
SAADC_INTENSET_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10281;"	d
SAADC_INTENSET_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9651;"	d
SAADC_INTENSET_CH1LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7319;"	d
SAADC_INTENSET_CH1LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10285;"	d
SAADC_INTENSET_CH1LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9655;"	d
SAADC_INTENSET_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7310;"	d
SAADC_INTENSET_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10276;"	d
SAADC_INTENSET_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9646;"	d
SAADC_INTENSET_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7311;"	d
SAADC_INTENSET_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10277;"	d
SAADC_INTENSET_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9647;"	d
SAADC_INTENSET_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7309;"	d
SAADC_INTENSET_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10275;"	d
SAADC_INTENSET_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9645;"	d
SAADC_INTENSET_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7308;"	d
SAADC_INTENSET_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10274;"	d
SAADC_INTENSET_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9644;"	d
SAADC_INTENSET_CH2LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7312;"	d
SAADC_INTENSET_CH2LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10278;"	d
SAADC_INTENSET_CH2LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9648;"	d
SAADC_INTENSET_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7303;"	d
SAADC_INTENSET_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10269;"	d
SAADC_INTENSET_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9639;"	d
SAADC_INTENSET_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7304;"	d
SAADC_INTENSET_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10270;"	d
SAADC_INTENSET_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9640;"	d
SAADC_INTENSET_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7302;"	d
SAADC_INTENSET_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10268;"	d
SAADC_INTENSET_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9638;"	d
SAADC_INTENSET_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7301;"	d
SAADC_INTENSET_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10267;"	d
SAADC_INTENSET_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9637;"	d
SAADC_INTENSET_CH2LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7305;"	d
SAADC_INTENSET_CH2LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10271;"	d
SAADC_INTENSET_CH2LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9641;"	d
SAADC_INTENSET_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7296;"	d
SAADC_INTENSET_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10262;"	d
SAADC_INTENSET_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9632;"	d
SAADC_INTENSET_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7297;"	d
SAADC_INTENSET_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10263;"	d
SAADC_INTENSET_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9633;"	d
SAADC_INTENSET_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7295;"	d
SAADC_INTENSET_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10261;"	d
SAADC_INTENSET_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9631;"	d
SAADC_INTENSET_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7294;"	d
SAADC_INTENSET_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10260;"	d
SAADC_INTENSET_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9630;"	d
SAADC_INTENSET_CH3LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7298;"	d
SAADC_INTENSET_CH3LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10264;"	d
SAADC_INTENSET_CH3LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9634;"	d
SAADC_INTENSET_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7289;"	d
SAADC_INTENSET_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10255;"	d
SAADC_INTENSET_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9625;"	d
SAADC_INTENSET_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7290;"	d
SAADC_INTENSET_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10256;"	d
SAADC_INTENSET_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9626;"	d
SAADC_INTENSET_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7288;"	d
SAADC_INTENSET_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10254;"	d
SAADC_INTENSET_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9624;"	d
SAADC_INTENSET_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7287;"	d
SAADC_INTENSET_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10253;"	d
SAADC_INTENSET_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9623;"	d
SAADC_INTENSET_CH3LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7291;"	d
SAADC_INTENSET_CH3LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10257;"	d
SAADC_INTENSET_CH3LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9627;"	d
SAADC_INTENSET_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7282;"	d
SAADC_INTENSET_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10248;"	d
SAADC_INTENSET_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9618;"	d
SAADC_INTENSET_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7283;"	d
SAADC_INTENSET_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10249;"	d
SAADC_INTENSET_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9619;"	d
SAADC_INTENSET_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7281;"	d
SAADC_INTENSET_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10247;"	d
SAADC_INTENSET_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9617;"	d
SAADC_INTENSET_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7280;"	d
SAADC_INTENSET_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10246;"	d
SAADC_INTENSET_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9616;"	d
SAADC_INTENSET_CH4LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7284;"	d
SAADC_INTENSET_CH4LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10250;"	d
SAADC_INTENSET_CH4LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9620;"	d
SAADC_INTENSET_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7275;"	d
SAADC_INTENSET_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10241;"	d
SAADC_INTENSET_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9611;"	d
SAADC_INTENSET_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7276;"	d
SAADC_INTENSET_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10242;"	d
SAADC_INTENSET_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9612;"	d
SAADC_INTENSET_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7274;"	d
SAADC_INTENSET_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10240;"	d
SAADC_INTENSET_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9610;"	d
SAADC_INTENSET_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7273;"	d
SAADC_INTENSET_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10239;"	d
SAADC_INTENSET_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9609;"	d
SAADC_INTENSET_CH4LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7277;"	d
SAADC_INTENSET_CH4LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10243;"	d
SAADC_INTENSET_CH4LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9613;"	d
SAADC_INTENSET_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7268;"	d
SAADC_INTENSET_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10234;"	d
SAADC_INTENSET_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9604;"	d
SAADC_INTENSET_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7269;"	d
SAADC_INTENSET_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10235;"	d
SAADC_INTENSET_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9605;"	d
SAADC_INTENSET_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7267;"	d
SAADC_INTENSET_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10233;"	d
SAADC_INTENSET_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9603;"	d
SAADC_INTENSET_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7266;"	d
SAADC_INTENSET_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10232;"	d
SAADC_INTENSET_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9602;"	d
SAADC_INTENSET_CH5LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7270;"	d
SAADC_INTENSET_CH5LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10236;"	d
SAADC_INTENSET_CH5LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9606;"	d
SAADC_INTENSET_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7261;"	d
SAADC_INTENSET_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10227;"	d
SAADC_INTENSET_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9597;"	d
SAADC_INTENSET_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7262;"	d
SAADC_INTENSET_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10228;"	d
SAADC_INTENSET_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9598;"	d
SAADC_INTENSET_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7260;"	d
SAADC_INTENSET_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10226;"	d
SAADC_INTENSET_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9596;"	d
SAADC_INTENSET_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7259;"	d
SAADC_INTENSET_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10225;"	d
SAADC_INTENSET_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9595;"	d
SAADC_INTENSET_CH5LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7263;"	d
SAADC_INTENSET_CH5LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10229;"	d
SAADC_INTENSET_CH5LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9599;"	d
SAADC_INTENSET_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7254;"	d
SAADC_INTENSET_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10220;"	d
SAADC_INTENSET_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9590;"	d
SAADC_INTENSET_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7255;"	d
SAADC_INTENSET_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10221;"	d
SAADC_INTENSET_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9591;"	d
SAADC_INTENSET_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7253;"	d
SAADC_INTENSET_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10219;"	d
SAADC_INTENSET_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9589;"	d
SAADC_INTENSET_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7252;"	d
SAADC_INTENSET_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10218;"	d
SAADC_INTENSET_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9588;"	d
SAADC_INTENSET_CH6LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7256;"	d
SAADC_INTENSET_CH6LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10222;"	d
SAADC_INTENSET_CH6LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9592;"	d
SAADC_INTENSET_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7247;"	d
SAADC_INTENSET_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10213;"	d
SAADC_INTENSET_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9583;"	d
SAADC_INTENSET_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7248;"	d
SAADC_INTENSET_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10214;"	d
SAADC_INTENSET_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9584;"	d
SAADC_INTENSET_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7246;"	d
SAADC_INTENSET_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10212;"	d
SAADC_INTENSET_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9582;"	d
SAADC_INTENSET_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7245;"	d
SAADC_INTENSET_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10211;"	d
SAADC_INTENSET_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9581;"	d
SAADC_INTENSET_CH6LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7249;"	d
SAADC_INTENSET_CH6LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10215;"	d
SAADC_INTENSET_CH6LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9585;"	d
SAADC_INTENSET_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7240;"	d
SAADC_INTENSET_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10206;"	d
SAADC_INTENSET_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9576;"	d
SAADC_INTENSET_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7241;"	d
SAADC_INTENSET_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10207;"	d
SAADC_INTENSET_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9577;"	d
SAADC_INTENSET_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7239;"	d
SAADC_INTENSET_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10205;"	d
SAADC_INTENSET_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9575;"	d
SAADC_INTENSET_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7238;"	d
SAADC_INTENSET_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10204;"	d
SAADC_INTENSET_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9574;"	d
SAADC_INTENSET_CH7LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7242;"	d
SAADC_INTENSET_CH7LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10208;"	d
SAADC_INTENSET_CH7LIMITH_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9578;"	d
SAADC_INTENSET_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7233;"	d
SAADC_INTENSET_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10199;"	d
SAADC_INTENSET_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9569;"	d
SAADC_INTENSET_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7234;"	d
SAADC_INTENSET_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10200;"	d
SAADC_INTENSET_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9570;"	d
SAADC_INTENSET_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7232;"	d
SAADC_INTENSET_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10198;"	d
SAADC_INTENSET_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9568;"	d
SAADC_INTENSET_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7231;"	d
SAADC_INTENSET_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10197;"	d
SAADC_INTENSET_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9567;"	d
SAADC_INTENSET_CH7LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7235;"	d
SAADC_INTENSET_CH7LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10201;"	d
SAADC_INTENSET_CH7LIMITL_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9571;"	d
SAADC_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7366;"	d
SAADC_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10332;"	d
SAADC_INTENSET_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9702;"	d
SAADC_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7367;"	d
SAADC_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10333;"	d
SAADC_INTENSET_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9703;"	d
SAADC_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7365;"	d
SAADC_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10331;"	d
SAADC_INTENSET_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9701;"	d
SAADC_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7364;"	d
SAADC_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10330;"	d
SAADC_INTENSET_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9700;"	d
SAADC_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7368;"	d
SAADC_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10334;"	d
SAADC_INTENSET_DONE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9704;"	d
SAADC_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7373;"	d
SAADC_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10339;"	d
SAADC_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9709;"	d
SAADC_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7374;"	d
SAADC_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10340;"	d
SAADC_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9710;"	d
SAADC_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7372;"	d
SAADC_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10338;"	d
SAADC_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9708;"	d
SAADC_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7371;"	d
SAADC_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10337;"	d
SAADC_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9707;"	d
SAADC_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7375;"	d
SAADC_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10341;"	d
SAADC_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9711;"	d
SAADC_INTENSET_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7359;"	d
SAADC_INTENSET_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10325;"	d
SAADC_INTENSET_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9695;"	d
SAADC_INTENSET_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7360;"	d
SAADC_INTENSET_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10326;"	d
SAADC_INTENSET_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9696;"	d
SAADC_INTENSET_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7358;"	d
SAADC_INTENSET_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10324;"	d
SAADC_INTENSET_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9694;"	d
SAADC_INTENSET_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7357;"	d
SAADC_INTENSET_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10323;"	d
SAADC_INTENSET_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9693;"	d
SAADC_INTENSET_RESULTDONE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7361;"	d
SAADC_INTENSET_RESULTDONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10327;"	d
SAADC_INTENSET_RESULTDONE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9697;"	d
SAADC_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7380;"	d
SAADC_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10346;"	d
SAADC_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9716;"	d
SAADC_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7381;"	d
SAADC_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10347;"	d
SAADC_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9717;"	d
SAADC_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7379;"	d
SAADC_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10345;"	d
SAADC_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9715;"	d
SAADC_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7378;"	d
SAADC_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10344;"	d
SAADC_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9714;"	d
SAADC_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7382;"	d
SAADC_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10348;"	d
SAADC_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9718;"	d
SAADC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7345;"	d
SAADC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10311;"	d
SAADC_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9681;"	d
SAADC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7346;"	d
SAADC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10312;"	d
SAADC_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9682;"	d
SAADC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7344;"	d
SAADC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10310;"	d
SAADC_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9680;"	d
SAADC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7343;"	d
SAADC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10309;"	d
SAADC_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9679;"	d
SAADC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7347;"	d
SAADC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10313;"	d
SAADC_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9683;"	d
SAADC_INTEN_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7200;"	d
SAADC_INTEN_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10166;"	d
SAADC_INTEN_CALIBRATEDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9536;"	d
SAADC_INTEN_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7201;"	d
SAADC_INTEN_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10167;"	d
SAADC_INTEN_CALIBRATEDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9537;"	d
SAADC_INTEN_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7199;"	d
SAADC_INTEN_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10165;"	d
SAADC_INTEN_CALIBRATEDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9535;"	d
SAADC_INTEN_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7198;"	d
SAADC_INTEN_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10164;"	d
SAADC_INTEN_CALIBRATEDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9534;"	d
SAADC_INTEN_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7188;"	d
SAADC_INTEN_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10154;"	d
SAADC_INTEN_CH0LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9524;"	d
SAADC_INTEN_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7189;"	d
SAADC_INTEN_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10155;"	d
SAADC_INTEN_CH0LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9525;"	d
SAADC_INTEN_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7187;"	d
SAADC_INTEN_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10153;"	d
SAADC_INTEN_CH0LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9523;"	d
SAADC_INTEN_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7186;"	d
SAADC_INTEN_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10152;"	d
SAADC_INTEN_CH0LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9522;"	d
SAADC_INTEN_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7182;"	d
SAADC_INTEN_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10148;"	d
SAADC_INTEN_CH0LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9518;"	d
SAADC_INTEN_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7183;"	d
SAADC_INTEN_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10149;"	d
SAADC_INTEN_CH0LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9519;"	d
SAADC_INTEN_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7181;"	d
SAADC_INTEN_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10147;"	d
SAADC_INTEN_CH0LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9517;"	d
SAADC_INTEN_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7180;"	d
SAADC_INTEN_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10146;"	d
SAADC_INTEN_CH0LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9516;"	d
SAADC_INTEN_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7176;"	d
SAADC_INTEN_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10142;"	d
SAADC_INTEN_CH1LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9512;"	d
SAADC_INTEN_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7177;"	d
SAADC_INTEN_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10143;"	d
SAADC_INTEN_CH1LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9513;"	d
SAADC_INTEN_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7175;"	d
SAADC_INTEN_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10141;"	d
SAADC_INTEN_CH1LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9511;"	d
SAADC_INTEN_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7174;"	d
SAADC_INTEN_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10140;"	d
SAADC_INTEN_CH1LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9510;"	d
SAADC_INTEN_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7170;"	d
SAADC_INTEN_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10136;"	d
SAADC_INTEN_CH1LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9506;"	d
SAADC_INTEN_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7171;"	d
SAADC_INTEN_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10137;"	d
SAADC_INTEN_CH1LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9507;"	d
SAADC_INTEN_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7169;"	d
SAADC_INTEN_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10135;"	d
SAADC_INTEN_CH1LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9505;"	d
SAADC_INTEN_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7168;"	d
SAADC_INTEN_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10134;"	d
SAADC_INTEN_CH1LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9504;"	d
SAADC_INTEN_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7164;"	d
SAADC_INTEN_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10130;"	d
SAADC_INTEN_CH2LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9500;"	d
SAADC_INTEN_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7165;"	d
SAADC_INTEN_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10131;"	d
SAADC_INTEN_CH2LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9501;"	d
SAADC_INTEN_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7163;"	d
SAADC_INTEN_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10129;"	d
SAADC_INTEN_CH2LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9499;"	d
SAADC_INTEN_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7162;"	d
SAADC_INTEN_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10128;"	d
SAADC_INTEN_CH2LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9498;"	d
SAADC_INTEN_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7158;"	d
SAADC_INTEN_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10124;"	d
SAADC_INTEN_CH2LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9494;"	d
SAADC_INTEN_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7159;"	d
SAADC_INTEN_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10125;"	d
SAADC_INTEN_CH2LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9495;"	d
SAADC_INTEN_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7157;"	d
SAADC_INTEN_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10123;"	d
SAADC_INTEN_CH2LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9493;"	d
SAADC_INTEN_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7156;"	d
SAADC_INTEN_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10122;"	d
SAADC_INTEN_CH2LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9492;"	d
SAADC_INTEN_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7152;"	d
SAADC_INTEN_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10118;"	d
SAADC_INTEN_CH3LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9488;"	d
SAADC_INTEN_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7153;"	d
SAADC_INTEN_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10119;"	d
SAADC_INTEN_CH3LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9489;"	d
SAADC_INTEN_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7151;"	d
SAADC_INTEN_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10117;"	d
SAADC_INTEN_CH3LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9487;"	d
SAADC_INTEN_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7150;"	d
SAADC_INTEN_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10116;"	d
SAADC_INTEN_CH3LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9486;"	d
SAADC_INTEN_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7146;"	d
SAADC_INTEN_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10112;"	d
SAADC_INTEN_CH3LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9482;"	d
SAADC_INTEN_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7147;"	d
SAADC_INTEN_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10113;"	d
SAADC_INTEN_CH3LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9483;"	d
SAADC_INTEN_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7145;"	d
SAADC_INTEN_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10111;"	d
SAADC_INTEN_CH3LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9481;"	d
SAADC_INTEN_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7144;"	d
SAADC_INTEN_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10110;"	d
SAADC_INTEN_CH3LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9480;"	d
SAADC_INTEN_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7140;"	d
SAADC_INTEN_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10106;"	d
SAADC_INTEN_CH4LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9476;"	d
SAADC_INTEN_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7141;"	d
SAADC_INTEN_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10107;"	d
SAADC_INTEN_CH4LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9477;"	d
SAADC_INTEN_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7139;"	d
SAADC_INTEN_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10105;"	d
SAADC_INTEN_CH4LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9475;"	d
SAADC_INTEN_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7138;"	d
SAADC_INTEN_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10104;"	d
SAADC_INTEN_CH4LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9474;"	d
SAADC_INTEN_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7134;"	d
SAADC_INTEN_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10100;"	d
SAADC_INTEN_CH4LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9470;"	d
SAADC_INTEN_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7135;"	d
SAADC_INTEN_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10101;"	d
SAADC_INTEN_CH4LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9471;"	d
SAADC_INTEN_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7133;"	d
SAADC_INTEN_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10099;"	d
SAADC_INTEN_CH4LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9469;"	d
SAADC_INTEN_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7132;"	d
SAADC_INTEN_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10098;"	d
SAADC_INTEN_CH4LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9468;"	d
SAADC_INTEN_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7128;"	d
SAADC_INTEN_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10094;"	d
SAADC_INTEN_CH5LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9464;"	d
SAADC_INTEN_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7129;"	d
SAADC_INTEN_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10095;"	d
SAADC_INTEN_CH5LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9465;"	d
SAADC_INTEN_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7127;"	d
SAADC_INTEN_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10093;"	d
SAADC_INTEN_CH5LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9463;"	d
SAADC_INTEN_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7126;"	d
SAADC_INTEN_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10092;"	d
SAADC_INTEN_CH5LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9462;"	d
SAADC_INTEN_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7122;"	d
SAADC_INTEN_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10088;"	d
SAADC_INTEN_CH5LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9458;"	d
SAADC_INTEN_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7123;"	d
SAADC_INTEN_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10089;"	d
SAADC_INTEN_CH5LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9459;"	d
SAADC_INTEN_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7121;"	d
SAADC_INTEN_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10087;"	d
SAADC_INTEN_CH5LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9457;"	d
SAADC_INTEN_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7120;"	d
SAADC_INTEN_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10086;"	d
SAADC_INTEN_CH5LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9456;"	d
SAADC_INTEN_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7116;"	d
SAADC_INTEN_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10082;"	d
SAADC_INTEN_CH6LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9452;"	d
SAADC_INTEN_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7117;"	d
SAADC_INTEN_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10083;"	d
SAADC_INTEN_CH6LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9453;"	d
SAADC_INTEN_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7115;"	d
SAADC_INTEN_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10081;"	d
SAADC_INTEN_CH6LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9451;"	d
SAADC_INTEN_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7114;"	d
SAADC_INTEN_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10080;"	d
SAADC_INTEN_CH6LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9450;"	d
SAADC_INTEN_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7110;"	d
SAADC_INTEN_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10076;"	d
SAADC_INTEN_CH6LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9446;"	d
SAADC_INTEN_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7111;"	d
SAADC_INTEN_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10077;"	d
SAADC_INTEN_CH6LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9447;"	d
SAADC_INTEN_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7109;"	d
SAADC_INTEN_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10075;"	d
SAADC_INTEN_CH6LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9445;"	d
SAADC_INTEN_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7108;"	d
SAADC_INTEN_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10074;"	d
SAADC_INTEN_CH6LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9444;"	d
SAADC_INTEN_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7104;"	d
SAADC_INTEN_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10070;"	d
SAADC_INTEN_CH7LIMITH_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9440;"	d
SAADC_INTEN_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7105;"	d
SAADC_INTEN_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10071;"	d
SAADC_INTEN_CH7LIMITH_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9441;"	d
SAADC_INTEN_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7103;"	d
SAADC_INTEN_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10069;"	d
SAADC_INTEN_CH7LIMITH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9439;"	d
SAADC_INTEN_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7102;"	d
SAADC_INTEN_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10068;"	d
SAADC_INTEN_CH7LIMITH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9438;"	d
SAADC_INTEN_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7098;"	d
SAADC_INTEN_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10064;"	d
SAADC_INTEN_CH7LIMITL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9434;"	d
SAADC_INTEN_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7099;"	d
SAADC_INTEN_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10065;"	d
SAADC_INTEN_CH7LIMITL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9435;"	d
SAADC_INTEN_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7097;"	d
SAADC_INTEN_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10063;"	d
SAADC_INTEN_CH7LIMITL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9433;"	d
SAADC_INTEN_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7096;"	d
SAADC_INTEN_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10062;"	d
SAADC_INTEN_CH7LIMITL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9432;"	d
SAADC_INTEN_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7212;"	d
SAADC_INTEN_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10178;"	d
SAADC_INTEN_DONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9548;"	d
SAADC_INTEN_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7213;"	d
SAADC_INTEN_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10179;"	d
SAADC_INTEN_DONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9549;"	d
SAADC_INTEN_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7211;"	d
SAADC_INTEN_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10177;"	d
SAADC_INTEN_DONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9547;"	d
SAADC_INTEN_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7210;"	d
SAADC_INTEN_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10176;"	d
SAADC_INTEN_DONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9546;"	d
SAADC_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7218;"	d
SAADC_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10184;"	d
SAADC_INTEN_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9554;"	d
SAADC_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7219;"	d
SAADC_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10185;"	d
SAADC_INTEN_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9555;"	d
SAADC_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7217;"	d
SAADC_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10183;"	d
SAADC_INTEN_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9553;"	d
SAADC_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7216;"	d
SAADC_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10182;"	d
SAADC_INTEN_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9552;"	d
SAADC_INTEN_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7206;"	d
SAADC_INTEN_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10172;"	d
SAADC_INTEN_RESULTDONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9542;"	d
SAADC_INTEN_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7207;"	d
SAADC_INTEN_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10173;"	d
SAADC_INTEN_RESULTDONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9543;"	d
SAADC_INTEN_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7205;"	d
SAADC_INTEN_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10171;"	d
SAADC_INTEN_RESULTDONE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9541;"	d
SAADC_INTEN_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7204;"	d
SAADC_INTEN_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10170;"	d
SAADC_INTEN_RESULTDONE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9540;"	d
SAADC_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7224;"	d
SAADC_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10190;"	d
SAADC_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9560;"	d
SAADC_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7225;"	d
SAADC_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10191;"	d
SAADC_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9561;"	d
SAADC_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7223;"	d
SAADC_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10189;"	d
SAADC_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9559;"	d
SAADC_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7222;"	d
SAADC_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10188;"	d
SAADC_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9558;"	d
SAADC_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7194;"	d
SAADC_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10160;"	d
SAADC_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9530;"	d
SAADC_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7195;"	d
SAADC_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10161;"	d
SAADC_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9531;"	d
SAADC_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7193;"	d
SAADC_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10159;"	d
SAADC_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9529;"	d
SAADC_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7192;"	d
SAADC_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10158;"	d
SAADC_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9528;"	d
SAADC_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SAADC_IRQn                    =   7,              \/*!<   7  SAADC                                                            *\/$/;"	e	enum:__anon223
SAADC_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SAADC_IRQn                    =   7,              \/*!<   7  SAADC                                                            *\/$/;"	e	enum:__anon307
SAADC_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SAADC_IRQn                    =   7,              \/*!<   7  SAADC                                                            *\/$/;"	e	enum:__anon368
SAADC_OVERSAMPLE_OVERSAMPLE_Bypass	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7680;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Bypass	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10648;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Bypass	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10016;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7679;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10647;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10015;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over128x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7687;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over128x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10655;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over128x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10023;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over16x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7684;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over16x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10652;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over16x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10020;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over256x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7688;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over256x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10656;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over256x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10024;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over2x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7681;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over2x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10649;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over2x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10017;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over32x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7685;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over32x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10653;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over32x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10021;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over4x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7682;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over4x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10650;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over4x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10018;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over64x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7686;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over64x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10654;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over64x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10022;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over8x	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7683;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over8x	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10651;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Over8x	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10019;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7678;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10646;"	d
SAADC_OVERSAMPLE_OVERSAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10014;"	d
SAADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	170;"	d
SAADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	215;"	d
SAADC_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	221;"	d
SAADC_RESOLUTION_VAL_10bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7670;"	d
SAADC_RESOLUTION_VAL_10bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10638;"	d
SAADC_RESOLUTION_VAL_10bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10006;"	d
SAADC_RESOLUTION_VAL_12bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7671;"	d
SAADC_RESOLUTION_VAL_12bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10639;"	d
SAADC_RESOLUTION_VAL_12bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10007;"	d
SAADC_RESOLUTION_VAL_14bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7672;"	d
SAADC_RESOLUTION_VAL_14bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10640;"	d
SAADC_RESOLUTION_VAL_14bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10008;"	d
SAADC_RESOLUTION_VAL_8bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7669;"	d
SAADC_RESOLUTION_VAL_8bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10637;"	d
SAADC_RESOLUTION_VAL_8bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10005;"	d
SAADC_RESOLUTION_VAL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7668;"	d
SAADC_RESOLUTION_VAL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10636;"	d
SAADC_RESOLUTION_VAL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10004;"	d
SAADC_RESOLUTION_VAL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7667;"	d
SAADC_RESOLUTION_VAL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10635;"	d
SAADC_RESOLUTION_VAL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10003;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7722;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10690;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10058;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7721;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10689;"	d
SAADC_RESULT_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10057;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7715;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10683;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10051;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7714;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10682;"	d
SAADC_RESULT_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10050;"	d
SAADC_RESULT_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7708;"	d
SAADC_RESULT_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10676;"	d
SAADC_RESULT_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10044;"	d
SAADC_RESULT_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7707;"	d
SAADC_RESULT_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10675;"	d
SAADC_RESULT_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10043;"	d
SAADC_RESULT_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SAADC_RESULT_Type;$/;"	t	typeref:struct:__anon249
SAADC_RESULT_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SAADC_RESULT_Type;$/;"	t	typeref:struct:__anon328
SAADC_RESULT_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SAADC_RESULT_Type;$/;"	t	typeref:struct:__anon397
SAADC_SAMPLERATE_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7701;"	d
SAADC_SAMPLERATE_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10669;"	d
SAADC_SAMPLERATE_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10037;"	d
SAADC_SAMPLERATE_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7700;"	d
SAADC_SAMPLERATE_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10668;"	d
SAADC_SAMPLERATE_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10036;"	d
SAADC_SAMPLERATE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7695;"	d
SAADC_SAMPLERATE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10663;"	d
SAADC_SAMPLERATE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10031;"	d
SAADC_SAMPLERATE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7694;"	d
SAADC_SAMPLERATE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10662;"	d
SAADC_SAMPLERATE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10030;"	d
SAADC_SAMPLERATE_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7696;"	d
SAADC_SAMPLERATE_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10664;"	d
SAADC_SAMPLERATE_MODE_Task	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10032;"	d
SAADC_SAMPLERATE_MODE_Timers	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7697;"	d
SAADC_SAMPLERATE_MODE_Timers	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10665;"	d
SAADC_SAMPLERATE_MODE_Timers	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10033;"	d
SAADC_STATUS_STATUS_Busy	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7548;"	d
SAADC_STATUS_STATUS_Busy	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10514;"	d
SAADC_STATUS_STATUS_Busy	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9884;"	d
SAADC_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7546;"	d
SAADC_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10512;"	d
SAADC_STATUS_STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9882;"	d
SAADC_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7545;"	d
SAADC_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10511;"	d
SAADC_STATUS_STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9881;"	d
SAADC_STATUS_STATUS_Ready	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7547;"	d
SAADC_STATUS_STATUS_Ready	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10513;"	d
SAADC_STATUS_STATUS_Ready	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	9883;"	d
SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7034;"	d
SAADC_TASKS_CALIBRATEOFFSET_TASKS_CALIBRATEOFFSET_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7033;"	d
SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7020;"	d
SAADC_TASKS_SAMPLE_TASKS_SAMPLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7019;"	d
SAADC_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7013;"	d
SAADC_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7012;"	d
SAADC_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7027;"	d
SAADC_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7026;"	d
SAMPLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  int32_t   SAMPLE;                            \/*!< Motion sample value.                                                  *\/$/;"	m	struct:__anon212
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PDM_SAMPLE_Type SAMPLE;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon299
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  int32_t   SAMPLE;                            \/*!< Motion sample value                                                   *\/$/;"	m	struct:__anon293
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PDM_SAMPLE_Type SAMPLE;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon363
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  int32_t   SAMPLE;                            \/*!< Motion sample value                                                   *\/$/;"	m	struct:__anon358
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PDM_SAMPLE_Type SAMPLE;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon457
SAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  int32_t   SAMPLE;                            \/*!< Motion sample value                                                   *\/$/;"	m	struct:__anon451
SAMPLEPER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SAMPLEPER;                         \/*!< Sample period.                                                        *\/$/;"	m	struct:__anon212
SAMPLEPER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SAMPLEPER;                         \/*!< Sample period                                                         *\/$/;"	m	struct:__anon293
SAMPLEPER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SAMPLEPER;                         \/*!< Sample period                                                         *\/$/;"	m	struct:__anon358
SAMPLEPER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SAMPLEPER;                         \/*!< Sample period                                                         *\/$/;"	m	struct:__anon451
SAMPLERATE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SAMPLERATE;                        \/*!< Controls normal or continuous sample rate                             *\/$/;"	m	struct:__anon284
SAMPLERATE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SAMPLERATE;                        \/*!< Controls normal or continuous sample rate                             *\/$/;"	m	struct:__anon349
SAMPLERATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SAMPLERATE;                        \/*!< Controls normal or continuous sample rate                             *\/$/;"	m	struct:__anon442
SCB	.\CMSIS_4\CMSIS\Include\core_cm0.h	587;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	699;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_cm3.h	1374;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_cm4.h	1543;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_cm7.h	1751;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_sc000.h	711;"	d
SCB	.\CMSIS_4\CMSIS\Include\core_sc300.h	1356;"	d
SCB_ABFSR_AHBP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	885;"	d
SCB_ABFSR_AHBP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	884;"	d
SCB_ABFSR_AXIMTYPE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	876;"	d
SCB_ABFSR_AXIMTYPE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	875;"	d
SCB_ABFSR_AXIM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	882;"	d
SCB_ABFSR_AXIM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	881;"	d
SCB_ABFSR_DTCM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	888;"	d
SCB_ABFSR_DTCM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	887;"	d
SCB_ABFSR_EPPB_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	879;"	d
SCB_ABFSR_EPPB_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	878;"	d
SCB_ABFSR_ITCM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	891;"	d
SCB_ABFSR_ITCM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	890;"	d
SCB_AHBPCR_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	852;"	d
SCB_AHBPCR_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	851;"	d
SCB_AHBPCR_SZ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	849;"	d
SCB_AHBPCR_SZ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	848;"	d
SCB_AHBSCR_CTL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	872;"	d
SCB_AHBSCR_CTL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	871;"	d
SCB_AHBSCR_INITCOUNT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	866;"	d
SCB_AHBSCR_INITCOUNT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	865;"	d
SCB_AHBSCR_TPRI_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	869;"	d
SCB_AHBSCR_TPRI_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	868;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	454;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	478;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	509;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	569;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	613;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	466;"	d
SCB_AIRCR_ENDIANESS_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	506;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	453;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	477;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	508;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	568;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	612;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	465;"	d
SCB_AIRCR_ENDIANESS_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	505;"	d
SCB_AIRCR_PRIGROUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	512;"	d
SCB_AIRCR_PRIGROUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	572;"	d
SCB_AIRCR_PRIGROUP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	616;"	d
SCB_AIRCR_PRIGROUP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	509;"	d
SCB_AIRCR_PRIGROUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	511;"	d
SCB_AIRCR_PRIGROUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	571;"	d
SCB_AIRCR_PRIGROUP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	615;"	d
SCB_AIRCR_PRIGROUP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	508;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	457;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	481;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	515;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	575;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	619;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	469;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	512;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	456;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	480;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	514;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	574;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	618;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	468;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	511;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	460;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	484;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	518;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	578;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	622;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	472;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	515;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	459;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	483;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	517;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	577;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	621;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	471;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	514;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	451;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	475;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	506;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	566;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	610;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	463;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	503;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	450;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	474;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	505;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	565;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	609;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	462;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	502;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	448;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	472;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	503;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	563;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	607;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	460;"	d
SCB_AIRCR_VECTKEY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	500;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	447;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	471;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	502;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	562;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	606;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	459;"	d
SCB_AIRCR_VECTKEY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	499;"	d
SCB_AIRCR_VECTRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	521;"	d
SCB_AIRCR_VECTRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	581;"	d
SCB_AIRCR_VECTRESET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	625;"	d
SCB_AIRCR_VECTRESET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	518;"	d
SCB_AIRCR_VECTRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	520;"	d
SCB_AIRCR_VECTRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	580;"	d
SCB_AIRCR_VECTRESET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	624;"	d
SCB_AIRCR_VECTRESET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	517;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_cm0.h	585;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	697;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1371;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1540;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1748;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_sc000.h	708;"	d
SCB_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1353;"	d
SCB_CACR_ECCEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	859;"	d
SCB_CACR_ECCEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	858;"	d
SCB_CACR_FORCEWT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	856;"	d
SCB_CACR_FORCEWT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	855;"	d
SCB_CACR_SIWT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	862;"	d
SCB_CACR_SIWT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	861;"	d
SCB_CCR_BFHFNMIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	538;"	d
SCB_CCR_BFHFNMIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	598;"	d
SCB_CCR_BFHFNMIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	651;"	d
SCB_CCR_BFHFNMIGN_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	535;"	d
SCB_CCR_BFHFNMIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	537;"	d
SCB_CCR_BFHFNMIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	597;"	d
SCB_CCR_BFHFNMIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	650;"	d
SCB_CCR_BFHFNMIGN_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	534;"	d
SCB_CCR_BP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	639;"	d
SCB_CCR_BP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	638;"	d
SCB_CCR_DC_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	645;"	d
SCB_CCR_DC_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	644;"	d
SCB_CCR_DIV_0_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	541;"	d
SCB_CCR_DIV_0_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	601;"	d
SCB_CCR_DIV_0_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	654;"	d
SCB_CCR_DIV_0_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	538;"	d
SCB_CCR_DIV_0_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	540;"	d
SCB_CCR_DIV_0_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	600;"	d
SCB_CCR_DIV_0_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	653;"	d
SCB_CCR_DIV_0_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	537;"	d
SCB_CCR_IC_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	642;"	d
SCB_CCR_IC_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	641;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	550;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	610;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	663;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	547;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	549;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	609;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	662;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	546;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	474;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	498;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	535;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	595;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	648;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	486;"	d
SCB_CCR_STKALIGN_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	532;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	473;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	497;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	534;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	594;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	647;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	485;"	d
SCB_CCR_STKALIGN_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	531;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	477;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	501;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	544;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	604;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	657;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	489;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	541;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	476;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	500;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	543;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	603;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	656;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	488;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	540;"	d
SCB_CCR_USERSETMPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	547;"	d
SCB_CCR_USERSETMPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	607;"	d
SCB_CCR_USERSETMPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	660;"	d
SCB_CCR_USERSETMPEND_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	544;"	d
SCB_CCR_USERSETMPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	546;"	d
SCB_CCR_USERSETMPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	606;"	d
SCB_CCR_USERSETMPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	659;"	d
SCB_CCR_USERSETMPEND_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	543;"	d
SCB_CCSIDR_ASSOCIATIVITY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	784;"	d
SCB_CCSIDR_ASSOCIATIVITY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	783;"	d
SCB_CCSIDR_LINESIZE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	787;"	d
SCB_CCSIDR_LINESIZE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	786;"	d
SCB_CCSIDR_NUMSETS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	781;"	d
SCB_CCSIDR_NUMSETS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	780;"	d
SCB_CCSIDR_RA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	775;"	d
SCB_CCSIDR_RA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	774;"	d
SCB_CCSIDR_WA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	778;"	d
SCB_CCSIDR_WA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	777;"	d
SCB_CCSIDR_WB_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	772;"	d
SCB_CCSIDR_WB_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	771;"	d
SCB_CCSIDR_WT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	769;"	d
SCB_CCSIDR_WT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	768;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	600;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	660;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	713;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	597;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	599;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	659;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	712;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	596;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	603;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	663;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	716;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	600;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	602;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	662;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	715;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	599;"	d
SCB_CFSR_USGFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	597;"	d
SCB_CFSR_USGFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	657;"	d
SCB_CFSR_USGFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	710;"	d
SCB_CFSR_USGFAULTSR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	594;"	d
SCB_CFSR_USGFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	596;"	d
SCB_CFSR_USGFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	656;"	d
SCB_CFSR_USGFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	709;"	d
SCB_CFSR_USGFAULTSR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	593;"	d
SCB_CLIDR_LOC_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	749;"	d
SCB_CLIDR_LOC_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	748;"	d
SCB_CLIDR_LOUU_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	746;"	d
SCB_CLIDR_LOUU_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	745;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	410;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	428;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	450;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	518;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	562;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	418;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	452;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	409;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	427;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	449;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	517;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	561;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	417;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	451;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	404;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	422;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	444;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	512;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	556;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	412;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	446;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	403;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	421;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	443;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	511;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	555;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	411;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	445;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	413;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	431;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	453;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	521;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	565;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	421;"	d
SCB_CPUID_PARTNO_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	455;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	412;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	430;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	452;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	520;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	564;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	420;"	d
SCB_CPUID_PARTNO_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	454;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	416;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	434;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	456;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	524;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	568;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	424;"	d
SCB_CPUID_REVISION_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	458;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	415;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	433;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	455;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	523;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	567;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	423;"	d
SCB_CPUID_REVISION_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	457;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	407;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	425;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	447;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	515;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	559;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	415;"	d
SCB_CPUID_VARIANT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	449;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	406;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	424;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	446;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	514;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	558;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	414;"	d
SCB_CPUID_VARIANT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	448;"	d
SCB_CSSELR_IND_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	794;"	d
SCB_CSSELR_IND_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	793;"	d
SCB_CSSELR_LEVEL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	791;"	d
SCB_CSSELR_LEVEL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	790;"	d
SCB_CTR_CWG_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	756;"	d
SCB_CTR_CWG_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	755;"	d
SCB_CTR_DMINLINE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	762;"	d
SCB_CTR_DMINLINE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	761;"	d
SCB_CTR_ERG_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	759;"	d
SCB_CTR_ERG_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	758;"	d
SCB_CTR_FORMAT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	753;"	d
SCB_CTR_FORMAT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	752;"	d
SCB_CTR_IMINLINE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	765;"	d
SCB_CTR_IMINLINE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	764;"	d
SCB_CleanDCache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanDCache (void)$/;"	f
SCB_CleanDCache_by_Addr	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_CleanInvalidateDCache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanInvalidateDCache (void)$/;"	f
SCB_CleanInvalidateDCache_by_Addr	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_DCCISW_SET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	819;"	d
SCB_DCCISW_SET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	818;"	d
SCB_DCCISW_WAY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	816;"	d
SCB_DCCISW_WAY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	815;"	d
SCB_DCCSW_SET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	812;"	d
SCB_DCCSW_SET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	811;"	d
SCB_DCCSW_WAY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	809;"	d
SCB_DCCSW_WAY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	808;"	d
SCB_DCISW_SET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	805;"	d
SCB_DCISW_SET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	804;"	d
SCB_DCISW_WAY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	802;"	d
SCB_DCISW_WAY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	801;"	d
SCB_DFSR_BKPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	626;"	d
SCB_DFSR_BKPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	686;"	d
SCB_DFSR_BKPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	739;"	d
SCB_DFSR_BKPT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	623;"	d
SCB_DFSR_BKPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	625;"	d
SCB_DFSR_BKPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	685;"	d
SCB_DFSR_BKPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	738;"	d
SCB_DFSR_BKPT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	622;"	d
SCB_DFSR_DWTTRAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	623;"	d
SCB_DFSR_DWTTRAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	683;"	d
SCB_DFSR_DWTTRAP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	736;"	d
SCB_DFSR_DWTTRAP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	620;"	d
SCB_DFSR_DWTTRAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	622;"	d
SCB_DFSR_DWTTRAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	682;"	d
SCB_DFSR_DWTTRAP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	735;"	d
SCB_DFSR_DWTTRAP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	619;"	d
SCB_DFSR_EXTERNAL_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	617;"	d
SCB_DFSR_EXTERNAL_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	677;"	d
SCB_DFSR_EXTERNAL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	730;"	d
SCB_DFSR_EXTERNAL_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	614;"	d
SCB_DFSR_EXTERNAL_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	616;"	d
SCB_DFSR_EXTERNAL_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	676;"	d
SCB_DFSR_EXTERNAL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	729;"	d
SCB_DFSR_EXTERNAL_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	613;"	d
SCB_DFSR_HALTED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	629;"	d
SCB_DFSR_HALTED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	689;"	d
SCB_DFSR_HALTED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	742;"	d
SCB_DFSR_HALTED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	626;"	d
SCB_DFSR_HALTED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	628;"	d
SCB_DFSR_HALTED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	688;"	d
SCB_DFSR_HALTED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	741;"	d
SCB_DFSR_HALTED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	625;"	d
SCB_DFSR_VCATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	620;"	d
SCB_DFSR_VCATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	680;"	d
SCB_DFSR_VCATCH_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	733;"	d
SCB_DFSR_VCATCH_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	617;"	d
SCB_DFSR_VCATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	619;"	d
SCB_DFSR_VCATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	679;"	d
SCB_DFSR_VCATCH_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	732;"	d
SCB_DFSR_VCATCH_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	616;"	d
SCB_DTCMCR_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	845;"	d
SCB_DTCMCR_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	844;"	d
SCB_DTCMCR_RETEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	839;"	d
SCB_DTCMCR_RETEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	838;"	d
SCB_DTCMCR_RMW_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	842;"	d
SCB_DTCMCR_RMW_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	841;"	d
SCB_DTCMCR_SZ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	836;"	d
SCB_DTCMCR_SZ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	835;"	d
SCB_DisableDCache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_DisableDCache (void)$/;"	f
SCB_DisableICache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_DisableICache (void)$/;"	f
SCB_EnableDCache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_EnableDCache (void)$/;"	f
SCB_EnableICache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_EnableICache (void)$/;"	f
SCB_GetFPUType	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t SCB_GetFPUType(void)$/;"	f
SCB_HFSR_DEBUGEVT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	607;"	d
SCB_HFSR_DEBUGEVT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	667;"	d
SCB_HFSR_DEBUGEVT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	720;"	d
SCB_HFSR_DEBUGEVT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	604;"	d
SCB_HFSR_DEBUGEVT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	606;"	d
SCB_HFSR_DEBUGEVT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	666;"	d
SCB_HFSR_DEBUGEVT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	719;"	d
SCB_HFSR_DEBUGEVT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	603;"	d
SCB_HFSR_FORCED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	610;"	d
SCB_HFSR_FORCED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	670;"	d
SCB_HFSR_FORCED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	723;"	d
SCB_HFSR_FORCED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	607;"	d
SCB_HFSR_FORCED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	609;"	d
SCB_HFSR_FORCED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	669;"	d
SCB_HFSR_FORCED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	722;"	d
SCB_HFSR_FORCED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	606;"	d
SCB_HFSR_VECTTBL_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	613;"	d
SCB_HFSR_VECTTBL_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	673;"	d
SCB_HFSR_VECTTBL_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	726;"	d
SCB_HFSR_VECTTBL_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	610;"	d
SCB_HFSR_VECTTBL_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	612;"	d
SCB_HFSR_VECTTBL_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	672;"	d
SCB_HFSR_VECTTBL_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	725;"	d
SCB_HFSR_VECTTBL_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	609;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	438;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	456;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	478;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	546;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	590;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	446;"	d
SCB_ICSR_ISRPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	480;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	437;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	455;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	477;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	545;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	589;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	445;"	d
SCB_ICSR_ISRPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	479;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	435;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	453;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	475;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	543;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	587;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	443;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	477;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	434;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	452;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	474;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	542;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	586;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	442;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	476;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	420;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	438;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	460;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	528;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	572;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	428;"	d
SCB_ICSR_NMIPENDSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	462;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	419;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	437;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	459;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	527;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	571;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	427;"	d
SCB_ICSR_NMIPENDSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	461;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	432;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	450;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	472;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	540;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	584;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	440;"	d
SCB_ICSR_PENDSTCLR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	474;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	431;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	449;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	471;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	539;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	583;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	439;"	d
SCB_ICSR_PENDSTCLR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	473;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	429;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	447;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	469;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	537;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	581;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	437;"	d
SCB_ICSR_PENDSTSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	471;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	428;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	446;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	468;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	536;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	580;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	436;"	d
SCB_ICSR_PENDSTSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	470;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	426;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	444;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	466;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	534;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	578;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	434;"	d
SCB_ICSR_PENDSVCLR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	468;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	425;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	443;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	465;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	533;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	577;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	433;"	d
SCB_ICSR_PENDSVCLR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	467;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	423;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	441;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	463;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	531;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	575;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	431;"	d
SCB_ICSR_PENDSVSET_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	465;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	422;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	440;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	462;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	530;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	574;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	430;"	d
SCB_ICSR_PENDSVSET_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	464;"	d
SCB_ICSR_RETTOBASE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	484;"	d
SCB_ICSR_RETTOBASE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	552;"	d
SCB_ICSR_RETTOBASE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	596;"	d
SCB_ICSR_RETTOBASE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	486;"	d
SCB_ICSR_RETTOBASE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	483;"	d
SCB_ICSR_RETTOBASE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	551;"	d
SCB_ICSR_RETTOBASE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	595;"	d
SCB_ICSR_RETTOBASE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	485;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	444;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	462;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	487;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	555;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	599;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	452;"	d
SCB_ICSR_VECTACTIVE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	489;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	443;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	461;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	486;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	554;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	598;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	451;"	d
SCB_ICSR_VECTACTIVE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	488;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	441;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	459;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	481;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	549;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	593;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	449;"	d
SCB_ICSR_VECTPENDING_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	483;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	440;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	458;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	480;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	548;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	592;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	448;"	d
SCB_ICSR_VECTPENDING_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	482;"	d
SCB_ITCMCR_EN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	832;"	d
SCB_ITCMCR_EN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	831;"	d
SCB_ITCMCR_RETEN_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	826;"	d
SCB_ITCMCR_RETEN_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	825;"	d
SCB_ITCMCR_RMW_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	829;"	d
SCB_ITCMCR_RMW_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	828;"	d
SCB_ITCMCR_SZ_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	823;"	d
SCB_ITCMCR_SZ_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	822;"	d
SCB_InvalidateDCache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateDCache (void)$/;"	f
SCB_InvalidateDCache_by_Addr	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)$/;"	f
SCB_InvalidateICache	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE void SCB_InvalidateICache (void)$/;"	f
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	464;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	488;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	525;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	585;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	629;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	476;"	d
SCB_SCR_SEVONPEND_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	522;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	463;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	487;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	524;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	584;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	628;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	475;"	d
SCB_SCR_SEVONPEND_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	521;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	467;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	491;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	528;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	588;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	632;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	479;"	d
SCB_SCR_SLEEPDEEP_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	525;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	466;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	490;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	527;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	587;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	631;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	478;"	d
SCB_SCR_SLEEPDEEP_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	524;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	470;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	494;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	531;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	591;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	635;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	482;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	528;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	469;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	493;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	530;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	590;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	634;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	481;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	527;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	590;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	650;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	703;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	587;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	589;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	649;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	702;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	586;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	557;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	617;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	670;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	554;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	556;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	616;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	669;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	553;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	566;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	626;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	679;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	563;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	565;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	625;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	678;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	562;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	593;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	653;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	706;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	590;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	592;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	652;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	705;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	589;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	560;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	620;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	673;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	557;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	559;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	619;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	672;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	556;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	569;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	629;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	682;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	566;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	568;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	628;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	681;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	565;"	d
SCB_SHCSR_MONITORACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	581;"	d
SCB_SHCSR_MONITORACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	641;"	d
SCB_SHCSR_MONITORACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	694;"	d
SCB_SHCSR_MONITORACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	578;"	d
SCB_SHCSR_MONITORACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	580;"	d
SCB_SHCSR_MONITORACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	640;"	d
SCB_SHCSR_MONITORACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	693;"	d
SCB_SHCSR_MONITORACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	577;"	d
SCB_SHCSR_PENDSVACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	578;"	d
SCB_SHCSR_PENDSVACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	638;"	d
SCB_SHCSR_PENDSVACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	691;"	d
SCB_SHCSR_PENDSVACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	575;"	d
SCB_SHCSR_PENDSVACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	577;"	d
SCB_SHCSR_PENDSVACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	637;"	d
SCB_SHCSR_PENDSVACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	690;"	d
SCB_SHCSR_PENDSVACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	574;"	d
SCB_SHCSR_SVCALLACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	584;"	d
SCB_SHCSR_SVCALLACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	644;"	d
SCB_SHCSR_SVCALLACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	697;"	d
SCB_SHCSR_SVCALLACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	581;"	d
SCB_SHCSR_SVCALLACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	583;"	d
SCB_SHCSR_SVCALLACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	643;"	d
SCB_SHCSR_SVCALLACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	696;"	d
SCB_SHCSR_SVCALLACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	580;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	481;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	505;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	563;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	623;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	676;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	493;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	560;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	480;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	504;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	562;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	622;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	675;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	492;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	559;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	575;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	635;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	688;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	572;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	574;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	634;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	687;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	571;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	587;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	647;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	700;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	584;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	586;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	646;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	699;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	583;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	554;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	614;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	667;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	551;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	553;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	613;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	666;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	550;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	572;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	632;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	685;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	569;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	571;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	631;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	684;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	568;"	d
SCB_STIR_INTID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	798;"	d
SCB_STIR_INTID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	797;"	d
SCB_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon90
SCB_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon101
SCB_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon113
SCB_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon131
SCB_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon150
SCB_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon169
SCB_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon182
SCB_VTOR_TBLBASE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	492;"	d
SCB_VTOR_TBLBASE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	493;"	d
SCB_VTOR_TBLBASE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	491;"	d
SCB_VTOR_TBLBASE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	492;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	467;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	495;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	498;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	559;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	603;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	456;"	d
SCB_VTOR_TBLOFF_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	496;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	466;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	494;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	497;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	558;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	602;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	455;"	d
SCB_VTOR_TBLOFF_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	495;"	d
SCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon231
SCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon234
SCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon243
SCK	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK signal.                                            *\/$/;"	m	struct:__anon267
SCK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon320
SCK	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon323
SCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon377
SCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon381
SCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK                                                    *\/$/;"	m	struct:__anon390
SCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for SCK signal.                                            *\/$/;"	m	struct:__anon416
SCK	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCK;                               \/*!< Pin select for serial clock SCK                                       *\/$/;"	m	struct:__anon426
SCL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon237
SCL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon240
SCL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon314
SCL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon317
SCL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL                                                    *\/$/;"	m	struct:__anon391
SCL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon384
SCL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCL;                               \/*!< Pin select for SCL signal                                             *\/$/;"	m	struct:__anon387
SCR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon90
SCR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon101
SCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon113
SCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon131
SCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon150
SCR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon169
SCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon182
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to a scratch data area used for temporary storage during$/;"	m	struct:__anon209
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to a scratch data area used for temporary storage during$/;"	m	struct:__anon210
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon290
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon291
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon355
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon356
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon448
SCRATCHPTR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SCRATCHPTR;                        \/*!< Pointer to data area used for temporary storage                       *\/$/;"	m	struct:__anon449
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_cm0.h	582;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	694;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1364;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1533;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1741;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_sc000.h	705;"	d
SCS_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1346;"	d
SCnSCB	.\CMSIS_4\CMSIS\Include\core_cm3.h	1373;"	d
SCnSCB	.\CMSIS_4\CMSIS\Include\core_cm4.h	1542;"	d
SCnSCB	.\CMSIS_4\CMSIS\Include\core_cm7.h	1750;"	d
SCnSCB	.\CMSIS_4\CMSIS\Include\core_sc000.h	710;"	d
SCnSCB	.\CMSIS_4\CMSIS\Include\core_sc300.h	1355;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	665;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	726;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	664;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	725;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	662;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	723;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	928;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	661;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	722;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	927;"	d
SCnSCB_ACTLR_DISFPCA_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	720;"	d
SCnSCB_ACTLR_DISFPCA_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	719;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	919;"	d
SCnSCB_ACTLR_DISITMATBFLUSH_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	918;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	668;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	729;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	931;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	516;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	667;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	728;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	930;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	515;"	d
SCnSCB_ACTLR_DISOOFP_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	717;"	d
SCnSCB_ACTLR_DISOOFP_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	716;"	d
SCnSCB_ACTLR_DISRAMODE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	922;"	d
SCnSCB_ACTLR_DISRAMODE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	921;"	d
SCnSCB_ACTLR_FPEXCODIS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	925;"	d
SCnSCB_ACTLR_FPEXCODIS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	924;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	657;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	713;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	915;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	650;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	656;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	712;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	914;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	649;"	d
SCnSCB_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon114
SCnSCB_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon132
SCnSCB_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon151
SCnSCB_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon170
SCnSCB_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon183
SDA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon237
SDA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon240
SDA	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon314
SDA	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon317
SDA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA                                                    *\/$/;"	m	struct:__anon391
SDA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon384
SDA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SDA;                               \/*!< Pin select for SDA signal                                             *\/$/;"	m	struct:__anon387
SDIN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SDIN;                              \/*!< Pin select for SDIN signal.                                           *\/$/;"	m	struct:__anon267
SDIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SDIN;                              \/*!< Pin select for SDIN signal.                                           *\/$/;"	m	struct:__anon416
SDK_CONFIG_H	.\RTE\_nrf51822_xxac_s130\sdk_config.h	4;"	d
SDK_CONFIG_H	.\app\inc\sdk_config.h	4;"	d
SDK_CONFIG_H	.\sdk_config.h	4;"	d
SDOUT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SDOUT;                             \/*!< Pin select for SDOUT signal.                                          *\/$/;"	m	struct:__anon267
SDOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SDOUT;                             \/*!< Pin select for SDOUT signal.                                          *\/$/;"	m	struct:__anon416
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	30;"	d	file:
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	32;"	d	file:
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	30;"	d	file:
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	32;"	d	file:
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	30;"	d	file:
SD_CMD_MAX_TRIES	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	32;"	d	file:
SD_CMD_MAX_TRIES	.\app\nRF51822_xxAC\pstorage.c	30;"	d	file:
SD_CMD_MAX_TRIES	.\app\nRF51822_xxAC\pstorage.c	32;"	d	file:
SD_HANDLER_LOG	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	40;"	d	file:
SD_HANDLER_LOG	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	42;"	d	file:
SD_HANDLER_LOG_INIT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	46;"	d	file:
SD_HANDLER_LOG_INIT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	48;"	d	file:
SEGGER_RTT_ALIGN	.\SEGGER_RTT.c	165;"	d	file:
SEGGER_RTT_ALIGN	.\SEGGER_RTT.c	168;"	d	file:
SEGGER_RTT_ALIGN	.\SEGGER_RTT.c	171;"	d	file:
SEGGER_RTT_ALIGN	.\SEGGER_RTT.c	176;"	d	file:
SEGGER_RTT_ALIGNMENT	.\SEGGER_RTT.c	104;"	d	file:
SEGGER_RTT_AllocDownBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_AllocDownBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_AllocUpBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_BUFFER_ALIGN	.\SEGGER_RTT.c	202;"	d	file:
SEGGER_RTT_BUFFER_ALIGN	.\SEGGER_RTT.c	204;"	d	file:
SEGGER_RTT_BUFFER_ALIGNMENT	.\SEGGER_RTT.c	108;"	d	file:
SEGGER_RTT_BUFFER_DOWN	.\SEGGER_RTT.h	/^} SEGGER_RTT_BUFFER_DOWN;$/;"	t	typeref:struct:__anon596
SEGGER_RTT_BUFFER_SECTION	.\SEGGER_RTT.c	99;"	d	file:
SEGGER_RTT_BUFFER_UP	.\SEGGER_RTT.h	/^} SEGGER_RTT_BUFFER_UP;$/;"	t	typeref:struct:__anon595
SEGGER_RTT_CB	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^} SEGGER_RTT_CB;$/;"	t	typeref:struct:__anon593
SEGGER_RTT_CB	.\SEGGER_RTT.h	/^} SEGGER_RTT_CB;$/;"	t	typeref:struct:__anon597
SEGGER_RTT_CB_ALIGN	.\SEGGER_RTT.c	196;"	d	file:
SEGGER_RTT_CB_ALIGN	.\SEGGER_RTT.c	198;"	d	file:
SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3729;"	d
SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN	.\app\inc\sdk_config.h	3729;"	d
SEGGER_RTT_CONFIG_BUFFER_SIZE_DOWN	.\sdk_config.h	3729;"	d
SEGGER_RTT_CONFIG_BUFFER_SIZE_UP	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3719;"	d
SEGGER_RTT_CONFIG_BUFFER_SIZE_UP	.\app\inc\sdk_config.h	3719;"	d
SEGGER_RTT_CONFIG_BUFFER_SIZE_UP	.\sdk_config.h	3719;"	d
SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3734;"	d
SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS	.\app\inc\sdk_config.h	3734;"	d
SEGGER_RTT_CONFIG_MAX_NUM_DOWN_BUFFERS	.\sdk_config.h	3734;"	d
SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3724;"	d
SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS	.\app\inc\sdk_config.h	3724;"	d
SEGGER_RTT_CONFIG_MAX_NUM_UP_BUFFERS	.\sdk_config.h	3724;"	d
SEGGER_RTT_CONF_H	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	20;"	d
SEGGER_RTT_CONF_H	.\SEGGER_RTT_Conf.h	52;"	d
SEGGER_RTT_ConfigDownBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_ConfigDownBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_ConfigUpBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_ConfigUpBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {$/;"	f
SEGGER_RTT_GetKey	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_GetKey(void) {$/;"	f
SEGGER_RTT_GetKey	.\SEGGER_RTT.c	/^int SEGGER_RTT_GetKey(void) {$/;"	f
SEGGER_RTT_H	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	48;"	d
SEGGER_RTT_H	.\SEGGER_RTT.h	52;"	d
SEGGER_RTT_HASDATA	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	124;"	d
SEGGER_RTT_HASDATA	.\SEGGER_RTT.h	155;"	d
SEGGER_RTT_HasData	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_HasData(unsigned BufferIndex) {$/;"	f
SEGGER_RTT_HasData	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_HasData(unsigned BufferIndex) {$/;"	f
SEGGER_RTT_HasDataUp	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {$/;"	f
SEGGER_RTT_HasKey	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_HasKey(void) {$/;"	f
SEGGER_RTT_HasKey	.\SEGGER_RTT.c	/^int SEGGER_RTT_HasKey(void) {$/;"	f
SEGGER_RTT_Init	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^void SEGGER_RTT_Init (void) {$/;"	f
SEGGER_RTT_Init	.\SEGGER_RTT.c	/^void SEGGER_RTT_Init (void) {$/;"	f
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	88;"	d	file:
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	102;"	d
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	111;"	d
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	127;"	d
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	55;"	d
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	74;"	d
SEGGER_RTT_LOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	91;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT.c	116;"	d	file:
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	119;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	139;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	157;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	180;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	191;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	202;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	217;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	231;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	246;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	260;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	279;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	290;"	d
SEGGER_RTT_LOCK	.\SEGGER_RTT_Conf.h	304;"	d
SEGGER_RTT_MAX_INTERRUPT_PRIORITY	.\SEGGER_RTT_Conf.h	110;"	d
SEGGER_RTT_MAX_INTERRUPT_PRIORITY	.\SEGGER_RTT_Conf.h	137;"	d
SEGGER_RTT_MAX_INTERRUPT_PRIORITY	.\SEGGER_RTT_Conf.h	200;"	d
SEGGER_RTT_MAX_INTERRUPT_PRIORITY	.\SEGGER_RTT_Conf.h	258;"	d
SEGGER_RTT_MAX_INTERRUPT_PRIORITY	.\SEGGER_RTT_Conf.h	288;"	d
SEGGER_RTT_MAX_NUM_DOWN_BUFFERS	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	80;"	d	file:
SEGGER_RTT_MAX_NUM_DOWN_BUFFERS	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	34;"	d
SEGGER_RTT_MAX_NUM_DOWN_BUFFERS	.\SEGGER_RTT.c	94;"	d	file:
SEGGER_RTT_MAX_NUM_DOWN_BUFFERS	.\SEGGER_RTT_Conf.h	66;"	d
SEGGER_RTT_MAX_NUM_UP_BUFFERS	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	76;"	d	file:
SEGGER_RTT_MAX_NUM_UP_BUFFERS	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	33;"	d
SEGGER_RTT_MAX_NUM_UP_BUFFERS	.\SEGGER_RTT.c	90;"	d	file:
SEGGER_RTT_MAX_NUM_UP_BUFFERS	.\SEGGER_RTT_Conf.h	65;"	d
SEGGER_RTT_MEMCPY	.\SEGGER_RTT.c	133;"	d	file:
SEGGER_RTT_MEMCPY	.\SEGGER_RTT.c	135;"	d	file:
SEGGER_RTT_MEMCPY_USE_BYTELOOP	.\SEGGER_RTT.c	128;"	d	file:
SEGGER_RTT_MEMCPY_USE_BYTELOOP	.\SEGGER_RTT_Conf.h	87;"	d
SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	155;"	d
SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL	.\SEGGER_RTT.h	191;"	d
SEGGER_RTT_MODE_DEFAULT	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	84;"	d	file:
SEGGER_RTT_MODE_DEFAULT	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	41;"	d
SEGGER_RTT_MODE_DEFAULT	.\SEGGER_RTT.c	112;"	d	file:
SEGGER_RTT_MODE_DEFAULT	.\SEGGER_RTT_Conf.h	73;"	d
SEGGER_RTT_MODE_MASK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	156;"	d
SEGGER_RTT_MODE_MASK	.\SEGGER_RTT.h	192;"	d
SEGGER_RTT_MODE_NO_BLOCK_SKIP	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	153;"	d
SEGGER_RTT_MODE_NO_BLOCK_SKIP	.\SEGGER_RTT.h	189;"	d
SEGGER_RTT_MODE_NO_BLOCK_TRIM	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	154;"	d
SEGGER_RTT_MODE_NO_BLOCK_TRIM	.\SEGGER_RTT.h	190;"	d
SEGGER_RTT_PRINTF_BUFFER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	39;"	d
SEGGER_RTT_PRINTF_BUFFER_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	58;"	d	file:
SEGGER_RTT_PRINTF_BUFFER_SIZE	.\SEGGER_RTT_Conf.h	71;"	d
SEGGER_RTT_PRINTF_DESC	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^} SEGGER_RTT_PRINTF_DESC;$/;"	t	typeref:struct:__anon594	file:
SEGGER_RTT_PUT_BUFFER_SECTION	.\SEGGER_RTT.c	215;"	d	file:
SEGGER_RTT_PUT_BUFFER_SECTION	.\SEGGER_RTT.c	217;"	d	file:
SEGGER_RTT_PUT_CB_SECTION	.\SEGGER_RTT.c	209;"	d	file:
SEGGER_RTT_PUT_CB_SECTION	.\SEGGER_RTT.c	211;"	d	file:
SEGGER_RTT_PUT_SECTION	.\SEGGER_RTT.c	181;"	d	file:
SEGGER_RTT_PUT_SECTION	.\SEGGER_RTT.c	183;"	d	file:
SEGGER_RTT_PUT_SECTION	.\SEGGER_RTT.c	186;"	d	file:
SEGGER_RTT_PUT_SECTION	.\SEGGER_RTT.c	191;"	d	file:
SEGGER_RTT_PutChar	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_PutChar(unsigned BufferIndex, char c) {$/;"	f
SEGGER_RTT_PutCharSkip	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_PutCharSkip(unsigned BufferIndex, char c) {$/;"	f
SEGGER_RTT_PutCharSkipNoLock	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_PutCharSkipNoLock(unsigned BufferIndex, char c) {$/;"	f
SEGGER_RTT_RING_BUFFER	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^} SEGGER_RTT_RING_BUFFER;$/;"	t	typeref:struct:__anon592
SEGGER_RTT_Read	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_Read(unsigned BufferIndex, void* pBuffer, unsigned BufferSize) {$/;"	f
SEGGER_RTT_Read	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_Read(unsigned BufferIndex, void* pBuffer, unsigned BufferSize) {$/;"	f
SEGGER_RTT_ReadNoLock	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {$/;"	f
SEGGER_RTT_ReadNoLock	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {$/;"	f
SEGGER_RTT_SetFlagsDownBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_SetFlagsDownBuffer(unsigned BufferIndex, unsigned Flags) {$/;"	f
SEGGER_RTT_SetFlagsUpBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_SetFlagsUpBuffer(unsigned BufferIndex, unsigned Flags) {$/;"	f
SEGGER_RTT_SetNameDownBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_SetNameDownBuffer(unsigned BufferIndex, const char* sName) {$/;"	f
SEGGER_RTT_SetNameDownBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_SetNameDownBuffer(unsigned BufferIndex, const char* sName) {$/;"	f
SEGGER_RTT_SetNameUpBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_SetNameUpBuffer(unsigned BufferIndex, const char* sName) {$/;"	f
SEGGER_RTT_SetNameUpBuffer	.\SEGGER_RTT.c	/^int SEGGER_RTT_SetNameUpBuffer(unsigned BufferIndex, const char* sName) {$/;"	f
SEGGER_RTT_SetTerminal	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_SetTerminal (char TerminalId) {$/;"	f
SEGGER_RTT_SetTerminal	.\SEGGER_RTT.c	/^int SEGGER_RTT_SetTerminal (char TerminalId) {$/;"	f
SEGGER_RTT_TerminalOut	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_TerminalOut (char TerminalId, const char* s) {$/;"	f
SEGGER_RTT_TerminalOut	.\SEGGER_RTT.c	/^int SEGGER_RTT_TerminalOut (char TerminalId, const char* s) {$/;"	f
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	92;"	d	file:
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	107;"	d
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	116;"	d
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	131;"	d
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	65;"	d
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	83;"	d
SEGGER_RTT_UNLOCK	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_Conf.h	92;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT.c	120;"	d	file:
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	129;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	149;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	168;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	181;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	196;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	207;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	222;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	236;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	253;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	267;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	284;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	294;"	d
SEGGER_RTT_UNLOCK	.\SEGGER_RTT_Conf.h	308;"	d
SEGGER_RTT_WaitKey	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^int SEGGER_RTT_WaitKey(void) {$/;"	f
SEGGER_RTT_WaitKey	.\SEGGER_RTT.c	/^int SEGGER_RTT_WaitKey(void) {$/;"	f
SEGGER_RTT_Write	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_Write	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_WriteNoLock	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_WriteNoLock	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_WriteSkipNoLock	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_WriteSkipNoLock	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_WriteString	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {$/;"	f
SEGGER_RTT_WriteString	.\SEGGER_RTT.c	/^unsigned SEGGER_RTT_WriteString(unsigned BufferIndex, const char* s) {$/;"	f
SEGGER_RTT_WriteWithOverwriteNoLock	.\SEGGER_RTT.c	/^void SEGGER_RTT_WriteWithOverwriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {$/;"	f
SEGGER_RTT_printf	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {$/;"	f
SEGGER_RTT_vprintf	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {$/;"	f
SELRES	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SELRES;                            \/*!< NFC-A SEL_RES auto-response settings                                  *\/$/;"	m	struct:__anon282
SELRES	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SELRES;                            \/*!< NFC-A SEL_RES auto-response settings                                  *\/$/;"	m	struct:__anon440
SEMSTAT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  SEMSTAT;                           \/*!< Semaphore status.                                                     *\/$/;"	m	struct:__anon201
SEMSTAT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  SEMSTAT;                           \/*!< Semaphore status register                                             *\/$/;"	m	struct:__anon277
SEMSTAT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  SEMSTAT;                           \/*!< Semaphore status register                                             *\/$/;"	m	struct:__anon347
SEMSTAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  SEMSTAT;                           \/*!< Semaphore status register                                             *\/$/;"	m	struct:__anon435
SEND_ERROR_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	41;"	d	file:
SEND_ERROR_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	41;"	d	file:
SEND_ERROR_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	45;"	d	file:
SENSRES	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SENSRES;                           \/*!< NFC-A SENS_RES auto-response settings                                 *\/$/;"	m	struct:__anon282
SENSRES	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SENSRES;                           \/*!< NFC-A SENS_RES auto-response settings                                 *\/$/;"	m	struct:__anon440
SENT_OK_INTERVAL	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	40;"	d	file:
SENT_OK_INTERVAL	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	40;"	d	file:
SENT_OK_INTERVAL	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	44;"	d	file:
SEQ	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PWM_SEQ_Type SEQ[2];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon298
SEQ	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PWM_SEQ_Type SEQ[2];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon362
SEQ	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PWM_SEQ_Type SEQ[2];                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon456
SFCR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t SFCR;                   \/*!< Offset: 0x290 (R\/W)  Security Features Control Register *\/$/;"	m	struct:__anon169
SFCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SFCR;                   \/*!< Offset: 0x290 (R\/W)  Security Features Control Register *\/$/;"	m	struct:__anon182
SFD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SFD;                               \/*!< IEEE 802.15.4 Start of Frame Delimiter                                *\/$/;"	m	struct:__anon431
SHCSR	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon90
SHCSR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon101
SHCSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon113
SHCSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon131
SHCSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon150
SHCSR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon169
SHCSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon182
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for SPIS.                                                   *\/$/;"	m	struct:__anon201
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for TWI.                                                    *\/$/;"	m	struct:__anon200
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for Timer.                                                  *\/$/;"	m	struct:__anon204
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for UART.                                                   *\/$/;"	m	struct:__anon198
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for the CCM.                                                *\/$/;"	m	struct:__anon210
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for the LPCOMP.                                             *\/$/;"	m	struct:__anon213
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for the QDEC.                                               *\/$/;"	m	struct:__anon212
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for the RNG.                                                *\/$/;"	m	struct:__anon207
SHORTS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcuts for the radio.                                              *\/$/;"	m	struct:__anon197
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon273
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon274
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon275
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon276
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon277
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon278
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon279
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon281
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon282
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon285
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon288
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon290
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon293
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon294
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon295
SHORTS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon298
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon342
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon343
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon344
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon345
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon346
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon347
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon350
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon353
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon355
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon358
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon359
SHORTS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon362
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon431
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon432
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon433
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon434
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon435
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon436
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon437
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon439
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon440
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon443
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon446
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon448
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon451
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon452
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon453
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon456
SHORTS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SHORTS;                            \/*!< Shortcut register                                                     *\/$/;"	m	struct:__anon465
SHP	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED *\/$/;"	m	struct:__anon90
SHP	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED *\/$/;"	m	struct:__anon101
SHP	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon113
SHP	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon131
SHP	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED *\/$/;"	m	struct:__anon169
SHP	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint8_t  SHP[12U];               \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon182
SHPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint8_t  SHPR[12U];              \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon150
SIZE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_SIZE_Type SIZE;                              \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon465
SIZE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SIZE;                              \/*!< Description cluster[0]: Size of region to protect counting from$/;"	m	struct:__anon403
SIZERAMBLOCK	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __I  uint32_t  SIZERAMBLOCK[4];                 \/*!< Deprecated array of size of RAM block in bytes. This name is$/;"	m	union:__anon218::__anon219
SIZERAMBLOCK0	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	109;"	d
SIZERAMBLOCK1	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	110;"	d
SIZERAMBLOCK2	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	111;"	d
SIZERAMBLOCK3	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	112;"	d
SIZERAMBLOCKS	.\nRF\CMSIS\Device\Include\nrf51.h	/^    __I  uint32_t  SIZERAMBLOCKS;                   \/*!< Size of RAM blocks in bytes.                                          *\/$/;"	m	union:__anon218::__anon219
SIZE_CHECK	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	96;"	d	file:
SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	96;"	d	file:
SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	96;"	d	file:
SIZE_CHECK	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	89;"	d	file:
SIZE_CHECK	.\app\nRF51822_xxAC\pstorage.c	96;"	d	file:
SIZE_CHECK	.\app\nRF51822_xxAC\pstorage_nosd.c	89;"	d	file:
SLEEPCNT	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon118
SLEEPCNT	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon136
SLEEPCNT	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon155
SLEEPCNT	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SLEEPCNT;               \/*!< Offset: 0x010 (R\/W)  Sleep Count Register *\/$/;"	m	struct:__anon187
SLIP_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3447;"	d
SLIP_ENABLED	.\app\inc\sdk_config.h	3447;"	d
SLIP_ENABLED	.\sdk_config.h	3447;"	d
SOC_MAX_WRITE_SIZE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	26;"	d	file:
SOC_MAX_WRITE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	26;"	d	file:
SOC_MAX_WRITE_SIZE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	26;"	d	file:
SOC_MAX_WRITE_SIZE	.\app\nRF51822_xxAC\pstorage.c	26;"	d	file:
SOFTDEVICE_CENTRAL_CONN_COUNT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	69;"	d	file:
SOFTDEVICE_CENTRAL_SEC_COUNT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	70;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	31;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	34;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	31;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	34;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	55;"	d	file:
SOFTDEVICE_EVT_IRQ	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	58;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^void SOFTDEVICE_EVT_IRQHandler(void)$/;"	f
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	32;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	35;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^void SOFTDEVICE_EVT_IRQHandler(void)$/;"	f
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	32;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	35;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^void SOFTDEVICE_EVT_IRQHandler(void)$/;"	f
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	56;"	d	file:
SOFTDEVICE_EVT_IRQHandler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	59;"	d	file:
SOFTDEVICE_GATTS_ATTR_TAB_SIZE	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	66;"	d	file:
SOFTDEVICE_GATTS_SRV_CHANGED	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	67;"	d	file:
SOFTDEVICE_PERIPH_CONN_COUNT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	68;"	d	file:
SOFTDEVICE_PRESENT	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	24;"	d
SOFTDEVICE_PRESENT	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	23;"	d
SOFTDEVICE_PRESENT	.\RTE\_nrf51822_xxab\RTE_Components.h	23;"	d
SOFTDEVICE_PRESENT	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	24;"	d
SOFTDEVICE_PRESENT	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	24;"	d
SOFTDEVICE_PRESENT	.\RTE\_s312_hex\RTE_Components.h	24;"	d
SOFTDEVICE_VS_UUID_COUNT	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	65;"	d	file:
SPI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	133;"	d
SPI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	133;"	d
SPI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	204;"	d
SPI0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	204;"	d
SPI0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	132;"	d
SPI0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	132;"	d
SPI0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	203;"	d
SPI0_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	203;"	d
SPI0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	131;"	d
SPI0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	131;"	d
SPI0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	202;"	d
SPI0_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	202;"	d
SPI0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	130;"	d
SPI0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	130;"	d
SPI0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	201;"	d
SPI0_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	201;"	d
SPI0_DEFAULT_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2135;"	d
SPI0_DEFAULT_FREQUENCY	.\app\inc\sdk_config.h	2135;"	d
SPI0_DEFAULT_FREQUENCY	.\sdk_config.h	2135;"	d
SPI0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2114;"	d
SPI0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	125;"	d
SPI0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	125;"	d
SPI0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	196;"	d
SPI0_ENABLED	.\app\inc\sdk_config.h	2114;"	d
SPI0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	196;"	d
SPI0_ENABLED	.\sdk_config.h	2114;"	d
SPI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	135;"	d
SPI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	135;"	d
SPI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	206;"	d
SPI0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	206;"	d
SPI0_TWI0_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SPI0_TWI0_IRQHandler$/;"	l
SPI0_TWI0_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SPI0_TWI0_IRQHandler$/;"	l
SPI0_TWI0_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SPI0_TWI0_IRQHandler$/;"	l
SPI0_TWI0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	47;"	d
SPI0_TWI0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	47;"	d
SPI0_TWI0_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SPI0_TWI0_IRQHandler:$/;"	l
SPI0_TWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SPI0_TWI0_IRQn                =   3,              \/*!<   3  SPI0_TWI0                                                        *\/$/;"	e	enum:__anon191
SPI0_TWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	59;"	d
SPI0_TWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	59;"	d
SPI0_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2121;"	d
SPI0_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	128;"	d
SPI0_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	128;"	d
SPI0_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	199;"	d
SPI0_USE_EASY_DMA	.\app\inc\sdk_config.h	2121;"	d
SPI0_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	199;"	d
SPI0_USE_EASY_DMA	.\sdk_config.h	2121;"	d
SPI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	146;"	d
SPI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	146;"	d
SPI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	217;"	d
SPI1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	217;"	d
SPI1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	145;"	d
SPI1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	145;"	d
SPI1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	216;"	d
SPI1_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	216;"	d
SPI1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	144;"	d
SPI1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	144;"	d
SPI1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	215;"	d
SPI1_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	215;"	d
SPI1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	143;"	d
SPI1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	143;"	d
SPI1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	214;"	d
SPI1_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	214;"	d
SPI1_DEFAULT_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2165;"	d
SPI1_DEFAULT_FREQUENCY	.\app\inc\sdk_config.h	2165;"	d
SPI1_DEFAULT_FREQUENCY	.\sdk_config.h	2165;"	d
SPI1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2144;"	d
SPI1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	138;"	d
SPI1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	138;"	d
SPI1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	209;"	d
SPI1_ENABLED	.\app\inc\sdk_config.h	2144;"	d
SPI1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	209;"	d
SPI1_ENABLED	.\sdk_config.h	2144;"	d
SPI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	148;"	d
SPI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	148;"	d
SPI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	219;"	d
SPI1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	219;"	d
SPI1_TWI1_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SPI1_TWI1_IRQHandler$/;"	l
SPI1_TWI1_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SPI1_TWI1_IRQHandler$/;"	l
SPI1_TWI1_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SPI1_TWI1_IRQHandler$/;"	l
SPI1_TWI1_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	48;"	d
SPI1_TWI1_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	48;"	d
SPI1_TWI1_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SPI1_TWI1_IRQHandler:$/;"	l
SPI1_TWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SPI1_TWI1_IRQn                =   4,              \/*!<   4  SPI1_TWI1                                                        *\/$/;"	e	enum:__anon191
SPI1_TWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	60;"	d
SPI1_TWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	60;"	d
SPI1_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2151;"	d
SPI1_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	141;"	d
SPI1_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	141;"	d
SPI1_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	212;"	d
SPI1_USE_EASY_DMA	.\app\inc\sdk_config.h	2151;"	d
SPI1_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	212;"	d
SPI1_USE_EASY_DMA	.\sdk_config.h	2151;"	d
SPI2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	159;"	d
SPI2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	159;"	d
SPI2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	230;"	d
SPI2_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	230;"	d
SPI2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	158;"	d
SPI2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	158;"	d
SPI2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	229;"	d
SPI2_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	229;"	d
SPI2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	157;"	d
SPI2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	157;"	d
SPI2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	228;"	d
SPI2_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	228;"	d
SPI2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	156;"	d
SPI2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	156;"	d
SPI2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	227;"	d
SPI2_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	227;"	d
SPI2_DEFAULT_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2188;"	d
SPI2_DEFAULT_FREQUENCY	.\app\inc\sdk_config.h	2188;"	d
SPI2_DEFAULT_FREQUENCY	.\sdk_config.h	2188;"	d
SPI2_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2174;"	d
SPI2_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	151;"	d
SPI2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	151;"	d
SPI2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	222;"	d
SPI2_ENABLED	.\app\inc\sdk_config.h	2174;"	d
SPI2_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	222;"	d
SPI2_ENABLED	.\sdk_config.h	2174;"	d
SPI2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	161;"	d
SPI2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	161;"	d
SPI2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	232;"	d
SPI2_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	232;"	d
SPI2_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2181;"	d
SPI2_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	154;"	d
SPI2_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	154;"	d
SPI2_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	225;"	d
SPI2_USE_EASY_DMA	.\app\inc\sdk_config.h	2181;"	d
SPI2_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	225;"	d
SPI2_USE_EASY_DMA	.\sdk_config.h	2181;"	d
SPIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	139;"	d
SPIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	170;"	d
SPIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	174;"	d
SPIM0_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	137;"	d
SPIM0_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	166;"	d
SPIM0_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	169;"	d
SPIM0_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	135;"	d
SPIM0_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	162;"	d
SPIM0_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	164;"	d
SPIM0_SPIS0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIM0_SPIS0_IRQn              =   4,              \/*!<   4  SPIM0_SPIS0                                                      *\/$/;"	e	enum:__anon307
SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn=   3,      \/*!<   3  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0                                *\/$/;"	e	enum:__anon223
SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn=   3,      \/*!<   3  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0                                *\/$/;"	e	enum:__anon368
SPIM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	171;"	d
SPIM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	175;"	d
SPIM1_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	167;"	d
SPIM1_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	170;"	d
SPIM1_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	163;"	d
SPIM1_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	165;"	d
SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn=   4,      \/*!<   4  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1                                *\/$/;"	e	enum:__anon223
SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn=   4,      \/*!<   4  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1                                *\/$/;"	e	enum:__anon368
SPIM2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	172;"	d
SPIM2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	176;"	d
SPIM2_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	168;"	d
SPIM2_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	171;"	d
SPIM2_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	164;"	d
SPIM2_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	166;"	d
SPIM2_SPIS2_SPI2_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM2_SPIS2_SPI2_IRQn         =  35,              \/*!<  35  SPIM2_SPIS2_SPI2                                                 *\/$/;"	e	enum:__anon223
SPIM2_SPIS2_SPI2_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM2_SPIS2_SPI2_IRQn         =  35,              \/*!<  35  SPIM2_SPIS2_SPI2                                                 *\/$/;"	e	enum:__anon368
SPIM3_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	177;"	d
SPIM3_FEATURE_HARDWARE_CSN_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	172;"	d
SPIM3_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM3_IRQn                    =  47               \/*!<  47  SPIM3                                                            *\/$/;"	e	enum:__anon368
SPIM3_MAX_DATARATE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	167;"	d
SPIM_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8010;"	d
SPIM_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11094;"	d
SPIM_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10389;"	d
SPIM_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8009;"	d
SPIM_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11093;"	d
SPIM_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10388;"	d
SPIM_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8008;"	d
SPIM_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11092;"	d
SPIM_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10387;"	d
SPIM_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8011;"	d
SPIM_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11095;"	d
SPIM_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10390;"	d
SPIM_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8004;"	d
SPIM_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11088;"	d
SPIM_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10383;"	d
SPIM_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8005;"	d
SPIM_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11089;"	d
SPIM_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10384;"	d
SPIM_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8003;"	d
SPIM_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11087;"	d
SPIM_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10382;"	d
SPIM_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8002;"	d
SPIM_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11086;"	d
SPIM_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10381;"	d
SPIM_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8017;"	d
SPIM_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11101;"	d
SPIM_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10396;"	d
SPIM_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8016;"	d
SPIM_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11100;"	d
SPIM_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10395;"	d
SPIM_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8015;"	d
SPIM_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11099;"	d
SPIM_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10394;"	d
SPIM_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8014;"	d
SPIM_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11098;"	d
SPIM_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10393;"	d
SPIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	133;"	d
SPIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	160;"	d
SPIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	162;"	d
SPIM_CSNPOL_CSNPOL_HIGH	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11124;"	d
SPIM_CSNPOL_CSNPOL_LOW	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11123;"	d
SPIM_CSNPOL_CSNPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11122;"	d
SPIM_CSNPOL_CSNPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11121;"	d
SPIM_DCXCNT_DCXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11148;"	d
SPIM_DCXCNT_DCXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11147;"	d
SPIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7882;"	d
SPIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10935;"	d
SPIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10261;"	d
SPIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7883;"	d
SPIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10936;"	d
SPIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10262;"	d
SPIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7881;"	d
SPIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10934;"	d
SPIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10260;"	d
SPIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7880;"	d
SPIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10933;"	d
SPIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10259;"	d
SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7768;"	d
SPIM_EVENTS_ENDRX_EVENTS_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7767;"	d
SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7782;"	d
SPIM_EVENTS_ENDTX_EVENTS_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7781;"	d
SPIM_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7775;"	d
SPIM_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7774;"	d
SPIM_EVENTS_STARTED_EVENTS_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7789;"	d
SPIM_EVENTS_STARTED_EVENTS_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7788;"	d
SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7761;"	d
SPIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7760;"	d
SPIM_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7930;"	d
SPIM_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11012;"	d
SPIM_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10309;"	d
SPIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7931;"	d
SPIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11013;"	d
SPIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10310;"	d
SPIM_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7932;"	d
SPIM_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11014;"	d
SPIM_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10311;"	d
SPIM_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7933;"	d
SPIM_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11016;"	d
SPIM_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10312;"	d
SPIM_FREQUENCY_FREQUENCY_M16	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11015;"	d
SPIM_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7934;"	d
SPIM_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11018;"	d
SPIM_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10313;"	d
SPIM_FREQUENCY_FREQUENCY_M32	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11017;"	d
SPIM_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7935;"	d
SPIM_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11019;"	d
SPIM_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10314;"	d
SPIM_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7936;"	d
SPIM_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11020;"	d
SPIM_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10315;"	d
SPIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7929;"	d
SPIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11011;"	d
SPIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10308;"	d
SPIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7928;"	d
SPIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11010;"	d
SPIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10307;"	d
SPIM_IFTIMING_CSNDUR_CSNDUR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11115;"	d
SPIM_IFTIMING_CSNDUR_CSNDUR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11114;"	d
SPIM_IFTIMING_RXDELAY_RXDELAY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11108;"	d
SPIM_IFTIMING_RXDELAY_RXDELAY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11107;"	d
SPIM_IFTIMING_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIM_IFTIMING_Type;$/;"	t	typeref:struct:__anon380
SPIM_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7867;"	d
SPIM_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10905;"	d
SPIM_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10246;"	d
SPIM_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7865;"	d
SPIM_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10903;"	d
SPIM_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10244;"	d
SPIM_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7866;"	d
SPIM_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10904;"	d
SPIM_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10245;"	d
SPIM_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7864;"	d
SPIM_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10902;"	d
SPIM_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10243;"	d
SPIM_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7863;"	d
SPIM_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10901;"	d
SPIM_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10242;"	d
SPIM_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7853;"	d
SPIM_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10891;"	d
SPIM_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10232;"	d
SPIM_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7851;"	d
SPIM_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10889;"	d
SPIM_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10230;"	d
SPIM_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7852;"	d
SPIM_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10890;"	d
SPIM_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10231;"	d
SPIM_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7850;"	d
SPIM_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10888;"	d
SPIM_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10229;"	d
SPIM_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7849;"	d
SPIM_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10887;"	d
SPIM_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10228;"	d
SPIM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7860;"	d
SPIM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10898;"	d
SPIM_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10239;"	d
SPIM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7858;"	d
SPIM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10896;"	d
SPIM_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10237;"	d
SPIM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7859;"	d
SPIM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10897;"	d
SPIM_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10238;"	d
SPIM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7857;"	d
SPIM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10895;"	d
SPIM_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10236;"	d
SPIM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7856;"	d
SPIM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10894;"	d
SPIM_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10235;"	d
SPIM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7846;"	d
SPIM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10884;"	d
SPIM_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10225;"	d
SPIM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7844;"	d
SPIM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10882;"	d
SPIM_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10223;"	d
SPIM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7845;"	d
SPIM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10883;"	d
SPIM_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10224;"	d
SPIM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7843;"	d
SPIM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10881;"	d
SPIM_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10222;"	d
SPIM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7842;"	d
SPIM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10880;"	d
SPIM_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10221;"	d
SPIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7874;"	d
SPIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10912;"	d
SPIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10253;"	d
SPIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7872;"	d
SPIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10910;"	d
SPIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10251;"	d
SPIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7873;"	d
SPIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10911;"	d
SPIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10252;"	d
SPIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7871;"	d
SPIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10909;"	d
SPIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10250;"	d
SPIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7870;"	d
SPIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10908;"	d
SPIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10249;"	d
SPIM_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7827;"	d
SPIM_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10865;"	d
SPIM_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10206;"	d
SPIM_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7828;"	d
SPIM_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10866;"	d
SPIM_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10207;"	d
SPIM_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7826;"	d
SPIM_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10864;"	d
SPIM_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10205;"	d
SPIM_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7825;"	d
SPIM_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10863;"	d
SPIM_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10204;"	d
SPIM_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7829;"	d
SPIM_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10867;"	d
SPIM_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10208;"	d
SPIM_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7813;"	d
SPIM_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10851;"	d
SPIM_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10192;"	d
SPIM_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7814;"	d
SPIM_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10852;"	d
SPIM_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10193;"	d
SPIM_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7812;"	d
SPIM_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10850;"	d
SPIM_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10191;"	d
SPIM_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7811;"	d
SPIM_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10849;"	d
SPIM_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10190;"	d
SPIM_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7815;"	d
SPIM_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10853;"	d
SPIM_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10194;"	d
SPIM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7820;"	d
SPIM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10858;"	d
SPIM_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10199;"	d
SPIM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7821;"	d
SPIM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10859;"	d
SPIM_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10200;"	d
SPIM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7819;"	d
SPIM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10857;"	d
SPIM_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10198;"	d
SPIM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7818;"	d
SPIM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10856;"	d
SPIM_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10197;"	d
SPIM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7822;"	d
SPIM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10860;"	d
SPIM_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10201;"	d
SPIM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7806;"	d
SPIM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10844;"	d
SPIM_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10185;"	d
SPIM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7807;"	d
SPIM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10845;"	d
SPIM_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10186;"	d
SPIM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7805;"	d
SPIM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10843;"	d
SPIM_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10184;"	d
SPIM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7804;"	d
SPIM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10842;"	d
SPIM_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10183;"	d
SPIM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7808;"	d
SPIM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10846;"	d
SPIM_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10187;"	d
SPIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7834;"	d
SPIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10872;"	d
SPIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10213;"	d
SPIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7835;"	d
SPIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10873;"	d
SPIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10214;"	d
SPIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7833;"	d
SPIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10871;"	d
SPIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10212;"	d
SPIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7832;"	d
SPIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10870;"	d
SPIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10211;"	d
SPIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7836;"	d
SPIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10874;"	d
SPIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10215;"	d
SPIM_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8024;"	d
SPIM_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11155;"	d
SPIM_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10403;"	d
SPIM_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8023;"	d
SPIM_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11154;"	d
SPIM_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10402;"	d
SPIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	132;"	d
SPIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	159;"	d
SPIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	161;"	d
SPIM_PSELDCX_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11132;"	d
SPIM_PSELDCX_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11133;"	d
SPIM_PSELDCX_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11131;"	d
SPIM_PSELDCX_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11130;"	d
SPIM_PSELDCX_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11141;"	d
SPIM_PSELDCX_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11140;"	d
SPIM_PSELDCX_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11137;"	d
SPIM_PSELDCX_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11136;"	d
SPIM_PSEL_CSN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10995;"	d
SPIM_PSEL_CSN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10996;"	d
SPIM_PSEL_CSN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10994;"	d
SPIM_PSEL_CSN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10993;"	d
SPIM_PSEL_CSN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11004;"	d
SPIM_PSEL_CSN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11003;"	d
SPIM_PSEL_CSN_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11000;"	d
SPIM_PSEL_CSN_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10999;"	d
SPIM_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7917;"	d
SPIM_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10978;"	d
SPIM_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10296;"	d
SPIM_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7918;"	d
SPIM_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10979;"	d
SPIM_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10297;"	d
SPIM_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7916;"	d
SPIM_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10977;"	d
SPIM_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10295;"	d
SPIM_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7915;"	d
SPIM_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10976;"	d
SPIM_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10294;"	d
SPIM_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7922;"	d
SPIM_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10987;"	d
SPIM_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10301;"	d
SPIM_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7921;"	d
SPIM_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10986;"	d
SPIM_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10300;"	d
SPIM_PSEL_MISO_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10983;"	d
SPIM_PSEL_MISO_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10982;"	d
SPIM_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7904;"	d
SPIM_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10961;"	d
SPIM_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10283;"	d
SPIM_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7905;"	d
SPIM_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10962;"	d
SPIM_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10284;"	d
SPIM_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7903;"	d
SPIM_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10960;"	d
SPIM_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10282;"	d
SPIM_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7902;"	d
SPIM_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10959;"	d
SPIM_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10281;"	d
SPIM_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7909;"	d
SPIM_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10970;"	d
SPIM_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10288;"	d
SPIM_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7908;"	d
SPIM_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10969;"	d
SPIM_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10287;"	d
SPIM_PSEL_MOSI_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10966;"	d
SPIM_PSEL_MOSI_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10965;"	d
SPIM_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7891;"	d
SPIM_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10944;"	d
SPIM_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10270;"	d
SPIM_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7892;"	d
SPIM_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10945;"	d
SPIM_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10271;"	d
SPIM_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7890;"	d
SPIM_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10943;"	d
SPIM_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10269;"	d
SPIM_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7889;"	d
SPIM_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10942;"	d
SPIM_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10268;"	d
SPIM_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7896;"	d
SPIM_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10953;"	d
SPIM_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10275;"	d
SPIM_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7895;"	d
SPIM_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10952;"	d
SPIM_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10274;"	d
SPIM_PSEL_SCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10949;"	d
SPIM_PSEL_SCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10948;"	d
SPIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIM_PSEL_Type;$/;"	t	typeref:struct:__anon231
SPIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIM_PSEL_Type;$/;"	t	typeref:struct:__anon320
SPIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIM_PSEL_Type;$/;"	t	typeref:struct:__anon377
SPIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7957;"	d
SPIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11041;"	d
SPIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10336;"	d
SPIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7956;"	d
SPIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11040;"	d
SPIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10335;"	d
SPIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7966;"	d
SPIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11050;"	d
SPIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10345;"	d
SPIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7965;"	d
SPIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11049;"	d
SPIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10344;"	d
SPIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7964;"	d
SPIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11048;"	d
SPIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10343;"	d
SPIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7963;"	d
SPIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11047;"	d
SPIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10342;"	d
SPIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7950;"	d
SPIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11034;"	d
SPIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10329;"	d
SPIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7949;"	d
SPIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11033;"	d
SPIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10328;"	d
SPIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7943;"	d
SPIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11027;"	d
SPIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10322;"	d
SPIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7942;"	d
SPIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11026;"	d
SPIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10321;"	d
SPIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIM_RXD_Type;$/;"	t	typeref:struct:__anon232
SPIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIM_RXD_Type;$/;"	t	typeref:struct:__anon321
SPIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIM_RXD_Type;$/;"	t	typeref:struct:__anon378
SPIM_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7797;"	d
SPIM_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10835;"	d
SPIM_SHORTS_END_START_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10176;"	d
SPIM_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7798;"	d
SPIM_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10836;"	d
SPIM_SHORTS_END_START_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10177;"	d
SPIM_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7796;"	d
SPIM_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10834;"	d
SPIM_SHORTS_END_START_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10175;"	d
SPIM_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7795;"	d
SPIM_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10833;"	d
SPIM_SHORTS_END_START_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10174;"	d
SPIM_STALLSTAT_RX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10919;"	d
SPIM_STALLSTAT_RX_NOSTALL	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10920;"	d
SPIM_STALLSTAT_RX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10918;"	d
SPIM_STALLSTAT_RX_STALL	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10921;"	d
SPIM_STALLSTAT_TX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10925;"	d
SPIM_STALLSTAT_TX_NOSTALL	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10926;"	d
SPIM_STALLSTAT_TX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10924;"	d
SPIM_STALLSTAT_TX_STALL	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10927;"	d
SPIM_TASKS_RESUME_TASKS_RESUME_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7754;"	d
SPIM_TASKS_RESUME_TASKS_RESUME_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7753;"	d
SPIM_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7733;"	d
SPIM_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7732;"	d
SPIM_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7740;"	d
SPIM_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7739;"	d
SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7747;"	d
SPIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7746;"	d
SPIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7987;"	d
SPIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11071;"	d
SPIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10366;"	d
SPIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7986;"	d
SPIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11070;"	d
SPIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10365;"	d
SPIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7996;"	d
SPIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11080;"	d
SPIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10375;"	d
SPIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7995;"	d
SPIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11079;"	d
SPIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10374;"	d
SPIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7994;"	d
SPIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11078;"	d
SPIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10373;"	d
SPIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7993;"	d
SPIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11077;"	d
SPIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10372;"	d
SPIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7980;"	d
SPIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11064;"	d
SPIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10359;"	d
SPIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7979;"	d
SPIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11063;"	d
SPIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10358;"	d
SPIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7973;"	d
SPIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11057;"	d
SPIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10352;"	d
SPIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	7972;"	d
SPIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11056;"	d
SPIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10351;"	d
SPIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIM_TXD_Type;$/;"	t	typeref:struct:__anon233
SPIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIM_TXD_Type;$/;"	t	typeref:struct:__anon322
SPIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIM_TXD_Type;$/;"	t	typeref:struct:__anon379
SPIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	173;"	d
SPIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	173;"	d
SPIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	244;"	d
SPIS0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	244;"	d
SPIS0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	172;"	d
SPIS0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	172;"	d
SPIS0_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	243;"	d
SPIS0_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	243;"	d
SPIS0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	171;"	d
SPIS0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	171;"	d
SPIS0_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	242;"	d
SPIS0_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	242;"	d
SPIS0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	170;"	d
SPIS0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	170;"	d
SPIS0_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	241;"	d
SPIS0_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	241;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	124;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	124;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	124;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	124;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	124;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	145;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	178;"	d
SPIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	183;"	d
SPIS0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2019;"	d
SPIS0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	167;"	d
SPIS0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	167;"	d
SPIS0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	238;"	d
SPIS0_ENABLED	.\app\inc\sdk_config.h	2019;"	d
SPIS0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	238;"	d
SPIS0_ENABLED	.\sdk_config.h	2019;"	d
SPIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	175;"	d
SPIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	175;"	d
SPIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	246;"	d
SPIS0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	246;"	d
SPIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	184;"	d
SPIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	184;"	d
SPIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	255;"	d
SPIS1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	255;"	d
SPIS1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	183;"	d
SPIS1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	183;"	d
SPIS1_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	254;"	d
SPIS1_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	254;"	d
SPIS1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	182;"	d
SPIS1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	182;"	d
SPIS1_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	253;"	d
SPIS1_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	253;"	d
SPIS1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	181;"	d
SPIS1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	181;"	d
SPIS1_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	252;"	d
SPIS1_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	252;"	d
SPIS1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	179;"	d
SPIS1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	184;"	d
SPIS1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2026;"	d
SPIS1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	178;"	d
SPIS1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	178;"	d
SPIS1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	249;"	d
SPIS1_ENABLED	.\app\inc\sdk_config.h	2026;"	d
SPIS1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	249;"	d
SPIS1_ENABLED	.\sdk_config.h	2026;"	d
SPIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	186;"	d
SPIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	186;"	d
SPIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	257;"	d
SPIS1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	257;"	d
SPIS2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	195;"	d
SPIS2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	195;"	d
SPIS2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	266;"	d
SPIS2_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	266;"	d
SPIS2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	194;"	d
SPIS2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	194;"	d
SPIS2_CONFIG_MISO_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	265;"	d
SPIS2_CONFIG_MISO_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	265;"	d
SPIS2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	193;"	d
SPIS2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	193;"	d
SPIS2_CONFIG_MOSI_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	264;"	d
SPIS2_CONFIG_MOSI_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	264;"	d
SPIS2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	192;"	d
SPIS2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	192;"	d
SPIS2_CONFIG_SCK_PIN	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	263;"	d
SPIS2_CONFIG_SCK_PIN	.\app\nRF51822_xxAC\nrf_drv_config.h	263;"	d
SPIS2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	180;"	d
SPIS2_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	185;"	d
SPIS2_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2033;"	d
SPIS2_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	189;"	d
SPIS2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	189;"	d
SPIS2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	260;"	d
SPIS2_ENABLED	.\app\inc\sdk_config.h	2033;"	d
SPIS2_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	260;"	d
SPIS2_ENABLED	.\sdk_config.h	2033;"	d
SPIS2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	197;"	d
SPIS2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	197;"	d
SPIS2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	268;"	d
SPIS2_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	268;"	d
SPIS_AMOUNTRX_AMOUNTRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5287;"	d
SPIS_AMOUNTRX_AMOUNTRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	110;"	d
SPIS_AMOUNTRX_AMOUNTRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	94;"	d
SPIS_AMOUNTRX_AMOUNTRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	110;"	d
SPIS_AMOUNTRX_AMOUNTRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5286;"	d
SPIS_AMOUNTRX_AMOUNTRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	109;"	d
SPIS_AMOUNTRX_AMOUNTRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	93;"	d
SPIS_AMOUNTRX_AMOUNTRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	109;"	d
SPIS_AMOUNTTX_AMOUNTTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5301;"	d
SPIS_AMOUNTTX_AMOUNTTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	121;"	d
SPIS_AMOUNTTX_AMOUNTTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	105;"	d
SPIS_AMOUNTTX_AMOUNTTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	121;"	d
SPIS_AMOUNTTX_AMOUNTTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5300;"	d
SPIS_AMOUNTTX_AMOUNTTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	120;"	d
SPIS_AMOUNTTX_AMOUNTTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	104;"	d
SPIS_AMOUNTTX_AMOUNTTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	120;"	d
SPIS_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5315;"	d
SPIS_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8265;"	d
SPIS_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11377;"	d
SPIS_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10609;"	d
SPIS_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5314;"	d
SPIS_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8264;"	d
SPIS_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11376;"	d
SPIS_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10608;"	d
SPIS_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5313;"	d
SPIS_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8263;"	d
SPIS_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11375;"	d
SPIS_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10607;"	d
SPIS_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5316;"	d
SPIS_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8266;"	d
SPIS_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11378;"	d
SPIS_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10610;"	d
SPIS_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5309;"	d
SPIS_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8259;"	d
SPIS_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11371;"	d
SPIS_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10603;"	d
SPIS_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5310;"	d
SPIS_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8260;"	d
SPIS_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11372;"	d
SPIS_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10604;"	d
SPIS_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5308;"	d
SPIS_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8258;"	d
SPIS_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11370;"	d
SPIS_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10602;"	d
SPIS_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5307;"	d
SPIS_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8257;"	d
SPIS_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11369;"	d
SPIS_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10601;"	d
SPIS_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2083;"	d
SPIS_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2083;"	d
SPIS_CONFIG_DEBUG_COLOR	.\sdk_config.h	2083;"	d
SPIS_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2067;"	d
SPIS_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2067;"	d
SPIS_CONFIG_INFO_COLOR	.\sdk_config.h	2067;"	d
SPIS_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2039;"	d
SPIS_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2039;"	d
SPIS_CONFIG_LOG_ENABLED	.\sdk_config.h	2039;"	d
SPIS_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2051;"	d
SPIS_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2051;"	d
SPIS_CONFIG_LOG_LEVEL	.\sdk_config.h	2051;"	d
SPIS_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5322;"	d
SPIS_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8272;"	d
SPIS_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11384;"	d
SPIS_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10616;"	d
SPIS_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5321;"	d
SPIS_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8271;"	d
SPIS_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11383;"	d
SPIS_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10615;"	d
SPIS_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5320;"	d
SPIS_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8270;"	d
SPIS_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11382;"	d
SPIS_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10614;"	d
SPIS_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5319;"	d
SPIS_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8269;"	d
SPIS_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11381;"	d
SPIS_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10613;"	d
SPIS_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	200;"	d
SPIS_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	200;"	d
SPIS_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	271;"	d
SPIS_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	271;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	122;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	122;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	122;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	122;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	122;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	143;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	176;"	d
SPIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	181;"	d
SPIS_DEFAULT_BIT_ORDER	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1998;"	d
SPIS_DEFAULT_BIT_ORDER	.\app\inc\sdk_config.h	1998;"	d
SPIS_DEFAULT_BIT_ORDER	.\sdk_config.h	1998;"	d
SPIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1978;"	d
SPIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	1978;"	d
SPIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	1978;"	d
SPIS_DEFAULT_DEF	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2005;"	d
SPIS_DEFAULT_DEF	.\app\inc\sdk_config.h	2005;"	d
SPIS_DEFAULT_DEF	.\sdk_config.h	2005;"	d
SPIS_DEFAULT_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1989;"	d
SPIS_DEFAULT_MODE	.\app\inc\sdk_config.h	1989;"	d
SPIS_DEFAULT_MODE	.\sdk_config.h	1989;"	d
SPIS_DEFAULT_ORC	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2012;"	d
SPIS_DEFAULT_ORC	.\app\inc\sdk_config.h	2012;"	d
SPIS_DEFAULT_ORC	.\sdk_config.h	2012;"	d
SPIS_DEF_DEF_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5329;"	d
SPIS_DEF_DEF_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8279;"	d
SPIS_DEF_DEF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11391;"	d
SPIS_DEF_DEF_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10623;"	d
SPIS_DEF_DEF_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5328;"	d
SPIS_DEF_DEF_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8278;"	d
SPIS_DEF_DEF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11390;"	d
SPIS_DEF_DEF_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10622;"	d
SPIS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	1965;"	d
SPIS_ENABLED	.\app\inc\sdk_config.h	1965;"	d
SPIS_ENABLED	.\sdk_config.h	1965;"	d
SPIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5272;"	d
SPIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8156;"	d
SPIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11252;"	d
SPIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10500;"	d
SPIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5273;"	d
SPIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8157;"	d
SPIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11253;"	d
SPIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10501;"	d
SPIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5271;"	d
SPIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8155;"	d
SPIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11251;"	d
SPIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10499;"	d
SPIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5270;"	d
SPIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8154;"	d
SPIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11250;"	d
SPIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10498;"	d
SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8063;"	d
SPIS_EVENTS_ACQUIRED_EVENTS_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8062;"	d
SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8056;"	d
SPIS_EVENTS_ENDRX_EVENTS_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8055;"	d
SPIS_EVENTS_END_EVENTS_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8049;"	d
SPIS_EVENTS_END_EVENTS_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8048;"	d
SPIS_INTENCLR_ACQUIRED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5222;"	d
SPIS_INTENCLR_ACQUIRED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8106;"	d
SPIS_INTENCLR_ACQUIRED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11202;"	d
SPIS_INTENCLR_ACQUIRED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10450;"	d
SPIS_INTENCLR_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5220;"	d
SPIS_INTENCLR_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8104;"	d
SPIS_INTENCLR_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11200;"	d
SPIS_INTENCLR_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10448;"	d
SPIS_INTENCLR_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5221;"	d
SPIS_INTENCLR_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8105;"	d
SPIS_INTENCLR_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11201;"	d
SPIS_INTENCLR_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10449;"	d
SPIS_INTENCLR_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5219;"	d
SPIS_INTENCLR_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8103;"	d
SPIS_INTENCLR_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11199;"	d
SPIS_INTENCLR_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10447;"	d
SPIS_INTENCLR_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5218;"	d
SPIS_INTENCLR_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8102;"	d
SPIS_INTENCLR_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11198;"	d
SPIS_INTENCLR_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10446;"	d
SPIS_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5229;"	d
SPIS_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8113;"	d
SPIS_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11209;"	d
SPIS_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10457;"	d
SPIS_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5227;"	d
SPIS_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8111;"	d
SPIS_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11207;"	d
SPIS_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10455;"	d
SPIS_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5228;"	d
SPIS_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8112;"	d
SPIS_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11208;"	d
SPIS_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10456;"	d
SPIS_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5226;"	d
SPIS_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8110;"	d
SPIS_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11206;"	d
SPIS_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10454;"	d
SPIS_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5225;"	d
SPIS_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8109;"	d
SPIS_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11205;"	d
SPIS_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10453;"	d
SPIS_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5236;"	d
SPIS_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8120;"	d
SPIS_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11216;"	d
SPIS_INTENCLR_END_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10464;"	d
SPIS_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5234;"	d
SPIS_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8118;"	d
SPIS_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11214;"	d
SPIS_INTENCLR_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10462;"	d
SPIS_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5235;"	d
SPIS_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8119;"	d
SPIS_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11215;"	d
SPIS_INTENCLR_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10463;"	d
SPIS_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5233;"	d
SPIS_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8117;"	d
SPIS_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11213;"	d
SPIS_INTENCLR_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10461;"	d
SPIS_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5232;"	d
SPIS_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8116;"	d
SPIS_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11212;"	d
SPIS_INTENCLR_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10460;"	d
SPIS_INTENSET_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5196;"	d
SPIS_INTENSET_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8080;"	d
SPIS_INTENSET_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11176;"	d
SPIS_INTENSET_ACQUIRED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10424;"	d
SPIS_INTENSET_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5197;"	d
SPIS_INTENSET_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8081;"	d
SPIS_INTENSET_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11177;"	d
SPIS_INTENSET_ACQUIRED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10425;"	d
SPIS_INTENSET_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5195;"	d
SPIS_INTENSET_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8079;"	d
SPIS_INTENSET_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11175;"	d
SPIS_INTENSET_ACQUIRED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10423;"	d
SPIS_INTENSET_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5194;"	d
SPIS_INTENSET_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8078;"	d
SPIS_INTENSET_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11174;"	d
SPIS_INTENSET_ACQUIRED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10422;"	d
SPIS_INTENSET_ACQUIRED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5198;"	d
SPIS_INTENSET_ACQUIRED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8082;"	d
SPIS_INTENSET_ACQUIRED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11178;"	d
SPIS_INTENSET_ACQUIRED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10426;"	d
SPIS_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5203;"	d
SPIS_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8087;"	d
SPIS_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11183;"	d
SPIS_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10431;"	d
SPIS_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5204;"	d
SPIS_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8088;"	d
SPIS_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11184;"	d
SPIS_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10432;"	d
SPIS_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5202;"	d
SPIS_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8086;"	d
SPIS_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11182;"	d
SPIS_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10430;"	d
SPIS_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5201;"	d
SPIS_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8085;"	d
SPIS_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11181;"	d
SPIS_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10429;"	d
SPIS_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5205;"	d
SPIS_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8089;"	d
SPIS_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11185;"	d
SPIS_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10433;"	d
SPIS_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5210;"	d
SPIS_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8094;"	d
SPIS_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11190;"	d
SPIS_INTENSET_END_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10438;"	d
SPIS_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5211;"	d
SPIS_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8095;"	d
SPIS_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11191;"	d
SPIS_INTENSET_END_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10439;"	d
SPIS_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5209;"	d
SPIS_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8093;"	d
SPIS_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11189;"	d
SPIS_INTENSET_END_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10437;"	d
SPIS_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5208;"	d
SPIS_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8092;"	d
SPIS_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11188;"	d
SPIS_INTENSET_END_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10436;"	d
SPIS_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5212;"	d
SPIS_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8096;"	d
SPIS_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11192;"	d
SPIS_INTENSET_END_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10440;"	d
SPIS_MAXRX_MAXRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5280;"	d
SPIS_MAXRX_MAXRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	107;"	d
SPIS_MAXRX_MAXRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	91;"	d
SPIS_MAXRX_MAXRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	107;"	d
SPIS_MAXRX_MAXRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5279;"	d
SPIS_MAXRX_MAXRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	106;"	d
SPIS_MAXRX_MAXRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	90;"	d
SPIS_MAXRX_MAXRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	106;"	d
SPIS_MAXTX_MAXTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5294;"	d
SPIS_MAXTX_MAXTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	118;"	d
SPIS_MAXTX_MAXTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	102;"	d
SPIS_MAXTX_MAXTX_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	118;"	d
SPIS_MAXTX_MAXTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5293;"	d
SPIS_MAXTX_MAXTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	117;"	d
SPIS_MAXTX_MAXTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	101;"	d
SPIS_MAXTX_MAXTX_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	117;"	d
SPIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5336;"	d
SPIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8286;"	d
SPIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11398;"	d
SPIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10630;"	d
SPIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5335;"	d
SPIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8285;"	d
SPIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11397;"	d
SPIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10629;"	d
SPIS_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5344;"	d
SPIS_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5345;"	d
SPIS_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5343;"	d
SPIS_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5342;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	121;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	121;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	121;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	121;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	121;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	142;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	175;"	d
SPIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	180;"	d
SPIS_PSEL_CSN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8204;"	d
SPIS_PSEL_CSN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11312;"	d
SPIS_PSEL_CSN_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10548;"	d
SPIS_PSEL_CSN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8205;"	d
SPIS_PSEL_CSN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11313;"	d
SPIS_PSEL_CSN_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10549;"	d
SPIS_PSEL_CSN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8203;"	d
SPIS_PSEL_CSN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11311;"	d
SPIS_PSEL_CSN_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10547;"	d
SPIS_PSEL_CSN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8202;"	d
SPIS_PSEL_CSN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11310;"	d
SPIS_PSEL_CSN_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10546;"	d
SPIS_PSEL_CSN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8209;"	d
SPIS_PSEL_CSN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11321;"	d
SPIS_PSEL_CSN_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10553;"	d
SPIS_PSEL_CSN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8208;"	d
SPIS_PSEL_CSN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11320;"	d
SPIS_PSEL_CSN_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10552;"	d
SPIS_PSEL_CSN_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11317;"	d
SPIS_PSEL_CSN_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11316;"	d
SPIS_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8178;"	d
SPIS_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11278;"	d
SPIS_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10522;"	d
SPIS_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8179;"	d
SPIS_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11279;"	d
SPIS_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10523;"	d
SPIS_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8177;"	d
SPIS_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11277;"	d
SPIS_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10521;"	d
SPIS_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8176;"	d
SPIS_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11276;"	d
SPIS_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10520;"	d
SPIS_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8183;"	d
SPIS_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11287;"	d
SPIS_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10527;"	d
SPIS_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8182;"	d
SPIS_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11286;"	d
SPIS_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10526;"	d
SPIS_PSEL_MISO_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11283;"	d
SPIS_PSEL_MISO_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11282;"	d
SPIS_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8191;"	d
SPIS_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11295;"	d
SPIS_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10535;"	d
SPIS_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8192;"	d
SPIS_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11296;"	d
SPIS_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10536;"	d
SPIS_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8190;"	d
SPIS_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11294;"	d
SPIS_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10534;"	d
SPIS_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8189;"	d
SPIS_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11293;"	d
SPIS_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10533;"	d
SPIS_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8196;"	d
SPIS_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11304;"	d
SPIS_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10540;"	d
SPIS_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8195;"	d
SPIS_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11303;"	d
SPIS_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10539;"	d
SPIS_PSEL_MOSI_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11300;"	d
SPIS_PSEL_MOSI_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11299;"	d
SPIS_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8165;"	d
SPIS_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11261;"	d
SPIS_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10509;"	d
SPIS_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8166;"	d
SPIS_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11262;"	d
SPIS_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10510;"	d
SPIS_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8164;"	d
SPIS_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11260;"	d
SPIS_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10508;"	d
SPIS_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8163;"	d
SPIS_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11259;"	d
SPIS_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10507;"	d
SPIS_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8170;"	d
SPIS_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11270;"	d
SPIS_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10514;"	d
SPIS_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8169;"	d
SPIS_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11269;"	d
SPIS_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10513;"	d
SPIS_PSEL_SCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11266;"	d
SPIS_PSEL_SCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11265;"	d
SPIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIS_PSEL_Type;$/;"	t	typeref:struct:__anon234
SPIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIS_PSEL_Type;$/;"	t	typeref:struct:__anon323
SPIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIS_PSEL_Type;$/;"	t	typeref:struct:__anon381
SPIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8230;"	d
SPIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11342;"	d
SPIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10574;"	d
SPIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8229;"	d
SPIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11341;"	d
SPIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10573;"	d
SPIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8223;"	d
SPIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11335;"	d
SPIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10567;"	d
SPIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8222;"	d
SPIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11334;"	d
SPIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10566;"	d
SPIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8216;"	d
SPIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11328;"	d
SPIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10560;"	d
SPIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8215;"	d
SPIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11327;"	d
SPIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10559;"	d
SPIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIS_RXD_Type;$/;"	t	typeref:struct:__anon235
SPIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIS_RXD_Type;$/;"	t	typeref:struct:__anon324
SPIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIS_RXD_Type;$/;"	t	typeref:struct:__anon382
SPIS_SEMSTAT_SEMSTAT_CPU	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5245;"	d
SPIS_SEMSTAT_SEMSTAT_CPU	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8129;"	d
SPIS_SEMSTAT_SEMSTAT_CPU	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11225;"	d
SPIS_SEMSTAT_SEMSTAT_CPU	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10473;"	d
SPIS_SEMSTAT_SEMSTAT_CPUPending	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5247;"	d
SPIS_SEMSTAT_SEMSTAT_CPUPending	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8131;"	d
SPIS_SEMSTAT_SEMSTAT_CPUPending	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11227;"	d
SPIS_SEMSTAT_SEMSTAT_CPUPending	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10475;"	d
SPIS_SEMSTAT_SEMSTAT_Free	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5244;"	d
SPIS_SEMSTAT_SEMSTAT_Free	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8128;"	d
SPIS_SEMSTAT_SEMSTAT_Free	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11224;"	d
SPIS_SEMSTAT_SEMSTAT_Free	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10472;"	d
SPIS_SEMSTAT_SEMSTAT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5243;"	d
SPIS_SEMSTAT_SEMSTAT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8127;"	d
SPIS_SEMSTAT_SEMSTAT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11223;"	d
SPIS_SEMSTAT_SEMSTAT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10471;"	d
SPIS_SEMSTAT_SEMSTAT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5242;"	d
SPIS_SEMSTAT_SEMSTAT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8126;"	d
SPIS_SEMSTAT_SEMSTAT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11222;"	d
SPIS_SEMSTAT_SEMSTAT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10470;"	d
SPIS_SEMSTAT_SEMSTAT_SPIS	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5246;"	d
SPIS_SEMSTAT_SEMSTAT_SPIS	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8130;"	d
SPIS_SEMSTAT_SEMSTAT_SPIS	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11226;"	d
SPIS_SEMSTAT_SEMSTAT_SPIS	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10474;"	d
SPIS_SHORTS_END_ACQUIRE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5187;"	d
SPIS_SHORTS_END_ACQUIRE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8071;"	d
SPIS_SHORTS_END_ACQUIRE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11167;"	d
SPIS_SHORTS_END_ACQUIRE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10415;"	d
SPIS_SHORTS_END_ACQUIRE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5188;"	d
SPIS_SHORTS_END_ACQUIRE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8072;"	d
SPIS_SHORTS_END_ACQUIRE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11168;"	d
SPIS_SHORTS_END_ACQUIRE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10416;"	d
SPIS_SHORTS_END_ACQUIRE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5186;"	d
SPIS_SHORTS_END_ACQUIRE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8070;"	d
SPIS_SHORTS_END_ACQUIRE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11166;"	d
SPIS_SHORTS_END_ACQUIRE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10414;"	d
SPIS_SHORTS_END_ACQUIRE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5185;"	d
SPIS_SHORTS_END_ACQUIRE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8069;"	d
SPIS_SHORTS_END_ACQUIRE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11165;"	d
SPIS_SHORTS_END_ACQUIRE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10413;"	d
SPIS_STATUS_OVERFLOW_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5257;"	d
SPIS_STATUS_OVERFLOW_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8141;"	d
SPIS_STATUS_OVERFLOW_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11237;"	d
SPIS_STATUS_OVERFLOW_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10485;"	d
SPIS_STATUS_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5254;"	d
SPIS_STATUS_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8138;"	d
SPIS_STATUS_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11234;"	d
SPIS_STATUS_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10482;"	d
SPIS_STATUS_OVERFLOW_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5255;"	d
SPIS_STATUS_OVERFLOW_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8139;"	d
SPIS_STATUS_OVERFLOW_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11235;"	d
SPIS_STATUS_OVERFLOW_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10483;"	d
SPIS_STATUS_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5253;"	d
SPIS_STATUS_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8137;"	d
SPIS_STATUS_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11233;"	d
SPIS_STATUS_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10481;"	d
SPIS_STATUS_OVERFLOW_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5256;"	d
SPIS_STATUS_OVERFLOW_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8140;"	d
SPIS_STATUS_OVERFLOW_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11236;"	d
SPIS_STATUS_OVERFLOW_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10484;"	d
SPIS_STATUS_OVERREAD_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5264;"	d
SPIS_STATUS_OVERREAD_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8148;"	d
SPIS_STATUS_OVERREAD_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11244;"	d
SPIS_STATUS_OVERREAD_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10492;"	d
SPIS_STATUS_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5261;"	d
SPIS_STATUS_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8145;"	d
SPIS_STATUS_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11241;"	d
SPIS_STATUS_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10489;"	d
SPIS_STATUS_OVERREAD_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5262;"	d
SPIS_STATUS_OVERREAD_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8146;"	d
SPIS_STATUS_OVERREAD_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11242;"	d
SPIS_STATUS_OVERREAD_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10490;"	d
SPIS_STATUS_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5260;"	d
SPIS_STATUS_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8144;"	d
SPIS_STATUS_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11240;"	d
SPIS_STATUS_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10488;"	d
SPIS_STATUS_OVERREAD_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5263;"	d
SPIS_STATUS_OVERREAD_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8147;"	d
SPIS_STATUS_OVERREAD_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11243;"	d
SPIS_STATUS_OVERREAD_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10491;"	d
SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8035;"	d
SPIS_TASKS_ACQUIRE_TASKS_ACQUIRE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8034;"	d
SPIS_TASKS_RELEASE_TASKS_RELEASE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8042;"	d
SPIS_TASKS_RELEASE_TASKS_RELEASE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8041;"	d
SPIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8251;"	d
SPIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11363;"	d
SPIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10595;"	d
SPIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8250;"	d
SPIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11362;"	d
SPIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10594;"	d
SPIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8244;"	d
SPIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11356;"	d
SPIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10588;"	d
SPIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8243;"	d
SPIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11355;"	d
SPIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10587;"	d
SPIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8237;"	d
SPIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11349;"	d
SPIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10581;"	d
SPIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8236;"	d
SPIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11348;"	d
SPIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10580;"	d
SPIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPIS_TXD_Type;$/;"	t	typeref:struct:__anon236
SPIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} SPIS_TXD_Type;$/;"	t	typeref:struct:__anon325
SPIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPIS_TXD_Type;$/;"	t	typeref:struct:__anon383
SPI_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5159;"	d
SPI_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10816;"	d
SPI_CONFIG_CPHA_Leading	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10157;"	d
SPI_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5158;"	d
SPI_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10815;"	d
SPI_CONFIG_CPHA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10156;"	d
SPI_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5157;"	d
SPI_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10814;"	d
SPI_CONFIG_CPHA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10155;"	d
SPI_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5160;"	d
SPI_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10817;"	d
SPI_CONFIG_CPHA_Trailing	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10158;"	d
SPI_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5153;"	d
SPI_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10810;"	d
SPI_CONFIG_CPOL_ActiveHigh	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10151;"	d
SPI_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5154;"	d
SPI_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10811;"	d
SPI_CONFIG_CPOL_ActiveLow	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10152;"	d
SPI_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5152;"	d
SPI_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10809;"	d
SPI_CONFIG_CPOL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10150;"	d
SPI_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5151;"	d
SPI_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10808;"	d
SPI_CONFIG_CPOL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10149;"	d
SPI_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2241;"	d
SPI_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2241;"	d
SPI_CONFIG_DEBUG_COLOR	.\sdk_config.h	2241;"	d
SPI_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2225;"	d
SPI_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2225;"	d
SPI_CONFIG_INFO_COLOR	.\sdk_config.h	2225;"	d
SPI_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2197;"	d
SPI_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2197;"	d
SPI_CONFIG_LOG_ENABLED	.\sdk_config.h	2197;"	d
SPI_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2209;"	d
SPI_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2209;"	d
SPI_CONFIG_LOG_LEVEL	.\sdk_config.h	2209;"	d
SPI_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5166;"	d
SPI_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10823;"	d
SPI_CONFIG_ORDER_LsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10164;"	d
SPI_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5165;"	d
SPI_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10822;"	d
SPI_CONFIG_ORDER_MsbFirst	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10163;"	d
SPI_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5164;"	d
SPI_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10821;"	d
SPI_CONFIG_ORDER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10162;"	d
SPI_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5163;"	d
SPI_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10820;"	d
SPI_CONFIG_ORDER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10161;"	d
SPI_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	164;"	d
SPI_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	164;"	d
SPI_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	235;"	d
SPI_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	235;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	118;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	118;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	118;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	118;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	118;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	156;"	d
SPI_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	158;"	d
SPI_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2108;"	d
SPI_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2108;"	d
SPI_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2108;"	d
SPI_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2095;"	d
SPI_ENABLED	.\app\inc\sdk_config.h	2095;"	d
SPI_ENABLED	.\sdk_config.h	2095;"	d
SPI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5116;"	d
SPI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10722;"	d
SPI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10090;"	d
SPI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5117;"	d
SPI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10723;"	d
SPI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10091;"	d
SPI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5115;"	d
SPI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10721;"	d
SPI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10089;"	d
SPI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5114;"	d
SPI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10720;"	d
SPI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10088;"	d
SPI_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5139;"	d
SPI_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10796;"	d
SPI_FREQUENCY_FREQUENCY_K125	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10137;"	d
SPI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5140;"	d
SPI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10797;"	d
SPI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10138;"	d
SPI_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5141;"	d
SPI_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10798;"	d
SPI_FREQUENCY_FREQUENCY_K500	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10139;"	d
SPI_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5142;"	d
SPI_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10799;"	d
SPI_FREQUENCY_FREQUENCY_M1	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10140;"	d
SPI_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5143;"	d
SPI_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10800;"	d
SPI_FREQUENCY_FREQUENCY_M2	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10141;"	d
SPI_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5144;"	d
SPI_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10801;"	d
SPI_FREQUENCY_FREQUENCY_M4	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10142;"	d
SPI_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5145;"	d
SPI_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10802;"	d
SPI_FREQUENCY_FREQUENCY_M8	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10143;"	d
SPI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5138;"	d
SPI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10795;"	d
SPI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10136;"	d
SPI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5137;"	d
SPI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10794;"	d
SPI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10135;"	d
SPI_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5108;"	d
SPI_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10714;"	d
SPI_INTENCLR_READY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10082;"	d
SPI_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5106;"	d
SPI_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10712;"	d
SPI_INTENCLR_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10080;"	d
SPI_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5107;"	d
SPI_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10713;"	d
SPI_INTENCLR_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10081;"	d
SPI_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5105;"	d
SPI_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10711;"	d
SPI_INTENCLR_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10079;"	d
SPI_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5104;"	d
SPI_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10710;"	d
SPI_INTENCLR_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10078;"	d
SPI_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5096;"	d
SPI_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10702;"	d
SPI_INTENSET_READY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10070;"	d
SPI_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5097;"	d
SPI_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10703;"	d
SPI_INTENSET_READY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10071;"	d
SPI_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5095;"	d
SPI_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10701;"	d
SPI_INTENSET_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10069;"	d
SPI_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5094;"	d
SPI_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10700;"	d
SPI_INTENSET_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10068;"	d
SPI_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5098;"	d
SPI_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10704;"	d
SPI_INTENSET_READY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10072;"	d
SPI_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5174;"	d
SPI_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5175;"	d
SPI_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5173;"	d
SPI_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5172;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	117;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	117;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	117;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	117;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	117;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	155;"	d
SPI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	157;"	d
SPI_PSEL_MISO_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10765;"	d
SPI_PSEL_MISO_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10766;"	d
SPI_PSEL_MISO_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10764;"	d
SPI_PSEL_MISO_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10763;"	d
SPI_PSEL_MISO_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10774;"	d
SPI_PSEL_MISO_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10773;"	d
SPI_PSEL_MISO_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10770;"	d
SPI_PSEL_MISO_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10769;"	d
SPI_PSEL_MISO_PSELMISO_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10115;"	d
SPI_PSEL_MISO_PSELMISO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10114;"	d
SPI_PSEL_MISO_PSELMISO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10113;"	d
SPI_PSEL_MOSI_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10748;"	d
SPI_PSEL_MOSI_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10749;"	d
SPI_PSEL_MOSI_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10747;"	d
SPI_PSEL_MOSI_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10746;"	d
SPI_PSEL_MOSI_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10757;"	d
SPI_PSEL_MOSI_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10756;"	d
SPI_PSEL_MOSI_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10753;"	d
SPI_PSEL_MOSI_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10752;"	d
SPI_PSEL_MOSI_PSELMOSI_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10107;"	d
SPI_PSEL_MOSI_PSELMOSI_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10106;"	d
SPI_PSEL_MOSI_PSELMOSI_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10105;"	d
SPI_PSEL_SCK_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10731;"	d
SPI_PSEL_SCK_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10732;"	d
SPI_PSEL_SCK_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10730;"	d
SPI_PSEL_SCK_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10729;"	d
SPI_PSEL_SCK_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10740;"	d
SPI_PSEL_SCK_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10739;"	d
SPI_PSEL_SCK_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10736;"	d
SPI_PSEL_SCK_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10735;"	d
SPI_PSEL_SCK_PSELSCK_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10099;"	d
SPI_PSEL_SCK_PSELSCK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10098;"	d
SPI_PSEL_SCK_PSELSCK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10097;"	d
SPI_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} SPI_PSEL_Type;$/;"	t	typeref:struct:__anon243
SPI_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} SPI_PSEL_Type;$/;"	t	typeref:struct:__anon390
SPI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5124;"	d
SPI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10781;"	d
SPI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10122;"	d
SPI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5123;"	d
SPI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10780;"	d
SPI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10121;"	d
SPI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5131;"	d
SPI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10788;"	d
SPI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10129;"	d
SPI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5130;"	d
SPI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	10787;"	d
SPI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10128;"	d
SPPR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon119
SPPR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon137
SPPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon156
SPPR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SPPR;                   \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon188
SPSEL	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon87::__anon88
SPSEL	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon98::__anon99
SPSEL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon110::__anon111
SPSEL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon128::__anon129
SPSEL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon147::__anon148
SPSEL	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon166::__anon167
SPSEL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon179::__anon180
SRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SRC;                               \/*!< Flash memory source address                                           *\/$/;"	m	struct:__anon423
SRC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SRC;                               \/*!< RAM source address                                                    *\/$/;"	m	struct:__anon424
SSPSR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register *\/$/;"	m	struct:__anon119
SSPSR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register *\/$/;"	m	struct:__anon137
SSPSR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register *\/$/;"	m	struct:__anon156
SSPSR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t SSPSR;                  \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register *\/$/;"	m	struct:__anon188
STACK_INIT_VAL	.\nRF\Source\ses_nRF_Startup.s	/^#define STACK_INIT_VAL __RAM_segment_end__$/;"	d
STALLSTAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  STALLSTAT;                         \/*!< Stall status for EasyDMA RAM accesses. The fields in this register$/;"	m	struct:__anon434
START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  START;                             \/*!< Description cluster[0]: Reserved for future use                       *\/$/;"	m	struct:__anon262
START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  START;                             \/*!< Description cluster[0]: Start address for region 0                    *\/$/;"	m	struct:__anon261
START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  START;                             \/*!< Description cluster[0]: Reserved for future use                       *\/$/;"	m	struct:__anon411
START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  START;                             \/*!< Description cluster[0]: Start address for region 0                    *\/$/;"	m	struct:__anon410
STATE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  STATE;                             \/*!< Current radio state.                                                  *\/$/;"	m	struct:__anon197
STATE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  STATE;                             \/*!< Current radio state                                                   *\/$/;"	m	struct:__anon273
STATE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  STATE;                             \/*!< Current radio state                                                   *\/$/;"	m	struct:__anon342
STATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  STATE;                             \/*!< Current radio state                                                   *\/$/;"	m	struct:__anon431
STATE_DATA_ERASE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_DATA_ERASE,                                                  \/**< State for erasing the data page when using update\/clear API without the need to use the swap page. *\/$/;"	e	enum:__anon508	file:
STATE_DATA_ERASE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_DATA_ERASE,                                                  \/**< State for erasing the data page when using update\/clear API without the need to use the swap page. *\/$/;"	e	enum:__anon526	file:
STATE_DATA_ERASE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_DATA_ERASE,                                                  \/**< State for erasing the data page when using update\/clear API without the need to use the swap page. *\/$/;"	e	enum:__anon544	file:
STATE_DATA_ERASE	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_DATA_ERASE,                                                  \/**< State for erasing the data page when using update\/clear API without the need to use the swap page. *\/$/;"	e	enum:__anon11	file:
STATE_DATA_ERASE_WITH_SWAP	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_DATA_ERASE_WITH_SWAP,                                        \/**< State for erasing the data page when using update\/clear API when use of swap page is required. *\/$/;"	e	enum:__anon508	file:
STATE_DATA_ERASE_WITH_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_DATA_ERASE_WITH_SWAP,                                        \/**< State for erasing the data page when using update\/clear API when use of swap page is required. *\/$/;"	e	enum:__anon526	file:
STATE_DATA_ERASE_WITH_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_DATA_ERASE_WITH_SWAP,                                        \/**< State for erasing the data page when using update\/clear API when use of swap page is required. *\/$/;"	e	enum:__anon544	file:
STATE_DATA_ERASE_WITH_SWAP	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_DATA_ERASE_WITH_SWAP,                                        \/**< State for erasing the data page when using update\/clear API when use of swap page is required. *\/$/;"	e	enum:__anon11	file:
STATE_ERASE_DATA_PAGE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_ERASE_DATA_PAGE,                                             \/**< State for erasing data page when using update\/clear API. *\/$/;"	e	enum:__anon509	file:
STATE_ERASE_DATA_PAGE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_ERASE_DATA_PAGE,                                             \/**< State for erasing data page when using update\/clear API. *\/$/;"	e	enum:__anon527	file:
STATE_ERASE_DATA_PAGE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_ERASE_DATA_PAGE,                                             \/**< State for erasing data page when using update\/clear API. *\/$/;"	e	enum:__anon545	file:
STATE_ERASE_DATA_PAGE	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_ERASE_DATA_PAGE,                                             \/**< State for erasing data page when using update\/clear API. *\/$/;"	e	enum:__anon12	file:
STATE_ERASE_SWAP	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_ERASE_SWAP,                                                  \/**< State for erasing the swap page when using the update\/clear API. *\/   $/;"	e	enum:__anon509	file:
STATE_ERASE_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_ERASE_SWAP,                                                  \/**< State for erasing the swap page when using the update\/clear API. *\/   $/;"	e	enum:__anon527	file:
STATE_ERASE_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_ERASE_SWAP,                                                  \/**< State for erasing the swap page when using the update\/clear API. *\/   $/;"	e	enum:__anon545	file:
STATE_ERASE_SWAP	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_ERASE_SWAP,                                                  \/**< State for erasing the swap page when using the update\/clear API. *\/   $/;"	e	enum:__anon12	file:
STATE_ERROR	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_ERROR                                                        \/**< State entered when command processing is terminated abnormally. *\/$/;"	e	enum:__anon508	file:
STATE_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_ERROR                                                        \/**< State entered when command processing is terminated abnormally. *\/$/;"	e	enum:__anon526	file:
STATE_ERROR	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_ERROR                                                        \/**< State entered when command processing is terminated abnormally. *\/$/;"	e	enum:__anon544	file:
STATE_ERROR	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_ERROR                                                        \/**< State entered when command processing is terminated abnormally. *\/$/;"	e	enum:__anon11	file:
STATE_IDLE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_IDLE,                                                        \/**< State for being idle (no command execution in progress). *\/$/;"	e	enum:__anon508	file:
STATE_IDLE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_IDLE,                                                        \/**< State for being idle (no command execution in progress). *\/$/;"	e	enum:__anon526	file:
STATE_IDLE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_IDLE,                                                        \/**< State for being idle (no command execution in progress). *\/$/;"	e	enum:__anon544	file:
STATE_IDLE	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_IDLE,                                                        \/**< State for being idle (no command execution in progress). *\/$/;"	e	enum:__anon11	file:
STATE_RESTORE_HEAD	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_RESTORE_HEAD,                                                \/**< State for restoring head (beginning) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon509	file:
STATE_RESTORE_HEAD	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_RESTORE_HEAD,                                                \/**< State for restoring head (beginning) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon527	file:
STATE_RESTORE_HEAD	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_RESTORE_HEAD,                                                \/**< State for restoring head (beginning) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon545	file:
STATE_RESTORE_HEAD	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_RESTORE_HEAD,                                                \/**< State for restoring head (beginning) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon12	file:
STATE_RESTORE_TAIL	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_RESTORE_TAIL,                                                \/**< State for restoring tail (end) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon509	file:
STATE_RESTORE_TAIL	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_RESTORE_TAIL,                                                \/**< State for restoring tail (end) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon527	file:
STATE_RESTORE_TAIL	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_RESTORE_TAIL,                                                \/**< State for restoring tail (end) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon545	file:
STATE_RESTORE_TAIL	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_RESTORE_TAIL,                                                \/**< State for restoring tail (end) of backed up data from swap to data page when using update\/clear API. *\/$/;"	e	enum:__anon12	file:
STATE_STORE	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_STORE,                                                       \/**< State for storing data when using store\/update API. *\/$/;"	e	enum:__anon508	file:
STATE_STORE	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_STORE,                                                       \/**< State for storing data when using store\/update API. *\/$/;"	e	enum:__anon526	file:
STATE_STORE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_STORE,                                                       \/**< State for storing data when using store\/update API. *\/$/;"	e	enum:__anon544	file:
STATE_STORE	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_STORE,                                                       \/**< State for storing data when using store\/update API. *\/$/;"	e	enum:__anon11	file:
STATE_WRITE_DATA_TO_SWAP	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    STATE_WRITE_DATA_TO_SWAP,                                          \/**< State for writing the data page into the swap page when using update\/clear API. *\/$/;"	e	enum:__anon509	file:
STATE_WRITE_DATA_TO_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    STATE_WRITE_DATA_TO_SWAP,                                          \/**< State for writing the data page into the swap page when using update\/clear API. *\/$/;"	e	enum:__anon527	file:
STATE_WRITE_DATA_TO_SWAP	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    STATE_WRITE_DATA_TO_SWAP,                                          \/**< State for writing the data page into the swap page when using update\/clear API. *\/$/;"	e	enum:__anon545	file:
STATE_WRITE_DATA_TO_SWAP	.\app\nRF51822_xxAC\pstorage.c	/^    STATE_WRITE_DATA_TO_SWAP,                                          \/**< State for writing the data page into the swap page when using update\/clear API. *\/$/;"	e	enum:__anon12	file:
STATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  STATUS;                            \/*!< Resolution status.                                                    *\/$/;"	m	struct:__anon209
STATUS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  STATUS;                            \/*!< Status from last transaction.                                         *\/$/;"	m	struct:__anon201
STATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  STATUS;                            \/*!< Resolution status                                                     *\/$/;"	m	struct:__anon291
STATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  STATUS;                            \/*!< Status                                                                *\/$/;"	m	struct:__anon284
STATUS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  STATUS;                            \/*!< Status from last transaction                                          *\/$/;"	m	struct:__anon277
STATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  STATUS;                            \/*!< Resolution status                                                     *\/$/;"	m	struct:__anon356
STATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  STATUS;                            \/*!< Status                                                                *\/$/;"	m	struct:__anon349
STATUS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  STATUS;                            \/*!< Status from last transaction                                          *\/$/;"	m	struct:__anon347
STATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  STATUS;                            \/*!< Resolution status                                                     *\/$/;"	m	struct:__anon449
STATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  STATUS;                            \/*!< Status                                                                *\/$/;"	m	struct:__anon442
STATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  STATUS;                            \/*!< Status register.                                                      *\/$/;"	m	struct:__anon466
STATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  STATUS;                            \/*!< Status from last transaction                                          *\/$/;"	m	struct:__anon435
STIR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register *\/$/;"	m	struct:__anon112
STIR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register *\/$/;"	m	struct:__anon130
STIR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0x200 ( \/W)  Software Triggered Interrupt Register *\/$/;"	m	struct:__anon150
STIR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register *\/$/;"	m	struct:__anon149
STIR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __OM  uint32_t STIR;                   \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register *\/$/;"	m	struct:__anon181
STRING_PRAGMA	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	77;"	d
STRLEN	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	96;"	d	file:
STRLEN	.\SEGGER_RTT.c	124;"	d	file:
SUBS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SUBS;                              \/*!< Description cluster[0]: Subregions of region 0                        *\/$/;"	m	struct:__anon262
SUBS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SUBS;                              \/*!< Description cluster[0]: Subregions of region 0                        *\/$/;"	m	struct:__anon411
SUBSTATRA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SUBSTATRA;                         \/*!< Description cluster[0]: Source of event\/interrupt in region$/;"	m	struct:__anon260
SUBSTATRA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SUBSTATRA;                         \/*!< Description cluster[0]: Source of event\/interrupt in region$/;"	m	struct:__anon409
SUBSTATWA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SUBSTATWA;                         \/*!< Description cluster[0]: Source of event\/interrupt in region$/;"	m	struct:__anon260
SUBSTATWA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SUBSTATWA;                         \/*!< Description cluster[0]: Source of event\/interrupt in region$/;"	m	struct:__anon409
SVC_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^SVC_Handler:$/;"	l
SVCall_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SVCall_IRQn                   =  -5,              \/*!<  11  System Service Call via SVC instruction                          *\/$/;"	e	enum:__anon191
SVCall_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SVCall_IRQn                   =  -5,              \/*!<  11  System Service Call via SVC instruction                          *\/$/;"	e	enum:__anon223
SVCall_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SVCall_IRQn                   =  -5,              \/*!<  11  System Service Call via SVC instruction                          *\/$/;"	e	enum:__anon307
SVCall_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SVCall_IRQn                   =  -5,              \/*!<  11  System Service Call via SVC instruction                          *\/$/;"	e	enum:__anon368
SWAP_SUB_STATE_MAX	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    SWAP_SUB_STATE_MAX                                                 \/**< Enumeration upper bound. *\/   $/;"	e	enum:__anon509	file:
SWAP_SUB_STATE_MAX	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    SWAP_SUB_STATE_MAX                                                 \/**< Enumeration upper bound. *\/   $/;"	e	enum:__anon527	file:
SWAP_SUB_STATE_MAX	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    SWAP_SUB_STATE_MAX                                                 \/**< Enumeration upper bound. *\/   $/;"	e	enum:__anon545	file:
SWAP_SUB_STATE_MAX	.\app\nRF51822_xxAC\pstorage.c	/^    SWAP_SUB_STATE_MAX                                                 \/**< Enumeration upper bound. *\/   $/;"	e	enum:__anon12	file:
SWI0_EGU0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI0_EGU0_IRQn                =  20,              \/*!<  20  SWI0_EGU0                                                        *\/$/;"	e	enum:__anon223
SWI0_EGU0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI0_EGU0_IRQn                =  20,              \/*!<  20  SWI0_EGU0                                                        *\/$/;"	e	enum:__anon307
SWI0_EGU0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI0_EGU0_IRQn                =  20,              \/*!<  20  SWI0_EGU0                                                        *\/$/;"	e	enum:__anon368
SWI0_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI0_IRQHandler$/;"	l
SWI0_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI0_IRQHandler$/;"	l
SWI0_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI0_IRQHandler$/;"	l
SWI0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	51;"	d
SWI0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	48;"	d
SWI0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	51;"	d
SWI0_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI0_IRQHandler:$/;"	l
SWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI0_IRQn                     =  20,              \/*!<  20  SWI0                                                             *\/$/;"	e	enum:__anon191
SWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	63;"	d
SWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	51;"	d
SWI0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	63;"	d
SWI1_EGU1_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI1_EGU1_IRQn                =  21,              \/*!<  21  SWI1_EGU1                                                        *\/$/;"	e	enum:__anon223
SWI1_EGU1_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI1_EGU1_IRQn                =  21,              \/*!<  21  SWI1_EGU1                                                        *\/$/;"	e	enum:__anon307
SWI1_EGU1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI1_EGU1_IRQn                =  21,              \/*!<  21  SWI1_EGU1                                                        *\/$/;"	e	enum:__anon368
SWI1_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI1_IRQHandler$/;"	l
SWI1_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI1_IRQHandler$/;"	l
SWI1_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI1_IRQHandler$/;"	l
SWI1_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	52;"	d
SWI1_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	49;"	d
SWI1_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	52;"	d
SWI1_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI1_IRQHandler:$/;"	l
SWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI1_IRQn                     =  21,              \/*!<  21  SWI1                                                             *\/$/;"	e	enum:__anon191
SWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	64;"	d
SWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	52;"	d
SWI1_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	64;"	d
SWI2_EGU2_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	49;"	d
SWI2_EGU2_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI2_EGU2_IRQn                =  22,              \/*!<  22  SWI2_EGU2                                                        *\/$/;"	e	enum:__anon223
SWI2_EGU2_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI2_EGU2_IRQn                =  22,              \/*!<  22  SWI2_EGU2                                                        *\/$/;"	e	enum:__anon368
SWI2_EGU2_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	58;"	d
SWI2_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI2_IRQHandler$/;"	l
SWI2_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI2_IRQHandler$/;"	l
SWI2_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI2_IRQHandler$/;"	l
SWI2_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	53;"	d
SWI2_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	53;"	d
SWI2_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI2_IRQHandler:$/;"	l
SWI2_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI2_IRQn                     =  22,              \/*!<  22  SWI2                                                             *\/$/;"	e	enum:__anon191
SWI2_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	65;"	d
SWI2_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	65;"	d
SWI2_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI2_IRQn                     =  22,              \/*!<  22  SWI2                                                             *\/$/;"	e	enum:__anon307
SWI3_EGU3_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	50;"	d
SWI3_EGU3_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI3_EGU3_IRQn                =  23,              \/*!<  23  SWI3_EGU3                                                        *\/$/;"	e	enum:__anon223
SWI3_EGU3_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI3_EGU3_IRQn                =  23,              \/*!<  23  SWI3_EGU3                                                        *\/$/;"	e	enum:__anon368
SWI3_EGU3_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	59;"	d
SWI3_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI3_IRQHandler$/;"	l
SWI3_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI3_IRQHandler$/;"	l
SWI3_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI3_IRQHandler$/;"	l
SWI3_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	54;"	d
SWI3_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	54;"	d
SWI3_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI3_IRQHandler:$/;"	l
SWI3_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI3_IRQn                     =  23,              \/*!<  23  SWI3                                                             *\/$/;"	e	enum:__anon191
SWI3_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	66;"	d
SWI3_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	66;"	d
SWI3_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI3_IRQn                     =  23,              \/*!<  23  SWI3                                                             *\/$/;"	e	enum:__anon307
SWI4_EGU4_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	51;"	d
SWI4_EGU4_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI4_EGU4_IRQn                =  24,              \/*!<  24  SWI4_EGU4                                                        *\/$/;"	e	enum:__anon223
SWI4_EGU4_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI4_EGU4_IRQn                =  24,              \/*!<  24  SWI4_EGU4                                                        *\/$/;"	e	enum:__anon368
SWI4_EGU4_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	60;"	d
SWI4_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI4_IRQHandler$/;"	l
SWI4_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI4_IRQHandler$/;"	l
SWI4_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI4_IRQHandler$/;"	l
SWI4_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	55;"	d
SWI4_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	55;"	d
SWI4_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI4_IRQHandler:$/;"	l
SWI4_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI4_IRQn                     =  24,              \/*!<  24  SWI4                                                             *\/$/;"	e	enum:__anon191
SWI4_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	67;"	d
SWI4_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	67;"	d
SWI4_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI4_IRQn                     =  24,              \/*!<  24  SWI4                                                             *\/$/;"	e	enum:__anon307
SWI5_EGU5_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	52;"	d
SWI5_EGU5_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SWI5_EGU5_IRQn                =  25,              \/*!<  25  SWI5_EGU5                                                        *\/$/;"	e	enum:__anon223
SWI5_EGU5_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SWI5_EGU5_IRQn                =  25,              \/*!<  25  SWI5_EGU5                                                        *\/$/;"	e	enum:__anon368
SWI5_EGU5_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	61;"	d
SWI5_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SWI5_IRQHandler$/;"	l
SWI5_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SWI5_IRQHandler$/;"	l
SWI5_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SWI5_IRQHandler$/;"	l
SWI5_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	56;"	d
SWI5_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	56;"	d
SWI5_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^SWI5_IRQHandler:$/;"	l
SWI5_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SWI5_IRQn                     =  25               \/*!<  25  SWI5                                                             *\/$/;"	e	enum:__anon191
SWI5_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	68;"	d
SWI5_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	68;"	d
SWI5_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SWI5_IRQn                     =  25,              \/*!<  25  SWI5                                                             *\/$/;"	e	enum:__anon307
SWIDTH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  SWIDTH;                            \/*!< Sample width.                                                         *\/$/;"	m	struct:__anon263
SWIDTH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  SWIDTH;                            \/*!< Sample width.                                                         *\/$/;"	m	struct:__anon412
SWI_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	636;"	d
SWI_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	636;"	d
SWI_CONFIG_DEBUG_COLOR	.\sdk_config.h	636;"	d
SWI_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	620;"	d
SWI_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	620;"	d
SWI_CONFIG_INFO_COLOR	.\sdk_config.h	620;"	d
SWI_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	592;"	d
SWI_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	592;"	d
SWI_CONFIG_LOG_ENABLED	.\sdk_config.h	592;"	d
SWI_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	604;"	d
SWI_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	604;"	d
SWI_CONFIG_LOG_LEVEL	.\sdk_config.h	604;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	45;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	45;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	45;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	45;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	45;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	50;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	54;"	d
SWI_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	56;"	d
SWI_DISABLE0	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	25;"	d
SWI_DISABLE0	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	24;"	d
SWI_DISABLE0	.\RTE\_nrf51822_xxab\RTE_Components.h	24;"	d
SWI_DISABLE0	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	25;"	d
SWI_DISABLE0	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	25;"	d
SWI_DISABLE0	.\RTE\_s312_hex\RTE_Components.h	25;"	d
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^void SWI_IRQHandler(void)$/;"	f
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	42;"	d	file:
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	45;"	d	file:
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^void SWI_IRQHandler(void)$/;"	f
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	42;"	d	file:
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	45;"	d	file:
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^void SWI_IRQHandler(void)$/;"	f
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	42;"	d	file:
SWI_IRQHandler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	45;"	d	file:
SWI_IRQ_PRI	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	23;"	d	file:
SWI_IRQ_PRI	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	23;"	d	file:
SWI_IRQ_PRI	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	23;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	41;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	44;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	41;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	44;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	41;"	d	file:
SWI_IRQn	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	44;"	d	file:
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	44;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	44;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	44;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	44;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	44;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	49;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	53;"	d
SWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	55;"	d
SYSTEMOFF	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  SYSTEMOFF;                         \/*!< System off register.                                                  *\/$/;"	m	struct:__anon194
SYSTEMOFF	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  SYSTEMOFF;                         \/*!< System OFF register                                                   *\/$/;"	m	struct:__anon271
SYSTEMOFF	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  SYSTEMOFF;                         \/*!< System OFF register                                                   *\/$/;"	m	struct:__anon340
SYSTEMOFF	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  SYSTEMOFF;                         \/*!< System OFF register                                                   *\/$/;"	m	struct:__anon429
SYSTEM_NRF51_H	.\nRF\CMSIS\Device\Include\system_nrf51.h	24;"	d
SYSTEM_NRF52810_H	.\nRF\CMSIS\Device\Include\system_nrf52810.h	24;"	d
SYSTEM_NRF52840_H	.\nRF\CMSIS\Device\Include\system_nrf52840.h	24;"	d
SYSTEM_NRF52_H	.\nRF\CMSIS\Device\Include\system_nrf52.h	24;"	d
SYSTICK_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	46;"	d
SYSTICK_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	50;"	d
SYSTICK_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	52;"	d
SYSTICK_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	45;"	d
SYSTICK_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	49;"	d
SYSTICK_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	51;"	d
Sint	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_cfft_instance_f32 Sint;      \/**< Internal CFFT structure. *\/$/;"	m	struct:__anon51
SizeOfBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^            unsigned SizeOfBuffer;  \/\/ Buffer size in bytes. Note that one byte is lost, as this implementation does not fill up the buffer in order to avoid the problem of being unable to distinguish between full and empty.$/;"	m	struct:__anon592
SizeOfBuffer	.\SEGGER_RTT.h	/^            unsigned SizeOfBuffer;  \/\/ Buffer size in bytes. Note that one byte is lost, as this implementation does not fill up the buffer in order to avoid the problem of being unable to distinguish between full and empty.$/;"	m	struct:__anon595
SizeOfBuffer	.\SEGGER_RTT.h	/^            unsigned SizeOfBuffer;  \/\/ Buffer size in bytes. Note that one byte is lost, as this implementation does not fill up the buffer in order to avoid the problem of being unable to distinguish between full and empty.$/;"	m	struct:__anon596
Stack_Align	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Align     EQU 3$/;"	d
Stack_Align	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Align     EQU __STARTUP_CONFIG_STACK_ALIGNEMENT$/;"	d
Stack_Mem	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Size      EQU 2048$/;"	d
Stack_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Size      EQU __STACK_SIZE$/;"	d
Stack_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^Stack_Size      EQU __STARTUP_CONFIG_STACK_SIZE$/;"	d
Stack_Size	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Stack_Size      EQU     2048$/;"	d
Stack_Size	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^Stack_Size      EQU     __STACK_SIZE$/;"	d
Stack_Size	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Stack_Size      EQU     2048$/;"	d
Stack_Size	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^Stack_Size      EQU     __STACK_SIZE$/;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_cm0.h	588;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	700;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_cm3.h	1375;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_cm4.h	1544;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_cm7.h	1752;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_sc000.h	712;"	d
SysTick	.\CMSIS_4\CMSIS\Include\core_sc300.h	1357;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_cm0.h	583;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	695;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1369;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1538;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1746;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_sc000.h	706;"	d
SysTick_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1351;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	527;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	551;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	714;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	775;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	977;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	562;"	d
SysTick_CALIB_NOREF_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	696;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	526;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	550;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	713;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	774;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	976;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	561;"	d
SysTick_CALIB_NOREF_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	695;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	530;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	554;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	717;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	778;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	980;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	565;"	d
SysTick_CALIB_SKEW_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	699;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	529;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	553;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	716;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	777;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	979;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	564;"	d
SysTick_CALIB_SKEW_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	698;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	533;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	557;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	720;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	781;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	983;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	568;"	d
SysTick_CALIB_TENMS_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	702;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	532;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	556;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	719;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	780;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	982;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	567;"	d
SysTick_CALIB_TENMS_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	701;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	509;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	533;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	696;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	757;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	959;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	544;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	678;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	508;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	532;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	695;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	756;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	958;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	543;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	677;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	506;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	530;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	693;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	754;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	956;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	541;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	675;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	505;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	529;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	692;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	753;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	955;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	540;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	674;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	515;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	539;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	702;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	763;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	965;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	550;"	d
SysTick_CTRL_ENABLE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	684;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	514;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	538;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	701;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	762;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	964;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	549;"	d
SysTick_CTRL_ENABLE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	683;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	512;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	536;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	699;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	760;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	962;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	547;"	d
SysTick_CTRL_TICKINT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	681;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	511;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	535;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	698;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	759;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	961;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	546;"	d
SysTick_CTRL_TICKINT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	680;"	d
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Config	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	.\nRF\Source\ses_nrf51_Vectors.s	/^SysTick_Handler:$/;"	l
SysTick_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  SysTick_IRQn                  =  -1,              \/*!<  15  System Tick Timer                                                *\/$/;"	e	enum:__anon191
SysTick_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SysTick_IRQn                  =  -1,              \/*!<  15  System Tick Timer                                                *\/$/;"	e	enum:__anon223
SysTick_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SysTick_IRQn                  =  -1,              \/*!<  15  System Tick Timer                                                *\/$/;"	e	enum:__anon307
SysTick_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SysTick_IRQn                  =  -1,              \/*!<  15  System Tick Timer                                                *\/$/;"	e	enum:__anon368
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	519;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	543;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	706;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	767;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	969;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	554;"	d
SysTick_LOAD_RELOAD_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	688;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	518;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	542;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	705;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	766;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	968;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	553;"	d
SysTick_LOAD_RELOAD_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	687;"	d
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon91
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon102
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon115
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon133
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon152
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon171
SysTick_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon184
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	523;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	547;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	710;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	771;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	973;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	558;"	d
SysTick_VAL_CURRENT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	692;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	522;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	546;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	709;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	770;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	972;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	557;"	d
SysTick_VAL_CURRENT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	691;"	d
SystemCoreClock	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^    __root uint32_t SystemCoreClock = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^    __root uint32_t SystemCoreClock = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;  $/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^    __root uint32_t SystemCoreClock = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;  $/;"	v
SystemCoreClock	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^    __root uint32_t SystemCoreClock = __SYSTEM_CLOCK;$/;"	v
SystemCoreClock	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^    uint32_t SystemCoreClock __attribute__((used)) = __SYSTEM_CLOCK;$/;"	v
SystemCoreClockUpdate	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemCoreClockUpdate	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemCoreClockUpdate	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemCoreClockUpdate	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^void SystemCoreClockUpdate(void)$/;"	f
SystemInit	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^SystemInit:$/;"	l
SystemInit	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^void SystemInit(void)$/;"	f
SystemInit	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^void SystemInit(void)$/;"	f
SystemInit	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^void SystemInit(void)$/;"	f
SystemInit	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^void SystemInit(void)$/;"	f
T	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon85::__anon86
T	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon96::__anon97
T	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon108::__anon109
T	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon126::__anon127
T	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon145::__anon146
T	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon164::__anon165
T	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon177::__anon178
T0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  T0;                                \/*!< Segment end T0.                                                       *\/$/;"	m	struct:__anon225
T0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  T0;                                \/*!< End point of 1st piece wise linear function                           *\/$/;"	m	struct:__anon287
T0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  T0;                                \/*!< Segment end T0                                                        *\/$/;"	m	struct:__anon309
T0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  T0;                                \/*!< End point of 1st piece wise linear function                           *\/$/;"	m	struct:__anon352
T0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  T0;                                \/*!< Segment end T0                                                        *\/$/;"	m	struct:__anon370
T0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  T0;                                \/*!< End point of 1st piece wise linear function                           *\/$/;"	m	struct:__anon445
T1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  T1;                                \/*!< Segment end T1.                                                       *\/$/;"	m	struct:__anon225
T1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  T1;                                \/*!< End point of 2nd piece wise linear function                           *\/$/;"	m	struct:__anon287
T1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  T1;                                \/*!< Segment end T1                                                        *\/$/;"	m	struct:__anon309
T1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  T1;                                \/*!< End point of 2nd piece wise linear function                           *\/$/;"	m	struct:__anon352
T1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  T1;                                \/*!< Segment end T1                                                        *\/$/;"	m	struct:__anon370
T1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  T1;                                \/*!< End point of 2nd piece wise linear function                           *\/$/;"	m	struct:__anon445
T2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  T2;                                \/*!< Segment end T2.                                                       *\/$/;"	m	struct:__anon225
T2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  T2;                                \/*!< End point of 3rd piece wise linear function                           *\/$/;"	m	struct:__anon287
T2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  T2;                                \/*!< Segment end T2                                                        *\/$/;"	m	struct:__anon309
T2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  T2;                                \/*!< End point of 3rd piece wise linear function                           *\/$/;"	m	struct:__anon352
T2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  T2;                                \/*!< Segment end T2                                                        *\/$/;"	m	struct:__anon370
T2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  T2;                                \/*!< End point of 3rd piece wise linear function                           *\/$/;"	m	struct:__anon445
T3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  T3;                                \/*!< Segment end T3.                                                       *\/$/;"	m	struct:__anon225
T3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  T3;                                \/*!< End point of 4th piece wise linear function                           *\/$/;"	m	struct:__anon287
T3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  T3;                                \/*!< Segment end T3                                                        *\/$/;"	m	struct:__anon309
T3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  T3;                                \/*!< End point of 4th piece wise linear function                           *\/$/;"	m	struct:__anon352
T3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  T3;                                \/*!< Segment end T3                                                        *\/$/;"	m	struct:__anon370
T3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  T3;                                \/*!< End point of 4th piece wise linear function                           *\/$/;"	m	struct:__anon445
T4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  T4;                                \/*!< Segment end T4.                                                       *\/$/;"	m	struct:__anon225
T4	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  T4;                                \/*!< End point of 5th piece wise linear function                           *\/$/;"	m	struct:__anon287
T4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  T4;                                \/*!< Segment end T4                                                        *\/$/;"	m	struct:__anon309
T4	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  T4;                                \/*!< End point of 5th piece wise linear function                           *\/$/;"	m	struct:__anon352
T4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  T4;                                \/*!< Segment end T4                                                        *\/$/;"	m	struct:__anon370
T4	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  T4;                                \/*!< End point of 5th piece wise linear function                           *\/$/;"	m	struct:__anon445
TABLE_SIZE	.\CMSIS_4\CMSIS\Include\arm_math.h	345;"	d
TABLE_SPACING_Q15	.\CMSIS_4\CMSIS\Include\arm_math.h	347;"	d
TABLE_SPACING_Q31	.\CMSIS_4\CMSIS\Include\arm_math.h	346;"	d
TAGHEADER0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  TAGHEADER0;                        \/*!< Default header for NFC Tag. Software can read these values to$/;"	m	struct:__anon226
TAGHEADER0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  TAGHEADER0;                        \/*!< Default header for NFC tag. Software can read these values to$/;"	m	struct:__anon371
TAGHEADER1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  TAGHEADER1;                        \/*!< Default header for NFC Tag. Software can read these values to$/;"	m	struct:__anon226
TAGHEADER1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  TAGHEADER1;                        \/*!< Default header for NFC tag. Software can read these values to$/;"	m	struct:__anon371
TAGHEADER2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  TAGHEADER2;                        \/*!< Default header for NFC Tag. Software can read these values to$/;"	m	struct:__anon226
TAGHEADER2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  TAGHEADER2;                        \/*!< Default header for NFC tag. Software can read these values to$/;"	m	struct:__anon371
TAGHEADER3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  TAGHEADER3;                        \/*!< Default header for NFC Tag. Software can read these values to$/;"	m	struct:__anon226
TAGHEADER3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  TAGHEADER3;                        \/*!< Default header for NFC tag. Software can read these values to$/;"	m	struct:__anon371
TASKS_ACQUIRE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_ACQUIRE;                     \/*!< Acquire SPI semaphore.                                                *\/$/;"	m	struct:__anon201
TASKS_ACQUIRE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_ACQUIRE;                     \/*!< Acquire SPI semaphore                                                 *\/$/;"	m	struct:__anon277
TASKS_ACQUIRE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_ACQUIRE;                     \/*!< Acquire SPI semaphore                                                 *\/$/;"	m	struct:__anon347
TASKS_ACQUIRE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_ACQUIRE;                     \/*!< Acquire SPI semaphore                                                 *\/$/;"	m	struct:__anon435
TASKS_ACTIVATE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_ACTIVATE;                    \/*!< Activate NFC peripheral for incoming and outgoing frames, change$/;"	m	struct:__anon282
TASKS_ACTIVATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_ACTIVATE;                    \/*!< Activate NFCT peripheral for incoming and outgoing frames, change$/;"	m	struct:__anon440
TASKS_ACTIVATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_ACTIVATE;                    \/*!< Activate QSPI interface                                               *\/$/;"	m	struct:__anon466
TASKS_BCSTART	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_BCSTART;                     \/*!< Start the bit counter.                                                *\/$/;"	m	struct:__anon197
TASKS_BCSTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_BCSTART;                     \/*!< Start the bit counter                                                 *\/$/;"	m	struct:__anon273
TASKS_BCSTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_BCSTART;                     \/*!< Start the bit counter                                                 *\/$/;"	m	struct:__anon342
TASKS_BCSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_BCSTART;                     \/*!< Start the bit counter                                                 *\/$/;"	m	struct:__anon431
TASKS_BCSTOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_BCSTOP;                      \/*!< Stop the bit counter.                                                 *\/$/;"	m	struct:__anon197
TASKS_BCSTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_BCSTOP;                      \/*!< Stop the bit counter                                                  *\/$/;"	m	struct:__anon273
TASKS_BCSTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_BCSTOP;                      \/*!< Stop the bit counter                                                  *\/$/;"	m	struct:__anon342
TASKS_BCSTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_BCSTOP;                      \/*!< Stop the bit counter                                                  *\/$/;"	m	struct:__anon431
TASKS_CAL	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CAL;                         \/*!< Start calibration of LFCLK RC oscillator.                             *\/$/;"	m	struct:__anon195
TASKS_CAL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CAL;                         \/*!< Start calibration of LFRC oscillator                                  *\/$/;"	m	struct:__anon272
TASKS_CAL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CAL;                         \/*!< Start calibration of LFRC oscillator                                  *\/$/;"	m	struct:__anon341
TASKS_CAL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CAL;                         \/*!< Start calibration of LFRC or LFULP oscillator                         *\/$/;"	m	struct:__anon430
TASKS_CALIBRATEOFFSET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CALIBRATEOFFSET;             \/*!< Starts offset auto-calibration                                        *\/$/;"	m	struct:__anon284
TASKS_CALIBRATEOFFSET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CALIBRATEOFFSET;             \/*!< Starts offset auto-calibration                                        *\/$/;"	m	struct:__anon349
TASKS_CALIBRATEOFFSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CALIBRATEOFFSET;             \/*!< Starts offset auto-calibration                                        *\/$/;"	m	struct:__anon442
TASKS_CAPTURE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CAPTURE[4];                  \/*!< Capture Timer value to CC[n] registers.                               *\/$/;"	m	struct:__anon204
TASKS_CAPTURE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CAPTURE[6];                  \/*!< Description collection[0]: Capture Timer value to CC[0] register      *\/$/;"	m	struct:__anon285
TASKS_CAPTURE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CAPTURE[6];                  \/*!< Description collection[0]: Capture Timer value to CC[0] register      *\/$/;"	m	struct:__anon350
TASKS_CAPTURE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CAPTURE[6];                  \/*!< Description collection[0]: Capture Timer value to CC[0] register      *\/$/;"	m	struct:__anon443
TASKS_CCASTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CCASTART;                    \/*!< Start the Clear Channel Assessment used in IEEE 802.15.4 mode         *\/$/;"	m	struct:__anon431
TASKS_CCASTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CCASTOP;                     \/*!< Stop the Clear Channel Assessment                                     *\/$/;"	m	struct:__anon431
TASKS_CHG	.\nRF\CMSIS\Device\Include\nrf51.h	/^  PPI_TASKS_CHG_Type TASKS_CHG[4];                  \/*!< Channel group tasks.                                                  *\/$/;"	m	struct:__anon217
TASKS_CHG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  PPI_TASKS_CHG_Type TASKS_CHG[6];                  \/*!< Channel group tasks                                                   *\/$/;"	m	struct:__anon302
TASKS_CHG	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  PPI_TASKS_CHG_Type TASKS_CHG[6];                  \/*!< Channel group tasks                                                   *\/$/;"	m	struct:__anon366
TASKS_CHG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  PPI_TASKS_CHG_Type TASKS_CHG[6];                  \/*!< Channel group tasks                                                   *\/$/;"	m	struct:__anon461
TASKS_CHG0DIS	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	134;"	d
TASKS_CHG0DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	579;"	d
TASKS_CHG0DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	148;"	d
TASKS_CHG0DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	194;"	d
TASKS_CHG0EN	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	133;"	d
TASKS_CHG0EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	578;"	d
TASKS_CHG0EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	147;"	d
TASKS_CHG0EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	193;"	d
TASKS_CHG1DIS	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	136;"	d
TASKS_CHG1DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	581;"	d
TASKS_CHG1DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	150;"	d
TASKS_CHG1DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	196;"	d
TASKS_CHG1EN	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	135;"	d
TASKS_CHG1EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	580;"	d
TASKS_CHG1EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	149;"	d
TASKS_CHG1EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	195;"	d
TASKS_CHG2DIS	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	138;"	d
TASKS_CHG2DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	583;"	d
TASKS_CHG2DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	152;"	d
TASKS_CHG2DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	198;"	d
TASKS_CHG2EN	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	137;"	d
TASKS_CHG2EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	582;"	d
TASKS_CHG2EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	151;"	d
TASKS_CHG2EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	197;"	d
TASKS_CHG3DIS	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	140;"	d
TASKS_CHG3DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	585;"	d
TASKS_CHG3DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	154;"	d
TASKS_CHG3DIS	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	200;"	d
TASKS_CHG3EN	.\nRF\CMSIS\Device\Include\nrf51_deprecated.h	139;"	d
TASKS_CHG3EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	584;"	d
TASKS_CHG3EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	153;"	d
TASKS_CHG3EN	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	199;"	d
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear RTC Counter.                                                    *\/$/;"	m	struct:__anon205
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear timer.                                                          *\/$/;"	m	struct:__anon204
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear RTC COUNTER                                                     *\/$/;"	m	struct:__anon286
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear time                                                            *\/$/;"	m	struct:__anon285
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear RTC COUNTER                                                     *\/$/;"	m	struct:__anon351
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear time                                                            *\/$/;"	m	struct:__anon350
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear RTC COUNTER                                                     *\/$/;"	m	struct:__anon444
TASKS_CLEAR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CLEAR;                       \/*!< Clear time                                                            *\/$/;"	m	struct:__anon443
TASKS_CLR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CLR[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon283
TASKS_CLR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CLR[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon348
TASKS_CLR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CLR[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon441
TASKS_CONSTLAT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CONSTLAT;                    \/*!< Enable constant latency mode.                                         *\/$/;"	m	struct:__anon194
TASKS_CONSTLAT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CONSTLAT;                    \/*!< Enable constant latency mode                                          *\/$/;"	m	struct:__anon271
TASKS_CONSTLAT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CONSTLAT;                    \/*!< Enable constant latency mode                                          *\/$/;"	m	struct:__anon340
TASKS_CONSTLAT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CONSTLAT;                    \/*!< Enable constant latency mode                                          *\/$/;"	m	struct:__anon429
TASKS_COUNT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_COUNT;                       \/*!< Increment Timer (In counter mode).                                    *\/$/;"	m	struct:__anon204
TASKS_COUNT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_COUNT;                       \/*!< Increment Timer (Counter mode only)                                   *\/$/;"	m	struct:__anon285
TASKS_COUNT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_COUNT;                       \/*!< Increment Timer (Counter mode only)                                   *\/$/;"	m	struct:__anon350
TASKS_COUNT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_COUNT;                       \/*!< Increment Timer (Counter mode only)                                   *\/$/;"	m	struct:__anon443
TASKS_CRYPT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CRYPT;                       \/*!< Start encrypt\/decrypt. This operation will stop by itself when$/;"	m	struct:__anon210
TASKS_CRYPT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CRYPT;                       \/*!< Start encryption\/decryption. This operation will stop by itself$/;"	m	struct:__anon290
TASKS_CRYPT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CRYPT;                       \/*!< Start encryption\/decryption. This operation will stop by itself$/;"	m	struct:__anon355
TASKS_CRYPT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CRYPT;                       \/*!< Start encryption\/decryption. This operation will stop by itself$/;"	m	struct:__anon448
TASKS_CTSTART	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CTSTART;                     \/*!< Start calibration timer.                                              *\/$/;"	m	struct:__anon195
TASKS_CTSTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CTSTART;                     \/*!< Start calibration timer                                               *\/$/;"	m	struct:__anon272
TASKS_CTSTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CTSTART;                     \/*!< Start calibration timer                                               *\/$/;"	m	struct:__anon341
TASKS_CTSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CTSTART;                     \/*!< Start calibration timer                                               *\/$/;"	m	struct:__anon430
TASKS_CTSTOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_CTSTOP;                      \/*!< Stop calibration timer.                                               *\/$/;"	m	struct:__anon195
TASKS_CTSTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_CTSTOP;                      \/*!< Stop calibration timer                                                *\/$/;"	m	struct:__anon272
TASKS_CTSTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_CTSTOP;                      \/*!< Stop calibration timer                                                *\/$/;"	m	struct:__anon341
TASKS_CTSTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_CTSTOP;                      \/*!< Stop calibration timer                                                *\/$/;"	m	struct:__anon430
TASKS_DEACTIVATE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_DEACTIVATE;                  \/*!< Deactivate QSPI interface                                             *\/$/;"	m	struct:__anon466
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable radio.                                                        *\/$/;"	m	struct:__anon197
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable NFC peripheral                                                *\/$/;"	m	struct:__anon282
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable RADIO                                                         *\/$/;"	m	struct:__anon273
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable RADIO                                                         *\/$/;"	m	struct:__anon342
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable NFCT peripheral                                               *\/$/;"	m	struct:__anon440
TASKS_DISABLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_DISABLE;                     \/*!< Disable RADIO                                                         *\/$/;"	m	struct:__anon431
TASKS_DPDMDRIVE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_DPDMDRIVE;                   \/*!< Forces D+ and D-lines to the state defined in the DPDMVALUE$/;"	m	struct:__anon465
TASKS_DPDMNODRIVE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_DPDMNODRIVE;                 \/*!< Stops forcing D+ and D- lines to any state (USB engine takes$/;"	m	struct:__anon465
TASKS_EDSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_EDSTART;                     \/*!< Start the Energy Detect measurement used in IEEE 802.15.4 mode        *\/$/;"	m	struct:__anon431
TASKS_EDSTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_EDSTOP;                      \/*!< Stop the Energy Detect measurement                                    *\/$/;"	m	struct:__anon431
TASKS_ENABLERXDATA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_ENABLERXDATA;                \/*!< Initializes the EasyDMA for receive.                                  *\/$/;"	m	struct:__anon282
TASKS_ENABLERXDATA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_ENABLERXDATA;                \/*!< Initializes the EasyDMA for receive.                                  *\/$/;"	m	struct:__anon440
TASKS_EP0RCVOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_EP0RCVOUT;                   \/*!< Allows OUT data stage on control endpoint 0                           *\/$/;"	m	struct:__anon465
TASKS_EP0STALL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_EP0STALL;                    \/*!< STALLs data and status stage on control endpoint 0                    *\/$/;"	m	struct:__anon465
TASKS_EP0STATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_EP0STATUS;                   \/*!< Allows status stage on control endpoint 0                             *\/$/;"	m	struct:__anon465
TASKS_ERASESTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_ERASESTART;                  \/*!< Start external flash memory erase operation                           *\/$/;"	m	struct:__anon466
TASKS_FLUSHRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_FLUSHRX;                     \/*!< Flush RX FIFO into RX buffer                                          *\/$/;"	m	struct:__anon274
TASKS_FLUSHRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_FLUSHRX;                     \/*!< Flush RX FIFO into RX buffer                                          *\/$/;"	m	struct:__anon343
TASKS_FLUSHRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_FLUSHRX;                     \/*!< Flush RX FIFO into RX buffer                                          *\/$/;"	m	struct:__anon432
TASKS_GOIDLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_GOIDLE;                      \/*!< Force state machine to IDLE state                                     *\/$/;"	m	struct:__anon282
TASKS_GOIDLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_GOIDLE;                      \/*!< Force state machine to IDLE state                                     *\/$/;"	m	struct:__anon440
TASKS_GOSLEEP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_GOSLEEP;                     \/*!< Force state machine to SLEEP_A state                                  *\/$/;"	m	struct:__anon282
TASKS_GOSLEEP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_GOSLEEP;                     \/*!< Force state machine to SLEEP_A state                                  *\/$/;"	m	struct:__anon440
TASKS_HFCLKSTART	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_HFCLKSTART;                  \/*!< Start HFCLK clock source.                                             *\/$/;"	m	struct:__anon195
TASKS_HFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_HFCLKSTART;                  \/*!< Start HFCLK crystal oscillator                                        *\/$/;"	m	struct:__anon272
TASKS_HFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_HFCLKSTART;                  \/*!< Start HFCLK crystal oscillator                                        *\/$/;"	m	struct:__anon341
TASKS_HFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_HFCLKSTART;                  \/*!< Start HFCLK crystal oscillator                                        *\/$/;"	m	struct:__anon430
TASKS_HFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_HFCLKSTOP;                   \/*!< Stop HFCLK clock source.                                              *\/$/;"	m	struct:__anon195
TASKS_HFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_HFCLKSTOP;                   \/*!< Stop HFCLK crystal oscillator                                         *\/$/;"	m	struct:__anon272
TASKS_HFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_HFCLKSTOP;                   \/*!< Stop HFCLK crystal oscillator                                         *\/$/;"	m	struct:__anon341
TASKS_HFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_HFCLKSTOP;                   \/*!< Stop HFCLK crystal oscillator                                         *\/$/;"	m	struct:__anon430
TASKS_KSGEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_KSGEN;                       \/*!< Start generation of key-stream. This operation will stop by$/;"	m	struct:__anon210
TASKS_KSGEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_KSGEN;                       \/*!< Start generation of key-stream. This operation will stop by$/;"	m	struct:__anon290
TASKS_KSGEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_KSGEN;                       \/*!< Start generation of key-stream. This operation will stop by$/;"	m	struct:__anon355
TASKS_KSGEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_KSGEN;                       \/*!< Start generation of key-stream. This operation will stop by$/;"	m	struct:__anon448
TASKS_LFCLKSTART	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_LFCLKSTART;                  \/*!< Start LFCLK clock source.                                             *\/$/;"	m	struct:__anon195
TASKS_LFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_LFCLKSTART;                  \/*!< Start LFCLK source                                                    *\/$/;"	m	struct:__anon272
TASKS_LFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_LFCLKSTART;                  \/*!< Start LFCLK source                                                    *\/$/;"	m	struct:__anon341
TASKS_LFCLKSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_LFCLKSTART;                  \/*!< Start LFCLK source                                                    *\/$/;"	m	struct:__anon430
TASKS_LFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_LFCLKSTOP;                   \/*!< Stop LFCLK clock source.                                              *\/$/;"	m	struct:__anon195
TASKS_LFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_LFCLKSTOP;                   \/*!< Stop LFCLK source                                                     *\/$/;"	m	struct:__anon272
TASKS_LFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_LFCLKSTOP;                   \/*!< Stop LFCLK source                                                     *\/$/;"	m	struct:__anon341
TASKS_LFCLKSTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_LFCLKSTOP;                   \/*!< Stop LFCLK source                                                     *\/$/;"	m	struct:__anon430
TASKS_LOWPWR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_LOWPWR;                      \/*!< Enable low power mode (variable latency).                             *\/$/;"	m	struct:__anon194
TASKS_LOWPWR	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_LOWPWR;                      \/*!< Enable low power mode (variable latency)                              *\/$/;"	m	struct:__anon271
TASKS_LOWPWR	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_LOWPWR;                      \/*!< Enable low power mode (variable latency)                              *\/$/;"	m	struct:__anon340
TASKS_LOWPWR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_LOWPWR;                      \/*!< Enable low power mode (variable latency)                              *\/$/;"	m	struct:__anon429
TASKS_NEXTSTEP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_NEXTSTEP;                    \/*!< Steps by one value in the current sequence on all enabled channels$/;"	m	struct:__anon298
TASKS_NEXTSTEP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_NEXTSTEP;                    \/*!< Steps by one value in the current sequence on all enabled channels$/;"	m	struct:__anon362
TASKS_NEXTSTEP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_NEXTSTEP;                    \/*!< Steps by one value in the current sequence on all enabled channels$/;"	m	struct:__anon456
TASKS_OUT	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_OUT[4];                      \/*!< Tasks asssociated with GPIOTE channels.                               *\/$/;"	m	struct:__anon202
TASKS_OUT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_OUT[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon283
TASKS_OUT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_OUT[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon348
TASKS_OUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_OUT[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon441
TASKS_PREPARERX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_PREPARERX;                   \/*!< Prepare the TWI slave to respond to a write command                   *\/$/;"	m	struct:__anon279
TASKS_PREPARERX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_PREPARERX;                   \/*!< Prepare the TWI slave to respond to a write command                   *\/$/;"	m	struct:__anon345
TASKS_PREPARERX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_PREPARERX;                   \/*!< Prepare the TWI slave to respond to a write command                   *\/$/;"	m	struct:__anon437
TASKS_PREPARETX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_PREPARETX;                   \/*!< Prepare the TWI slave to respond to a read command                    *\/$/;"	m	struct:__anon279
TASKS_PREPARETX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_PREPARETX;                   \/*!< Prepare the TWI slave to respond to a read command                    *\/$/;"	m	struct:__anon345
TASKS_PREPARETX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_PREPARETX;                   \/*!< Prepare the TWI slave to respond to a read command                    *\/$/;"	m	struct:__anon437
TASKS_RATEOVERRIDE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RATEOVERRIDE;                \/*!< Override DATARATE setting in MODE register with the contents$/;"	m	struct:__anon355
TASKS_RATEOVERRIDE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RATEOVERRIDE;                \/*!< Override DATARATE setting in MODE register with the contents$/;"	m	struct:__anon448
TASKS_RDCLRACC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RDCLRACC;                    \/*!< Read and clear ACC                                                    *\/$/;"	m	struct:__anon293
TASKS_RDCLRACC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RDCLRACC;                    \/*!< Read and clear ACC                                                    *\/$/;"	m	struct:__anon358
TASKS_RDCLRACC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RDCLRACC;                    \/*!< Read and clear ACC                                                    *\/$/;"	m	struct:__anon451
TASKS_RDCLRDBL	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RDCLRDBL;                    \/*!< Read and clear ACCDBL                                                 *\/$/;"	m	struct:__anon293
TASKS_RDCLRDBL	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RDCLRDBL;                    \/*!< Read and clear ACCDBL                                                 *\/$/;"	m	struct:__anon358
TASKS_RDCLRDBL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RDCLRDBL;                    \/*!< Read and clear ACCDBL                                                 *\/$/;"	m	struct:__anon451
TASKS_READCLRACC	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_READCLRACC;                  \/*!< Transfers the content from ACC registers to ACCREAD registers,$/;"	m	struct:__anon212
TASKS_READCLRACC	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_READCLRACC;                  \/*!< Read and clear ACC and ACCDBL                                         *\/$/;"	m	struct:__anon293
TASKS_READCLRACC	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_READCLRACC;                  \/*!< Read and clear ACC and ACCDBL                                         *\/$/;"	m	struct:__anon358
TASKS_READCLRACC	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_READCLRACC;                  \/*!< Read and clear ACC and ACCDBL                                         *\/$/;"	m	struct:__anon451
TASKS_READSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_READSTART;                   \/*!< Start transfer from external flash memory to internal RAM             *\/$/;"	m	struct:__anon466
TASKS_RELEASE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_RELEASE;                     \/*!< Release SPI semaphore.                                                *\/$/;"	m	struct:__anon201
TASKS_RELEASE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RELEASE;                     \/*!< Release SPI semaphore, enabling the SPI slave to acquire it           *\/$/;"	m	struct:__anon277
TASKS_RELEASE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RELEASE;                     \/*!< Release SPI semaphore, enabling the SPI slave to acquire it           *\/$/;"	m	struct:__anon347
TASKS_RELEASE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RELEASE;                     \/*!< Release SPI semaphore, enabling the SPI slave to acquire it           *\/$/;"	m	struct:__anon435
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume 2-Wire transaction.                                            *\/$/;"	m	struct:__anon200
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume SPI transaction                                                *\/$/;"	m	struct:__anon276
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon278
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon279
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon281
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume SPI transaction                                                *\/$/;"	m	struct:__anon346
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon344
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon345
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume SPI transaction                                                *\/$/;"	m	struct:__anon434
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon436
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon437
TASKS_RESUME	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RESUME;                      \/*!< Resume TWI transaction                                                *\/$/;"	m	struct:__anon439
TASKS_RSSISTART	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_RSSISTART;                   \/*!< Start the RSSI and take one sample of the receive signal strength.    *\/$/;"	m	struct:__anon197
TASKS_RSSISTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RSSISTART;                   \/*!< Start the RSSI and take one single sample of the receive signal$/;"	m	struct:__anon273
TASKS_RSSISTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RSSISTART;                   \/*!< Start the RSSI and take one single sample of the receive signal$/;"	m	struct:__anon342
TASKS_RSSISTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RSSISTART;                   \/*!< Start the RSSI and take one single sample of the receive signal$/;"	m	struct:__anon431
TASKS_RSSISTOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_RSSISTOP;                    \/*!< Stop the RSSI measurement.                                            *\/$/;"	m	struct:__anon197
TASKS_RSSISTOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RSSISTOP;                    \/*!< Stop the RSSI measurement                                             *\/$/;"	m	struct:__anon273
TASKS_RSSISTOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RSSISTOP;                    \/*!< Stop the RSSI measurement                                             *\/$/;"	m	struct:__anon342
TASKS_RSSISTOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RSSISTOP;                    \/*!< Stop the RSSI measurement                                             *\/$/;"	m	struct:__anon431
TASKS_RXEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_RXEN;                        \/*!< Enable radio in RX mode.                                              *\/$/;"	m	struct:__anon197
TASKS_RXEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_RXEN;                        \/*!< Enable RADIO in RX mode                                               *\/$/;"	m	struct:__anon273
TASKS_RXEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_RXEN;                        \/*!< Enable RADIO in RX mode                                               *\/$/;"	m	struct:__anon342
TASKS_RXEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_RXEN;                        \/*!< Enable RADIO in RX mode                                               *\/$/;"	m	struct:__anon431
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value.                                              *\/$/;"	m	struct:__anon213
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value                                               *\/$/;"	m	struct:__anon294
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value                                               *\/$/;"	m	struct:__anon295
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Take one ADC sample, if scan is enabled all channels are sampled      *\/$/;"	m	struct:__anon284
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value                                               *\/$/;"	m	struct:__anon359
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Take one ADC sample, if scan is enabled all channels are sampled      *\/$/;"	m	struct:__anon349
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value                                               *\/$/;"	m	struct:__anon452
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Sample comparator value                                               *\/$/;"	m	struct:__anon453
TASKS_SAMPLE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SAMPLE;                      \/*!< Take one ADC sample, if scan is enabled all channels are sampled      *\/$/;"	m	struct:__anon442
TASKS_SENSE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SENSE;                       \/*!< Enable NFC sense field mode, change state to sense mode               *\/$/;"	m	struct:__anon282
TASKS_SENSE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SENSE;                       \/*!< Enable NFC sense field mode, change state to sense mode               *\/$/;"	m	struct:__anon440
TASKS_SEQSTART	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SEQSTART[2];                 \/*!< Description collection[0]: Loads the first PWM value on all$/;"	m	struct:__anon298
TASKS_SEQSTART	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SEQSTART[2];                 \/*!< Description collection[0]: Loads the first PWM value on all$/;"	m	struct:__anon362
TASKS_SEQSTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SEQSTART[2];                 \/*!< Description collection[0]: Loads the first PWM value on all$/;"	m	struct:__anon456
TASKS_SET	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SET[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon283
TASKS_SET	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SET[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon348
TASKS_SET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SET[8];                      \/*!< Description collection[0]: Task for writing to pin specified$/;"	m	struct:__anon441
TASKS_SHUTDOWN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_SHUTDOWN;                    \/*!< Shutdown timer.                                                       *\/$/;"	m	struct:__anon204
TASKS_SHUTDOWN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SHUTDOWN;                    \/*!< Deprecated register - Shut down timer                                 *\/$/;"	m	struct:__anon285
TASKS_SHUTDOWN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SHUTDOWN;                    \/*!< Deprecated register - Shut down timer                                 *\/$/;"	m	struct:__anon350
TASKS_SHUTDOWN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SHUTDOWN;                    \/*!< Deprecated register - Shut down timer                                 *\/$/;"	m	struct:__anon443
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RTC Counter.                                                    *\/$/;"	m	struct:__anon205
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start Timer.                                                          *\/$/;"	m	struct:__anon204
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start an ADC conversion.                                              *\/$/;"	m	struct:__anon203
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start radio.                                                          *\/$/;"	m	struct:__anon197
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start resolving addresses based on IRKs specified in the IRK$/;"	m	struct:__anon209
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start temperature measurement.                                        *\/$/;"	m	struct:__anon206
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the comparator.                                                 *\/$/;"	m	struct:__anon213
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the quadrature decoder.                                         *\/$/;"	m	struct:__anon212
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the random number generator.                                    *\/$/;"	m	struct:__anon207
TASKS_START	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the watchdog.                                                   *\/$/;"	m	struct:__anon211
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RADIO                                                           *\/$/;"	m	struct:__anon273
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RTC COUNTER                                                     *\/$/;"	m	struct:__anon286
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start SPI transaction                                                 *\/$/;"	m	struct:__anon276
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start Timer                                                           *\/$/;"	m	struct:__anon285
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start comparator                                                      *\/$/;"	m	struct:__anon294
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start comparator                                                      *\/$/;"	m	struct:__anon295
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start resolving addresses based on IRKs specified in the IRK$/;"	m	struct:__anon291
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start temperature measurement                                         *\/$/;"	m	struct:__anon287
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the ADC and prepare the result buffer in RAM                    *\/$/;"	m	struct:__anon284
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the watchdog                                                    *\/$/;"	m	struct:__anon292
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Starts continuous I2S transfer. Also starts MCK generator when$/;"	m	struct:__anon304
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Starts continuous PDM transfer                                        *\/$/;"	m	struct:__anon299
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the quadrature decoder                                  *\/$/;"	m	struct:__anon293
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the random number generator                             *\/$/;"	m	struct:__anon288
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RADIO                                                           *\/$/;"	m	struct:__anon342
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RTC COUNTER                                                     *\/$/;"	m	struct:__anon351
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start SPI transaction                                                 *\/$/;"	m	struct:__anon346
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start Timer                                                           *\/$/;"	m	struct:__anon350
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start comparator                                                      *\/$/;"	m	struct:__anon359
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start resolving addresses based on IRKs specified in the IRK$/;"	m	struct:__anon356
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start temperature measurement                                         *\/$/;"	m	struct:__anon352
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the ADC and prepare the result buffer in RAM                    *\/$/;"	m	struct:__anon349
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the watchdog                                                    *\/$/;"	m	struct:__anon357
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Starts continuous PDM transfer                                        *\/$/;"	m	struct:__anon363
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the quadrature decoder                                  *\/$/;"	m	struct:__anon358
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the random number generator                             *\/$/;"	m	struct:__anon353
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RADIO                                                           *\/$/;"	m	struct:__anon431
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start RTC COUNTER                                                     *\/$/;"	m	struct:__anon444
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start SPI transaction                                                 *\/$/;"	m	struct:__anon434
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start Timer                                                           *\/$/;"	m	struct:__anon443
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start comparator                                                      *\/$/;"	m	struct:__anon452
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start comparator                                                      *\/$/;"	m	struct:__anon453
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start resolving addresses based on IRKs specified in the IRK$/;"	m	struct:__anon449
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start temperature measurement                                         *\/$/;"	m	struct:__anon445
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the ADC and prepare the result buffer in RAM                    *\/$/;"	m	struct:__anon442
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Start the watchdog                                                    *\/$/;"	m	struct:__anon450
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Starts continuous I2S transfer. Also starts MCK generator when$/;"	m	struct:__anon463
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Starts continuous PDM transfer                                        *\/$/;"	m	struct:__anon457
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the quadrature decoder                                  *\/$/;"	m	struct:__anon451
TASKS_START	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_START;                       \/*!< Task starting the random number generator                             *\/$/;"	m	struct:__anon446
TASKS_STARTECB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STARTECB;                    \/*!< Start ECB block encrypt. If a crypto operation is running, this$/;"	m	struct:__anon208
TASKS_STARTECB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTECB;                    \/*!< Start ECB block encrypt                                               *\/$/;"	m	struct:__anon289
TASKS_STARTECB	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STARTECB;                    \/*!< Start ECB block encrypt                                               *\/$/;"	m	struct:__anon354
TASKS_STARTECB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTECB;                    \/*!< Start ECB block encrypt                                               *\/$/;"	m	struct:__anon447
TASKS_STARTEPIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTEPIN[8];                \/*!< Description collection[0]: Captures the EPIN[0].PTR, EPIN[0].MAXCNT$/;"	m	struct:__anon465
TASKS_STARTEPOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTEPOUT[8];               \/*!< Description collection[0]: Captures the EPOUT[0].PTR, EPOUT[0].MAXCNT$/;"	m	struct:__anon465
TASKS_STARTISOIN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTISOIN;                  \/*!< Captures the ISOIN.PTR, ISOIN.MAXCNT and ISOIN.CONFIG registers$/;"	m	struct:__anon465
TASKS_STARTISOOUT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTISOOUT;                 \/*!< Captures the ISOOUT.PTR, ISOOUT.MAXCNT and ISOOUT.CONFIG registers$/;"	m	struct:__anon465
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start 2-Wire master receive sequence.                                 *\/$/;"	m	struct:__anon200
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver.                                                  *\/$/;"	m	struct:__anon198
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start TWI receive sequence                                            *\/$/;"	m	struct:__anon278
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start TWI receive sequence                                            *\/$/;"	m	struct:__anon281
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver                                                   *\/$/;"	m	struct:__anon274
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver                                                   *\/$/;"	m	struct:__anon275
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start TWI receive sequence                                            *\/$/;"	m	struct:__anon344
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver                                                   *\/$/;"	m	struct:__anon343
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start TWI receive sequence                                            *\/$/;"	m	struct:__anon436
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start TWI receive sequence                                            *\/$/;"	m	struct:__anon439
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver                                                   *\/$/;"	m	struct:__anon432
TASKS_STARTRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTRX;                     \/*!< Start UART receiver                                                   *\/$/;"	m	struct:__anon433
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start 2-Wire master transmit sequence.                                *\/$/;"	m	struct:__anon200
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter.                                               *\/$/;"	m	struct:__anon198
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start TWI transmit sequence                                           *\/$/;"	m	struct:__anon278
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start TWI transmit sequence                                           *\/$/;"	m	struct:__anon281
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter                                                *\/$/;"	m	struct:__anon274
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter                                                *\/$/;"	m	struct:__anon275
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start transmission of a outgoing frame, change state to transmit      *\/$/;"	m	struct:__anon282
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start TWI transmit sequence                                           *\/$/;"	m	struct:__anon344
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter                                                *\/$/;"	m	struct:__anon343
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start TWI transmit sequence                                           *\/$/;"	m	struct:__anon436
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start TWI transmit sequence                                           *\/$/;"	m	struct:__anon439
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter                                                *\/$/;"	m	struct:__anon432
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start UART transmitter                                                *\/$/;"	m	struct:__anon433
TASKS_STARTTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STARTTX;                     \/*!< Start transmission of an outgoing frame, change state to transmit     *\/$/;"	m	struct:__anon440
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop 2-Wire transaction.                                              *\/$/;"	m	struct:__anon200
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop ADC.                                                             *\/$/;"	m	struct:__anon203
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RTC Counter.                                                     *\/$/;"	m	struct:__anon205
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop Timer.                                                           *\/$/;"	m	struct:__anon204
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop encrypt\/decrypt.                                                 *\/$/;"	m	struct:__anon210
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop radio.                                                           *\/$/;"	m	struct:__anon197
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop resolving addresses.                                             *\/$/;"	m	struct:__anon209
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop temperature measurement.                                         *\/$/;"	m	struct:__anon206
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the comparator.                                                  *\/$/;"	m	struct:__anon213
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the quadrature decoder.                                          *\/$/;"	m	struct:__anon212
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the random number generator.                                     *\/$/;"	m	struct:__anon207
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RADIO                                                            *\/$/;"	m	struct:__anon273
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RTC COUNTER                                                      *\/$/;"	m	struct:__anon286
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop SPI transaction                                                  *\/$/;"	m	struct:__anon276
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction                                                  *\/$/;"	m	struct:__anon279
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction                                                  *\/$/;"	m	struct:__anon281
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction. Must be issued while the TWI master is$/;"	m	struct:__anon278
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop Timer                                                            *\/$/;"	m	struct:__anon285
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop comparator                                                       *\/$/;"	m	struct:__anon294
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop comparator                                                       *\/$/;"	m	struct:__anon295
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop encryption\/decryption                                            *\/$/;"	m	struct:__anon290
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop resolving addresses                                              *\/$/;"	m	struct:__anon291
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop temperature measurement                                          *\/$/;"	m	struct:__anon287
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the ADC and terminate any on-going conversion                    *\/$/;"	m	struct:__anon284
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops I2S transfer. Also stops MCK generator. Triggering this$/;"	m	struct:__anon304
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PDM transfer                                                    *\/$/;"	m	struct:__anon299
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PWM pulse generation on all channels at the end of current$/;"	m	struct:__anon298
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the quadrature decoder                                  *\/$/;"	m	struct:__anon293
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the random number generator                             *\/$/;"	m	struct:__anon288
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RADIO                                                            *\/$/;"	m	struct:__anon342
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RTC COUNTER                                                      *\/$/;"	m	struct:__anon351
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop SPI transaction                                                  *\/$/;"	m	struct:__anon346
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction                                                  *\/$/;"	m	struct:__anon345
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction. Must be issued while the TWI master is$/;"	m	struct:__anon344
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop Timer                                                            *\/$/;"	m	struct:__anon350
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop comparator                                                       *\/$/;"	m	struct:__anon359
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop encryption\/decryption                                            *\/$/;"	m	struct:__anon355
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop resolving addresses                                              *\/$/;"	m	struct:__anon356
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop temperature measurement                                          *\/$/;"	m	struct:__anon352
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the ADC and terminate any on-going conversion                    *\/$/;"	m	struct:__anon349
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PDM transfer                                                    *\/$/;"	m	struct:__anon363
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PWM pulse generation on all channels at the end of current$/;"	m	struct:__anon362
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the quadrature decoder                                  *\/$/;"	m	struct:__anon358
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the random number generator                             *\/$/;"	m	struct:__anon353
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RADIO                                                            *\/$/;"	m	struct:__anon431
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop RTC COUNTER                                                      *\/$/;"	m	struct:__anon444
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop SPI transaction                                                  *\/$/;"	m	struct:__anon434
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction                                                  *\/$/;"	m	struct:__anon437
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction                                                  *\/$/;"	m	struct:__anon439
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop TWI transaction. Must be issued while the TWI master is$/;"	m	struct:__anon436
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop Timer                                                            *\/$/;"	m	struct:__anon443
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop comparator                                                       *\/$/;"	m	struct:__anon452
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop comparator                                                       *\/$/;"	m	struct:__anon453
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop encryption\/decryption                                            *\/$/;"	m	struct:__anon448
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop resolving addresses                                              *\/$/;"	m	struct:__anon449
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop temperature measurement                                          *\/$/;"	m	struct:__anon445
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stop the ADC and terminate any on-going conversion                    *\/$/;"	m	struct:__anon442
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops I2S transfer. Also stops MCK generator. Triggering this$/;"	m	struct:__anon463
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PDM transfer                                                    *\/$/;"	m	struct:__anon457
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Stops PWM pulse generation on all channels at the end of current$/;"	m	struct:__anon456
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the quadrature decoder                                  *\/$/;"	m	struct:__anon451
TASKS_STOP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOP;                        \/*!< Task stopping the random number generator                             *\/$/;"	m	struct:__anon446
TASKS_STOPECB	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOPECB;                     \/*!< Stop current ECB encryption. If a crypto operation is running,$/;"	m	struct:__anon208
TASKS_STOPECB	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOPECB;                     \/*!< Abort a possible executing ECB operation                              *\/$/;"	m	struct:__anon289
TASKS_STOPECB	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOPECB;                     \/*!< Abort a possible executing ECB operation                              *\/$/;"	m	struct:__anon354
TASKS_STOPECB	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOPECB;                     \/*!< Abort a possible executing ECB operation                              *\/$/;"	m	struct:__anon447
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver.                                                   *\/$/;"	m	struct:__anon198
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver                                                    *\/$/;"	m	struct:__anon274
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver                                                    *\/$/;"	m	struct:__anon275
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver                                                    *\/$/;"	m	struct:__anon343
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver                                                    *\/$/;"	m	struct:__anon432
TASKS_STOPRX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOPRX;                      \/*!< Stop UART receiver                                                    *\/$/;"	m	struct:__anon433
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter.                                                *\/$/;"	m	struct:__anon198
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter                                                 *\/$/;"	m	struct:__anon274
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter                                                 *\/$/;"	m	struct:__anon275
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter                                                 *\/$/;"	m	struct:__anon343
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter                                                 *\/$/;"	m	struct:__anon432
TASKS_STOPTX	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_STOPTX;                      \/*!< Stop UART transmitter                                                 *\/$/;"	m	struct:__anon433
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend 2-Wire transaction.                                           *\/$/;"	m	struct:__anon200
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend UART.                                                         *\/$/;"	m	struct:__anon198
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend SPI transaction                                               *\/$/;"	m	struct:__anon276
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon278
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon279
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon281
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend UART                                                          *\/$/;"	m	struct:__anon275
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend SPI transaction                                               *\/$/;"	m	struct:__anon346
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon344
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon345
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend SPI transaction                                               *\/$/;"	m	struct:__anon434
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon436
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon437
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend TWI transaction                                               *\/$/;"	m	struct:__anon439
TASKS_SUSPEND	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_SUSPEND;                     \/*!< Suspend UART                                                          *\/$/;"	m	struct:__anon433
TASKS_TRIGGER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_TRIGGER[16];                 \/*!< Description collection[0]: Trigger 0 for triggering the corresponding$/;"	m	struct:__anon297
TASKS_TRIGGER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_TRIGGER[16];                 \/*!< Description collection[0]: Trigger 0 for triggering the corresponding$/;"	m	struct:__anon361
TASKS_TRIGGER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_TRIGGER[16];                 \/*!< Description collection[0]: Trigger 0 for triggering the corresponding$/;"	m	struct:__anon455
TASKS_TRIGOVRFLW	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_TRIGOVRFLW;                  \/*!< Set COUNTER to 0xFFFFFFF0.                                            *\/$/;"	m	struct:__anon205
TASKS_TRIGOVRFLW	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_TRIGOVRFLW;                  \/*!< Set COUNTER to 0xFFFFF0                                               *\/$/;"	m	struct:__anon286
TASKS_TRIGOVRFLW	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_TRIGOVRFLW;                  \/*!< Set COUNTER to 0xFFFFF0                                               *\/$/;"	m	struct:__anon351
TASKS_TRIGOVRFLW	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_TRIGOVRFLW;                  \/*!< Set COUNTER to 0xFFFFF0                                               *\/$/;"	m	struct:__anon444
TASKS_TXEN	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TASKS_TXEN;                        \/*!< Enable radio in TX mode.                                              *\/$/;"	m	struct:__anon197
TASKS_TXEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TASKS_TXEN;                        \/*!< Enable RADIO in TX mode                                               *\/$/;"	m	struct:__anon273
TASKS_TXEN	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __O  uint32_t  TASKS_TXEN;                        \/*!< Enable RADIO in TX mode                                               *\/$/;"	m	struct:__anon342
TASKS_TXEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_TXEN;                        \/*!< Enable RADIO in TX mode                                               *\/$/;"	m	struct:__anon431
TASKS_WRITESTART	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TASKS_WRITESTART;                  \/*!< Start transfer from internal RAM to external flash memory             *\/$/;"	m	struct:__anon466
TCR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register *\/$/;"	m	struct:__anon116
TCR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register *\/$/;"	m	struct:__anon134
TCR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register *\/$/;"	m	struct:__anon153
TCR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t TCR;                    \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register *\/$/;"	m	struct:__anon185
TEMP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  int32_t   TEMP;                              \/*!< Die temperature in degC, 2's complement format, 0.25 degC pecision.   *\/$/;"	m	struct:__anon206
TEMP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  FICR_TEMP_Type TEMP;                              \/*!< Registers storing factory TEMP module linearization coefficients      *\/$/;"	m	struct:__anon268
TEMP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  int32_t   TEMP;                              \/*!< Temperature in degC (0.25deg steps)                                   *\/$/;"	m	struct:__anon287
TEMP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  FICR_TEMP_Type TEMP;                              \/*!< Registers storing factory TEMP module linearization coefficients      *\/$/;"	m	struct:__anon337
TEMP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  int32_t   TEMP;                              \/*!< Temperature in degC (0.25deg steps)                                   *\/$/;"	m	struct:__anon352
TEMP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  FICR_TEMP_Type TEMP;                              \/*!< Registers storing factory TEMP module linearization coefficients      *\/$/;"	m	struct:__anon427
TEMP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  int32_t   TEMP;                              \/*!< Temperature in degC (0.25deg steps)                                   *\/$/;"	m	struct:__anon445
TEMP_A0_A0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8345;"	d
TEMP_A0_A0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11436;"	d
TEMP_A0_A0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10668;"	d
TEMP_A0_A0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8344;"	d
TEMP_A0_A0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11435;"	d
TEMP_A0_A0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10667;"	d
TEMP_A1_A1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8352;"	d
TEMP_A1_A1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11443;"	d
TEMP_A1_A1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10675;"	d
TEMP_A1_A1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8351;"	d
TEMP_A1_A1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11442;"	d
TEMP_A1_A1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10674;"	d
TEMP_A2_A2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8359;"	d
TEMP_A2_A2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11450;"	d
TEMP_A2_A2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10682;"	d
TEMP_A2_A2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8358;"	d
TEMP_A2_A2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11449;"	d
TEMP_A2_A2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10681;"	d
TEMP_A3_A3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8366;"	d
TEMP_A3_A3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11457;"	d
TEMP_A3_A3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10689;"	d
TEMP_A3_A3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8365;"	d
TEMP_A3_A3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11456;"	d
TEMP_A3_A3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10688;"	d
TEMP_A4_A4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8373;"	d
TEMP_A4_A4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11464;"	d
TEMP_A4_A4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10696;"	d
TEMP_A4_A4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8372;"	d
TEMP_A4_A4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11463;"	d
TEMP_A4_A4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10695;"	d
TEMP_A5_A5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8380;"	d
TEMP_A5_A5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11471;"	d
TEMP_A5_A5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10703;"	d
TEMP_A5_A5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8379;"	d
TEMP_A5_A5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11470;"	d
TEMP_A5_A5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10702;"	d
TEMP_B0_B0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8387;"	d
TEMP_B0_B0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11478;"	d
TEMP_B0_B0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10710;"	d
TEMP_B0_B0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8386;"	d
TEMP_B0_B0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11477;"	d
TEMP_B0_B0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10709;"	d
TEMP_B1_B1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8394;"	d
TEMP_B1_B1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11485;"	d
TEMP_B1_B1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10717;"	d
TEMP_B1_B1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8393;"	d
TEMP_B1_B1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11484;"	d
TEMP_B1_B1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10716;"	d
TEMP_B2_B2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8401;"	d
TEMP_B2_B2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11492;"	d
TEMP_B2_B2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10724;"	d
TEMP_B2_B2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8400;"	d
TEMP_B2_B2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11491;"	d
TEMP_B2_B2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10723;"	d
TEMP_B3_B3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8408;"	d
TEMP_B3_B3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11499;"	d
TEMP_B3_B3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10731;"	d
TEMP_B3_B3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8407;"	d
TEMP_B3_B3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11498;"	d
TEMP_B3_B3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10730;"	d
TEMP_B4_B4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8415;"	d
TEMP_B4_B4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11506;"	d
TEMP_B4_B4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10738;"	d
TEMP_B4_B4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8414;"	d
TEMP_B4_B4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11505;"	d
TEMP_B4_B4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10737;"	d
TEMP_B5_B5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8422;"	d
TEMP_B5_B5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11513;"	d
TEMP_B5_B5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10745;"	d
TEMP_B5_B5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8421;"	d
TEMP_B5_B5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11512;"	d
TEMP_B5_B5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10744;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	114;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	114;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	114;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	114;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	114;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	129;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	152;"	d
TEMP_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	154;"	d
TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8311;"	d
TEMP_EVENTS_DATARDY_EVENTS_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8310;"	d
TEMP_INTENCLR_DATARDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5369;"	d
TEMP_INTENCLR_DATARDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8331;"	d
TEMP_INTENCLR_DATARDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11422;"	d
TEMP_INTENCLR_DATARDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10654;"	d
TEMP_INTENCLR_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5367;"	d
TEMP_INTENCLR_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8329;"	d
TEMP_INTENCLR_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11420;"	d
TEMP_INTENCLR_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10652;"	d
TEMP_INTENCLR_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5368;"	d
TEMP_INTENCLR_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8330;"	d
TEMP_INTENCLR_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11421;"	d
TEMP_INTENCLR_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10653;"	d
TEMP_INTENCLR_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5366;"	d
TEMP_INTENCLR_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8328;"	d
TEMP_INTENCLR_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11419;"	d
TEMP_INTENCLR_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10651;"	d
TEMP_INTENCLR_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5365;"	d
TEMP_INTENCLR_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8327;"	d
TEMP_INTENCLR_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11418;"	d
TEMP_INTENCLR_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10650;"	d
TEMP_INTENSET_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5357;"	d
TEMP_INTENSET_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8319;"	d
TEMP_INTENSET_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11410;"	d
TEMP_INTENSET_DATARDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10642;"	d
TEMP_INTENSET_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5358;"	d
TEMP_INTENSET_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8320;"	d
TEMP_INTENSET_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11411;"	d
TEMP_INTENSET_DATARDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10643;"	d
TEMP_INTENSET_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5356;"	d
TEMP_INTENSET_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8318;"	d
TEMP_INTENSET_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11409;"	d
TEMP_INTENSET_DATARDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10641;"	d
TEMP_INTENSET_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5355;"	d
TEMP_INTENSET_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8317;"	d
TEMP_INTENSET_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11408;"	d
TEMP_INTENSET_DATARDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10640;"	d
TEMP_INTENSET_DATARDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5359;"	d
TEMP_INTENSET_DATARDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8321;"	d
TEMP_INTENSET_DATARDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11412;"	d
TEMP_INTENSET_DATARDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10644;"	d
TEMP_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^TEMP_IRQHandler$/;"	l
TEMP_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^TEMP_IRQHandler$/;"	l
TEMP_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^TEMP_IRQHandler$/;"	l
TEMP_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^TEMP_IRQHandler:$/;"	l
TEMP_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  TEMP_IRQn                     =  12,              \/*!<  12  TEMP                                                             *\/$/;"	e	enum:__anon191
TEMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TEMP_IRQn                     =  12,              \/*!<  12  TEMP                                                             *\/$/;"	e	enum:__anon223
TEMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TEMP_IRQn                     =  12,              \/*!<  12  TEMP                                                             *\/$/;"	e	enum:__anon307
TEMP_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TEMP_IRQn                     =  12,              \/*!<  12  TEMP                                                             *\/$/;"	e	enum:__anon368
TEMP_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5377;"	d
TEMP_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5378;"	d
TEMP_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5376;"	d
TEMP_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5375;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	113;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	113;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	113;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	113;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	113;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	128;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	151;"	d
TEMP_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	153;"	d
TEMP_T0_T0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8429;"	d
TEMP_T0_T0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11520;"	d
TEMP_T0_T0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10752;"	d
TEMP_T0_T0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8428;"	d
TEMP_T0_T0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11519;"	d
TEMP_T0_T0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10751;"	d
TEMP_T1_T1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8436;"	d
TEMP_T1_T1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11527;"	d
TEMP_T1_T1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10759;"	d
TEMP_T1_T1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8435;"	d
TEMP_T1_T1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11526;"	d
TEMP_T1_T1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10758;"	d
TEMP_T2_T2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8443;"	d
TEMP_T2_T2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11534;"	d
TEMP_T2_T2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10766;"	d
TEMP_T2_T2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8442;"	d
TEMP_T2_T2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11533;"	d
TEMP_T2_T2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10765;"	d
TEMP_T3_T3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8450;"	d
TEMP_T3_T3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11541;"	d
TEMP_T3_T3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10773;"	d
TEMP_T3_T3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8449;"	d
TEMP_T3_T3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11540;"	d
TEMP_T3_T3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10772;"	d
TEMP_T4_T4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8457;"	d
TEMP_T4_T4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11548;"	d
TEMP_T4_T4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10780;"	d
TEMP_T4_T4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8456;"	d
TEMP_T4_T4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11547;"	d
TEMP_T4_T4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10779;"	d
TEMP_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8297;"	d
TEMP_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8296;"	d
TEMP_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8304;"	d
TEMP_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8303;"	d
TEMP_TEMP_TEMP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8338;"	d
TEMP_TEMP_TEMP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11429;"	d
TEMP_TEMP_TEMP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10661;"	d
TEMP_TEMP_TEMP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8337;"	d
TEMP_TEMP_TEMP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11428;"	d
TEMP_TEMP_TEMP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10660;"	d
TEP	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TEP;                               \/*!< Channel task end-point.                                               *\/$/;"	m	struct:__anon193
TEP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon256
TEP	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon257
TEP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon335
TEP	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon336
TEP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon405
TEP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TEP;                               \/*!< Description cluster[0]: Channel 0 task end-point                      *\/$/;"	m	struct:__anon406
TER	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register *\/$/;"	m	struct:__anon116
TER	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register *\/$/;"	m	struct:__anon134
TER	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register *\/$/;"	m	struct:__anon153
TER	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t TER;                    \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register *\/$/;"	m	struct:__anon185
TEST	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TEST;                              \/*!< Test features enable register.                                        *\/$/;"	m	struct:__anon197
TH	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TH;                                \/*!< Threshold configuration for hysteresis unit                           *\/$/;"	m	struct:__anon294
TH	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TH;                                \/*!< Threshold configuration for hysteresis unit                           *\/$/;"	m	struct:__anon359
TH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TH;                                \/*!< Threshold configuration for hysteresis unit                           *\/$/;"	m	struct:__anon452
THREAD_MODE_USER_ID	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	34;"	d	file:
THREAD_MODE_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	34;"	d	file:
THREAD_MODE_USER_ID	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	34;"	d	file:
TIFS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TIFS;                              \/*!< Inter Frame Spacing in microseconds.                                  *\/$/;"	m	struct:__anon197
TIFS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TIFS;                              \/*!< Inter Frame Spacing in us                                             *\/$/;"	m	struct:__anon273
TIFS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TIFS;                              \/*!< Inter Frame Spacing in us                                             *\/$/;"	m	struct:__anon342
TIFS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TIFS;                              \/*!< Inter Frame Spacing in us                                             *\/$/;"	m	struct:__anon431
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	93;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	93;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	93;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	93;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	93;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	108;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	128;"	d
TIMER0_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	130;"	d
TIMER0_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	37;"	d
TIMER0_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	37;"	d
TIMER0_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	53;"	d
TIMER0_CONFIG_BIT_WIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	53;"	d
TIMER0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	35;"	d
TIMER0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	35;"	d
TIMER0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	51;"	d
TIMER0_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	51;"	d
TIMER0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	38;"	d
TIMER0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	38;"	d
TIMER0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	54;"	d
TIMER0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	54;"	d
TIMER0_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	36;"	d
TIMER0_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	36;"	d
TIMER0_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	52;"	d
TIMER0_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	52;"	d
TIMER0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2310;"	d
TIMER0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	32;"	d
TIMER0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	32;"	d
TIMER0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	48;"	d
TIMER0_ENABLED	.\app\inc\sdk_config.h	2310;"	d
TIMER0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	48;"	d
TIMER0_ENABLED	.\sdk_config.h	2310;"	d
TIMER0_FOR_CSENSE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3411;"	d
TIMER0_FOR_CSENSE	.\app\inc\sdk_config.h	3411;"	d
TIMER0_FOR_CSENSE	.\sdk_config.h	3411;"	d
TIMER0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	40;"	d
TIMER0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	40;"	d
TIMER0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	56;"	d
TIMER0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	56;"	d
TIMER0_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^TIMER0_IRQHandler$/;"	l
TIMER0_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^TIMER0_IRQHandler$/;"	l
TIMER0_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^TIMER0_IRQHandler$/;"	l
TIMER0_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^TIMER0_IRQHandler:$/;"	l
TIMER0_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  TIMER0_IRQn                   =   8,              \/*!<   8  TIMER0                                                           *\/$/;"	e	enum:__anon191
TIMER0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TIMER0_IRQn                   =   8,              \/*!<   8  TIMER0                                                           *\/$/;"	e	enum:__anon223
TIMER0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TIMER0_IRQn                   =   8,              \/*!<   8  TIMER0                                                           *\/$/;"	e	enum:__anon307
TIMER0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TIMER0_IRQn                   =   8,              \/*!<   8  TIMER0                                                           *\/$/;"	e	enum:__anon368
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	89;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	89;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	89;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	89;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	89;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	104;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	122;"	d
TIMER0_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	124;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	94;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	94;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	94;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	94;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	94;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	109;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	129;"	d
TIMER1_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	131;"	d
TIMER1_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	48;"	d
TIMER1_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	48;"	d
TIMER1_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	64;"	d
TIMER1_CONFIG_BIT_WIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	64;"	d
TIMER1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	46;"	d
TIMER1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	46;"	d
TIMER1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	62;"	d
TIMER1_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	62;"	d
TIMER1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	49;"	d
TIMER1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	49;"	d
TIMER1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	65;"	d
TIMER1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	65;"	d
TIMER1_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	47;"	d
TIMER1_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	47;"	d
TIMER1_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	63;"	d
TIMER1_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	63;"	d
TIMER1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2317;"	d
TIMER1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	43;"	d
TIMER1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	43;"	d
TIMER1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	59;"	d
TIMER1_ENABLED	.\app\inc\sdk_config.h	2317;"	d
TIMER1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	59;"	d
TIMER1_ENABLED	.\sdk_config.h	2317;"	d
TIMER1_FOR_CSENSE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	3416;"	d
TIMER1_FOR_CSENSE	.\app\inc\sdk_config.h	3416;"	d
TIMER1_FOR_CSENSE	.\sdk_config.h	3416;"	d
TIMER1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	51;"	d
TIMER1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	51;"	d
TIMER1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	67;"	d
TIMER1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	67;"	d
TIMER1_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^TIMER1_IRQHandler$/;"	l
TIMER1_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^TIMER1_IRQHandler$/;"	l
TIMER1_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^TIMER1_IRQHandler$/;"	l
TIMER1_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^TIMER1_IRQHandler:$/;"	l
TIMER1_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  TIMER1_IRQn                   =   9,              \/*!<   9  TIMER1                                                           *\/$/;"	e	enum:__anon191
TIMER1_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TIMER1_IRQn                   =   9,              \/*!<   9  TIMER1                                                           *\/$/;"	e	enum:__anon223
TIMER1_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TIMER1_IRQn                   =   9,              \/*!<   9  TIMER1                                                           *\/$/;"	e	enum:__anon307
TIMER1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TIMER1_IRQn                   =   9,              \/*!<   9  TIMER1                                                           *\/$/;"	e	enum:__anon368
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	90;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	90;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	90;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	90;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	90;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	105;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	123;"	d
TIMER1_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	125;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	95;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	95;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	95;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	95;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	95;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	110;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	130;"	d
TIMER2_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	132;"	d
TIMER2_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	59;"	d
TIMER2_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	59;"	d
TIMER2_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	75;"	d
TIMER2_CONFIG_BIT_WIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	75;"	d
TIMER2_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	57;"	d
TIMER2_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	57;"	d
TIMER2_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	73;"	d
TIMER2_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	73;"	d
TIMER2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	60;"	d
TIMER2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	60;"	d
TIMER2_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	76;"	d
TIMER2_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	76;"	d
TIMER2_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	58;"	d
TIMER2_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	58;"	d
TIMER2_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	74;"	d
TIMER2_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	74;"	d
TIMER2_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2324;"	d
TIMER2_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	54;"	d
TIMER2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	54;"	d
TIMER2_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	70;"	d
TIMER2_ENABLED	.\app\inc\sdk_config.h	2324;"	d
TIMER2_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	70;"	d
TIMER2_ENABLED	.\sdk_config.h	2324;"	d
TIMER2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	62;"	d
TIMER2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	62;"	d
TIMER2_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	78;"	d
TIMER2_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	78;"	d
TIMER2_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^TIMER2_IRQHandler:$/;"	l
TIMER2_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  TIMER2_IRQn                   =  10,              \/*!<  10  TIMER2                                                           *\/$/;"	e	enum:__anon191
TIMER2_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TIMER2_IRQn                   =  10,              \/*!<  10  TIMER2                                                           *\/$/;"	e	enum:__anon223
TIMER2_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TIMER2_IRQn                   =  10,              \/*!<  10  TIMER2                                                           *\/$/;"	e	enum:__anon307
TIMER2_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TIMER2_IRQn                   =  10,              \/*!<  10  TIMER2                                                           *\/$/;"	e	enum:__anon368
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	91;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	91;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	91;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	91;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	91;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	106;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	124;"	d
TIMER2_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	126;"	d
TIMER3_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	131;"	d
TIMER3_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	133;"	d
TIMER3_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	70;"	d
TIMER3_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	70;"	d
TIMER3_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	86;"	d
TIMER3_CONFIG_BIT_WIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	86;"	d
TIMER3_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	68;"	d
TIMER3_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	68;"	d
TIMER3_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	84;"	d
TIMER3_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	84;"	d
TIMER3_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	71;"	d
TIMER3_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	71;"	d
TIMER3_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	87;"	d
TIMER3_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	87;"	d
TIMER3_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	69;"	d
TIMER3_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	69;"	d
TIMER3_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	85;"	d
TIMER3_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	85;"	d
TIMER3_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2331;"	d
TIMER3_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	65;"	d
TIMER3_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	65;"	d
TIMER3_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	81;"	d
TIMER3_ENABLED	.\app\inc\sdk_config.h	2331;"	d
TIMER3_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	81;"	d
TIMER3_ENABLED	.\sdk_config.h	2331;"	d
TIMER3_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	73;"	d
TIMER3_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	73;"	d
TIMER3_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	89;"	d
TIMER3_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	89;"	d
TIMER3_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TIMER3_IRQn                   =  26,              \/*!<  26  TIMER3                                                           *\/$/;"	e	enum:__anon223
TIMER3_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TIMER3_IRQn                   =  26,              \/*!<  26  TIMER3                                                           *\/$/;"	e	enum:__anon368
TIMER3_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	125;"	d
TIMER3_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	127;"	d
TIMER4_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	132;"	d
TIMER4_CC_NUM	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	134;"	d
TIMER4_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	81;"	d
TIMER4_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	81;"	d
TIMER4_CONFIG_BIT_WIDTH	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	97;"	d
TIMER4_CONFIG_BIT_WIDTH	.\app\nRF51822_xxAC\nrf_drv_config.h	97;"	d
TIMER4_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	79;"	d
TIMER4_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	79;"	d
TIMER4_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	95;"	d
TIMER4_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	95;"	d
TIMER4_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	82;"	d
TIMER4_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	82;"	d
TIMER4_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	98;"	d
TIMER4_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	98;"	d
TIMER4_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	80;"	d
TIMER4_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	80;"	d
TIMER4_CONFIG_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	96;"	d
TIMER4_CONFIG_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	96;"	d
TIMER4_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2338;"	d
TIMER4_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	76;"	d
TIMER4_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	76;"	d
TIMER4_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	92;"	d
TIMER4_ENABLED	.\app\inc\sdk_config.h	2338;"	d
TIMER4_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	92;"	d
TIMER4_ENABLED	.\sdk_config.h	2338;"	d
TIMER4_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	84;"	d
TIMER4_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	84;"	d
TIMER4_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	100;"	d
TIMER4_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	100;"	d
TIMER4_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TIMER4_IRQn                   =  27,              \/*!<  27  TIMER4                                                           *\/$/;"	e	enum:__anon223
TIMER4_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TIMER4_IRQn                   =  27,              \/*!<  27  TIMER4                                                           *\/$/;"	e	enum:__anon368
TIMER4_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	126;"	d
TIMER4_MAX_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	128;"	d
TIMER_BITMODE_BITMODE_08Bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5513;"	d
TIMER_BITMODE_BITMODE_08Bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8694;"	d
TIMER_BITMODE_BITMODE_08Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11736;"	d
TIMER_BITMODE_BITMODE_08Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10968;"	d
TIMER_BITMODE_BITMODE_16Bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5512;"	d
TIMER_BITMODE_BITMODE_16Bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8693;"	d
TIMER_BITMODE_BITMODE_16Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11735;"	d
TIMER_BITMODE_BITMODE_16Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10967;"	d
TIMER_BITMODE_BITMODE_24Bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5514;"	d
TIMER_BITMODE_BITMODE_24Bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8695;"	d
TIMER_BITMODE_BITMODE_24Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11737;"	d
TIMER_BITMODE_BITMODE_24Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10969;"	d
TIMER_BITMODE_BITMODE_32Bit	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5515;"	d
TIMER_BITMODE_BITMODE_32Bit	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8696;"	d
TIMER_BITMODE_BITMODE_32Bit	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11738;"	d
TIMER_BITMODE_BITMODE_32Bit	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10970;"	d
TIMER_BITMODE_BITMODE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5511;"	d
TIMER_BITMODE_BITMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8692;"	d
TIMER_BITMODE_BITMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11734;"	d
TIMER_BITMODE_BITMODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10966;"	d
TIMER_BITMODE_BITMODE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5510;"	d
TIMER_BITMODE_BITMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8691;"	d
TIMER_BITMODE_BITMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11733;"	d
TIMER_BITMODE_BITMODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10965;"	d
TIMER_CC_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8710;"	d
TIMER_CC_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11752;"	d
TIMER_CC_CC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10984;"	d
TIMER_CC_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8709;"	d
TIMER_CC_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11751;"	d
TIMER_CC_CC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10983;"	d
TIMER_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2388;"	d
TIMER_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2388;"	d
TIMER_CONFIG_DEBUG_COLOR	.\sdk_config.h	2388;"	d
TIMER_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2372;"	d
TIMER_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2372;"	d
TIMER_CONFIG_INFO_COLOR	.\sdk_config.h	2372;"	d
TIMER_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2344;"	d
TIMER_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2344;"	d
TIMER_CONFIG_LOG_ENABLED	.\sdk_config.h	2344;"	d
TIMER_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2356;"	d
TIMER_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2356;"	d
TIMER_CONFIG_LOG_LEVEL	.\sdk_config.h	2356;"	d
TIMER_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	88;"	d
TIMER_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	88;"	d
TIMER_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	104;"	d
TIMER_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	104;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	87;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	87;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	87;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	87;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	87;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	102;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	120;"	d
TIMER_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	122;"	d
TIMER_DEFAULT_CONFIG_BIT_WIDTH	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2290;"	d
TIMER_DEFAULT_CONFIG_BIT_WIDTH	.\app\inc\sdk_config.h	2290;"	d
TIMER_DEFAULT_CONFIG_BIT_WIDTH	.\sdk_config.h	2290;"	d
TIMER_DEFAULT_CONFIG_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2270;"	d
TIMER_DEFAULT_CONFIG_FREQUENCY	.\app\inc\sdk_config.h	2270;"	d
TIMER_DEFAULT_CONFIG_FREQUENCY	.\sdk_config.h	2270;"	d
TIMER_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2303;"	d
TIMER_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2303;"	d
TIMER_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2303;"	d
TIMER_DEFAULT_CONFIG_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2279;"	d
TIMER_DEFAULT_CONFIG_MODE	.\app\inc\sdk_config.h	2279;"	d
TIMER_DEFAULT_CONFIG_MODE	.\sdk_config.h	2279;"	d
TIMER_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2253;"	d
TIMER_ENABLED	.\app\inc\sdk_config.h	2253;"	d
TIMER_ENABLED	.\sdk_config.h	2253;"	d
TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8510;"	d
TIMER_EVENTS_COMPARE_EVENTS_COMPARE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8509;"	d
TIMER_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5495;"	d
TIMER_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8675;"	d
TIMER_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11717;"	d
TIMER_INTENCLR_COMPARE0_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10949;"	d
TIMER_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5493;"	d
TIMER_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8673;"	d
TIMER_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11715;"	d
TIMER_INTENCLR_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10947;"	d
TIMER_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5494;"	d
TIMER_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8674;"	d
TIMER_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11716;"	d
TIMER_INTENCLR_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10948;"	d
TIMER_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5492;"	d
TIMER_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8672;"	d
TIMER_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11714;"	d
TIMER_INTENCLR_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10946;"	d
TIMER_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5491;"	d
TIMER_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8671;"	d
TIMER_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11713;"	d
TIMER_INTENCLR_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10945;"	d
TIMER_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5488;"	d
TIMER_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8668;"	d
TIMER_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11710;"	d
TIMER_INTENCLR_COMPARE1_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10942;"	d
TIMER_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5486;"	d
TIMER_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8666;"	d
TIMER_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11708;"	d
TIMER_INTENCLR_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10940;"	d
TIMER_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5487;"	d
TIMER_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8667;"	d
TIMER_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11709;"	d
TIMER_INTENCLR_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10941;"	d
TIMER_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5485;"	d
TIMER_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8665;"	d
TIMER_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11707;"	d
TIMER_INTENCLR_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10939;"	d
TIMER_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5484;"	d
TIMER_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8664;"	d
TIMER_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11706;"	d
TIMER_INTENCLR_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10938;"	d
TIMER_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5481;"	d
TIMER_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8661;"	d
TIMER_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11703;"	d
TIMER_INTENCLR_COMPARE2_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10935;"	d
TIMER_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5479;"	d
TIMER_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8659;"	d
TIMER_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11701;"	d
TIMER_INTENCLR_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10933;"	d
TIMER_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5480;"	d
TIMER_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8660;"	d
TIMER_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11702;"	d
TIMER_INTENCLR_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10934;"	d
TIMER_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5478;"	d
TIMER_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8658;"	d
TIMER_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11700;"	d
TIMER_INTENCLR_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10932;"	d
TIMER_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5477;"	d
TIMER_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8657;"	d
TIMER_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11699;"	d
TIMER_INTENCLR_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10931;"	d
TIMER_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5474;"	d
TIMER_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8654;"	d
TIMER_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11696;"	d
TIMER_INTENCLR_COMPARE3_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10928;"	d
TIMER_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5472;"	d
TIMER_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8652;"	d
TIMER_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11694;"	d
TIMER_INTENCLR_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10926;"	d
TIMER_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5473;"	d
TIMER_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8653;"	d
TIMER_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11695;"	d
TIMER_INTENCLR_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10927;"	d
TIMER_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5471;"	d
TIMER_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8651;"	d
TIMER_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11693;"	d
TIMER_INTENCLR_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10925;"	d
TIMER_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5470;"	d
TIMER_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8650;"	d
TIMER_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11692;"	d
TIMER_INTENCLR_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10924;"	d
TIMER_INTENCLR_COMPARE4_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8647;"	d
TIMER_INTENCLR_COMPARE4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11689;"	d
TIMER_INTENCLR_COMPARE4_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10921;"	d
TIMER_INTENCLR_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8645;"	d
TIMER_INTENCLR_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11687;"	d
TIMER_INTENCLR_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10919;"	d
TIMER_INTENCLR_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8646;"	d
TIMER_INTENCLR_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11688;"	d
TIMER_INTENCLR_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10920;"	d
TIMER_INTENCLR_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8644;"	d
TIMER_INTENCLR_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11686;"	d
TIMER_INTENCLR_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10918;"	d
TIMER_INTENCLR_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8643;"	d
TIMER_INTENCLR_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11685;"	d
TIMER_INTENCLR_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10917;"	d
TIMER_INTENCLR_COMPARE5_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8640;"	d
TIMER_INTENCLR_COMPARE5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11682;"	d
TIMER_INTENCLR_COMPARE5_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10914;"	d
TIMER_INTENCLR_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8638;"	d
TIMER_INTENCLR_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11680;"	d
TIMER_INTENCLR_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10912;"	d
TIMER_INTENCLR_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8639;"	d
TIMER_INTENCLR_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11681;"	d
TIMER_INTENCLR_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10913;"	d
TIMER_INTENCLR_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8637;"	d
TIMER_INTENCLR_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11679;"	d
TIMER_INTENCLR_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10911;"	d
TIMER_INTENCLR_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8636;"	d
TIMER_INTENCLR_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11678;"	d
TIMER_INTENCLR_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10910;"	d
TIMER_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5462;"	d
TIMER_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8628;"	d
TIMER_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11670;"	d
TIMER_INTENSET_COMPARE0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10902;"	d
TIMER_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5463;"	d
TIMER_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8629;"	d
TIMER_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11671;"	d
TIMER_INTENSET_COMPARE0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10903;"	d
TIMER_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5461;"	d
TIMER_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8627;"	d
TIMER_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11669;"	d
TIMER_INTENSET_COMPARE0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10901;"	d
TIMER_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5460;"	d
TIMER_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8626;"	d
TIMER_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11668;"	d
TIMER_INTENSET_COMPARE0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10900;"	d
TIMER_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5464;"	d
TIMER_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8630;"	d
TIMER_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11672;"	d
TIMER_INTENSET_COMPARE0_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10904;"	d
TIMER_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5455;"	d
TIMER_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8621;"	d
TIMER_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11663;"	d
TIMER_INTENSET_COMPARE1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10895;"	d
TIMER_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5456;"	d
TIMER_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8622;"	d
TIMER_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11664;"	d
TIMER_INTENSET_COMPARE1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10896;"	d
TIMER_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5454;"	d
TIMER_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8620;"	d
TIMER_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11662;"	d
TIMER_INTENSET_COMPARE1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10894;"	d
TIMER_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5453;"	d
TIMER_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8619;"	d
TIMER_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11661;"	d
TIMER_INTENSET_COMPARE1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10893;"	d
TIMER_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5457;"	d
TIMER_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8623;"	d
TIMER_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11665;"	d
TIMER_INTENSET_COMPARE1_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10897;"	d
TIMER_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5448;"	d
TIMER_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8614;"	d
TIMER_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11656;"	d
TIMER_INTENSET_COMPARE2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10888;"	d
TIMER_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5449;"	d
TIMER_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8615;"	d
TIMER_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11657;"	d
TIMER_INTENSET_COMPARE2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10889;"	d
TIMER_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5447;"	d
TIMER_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8613;"	d
TIMER_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11655;"	d
TIMER_INTENSET_COMPARE2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10887;"	d
TIMER_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5446;"	d
TIMER_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8612;"	d
TIMER_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11654;"	d
TIMER_INTENSET_COMPARE2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10886;"	d
TIMER_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5450;"	d
TIMER_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8616;"	d
TIMER_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11658;"	d
TIMER_INTENSET_COMPARE2_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10890;"	d
TIMER_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5441;"	d
TIMER_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8607;"	d
TIMER_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11649;"	d
TIMER_INTENSET_COMPARE3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10881;"	d
TIMER_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5442;"	d
TIMER_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8608;"	d
TIMER_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11650;"	d
TIMER_INTENSET_COMPARE3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10882;"	d
TIMER_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5440;"	d
TIMER_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8606;"	d
TIMER_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11648;"	d
TIMER_INTENSET_COMPARE3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10880;"	d
TIMER_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5439;"	d
TIMER_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8605;"	d
TIMER_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11647;"	d
TIMER_INTENSET_COMPARE3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10879;"	d
TIMER_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5443;"	d
TIMER_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8609;"	d
TIMER_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11651;"	d
TIMER_INTENSET_COMPARE3_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10883;"	d
TIMER_INTENSET_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8600;"	d
TIMER_INTENSET_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11642;"	d
TIMER_INTENSET_COMPARE4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10874;"	d
TIMER_INTENSET_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8601;"	d
TIMER_INTENSET_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11643;"	d
TIMER_INTENSET_COMPARE4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10875;"	d
TIMER_INTENSET_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8599;"	d
TIMER_INTENSET_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11641;"	d
TIMER_INTENSET_COMPARE4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10873;"	d
TIMER_INTENSET_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8598;"	d
TIMER_INTENSET_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11640;"	d
TIMER_INTENSET_COMPARE4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10872;"	d
TIMER_INTENSET_COMPARE4_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8602;"	d
TIMER_INTENSET_COMPARE4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11644;"	d
TIMER_INTENSET_COMPARE4_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10876;"	d
TIMER_INTENSET_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8593;"	d
TIMER_INTENSET_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11635;"	d
TIMER_INTENSET_COMPARE5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10867;"	d
TIMER_INTENSET_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8594;"	d
TIMER_INTENSET_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11636;"	d
TIMER_INTENSET_COMPARE5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10868;"	d
TIMER_INTENSET_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8592;"	d
TIMER_INTENSET_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11634;"	d
TIMER_INTENSET_COMPARE5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10866;"	d
TIMER_INTENSET_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8591;"	d
TIMER_INTENSET_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11633;"	d
TIMER_INTENSET_COMPARE5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10865;"	d
TIMER_INTENSET_COMPARE5_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8595;"	d
TIMER_INTENSET_COMPARE5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11637;"	d
TIMER_INTENSET_COMPARE5_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10869;"	d
TIMER_MODE_MODE_Counter	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5504;"	d
TIMER_MODE_MODE_Counter	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8684;"	d
TIMER_MODE_MODE_Counter	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11726;"	d
TIMER_MODE_MODE_Counter	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10958;"	d
TIMER_MODE_MODE_LowPowerCounter	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8685;"	d
TIMER_MODE_MODE_LowPowerCounter	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11727;"	d
TIMER_MODE_MODE_LowPowerCounter	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10959;"	d
TIMER_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5502;"	d
TIMER_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8682;"	d
TIMER_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11724;"	d
TIMER_MODE_MODE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10956;"	d
TIMER_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5501;"	d
TIMER_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8681;"	d
TIMER_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11723;"	d
TIMER_MODE_MODE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10955;"	d
TIMER_MODE_MODE_Timer	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5503;"	d
TIMER_MODE_MODE_Timer	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8683;"	d
TIMER_MODE_MODE_Timer	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11725;"	d
TIMER_MODE_MODE_Timer	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10957;"	d
TIMER_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5530;"	d
TIMER_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5531;"	d
TIMER_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5529;"	d
TIMER_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5528;"	d
TIMER_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5522;"	d
TIMER_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8703;"	d
TIMER_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11745;"	d
TIMER_PRESCALER_PRESCALER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10977;"	d
TIMER_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5521;"	d
TIMER_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8702;"	d
TIMER_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11744;"	d
TIMER_PRESCALER_PRESCALER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10976;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	86;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	86;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	86;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	86;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	86;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	101;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	119;"	d
TIMER_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	121;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5432;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8584;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11626;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10858;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5433;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8585;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11627;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10859;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5431;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8583;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11625;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10857;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5430;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8582;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11624;"	d
TIMER_SHORTS_COMPARE0_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10856;"	d
TIMER_SHORTS_COMPARE0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5408;"	d
TIMER_SHORTS_COMPARE0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8548;"	d
TIMER_SHORTS_COMPARE0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11590;"	d
TIMER_SHORTS_COMPARE0_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10822;"	d
TIMER_SHORTS_COMPARE0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5409;"	d
TIMER_SHORTS_COMPARE0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8549;"	d
TIMER_SHORTS_COMPARE0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11591;"	d
TIMER_SHORTS_COMPARE0_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10823;"	d
TIMER_SHORTS_COMPARE0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5407;"	d
TIMER_SHORTS_COMPARE0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8547;"	d
TIMER_SHORTS_COMPARE0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11589;"	d
TIMER_SHORTS_COMPARE0_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10821;"	d
TIMER_SHORTS_COMPARE0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5406;"	d
TIMER_SHORTS_COMPARE0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8546;"	d
TIMER_SHORTS_COMPARE0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11588;"	d
TIMER_SHORTS_COMPARE0_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10820;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5426;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8578;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11620;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10852;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5427;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8579;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11621;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10853;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5425;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8577;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11619;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10851;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5424;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8576;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11618;"	d
TIMER_SHORTS_COMPARE1_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10850;"	d
TIMER_SHORTS_COMPARE1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5402;"	d
TIMER_SHORTS_COMPARE1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8542;"	d
TIMER_SHORTS_COMPARE1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11584;"	d
TIMER_SHORTS_COMPARE1_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10816;"	d
TIMER_SHORTS_COMPARE1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5403;"	d
TIMER_SHORTS_COMPARE1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8543;"	d
TIMER_SHORTS_COMPARE1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11585;"	d
TIMER_SHORTS_COMPARE1_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10817;"	d
TIMER_SHORTS_COMPARE1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5401;"	d
TIMER_SHORTS_COMPARE1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8541;"	d
TIMER_SHORTS_COMPARE1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11583;"	d
TIMER_SHORTS_COMPARE1_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10815;"	d
TIMER_SHORTS_COMPARE1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5400;"	d
TIMER_SHORTS_COMPARE1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8540;"	d
TIMER_SHORTS_COMPARE1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11582;"	d
TIMER_SHORTS_COMPARE1_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10814;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5420;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8572;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11614;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10846;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5421;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8573;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11615;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10847;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5419;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8571;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11613;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10845;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5418;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8570;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11612;"	d
TIMER_SHORTS_COMPARE2_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10844;"	d
TIMER_SHORTS_COMPARE2_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5396;"	d
TIMER_SHORTS_COMPARE2_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8536;"	d
TIMER_SHORTS_COMPARE2_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11578;"	d
TIMER_SHORTS_COMPARE2_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10810;"	d
TIMER_SHORTS_COMPARE2_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5397;"	d
TIMER_SHORTS_COMPARE2_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8537;"	d
TIMER_SHORTS_COMPARE2_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11579;"	d
TIMER_SHORTS_COMPARE2_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10811;"	d
TIMER_SHORTS_COMPARE2_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5395;"	d
TIMER_SHORTS_COMPARE2_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8535;"	d
TIMER_SHORTS_COMPARE2_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11577;"	d
TIMER_SHORTS_COMPARE2_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10809;"	d
TIMER_SHORTS_COMPARE2_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5394;"	d
TIMER_SHORTS_COMPARE2_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8534;"	d
TIMER_SHORTS_COMPARE2_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11576;"	d
TIMER_SHORTS_COMPARE2_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10808;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5414;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8566;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11608;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10840;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5415;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8567;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11609;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10841;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5413;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8565;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11607;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10839;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5412;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8564;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11606;"	d
TIMER_SHORTS_COMPARE3_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10838;"	d
TIMER_SHORTS_COMPARE3_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5390;"	d
TIMER_SHORTS_COMPARE3_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8530;"	d
TIMER_SHORTS_COMPARE3_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11572;"	d
TIMER_SHORTS_COMPARE3_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10804;"	d
TIMER_SHORTS_COMPARE3_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5391;"	d
TIMER_SHORTS_COMPARE3_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8531;"	d
TIMER_SHORTS_COMPARE3_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11573;"	d
TIMER_SHORTS_COMPARE3_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10805;"	d
TIMER_SHORTS_COMPARE3_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5389;"	d
TIMER_SHORTS_COMPARE3_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8529;"	d
TIMER_SHORTS_COMPARE3_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11571;"	d
TIMER_SHORTS_COMPARE3_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10803;"	d
TIMER_SHORTS_COMPARE3_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5388;"	d
TIMER_SHORTS_COMPARE3_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8528;"	d
TIMER_SHORTS_COMPARE3_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11570;"	d
TIMER_SHORTS_COMPARE3_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10802;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8560;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11602;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10834;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8561;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11603;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10835;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8559;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11601;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10833;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8558;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11600;"	d
TIMER_SHORTS_COMPARE4_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10832;"	d
TIMER_SHORTS_COMPARE4_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8524;"	d
TIMER_SHORTS_COMPARE4_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11566;"	d
TIMER_SHORTS_COMPARE4_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10798;"	d
TIMER_SHORTS_COMPARE4_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8525;"	d
TIMER_SHORTS_COMPARE4_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11567;"	d
TIMER_SHORTS_COMPARE4_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10799;"	d
TIMER_SHORTS_COMPARE4_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8523;"	d
TIMER_SHORTS_COMPARE4_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11565;"	d
TIMER_SHORTS_COMPARE4_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10797;"	d
TIMER_SHORTS_COMPARE4_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8522;"	d
TIMER_SHORTS_COMPARE4_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11564;"	d
TIMER_SHORTS_COMPARE4_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10796;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8554;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11596;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10828;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8555;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11597;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10829;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8553;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11595;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10827;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8552;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11594;"	d
TIMER_SHORTS_COMPARE5_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10826;"	d
TIMER_SHORTS_COMPARE5_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8518;"	d
TIMER_SHORTS_COMPARE5_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11560;"	d
TIMER_SHORTS_COMPARE5_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10792;"	d
TIMER_SHORTS_COMPARE5_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8519;"	d
TIMER_SHORTS_COMPARE5_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11561;"	d
TIMER_SHORTS_COMPARE5_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10793;"	d
TIMER_SHORTS_COMPARE5_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8517;"	d
TIMER_SHORTS_COMPARE5_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11559;"	d
TIMER_SHORTS_COMPARE5_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10791;"	d
TIMER_SHORTS_COMPARE5_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8516;"	d
TIMER_SHORTS_COMPARE5_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11558;"	d
TIMER_SHORTS_COMPARE5_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10790;"	d
TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8503;"	d
TIMER_TASKS_CAPTURE_TASKS_CAPTURE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8502;"	d
TIMER_TASKS_CLEAR_TASKS_CLEAR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8489;"	d
TIMER_TASKS_CLEAR_TASKS_CLEAR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8488;"	d
TIMER_TASKS_COUNT_TASKS_COUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8482;"	d
TIMER_TASKS_COUNT_TASKS_COUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8481;"	d
TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8496;"	d
TIMER_TASKS_SHUTDOWN_TASKS_SHUTDOWN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8495;"	d
TIMER_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8468;"	d
TIMER_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8467;"	d
TIMER_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8475;"	d
TIMER_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8474;"	d
TIMER_USER_OP_TYPE_NONE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_NONE,                                                \/**< Invalid timer operation type. *\/$/;"	e	enum:__anon555	file:
TIMER_USER_OP_TYPE_NONE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    TIMER_USER_OP_TYPE_NONE,                                                \/**< Invalid timer operation type. *\/$/;"	e	enum:__anon565	file:
TIMER_USER_OP_TYPE_NONE	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_NONE,                                                \/**< Invalid timer operation type. *\/$/;"	e	enum:__anon581	file:
TIMER_USER_OP_TYPE_START	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_START,                                               \/**< Timer operation type Start. *\/$/;"	e	enum:__anon555	file:
TIMER_USER_OP_TYPE_START	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    TIMER_USER_OP_TYPE_START,                                               \/**< Timer operation type Start. *\/$/;"	e	enum:__anon565	file:
TIMER_USER_OP_TYPE_START	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_START,                                               \/**< Timer operation type Start. *\/$/;"	e	enum:__anon581	file:
TIMER_USER_OP_TYPE_STOP	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP,                                                \/**< Timer operation type Stop. *\/$/;"	e	enum:__anon555	file:
TIMER_USER_OP_TYPE_STOP	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP,                                                \/**< Timer operation type Stop. *\/$/;"	e	enum:__anon565	file:
TIMER_USER_OP_TYPE_STOP	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP,                                                \/**< Timer operation type Stop. *\/$/;"	e	enum:__anon581	file:
TIMER_USER_OP_TYPE_STOP_ALL	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP_ALL                                             \/**< Timer operation type Stop All. *\/$/;"	e	enum:__anon555	file:
TIMER_USER_OP_TYPE_STOP_ALL	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP_ALL                                             \/**< Timer operation type Stop All. *\/$/;"	e	enum:__anon565	file:
TIMER_USER_OP_TYPE_STOP_ALL	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    TIMER_USER_OP_TYPE_STOP_ALL                                             \/**< Timer operation type Stop All. *\/$/;"	e	enum:__anon581	file:
TIMESLOT_BEGIN_IRQHandler	.\app\src\ws_timeslot.c	/^void TIMESLOT_BEGIN_IRQHandler(void)$/;"	f
TIMESLOT_BEGIN_IRQHandler	.\app\src\ws_timeslot.c	19;"	d	file:
TIMESLOT_BEGIN_IRQPriority	.\app\src\ws_timeslot.c	20;"	d	file:
TIMESLOT_BEGIN_IRQn	.\app\src\ws_timeslot.c	18;"	d	file:
TIMESLOT_END_IRQHandler	.\app\src\ws_timeslot.c	/^void TIMESLOT_END_IRQHandler(void)$/;"	f
TIMESLOT_END_IRQHandler	.\app\src\ws_timeslot.c	23;"	d	file:
TIMESLOT_END_IRQPriority	.\app\src\ws_timeslot.c	24;"	d	file:
TIMESLOT_END_IRQn	.\app\src\ws_timeslot.c	22;"	d	file:
TIMESLOT_H__	.\app\inc\ws_timeslot.h	2;"	d
TIME_TO_BLINK	.\app\src\ws_timeslot.c	40;"	d	file:
TPI	.\CMSIS_4\CMSIS\Include\core_cm3.h	1379;"	d
TPI	.\CMSIS_4\CMSIS\Include\core_cm4.h	1548;"	d
TPI	.\CMSIS_4\CMSIS\Include\core_cm7.h	1756;"	d
TPI	.\CMSIS_4\CMSIS\Include\core_sc300.h	1361;"	d
TPI_ACPR_PRESCALER_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1015;"	d
TPI_ACPR_PRESCALER_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1076;"	d
TPI_ACPR_PRESCALER_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1281;"	d
TPI_ACPR_PRESCALER_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	997;"	d
TPI_ACPR_PRESCALER_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1014;"	d
TPI_ACPR_PRESCALER_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1075;"	d
TPI_ACPR_PRESCALER_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1280;"	d
TPI_ACPR_PRESCALER_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	996;"	d
TPI_BASE	.\CMSIS_4\CMSIS\Include\core_cm3.h	1367;"	d
TPI_BASE	.\CMSIS_4\CMSIS\Include\core_cm4.h	1536;"	d
TPI_BASE	.\CMSIS_4\CMSIS\Include\core_cm7.h	1744;"	d
TPI_BASE	.\CMSIS_4\CMSIS\Include\core_sc300.h	1349;"	d
TPI_DEVID_AsynClkIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1115;"	d
TPI_DEVID_AsynClkIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1176;"	d
TPI_DEVID_AsynClkIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1381;"	d
TPI_DEVID_AsynClkIn_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1097;"	d
TPI_DEVID_AsynClkIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1114;"	d
TPI_DEVID_AsynClkIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1175;"	d
TPI_DEVID_AsynClkIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1380;"	d
TPI_DEVID_AsynClkIn_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1096;"	d
TPI_DEVID_MANCVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1106;"	d
TPI_DEVID_MANCVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1167;"	d
TPI_DEVID_MANCVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1372;"	d
TPI_DEVID_MANCVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1088;"	d
TPI_DEVID_MANCVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1105;"	d
TPI_DEVID_MANCVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1166;"	d
TPI_DEVID_MANCVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1371;"	d
TPI_DEVID_MANCVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1087;"	d
TPI_DEVID_MinBufSz_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1112;"	d
TPI_DEVID_MinBufSz_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1173;"	d
TPI_DEVID_MinBufSz_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1378;"	d
TPI_DEVID_MinBufSz_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1094;"	d
TPI_DEVID_MinBufSz_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1111;"	d
TPI_DEVID_MinBufSz_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1172;"	d
TPI_DEVID_MinBufSz_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1377;"	d
TPI_DEVID_MinBufSz_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1093;"	d
TPI_DEVID_NRZVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1103;"	d
TPI_DEVID_NRZVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1164;"	d
TPI_DEVID_NRZVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1369;"	d
TPI_DEVID_NRZVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1085;"	d
TPI_DEVID_NRZVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1102;"	d
TPI_DEVID_NRZVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1163;"	d
TPI_DEVID_NRZVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1368;"	d
TPI_DEVID_NRZVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1084;"	d
TPI_DEVID_NrTraceInput_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1118;"	d
TPI_DEVID_NrTraceInput_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1179;"	d
TPI_DEVID_NrTraceInput_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1384;"	d
TPI_DEVID_NrTraceInput_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1100;"	d
TPI_DEVID_NrTraceInput_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1117;"	d
TPI_DEVID_NrTraceInput_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1178;"	d
TPI_DEVID_NrTraceInput_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1383;"	d
TPI_DEVID_NrTraceInput_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1099;"	d
TPI_DEVID_PTINVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1109;"	d
TPI_DEVID_PTINVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1170;"	d
TPI_DEVID_PTINVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1375;"	d
TPI_DEVID_PTINVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1091;"	d
TPI_DEVID_PTINVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1108;"	d
TPI_DEVID_PTINVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1169;"	d
TPI_DEVID_PTINVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1374;"	d
TPI_DEVID_PTINVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1090;"	d
TPI_DEVTYPE_MajorType_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1122;"	d
TPI_DEVTYPE_MajorType_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1183;"	d
TPI_DEVTYPE_MajorType_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1388;"	d
TPI_DEVTYPE_MajorType_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1104;"	d
TPI_DEVTYPE_MajorType_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1121;"	d
TPI_DEVTYPE_MajorType_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1182;"	d
TPI_DEVTYPE_MajorType_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1387;"	d
TPI_DEVTYPE_MajorType_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1103;"	d
TPI_DEVTYPE_SubType_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1125;"	d
TPI_DEVTYPE_SubType_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1186;"	d
TPI_DEVTYPE_SubType_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1391;"	d
TPI_DEVTYPE_SubType_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1107;"	d
TPI_DEVTYPE_SubType_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1124;"	d
TPI_DEVTYPE_SubType_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1185;"	d
TPI_DEVTYPE_SubType_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1390;"	d
TPI_DEVTYPE_SubType_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1106;"	d
TPI_FFCR_EnFCont_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1039;"	d
TPI_FFCR_EnFCont_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1100;"	d
TPI_FFCR_EnFCont_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1305;"	d
TPI_FFCR_EnFCont_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1021;"	d
TPI_FFCR_EnFCont_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1038;"	d
TPI_FFCR_EnFCont_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1099;"	d
TPI_FFCR_EnFCont_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1304;"	d
TPI_FFCR_EnFCont_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1020;"	d
TPI_FFCR_TrigIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1036;"	d
TPI_FFCR_TrigIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1097;"	d
TPI_FFCR_TrigIn_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1302;"	d
TPI_FFCR_TrigIn_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1018;"	d
TPI_FFCR_TrigIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1035;"	d
TPI_FFCR_TrigIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1096;"	d
TPI_FFCR_TrigIn_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1301;"	d
TPI_FFCR_TrigIn_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1017;"	d
TPI_FFSR_FlInProg_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1032;"	d
TPI_FFSR_FlInProg_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1093;"	d
TPI_FFSR_FlInProg_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1298;"	d
TPI_FFSR_FlInProg_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1014;"	d
TPI_FFSR_FlInProg_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1031;"	d
TPI_FFSR_FlInProg_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1092;"	d
TPI_FFSR_FlInProg_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1297;"	d
TPI_FFSR_FlInProg_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1013;"	d
TPI_FFSR_FtNonStop_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1023;"	d
TPI_FFSR_FtNonStop_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1084;"	d
TPI_FFSR_FtNonStop_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1289;"	d
TPI_FFSR_FtNonStop_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1005;"	d
TPI_FFSR_FtNonStop_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1022;"	d
TPI_FFSR_FtNonStop_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1083;"	d
TPI_FFSR_FtNonStop_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1288;"	d
TPI_FFSR_FtNonStop_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1004;"	d
TPI_FFSR_FtStopped_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1029;"	d
TPI_FFSR_FtStopped_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1090;"	d
TPI_FFSR_FtStopped_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1295;"	d
TPI_FFSR_FtStopped_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1011;"	d
TPI_FFSR_FtStopped_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1028;"	d
TPI_FFSR_FtStopped_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1089;"	d
TPI_FFSR_FtStopped_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1294;"	d
TPI_FFSR_FtStopped_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1010;"	d
TPI_FFSR_TCPresent_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1026;"	d
TPI_FFSR_TCPresent_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1087;"	d
TPI_FFSR_TCPresent_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1292;"	d
TPI_FFSR_TCPresent_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1008;"	d
TPI_FFSR_TCPresent_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1025;"	d
TPI_FFSR_TCPresent_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1086;"	d
TPI_FFSR_TCPresent_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1291;"	d
TPI_FFSR_TCPresent_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1007;"	d
TPI_FIFO0_ETM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1065;"	d
TPI_FIFO0_ETM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1126;"	d
TPI_FIFO0_ETM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1331;"	d
TPI_FIFO0_ETM0_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1047;"	d
TPI_FIFO0_ETM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1064;"	d
TPI_FIFO0_ETM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1125;"	d
TPI_FIFO0_ETM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1330;"	d
TPI_FIFO0_ETM0_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1046;"	d
TPI_FIFO0_ETM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1062;"	d
TPI_FIFO0_ETM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1123;"	d
TPI_FIFO0_ETM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1328;"	d
TPI_FIFO0_ETM1_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1044;"	d
TPI_FIFO0_ETM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1061;"	d
TPI_FIFO0_ETM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1122;"	d
TPI_FIFO0_ETM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1327;"	d
TPI_FIFO0_ETM1_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1043;"	d
TPI_FIFO0_ETM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1059;"	d
TPI_FIFO0_ETM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1120;"	d
TPI_FIFO0_ETM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1325;"	d
TPI_FIFO0_ETM2_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1041;"	d
TPI_FIFO0_ETM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1058;"	d
TPI_FIFO0_ETM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1119;"	d
TPI_FIFO0_ETM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1324;"	d
TPI_FIFO0_ETM2_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1040;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1053;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1114;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1319;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1035;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1052;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1113;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1318;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1034;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1056;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1117;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1322;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1038;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1055;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1116;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1321;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1037;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1047;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1108;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1313;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1029;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1046;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1107;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1312;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1028;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1050;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1111;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1316;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1032;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1049;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1110;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1315;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1031;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1079;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1140;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1345;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1061;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1078;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1139;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1344;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1060;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1082;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1143;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1348;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1064;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1081;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1142;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1347;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1063;"	d
TPI_FIFO1_ITM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1091;"	d
TPI_FIFO1_ITM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1152;"	d
TPI_FIFO1_ITM0_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1357;"	d
TPI_FIFO1_ITM0_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1073;"	d
TPI_FIFO1_ITM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1090;"	d
TPI_FIFO1_ITM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1151;"	d
TPI_FIFO1_ITM0_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1356;"	d
TPI_FIFO1_ITM0_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1072;"	d
TPI_FIFO1_ITM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1088;"	d
TPI_FIFO1_ITM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1149;"	d
TPI_FIFO1_ITM1_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1354;"	d
TPI_FIFO1_ITM1_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1070;"	d
TPI_FIFO1_ITM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1087;"	d
TPI_FIFO1_ITM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1148;"	d
TPI_FIFO1_ITM1_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1353;"	d
TPI_FIFO1_ITM1_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1069;"	d
TPI_FIFO1_ITM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1085;"	d
TPI_FIFO1_ITM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1146;"	d
TPI_FIFO1_ITM2_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1351;"	d
TPI_FIFO1_ITM2_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1067;"	d
TPI_FIFO1_ITM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1084;"	d
TPI_FIFO1_ITM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1145;"	d
TPI_FIFO1_ITM2_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1350;"	d
TPI_FIFO1_ITM2_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1066;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1073;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1134;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1339;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1055;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1072;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1133;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1338;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1054;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1076;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1137;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1342;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1058;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1075;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1136;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1341;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1057;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1095;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1156;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1361;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1077;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1094;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1155;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1360;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1076;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1069;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1130;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1335;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1051;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1068;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1129;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1334;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1050;"	d
TPI_ITCTRL_Mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1099;"	d
TPI_ITCTRL_Mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1160;"	d
TPI_ITCTRL_Mode_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1365;"	d
TPI_ITCTRL_Mode_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1081;"	d
TPI_ITCTRL_Mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1098;"	d
TPI_ITCTRL_Mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1159;"	d
TPI_ITCTRL_Mode_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1364;"	d
TPI_ITCTRL_Mode_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1080;"	d
TPI_SPPR_TXMODE_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1019;"	d
TPI_SPPR_TXMODE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1080;"	d
TPI_SPPR_TXMODE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1285;"	d
TPI_SPPR_TXMODE_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1001;"	d
TPI_SPPR_TXMODE_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1018;"	d
TPI_SPPR_TXMODE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1079;"	d
TPI_SPPR_TXMODE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1284;"	d
TPI_SPPR_TXMODE_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1000;"	d
TPI_TRIGGER_TRIGGER_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	1043;"	d
TPI_TRIGGER_TRIGGER_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	1104;"	d
TPI_TRIGGER_TRIGGER_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	1309;"	d
TPI_TRIGGER_TRIGGER_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	1025;"	d
TPI_TRIGGER_TRIGGER_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	1042;"	d
TPI_TRIGGER_TRIGGER_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	1103;"	d
TPI_TRIGGER_TRIGGER_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	1308;"	d
TPI_TRIGGER_TRIGGER_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	1024;"	d
TPI_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon119
TPI_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon137
TPI_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon156
TPI_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon188
TPR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register *\/$/;"	m	struct:__anon116
TPR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register *\/$/;"	m	struct:__anon134
TPR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register *\/$/;"	m	struct:__anon153
TPR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t TPR;                    \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register *\/$/;"	m	struct:__anon185
TRACECONFIG	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TRACECONFIG;                       \/*!< Clocking options for the Trace Port debug interface                   *\/$/;"	m	struct:__anon272
TRACECONFIG	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TRACECONFIG;                       \/*!< Clocking options for the Trace Port debug interface                   *\/$/;"	m	struct:__anon430
TRIGGER	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon119
TRIGGER	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon137
TRIGGER	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon156
TRIGGER	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t TRIGGER;                \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon188
TWI0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	225;"	d
TWI0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	225;"	d
TWI0_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	298;"	d
TWI0_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	298;"	d
TWI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	228;"	d
TWI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	228;"	d
TWI0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	301;"	d
TWI0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	301;"	d
TWI0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	226;"	d
TWI0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	226;"	d
TWI0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	299;"	d
TWI0_CONFIG_SCL	.\app\nRF51822_xxAC\nrf_drv_config.h	299;"	d
TWI0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	227;"	d
TWI0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	227;"	d
TWI0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	300;"	d
TWI0_CONFIG_SDA	.\app\nRF51822_xxAC\nrf_drv_config.h	300;"	d
TWI0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2580;"	d
TWI0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	222;"	d
TWI0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	222;"	d
TWI0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	293;"	d
TWI0_ENABLED	.\app\inc\sdk_config.h	2580;"	d
TWI0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	293;"	d
TWI0_ENABLED	.\sdk_config.h	2580;"	d
TWI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	230;"	d
TWI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	230;"	d
TWI0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	303;"	d
TWI0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	303;"	d
TWI0_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2587;"	d
TWI0_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	296;"	d
TWI0_USE_EASY_DMA	.\app\inc\sdk_config.h	2587;"	d
TWI0_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	296;"	d
TWI0_USE_EASY_DMA	.\sdk_config.h	2587;"	d
TWI1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	236;"	d
TWI1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	236;"	d
TWI1_CONFIG_FREQUENCY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	311;"	d
TWI1_CONFIG_FREQUENCY	.\app\nRF51822_xxAC\nrf_drv_config.h	311;"	d
TWI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	239;"	d
TWI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	239;"	d
TWI1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	314;"	d
TWI1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	314;"	d
TWI1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	237;"	d
TWI1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	237;"	d
TWI1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	312;"	d
TWI1_CONFIG_SCL	.\app\nRF51822_xxAC\nrf_drv_config.h	312;"	d
TWI1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	238;"	d
TWI1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	238;"	d
TWI1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	313;"	d
TWI1_CONFIG_SDA	.\app\nRF51822_xxAC\nrf_drv_config.h	313;"	d
TWI1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2596;"	d
TWI1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	233;"	d
TWI1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	233;"	d
TWI1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	306;"	d
TWI1_ENABLED	.\app\inc\sdk_config.h	2596;"	d
TWI1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	306;"	d
TWI1_ENABLED	.\sdk_config.h	2596;"	d
TWI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	241;"	d
TWI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	241;"	d
TWI1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	316;"	d
TWI1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	316;"	d
TWI1_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2603;"	d
TWI1_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	309;"	d
TWI1_USE_EASY_DMA	.\app\inc\sdk_config.h	2603;"	d
TWI1_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	309;"	d
TWI1_USE_EASY_DMA	.\sdk_config.h	2603;"	d
TWIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	151;"	d
TWIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	190;"	d
TWIM0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	195;"	d
TWIM0_TWIS0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIM0_TWIS0_IRQn              =   3,              \/*!<   3  TWIM0_TWIS0                                                      *\/$/;"	e	enum:__anon307
TWIM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	191;"	d
TWIM1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	196;"	d
TWIM_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9113;"	d
TWIM_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12283;"	d
TWIM_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11492;"	d
TWIM_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9112;"	d
TWIM_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12282;"	d
TWIM_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11491;"	d
TWIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	149;"	d
TWIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	188;"	d
TWIM_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	193;"	d
TWIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9009;"	d
TWIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12171;"	d
TWIM_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11388;"	d
TWIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9010;"	d
TWIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12172;"	d
TWIM_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11389;"	d
TWIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9008;"	d
TWIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12170;"	d
TWIM_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11387;"	d
TWIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9007;"	d
TWIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12169;"	d
TWIM_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11386;"	d
TWIM_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8993;"	d
TWIM_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12155;"	d
TWIM_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11372;"	d
TWIM_ERRORSRC_ANACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8994;"	d
TWIM_ERRORSRC_ANACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12156;"	d
TWIM_ERRORSRC_ANACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11373;"	d
TWIM_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8992;"	d
TWIM_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12154;"	d
TWIM_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11371;"	d
TWIM_ERRORSRC_ANACK_Received	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8995;"	d
TWIM_ERRORSRC_ANACK_Received	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12157;"	d
TWIM_ERRORSRC_ANACK_Received	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11374;"	d
TWIM_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8987;"	d
TWIM_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12149;"	d
TWIM_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11366;"	d
TWIM_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8988;"	d
TWIM_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12150;"	d
TWIM_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11367;"	d
TWIM_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8986;"	d
TWIM_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12148;"	d
TWIM_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11365;"	d
TWIM_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8989;"	d
TWIM_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12151;"	d
TWIM_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11368;"	d
TWIM_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8999;"	d
TWIM_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12161;"	d
TWIM_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11378;"	d
TWIM_ERRORSRC_OVERRUN_NotReceived	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9000;"	d
TWIM_ERRORSRC_OVERRUN_NotReceived	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12162;"	d
TWIM_ERRORSRC_OVERRUN_NotReceived	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11379;"	d
TWIM_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8998;"	d
TWIM_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12160;"	d
TWIM_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11377;"	d
TWIM_ERRORSRC_OVERRUN_Received	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9001;"	d
TWIM_ERRORSRC_OVERRUN_Received	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12163;"	d
TWIM_ERRORSRC_OVERRUN_Received	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11380;"	d
TWIM_EVENTS_ERROR_EVENTS_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8763;"	d
TWIM_EVENTS_ERROR_EVENTS_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8762;"	d
TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8791;"	d
TWIM_EVENTS_LASTRX_EVENTS_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8790;"	d
TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8798;"	d
TWIM_EVENTS_LASTTX_EVENTS_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8797;"	d
TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8777;"	d
TWIM_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8776;"	d
TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8756;"	d
TWIM_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8755;"	d
TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8770;"	d
TWIM_EVENTS_SUSPENDED_EVENTS_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8769;"	d
TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8784;"	d
TWIM_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8783;"	d
TWIM_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9044;"	d
TWIM_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12214;"	d
TWIM_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11423;"	d
TWIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9045;"	d
TWIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12215;"	d
TWIM_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11424;"	d
TWIM_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9046;"	d
TWIM_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12216;"	d
TWIM_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11425;"	d
TWIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9043;"	d
TWIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12213;"	d
TWIM_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11422;"	d
TWIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9042;"	d
TWIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12212;"	d
TWIM_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11421;"	d
TWIM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8973;"	d
TWIM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12135;"	d
TWIM_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11352;"	d
TWIM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8971;"	d
TWIM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12133;"	d
TWIM_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11350;"	d
TWIM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8972;"	d
TWIM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12134;"	d
TWIM_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11351;"	d
TWIM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8970;"	d
TWIM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12132;"	d
TWIM_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11349;"	d
TWIM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8969;"	d
TWIM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12131;"	d
TWIM_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11348;"	d
TWIM_INTENCLR_LASTRX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8945;"	d
TWIM_INTENCLR_LASTRX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12107;"	d
TWIM_INTENCLR_LASTRX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11324;"	d
TWIM_INTENCLR_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8943;"	d
TWIM_INTENCLR_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12105;"	d
TWIM_INTENCLR_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11322;"	d
TWIM_INTENCLR_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8944;"	d
TWIM_INTENCLR_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12106;"	d
TWIM_INTENCLR_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11323;"	d
TWIM_INTENCLR_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8942;"	d
TWIM_INTENCLR_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12104;"	d
TWIM_INTENCLR_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11321;"	d
TWIM_INTENCLR_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8941;"	d
TWIM_INTENCLR_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12103;"	d
TWIM_INTENCLR_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11320;"	d
TWIM_INTENCLR_LASTTX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8938;"	d
TWIM_INTENCLR_LASTTX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12100;"	d
TWIM_INTENCLR_LASTTX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11317;"	d
TWIM_INTENCLR_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8936;"	d
TWIM_INTENCLR_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12098;"	d
TWIM_INTENCLR_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11315;"	d
TWIM_INTENCLR_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8937;"	d
TWIM_INTENCLR_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12099;"	d
TWIM_INTENCLR_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11316;"	d
TWIM_INTENCLR_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8935;"	d
TWIM_INTENCLR_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12097;"	d
TWIM_INTENCLR_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11314;"	d
TWIM_INTENCLR_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8934;"	d
TWIM_INTENCLR_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12096;"	d
TWIM_INTENCLR_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11313;"	d
TWIM_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8959;"	d
TWIM_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12121;"	d
TWIM_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11338;"	d
TWIM_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8957;"	d
TWIM_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12119;"	d
TWIM_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11336;"	d
TWIM_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8958;"	d
TWIM_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12120;"	d
TWIM_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11337;"	d
TWIM_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8956;"	d
TWIM_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12118;"	d
TWIM_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11335;"	d
TWIM_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8955;"	d
TWIM_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12117;"	d
TWIM_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11334;"	d
TWIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8980;"	d
TWIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12142;"	d
TWIM_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11359;"	d
TWIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8978;"	d
TWIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12140;"	d
TWIM_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11357;"	d
TWIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8979;"	d
TWIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12141;"	d
TWIM_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11358;"	d
TWIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8977;"	d
TWIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12139;"	d
TWIM_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11356;"	d
TWIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8976;"	d
TWIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12138;"	d
TWIM_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11355;"	d
TWIM_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8966;"	d
TWIM_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12128;"	d
TWIM_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11345;"	d
TWIM_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8964;"	d
TWIM_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12126;"	d
TWIM_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11343;"	d
TWIM_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8965;"	d
TWIM_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12127;"	d
TWIM_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11344;"	d
TWIM_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8963;"	d
TWIM_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12125;"	d
TWIM_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11342;"	d
TWIM_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8962;"	d
TWIM_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12124;"	d
TWIM_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11341;"	d
TWIM_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8952;"	d
TWIM_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12114;"	d
TWIM_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11331;"	d
TWIM_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8950;"	d
TWIM_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12112;"	d
TWIM_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11329;"	d
TWIM_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8951;"	d
TWIM_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12113;"	d
TWIM_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11330;"	d
TWIM_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8949;"	d
TWIM_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12111;"	d
TWIM_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11328;"	d
TWIM_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8948;"	d
TWIM_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12110;"	d
TWIM_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11327;"	d
TWIM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8919;"	d
TWIM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12081;"	d
TWIM_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11298;"	d
TWIM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8920;"	d
TWIM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12082;"	d
TWIM_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11299;"	d
TWIM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8918;"	d
TWIM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12080;"	d
TWIM_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11297;"	d
TWIM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8917;"	d
TWIM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12079;"	d
TWIM_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11296;"	d
TWIM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8921;"	d
TWIM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12083;"	d
TWIM_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11300;"	d
TWIM_INTENSET_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8891;"	d
TWIM_INTENSET_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12053;"	d
TWIM_INTENSET_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11270;"	d
TWIM_INTENSET_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8892;"	d
TWIM_INTENSET_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12054;"	d
TWIM_INTENSET_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11271;"	d
TWIM_INTENSET_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8890;"	d
TWIM_INTENSET_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12052;"	d
TWIM_INTENSET_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11269;"	d
TWIM_INTENSET_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8889;"	d
TWIM_INTENSET_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12051;"	d
TWIM_INTENSET_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11268;"	d
TWIM_INTENSET_LASTRX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8893;"	d
TWIM_INTENSET_LASTRX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12055;"	d
TWIM_INTENSET_LASTRX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11272;"	d
TWIM_INTENSET_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8884;"	d
TWIM_INTENSET_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12046;"	d
TWIM_INTENSET_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11263;"	d
TWIM_INTENSET_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8885;"	d
TWIM_INTENSET_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12047;"	d
TWIM_INTENSET_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11264;"	d
TWIM_INTENSET_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8883;"	d
TWIM_INTENSET_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12045;"	d
TWIM_INTENSET_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11262;"	d
TWIM_INTENSET_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8882;"	d
TWIM_INTENSET_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12044;"	d
TWIM_INTENSET_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11261;"	d
TWIM_INTENSET_LASTTX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8886;"	d
TWIM_INTENSET_LASTTX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12048;"	d
TWIM_INTENSET_LASTTX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11265;"	d
TWIM_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8905;"	d
TWIM_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12067;"	d
TWIM_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11284;"	d
TWIM_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8906;"	d
TWIM_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12068;"	d
TWIM_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11285;"	d
TWIM_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8904;"	d
TWIM_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12066;"	d
TWIM_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11283;"	d
TWIM_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8903;"	d
TWIM_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12065;"	d
TWIM_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11282;"	d
TWIM_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8907;"	d
TWIM_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12069;"	d
TWIM_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11286;"	d
TWIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8926;"	d
TWIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12088;"	d
TWIM_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11305;"	d
TWIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8927;"	d
TWIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12089;"	d
TWIM_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11306;"	d
TWIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8925;"	d
TWIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12087;"	d
TWIM_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11304;"	d
TWIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8924;"	d
TWIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12086;"	d
TWIM_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11303;"	d
TWIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8928;"	d
TWIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12090;"	d
TWIM_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11307;"	d
TWIM_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8912;"	d
TWIM_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12074;"	d
TWIM_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11291;"	d
TWIM_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8913;"	d
TWIM_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12075;"	d
TWIM_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11292;"	d
TWIM_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8911;"	d
TWIM_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12073;"	d
TWIM_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11290;"	d
TWIM_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8910;"	d
TWIM_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12072;"	d
TWIM_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11289;"	d
TWIM_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8914;"	d
TWIM_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12076;"	d
TWIM_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11293;"	d
TWIM_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8898;"	d
TWIM_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12060;"	d
TWIM_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11277;"	d
TWIM_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8899;"	d
TWIM_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12061;"	d
TWIM_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11278;"	d
TWIM_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8897;"	d
TWIM_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12059;"	d
TWIM_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11276;"	d
TWIM_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8896;"	d
TWIM_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12058;"	d
TWIM_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11275;"	d
TWIM_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8900;"	d
TWIM_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12062;"	d
TWIM_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11279;"	d
TWIM_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8869;"	d
TWIM_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12031;"	d
TWIM_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11248;"	d
TWIM_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8870;"	d
TWIM_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12032;"	d
TWIM_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11249;"	d
TWIM_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8868;"	d
TWIM_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12030;"	d
TWIM_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11247;"	d
TWIM_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8867;"	d
TWIM_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12029;"	d
TWIM_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11246;"	d
TWIM_INTEN_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8845;"	d
TWIM_INTEN_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12007;"	d
TWIM_INTEN_LASTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11224;"	d
TWIM_INTEN_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8846;"	d
TWIM_INTEN_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12008;"	d
TWIM_INTEN_LASTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11225;"	d
TWIM_INTEN_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8844;"	d
TWIM_INTEN_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12006;"	d
TWIM_INTEN_LASTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11223;"	d
TWIM_INTEN_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8843;"	d
TWIM_INTEN_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12005;"	d
TWIM_INTEN_LASTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11222;"	d
TWIM_INTEN_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8839;"	d
TWIM_INTEN_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12001;"	d
TWIM_INTEN_LASTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11218;"	d
TWIM_INTEN_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8840;"	d
TWIM_INTEN_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12002;"	d
TWIM_INTEN_LASTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11219;"	d
TWIM_INTEN_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8838;"	d
TWIM_INTEN_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12000;"	d
TWIM_INTEN_LASTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11217;"	d
TWIM_INTEN_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8837;"	d
TWIM_INTEN_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11999;"	d
TWIM_INTEN_LASTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11216;"	d
TWIM_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8857;"	d
TWIM_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12019;"	d
TWIM_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11236;"	d
TWIM_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8858;"	d
TWIM_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12020;"	d
TWIM_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11237;"	d
TWIM_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8856;"	d
TWIM_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12018;"	d
TWIM_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11235;"	d
TWIM_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8855;"	d
TWIM_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12017;"	d
TWIM_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11234;"	d
TWIM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8875;"	d
TWIM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12037;"	d
TWIM_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11254;"	d
TWIM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8876;"	d
TWIM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12038;"	d
TWIM_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11255;"	d
TWIM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8874;"	d
TWIM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12036;"	d
TWIM_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11253;"	d
TWIM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8873;"	d
TWIM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12035;"	d
TWIM_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11252;"	d
TWIM_INTEN_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8863;"	d
TWIM_INTEN_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12025;"	d
TWIM_INTEN_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11242;"	d
TWIM_INTEN_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8864;"	d
TWIM_INTEN_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12026;"	d
TWIM_INTEN_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11243;"	d
TWIM_INTEN_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8862;"	d
TWIM_INTEN_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12024;"	d
TWIM_INTEN_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11241;"	d
TWIM_INTEN_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8861;"	d
TWIM_INTEN_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12023;"	d
TWIM_INTEN_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11240;"	d
TWIM_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8851;"	d
TWIM_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12013;"	d
TWIM_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11230;"	d
TWIM_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8852;"	d
TWIM_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12014;"	d
TWIM_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11231;"	d
TWIM_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8850;"	d
TWIM_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12012;"	d
TWIM_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11229;"	d
TWIM_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8849;"	d
TWIM_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12011;"	d
TWIM_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11228;"	d
TWIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	148;"	d
TWIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	187;"	d
TWIM_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	192;"	d
TWIM_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9018;"	d
TWIM_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12180;"	d
TWIM_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11397;"	d
TWIM_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9019;"	d
TWIM_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12181;"	d
TWIM_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11398;"	d
TWIM_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9017;"	d
TWIM_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12179;"	d
TWIM_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11396;"	d
TWIM_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9016;"	d
TWIM_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12178;"	d
TWIM_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11395;"	d
TWIM_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9023;"	d
TWIM_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12189;"	d
TWIM_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11402;"	d
TWIM_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9022;"	d
TWIM_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12188;"	d
TWIM_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11401;"	d
TWIM_PSEL_SCL_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12185;"	d
TWIM_PSEL_SCL_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12184;"	d
TWIM_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9031;"	d
TWIM_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12197;"	d
TWIM_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11410;"	d
TWIM_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9032;"	d
TWIM_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12198;"	d
TWIM_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11411;"	d
TWIM_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9030;"	d
TWIM_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12196;"	d
TWIM_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11409;"	d
TWIM_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9029;"	d
TWIM_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12195;"	d
TWIM_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11408;"	d
TWIM_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9036;"	d
TWIM_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12206;"	d
TWIM_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11415;"	d
TWIM_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9035;"	d
TWIM_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12205;"	d
TWIM_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11414;"	d
TWIM_PSEL_SDA_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12202;"	d
TWIM_PSEL_SDA_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12201;"	d
TWIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIM_PSEL_Type;$/;"	t	typeref:struct:__anon237
TWIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIM_PSEL_Type;$/;"	t	typeref:struct:__anon314
TWIM_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIM_PSEL_Type;$/;"	t	typeref:struct:__anon384
TWIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9067;"	d
TWIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12237;"	d
TWIM_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11446;"	d
TWIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9066;"	d
TWIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12236;"	d
TWIM_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11445;"	d
TWIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9076;"	d
TWIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12246;"	d
TWIM_RXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11455;"	d
TWIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9075;"	d
TWIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12245;"	d
TWIM_RXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11454;"	d
TWIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9074;"	d
TWIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12244;"	d
TWIM_RXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11453;"	d
TWIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9073;"	d
TWIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12243;"	d
TWIM_RXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11452;"	d
TWIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9060;"	d
TWIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12230;"	d
TWIM_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11439;"	d
TWIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9059;"	d
TWIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12229;"	d
TWIM_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11438;"	d
TWIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9053;"	d
TWIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12223;"	d
TWIM_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11432;"	d
TWIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9052;"	d
TWIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12222;"	d
TWIM_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11431;"	d
TWIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIM_RXD_Type;$/;"	t	typeref:struct:__anon238
TWIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIM_RXD_Type;$/;"	t	typeref:struct:__anon315
TWIM_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIM_RXD_Type;$/;"	t	typeref:struct:__anon385
TWIM_SHORTS_LASTRX_STARTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8812;"	d
TWIM_SHORTS_LASTRX_STARTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11974;"	d
TWIM_SHORTS_LASTRX_STARTTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11191;"	d
TWIM_SHORTS_LASTRX_STARTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8813;"	d
TWIM_SHORTS_LASTRX_STARTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11975;"	d
TWIM_SHORTS_LASTRX_STARTTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11192;"	d
TWIM_SHORTS_LASTRX_STARTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8811;"	d
TWIM_SHORTS_LASTRX_STARTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11973;"	d
TWIM_SHORTS_LASTRX_STARTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11190;"	d
TWIM_SHORTS_LASTRX_STARTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8810;"	d
TWIM_SHORTS_LASTRX_STARTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11972;"	d
TWIM_SHORTS_LASTRX_STARTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11189;"	d
TWIM_SHORTS_LASTRX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8806;"	d
TWIM_SHORTS_LASTRX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11968;"	d
TWIM_SHORTS_LASTRX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11185;"	d
TWIM_SHORTS_LASTRX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8807;"	d
TWIM_SHORTS_LASTRX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11969;"	d
TWIM_SHORTS_LASTRX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11186;"	d
TWIM_SHORTS_LASTRX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8805;"	d
TWIM_SHORTS_LASTRX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11967;"	d
TWIM_SHORTS_LASTRX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11184;"	d
TWIM_SHORTS_LASTRX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8804;"	d
TWIM_SHORTS_LASTRX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11966;"	d
TWIM_SHORTS_LASTRX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11183;"	d
TWIM_SHORTS_LASTTX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8830;"	d
TWIM_SHORTS_LASTTX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11992;"	d
TWIM_SHORTS_LASTTX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11209;"	d
TWIM_SHORTS_LASTTX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8831;"	d
TWIM_SHORTS_LASTTX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11993;"	d
TWIM_SHORTS_LASTTX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11210;"	d
TWIM_SHORTS_LASTTX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8829;"	d
TWIM_SHORTS_LASTTX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11991;"	d
TWIM_SHORTS_LASTTX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11208;"	d
TWIM_SHORTS_LASTTX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8828;"	d
TWIM_SHORTS_LASTTX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11990;"	d
TWIM_SHORTS_LASTTX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11207;"	d
TWIM_SHORTS_LASTTX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8818;"	d
TWIM_SHORTS_LASTTX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11980;"	d
TWIM_SHORTS_LASTTX_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11197;"	d
TWIM_SHORTS_LASTTX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8819;"	d
TWIM_SHORTS_LASTTX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11981;"	d
TWIM_SHORTS_LASTTX_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11198;"	d
TWIM_SHORTS_LASTTX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8817;"	d
TWIM_SHORTS_LASTTX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11979;"	d
TWIM_SHORTS_LASTTX_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11196;"	d
TWIM_SHORTS_LASTTX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8816;"	d
TWIM_SHORTS_LASTTX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11978;"	d
TWIM_SHORTS_LASTTX_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11195;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8824;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11986;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11203;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8825;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11987;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11204;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8823;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11985;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11202;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8822;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11984;"	d
TWIM_SHORTS_LASTTX_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11201;"	d
TWIM_TASKS_RESUME_TASKS_RESUME_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8749;"	d
TWIM_TASKS_RESUME_TASKS_RESUME_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8748;"	d
TWIM_TASKS_STARTRX_TASKS_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8721;"	d
TWIM_TASKS_STARTRX_TASKS_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8720;"	d
TWIM_TASKS_STARTTX_TASKS_STARTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8728;"	d
TWIM_TASKS_STARTTX_TASKS_STARTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8727;"	d
TWIM_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8735;"	d
TWIM_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8734;"	d
TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8742;"	d
TWIM_TASKS_SUSPEND_TASKS_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	8741;"	d
TWIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9097;"	d
TWIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12267;"	d
TWIM_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11476;"	d
TWIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9096;"	d
TWIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12266;"	d
TWIM_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11475;"	d
TWIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9106;"	d
TWIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12276;"	d
TWIM_TXD_LIST_LIST_ArrayList	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11485;"	d
TWIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9105;"	d
TWIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12275;"	d
TWIM_TXD_LIST_LIST_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11484;"	d
TWIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9104;"	d
TWIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12274;"	d
TWIM_TXD_LIST_LIST_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11483;"	d
TWIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9103;"	d
TWIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12273;"	d
TWIM_TXD_LIST_LIST_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11482;"	d
TWIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9090;"	d
TWIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12260;"	d
TWIM_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11469;"	d
TWIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9089;"	d
TWIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12259;"	d
TWIM_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11468;"	d
TWIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9083;"	d
TWIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12253;"	d
TWIM_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11462;"	d
TWIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9082;"	d
TWIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12252;"	d
TWIM_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11461;"	d
TWIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIM_TXD_Type;$/;"	t	typeref:struct:__anon239
TWIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIM_TXD_Type;$/;"	t	typeref:struct:__anon316
TWIM_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIM_TXD_Type;$/;"	t	typeref:struct:__anon386
TWIS0_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	250;"	d
TWIS0_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	250;"	d
TWIS0_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	325;"	d
TWIS0_CONFIG_ADDR0	.\app\nRF51822_xxAC\nrf_drv_config.h	325;"	d
TWIS0_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	251;"	d
TWIS0_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	251;"	d
TWIS0_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	326;"	d
TWIS0_CONFIG_ADDR1	.\app\nRF51822_xxAC\nrf_drv_config.h	326;"	d
TWIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	254;"	d
TWIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	254;"	d
TWIS0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	329;"	d
TWIS0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	329;"	d
TWIS0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	252;"	d
TWIS0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	252;"	d
TWIS0_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	327;"	d
TWIS0_CONFIG_SCL	.\app\nRF51822_xxAC\nrf_drv_config.h	327;"	d
TWIS0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	253;"	d
TWIS0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	253;"	d
TWIS0_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	328;"	d
TWIS0_CONFIG_SDA	.\app\nRF51822_xxAC\nrf_drv_config.h	328;"	d
TWIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	157;"	d
TWIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	197;"	d
TWIS0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	202;"	d
TWIS0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2450;"	d
TWIS0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	247;"	d
TWIS0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	247;"	d
TWIS0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	322;"	d
TWIS0_ENABLED	.\app\inc\sdk_config.h	2450;"	d
TWIS0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	322;"	d
TWIS0_ENABLED	.\sdk_config.h	2450;"	d
TWIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	256;"	d
TWIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	256;"	d
TWIS0_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	331;"	d
TWIS0_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	331;"	d
TWIS1_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	262;"	d
TWIS1_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	262;"	d
TWIS1_CONFIG_ADDR0	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	337;"	d
TWIS1_CONFIG_ADDR0	.\app\nRF51822_xxAC\nrf_drv_config.h	337;"	d
TWIS1_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	263;"	d
TWIS1_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	263;"	d
TWIS1_CONFIG_ADDR1	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	338;"	d
TWIS1_CONFIG_ADDR1	.\app\nRF51822_xxAC\nrf_drv_config.h	338;"	d
TWIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	266;"	d
TWIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	266;"	d
TWIS1_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	341;"	d
TWIS1_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	341;"	d
TWIS1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	264;"	d
TWIS1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	264;"	d
TWIS1_CONFIG_SCL	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	339;"	d
TWIS1_CONFIG_SCL	.\app\nRF51822_xxAC\nrf_drv_config.h	339;"	d
TWIS1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	265;"	d
TWIS1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	265;"	d
TWIS1_CONFIG_SDA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	340;"	d
TWIS1_CONFIG_SDA	.\app\nRF51822_xxAC\nrf_drv_config.h	340;"	d
TWIS1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	198;"	d
TWIS1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	203;"	d
TWIS1_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2457;"	d
TWIS1_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	259;"	d
TWIS1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	259;"	d
TWIS1_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	334;"	d
TWIS1_ENABLED	.\app\inc\sdk_config.h	2457;"	d
TWIS1_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	334;"	d
TWIS1_ENABLED	.\sdk_config.h	2457;"	d
TWIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	268;"	d
TWIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	268;"	d
TWIS1_INSTANCE_INDEX	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	343;"	d
TWIS1_INSTANCE_INDEX	.\app\nRF51822_xxAC\nrf_drv_config.h	343;"	d
TWIS_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9450;"	d
TWIS_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12551;"	d
TWIS_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11752;"	d
TWIS_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9449;"	d
TWIS_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12550;"	d
TWIS_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11751;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2466;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	273;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	273;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	348;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\app\inc\sdk_config.h	2466;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\app\nRF51822_xxAC\nrf_drv_config.h	348;"	d
TWIS_ASSUME_INIT_AFTER_RESET_ONLY	.\sdk_config.h	2466;"	d
TWIS_CONFIG_ADDRESS0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9464;"	d
TWIS_CONFIG_ADDRESS0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12565;"	d
TWIS_CONFIG_ADDRESS0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11766;"	d
TWIS_CONFIG_ADDRESS0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9465;"	d
TWIS_CONFIG_ADDRESS0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12566;"	d
TWIS_CONFIG_ADDRESS0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11767;"	d
TWIS_CONFIG_ADDRESS0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9463;"	d
TWIS_CONFIG_ADDRESS0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12564;"	d
TWIS_CONFIG_ADDRESS0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11765;"	d
TWIS_CONFIG_ADDRESS0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9462;"	d
TWIS_CONFIG_ADDRESS0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12563;"	d
TWIS_CONFIG_ADDRESS0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11764;"	d
TWIS_CONFIG_ADDRESS1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9458;"	d
TWIS_CONFIG_ADDRESS1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12559;"	d
TWIS_CONFIG_ADDRESS1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11760;"	d
TWIS_CONFIG_ADDRESS1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9459;"	d
TWIS_CONFIG_ADDRESS1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12560;"	d
TWIS_CONFIG_ADDRESS1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11761;"	d
TWIS_CONFIG_ADDRESS1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9457;"	d
TWIS_CONFIG_ADDRESS1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12558;"	d
TWIS_CONFIG_ADDRESS1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11759;"	d
TWIS_CONFIG_ADDRESS1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9456;"	d
TWIS_CONFIG_ADDRESS1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12557;"	d
TWIS_CONFIG_ADDRESS1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11758;"	d
TWIS_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2525;"	d
TWIS_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2525;"	d
TWIS_CONFIG_DEBUG_COLOR	.\sdk_config.h	2525;"	d
TWIS_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2509;"	d
TWIS_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2509;"	d
TWIS_CONFIG_INFO_COLOR	.\sdk_config.h	2509;"	d
TWIS_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2481;"	d
TWIS_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2481;"	d
TWIS_CONFIG_LOG_ENABLED	.\sdk_config.h	2481;"	d
TWIS_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2493;"	d
TWIS_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2493;"	d
TWIS_CONFIG_LOG_LEVEL	.\sdk_config.h	2493;"	d
TWIS_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	271;"	d
TWIS_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	271;"	d
TWIS_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	346;"	d
TWIS_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	346;"	d
TWIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	155;"	d
TWIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	195;"	d
TWIS_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	200;"	d
TWIS_DEFAULT_CONFIG_ADDR0	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2405;"	d
TWIS_DEFAULT_CONFIG_ADDR0	.\app\inc\sdk_config.h	2405;"	d
TWIS_DEFAULT_CONFIG_ADDR0	.\sdk_config.h	2405;"	d
TWIS_DEFAULT_CONFIG_ADDR1	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2410;"	d
TWIS_DEFAULT_CONFIG_ADDR1	.\app\inc\sdk_config.h	2410;"	d
TWIS_DEFAULT_CONFIG_ADDR1	.\sdk_config.h	2410;"	d
TWIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2443;"	d
TWIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2443;"	d
TWIS_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2443;"	d
TWIS_DEFAULT_CONFIG_SCL_PULL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2420;"	d
TWIS_DEFAULT_CONFIG_SCL_PULL	.\app\inc\sdk_config.h	2420;"	d
TWIS_DEFAULT_CONFIG_SCL_PULL	.\sdk_config.h	2420;"	d
TWIS_DEFAULT_CONFIG_SDA_PULL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2430;"	d
TWIS_DEFAULT_CONFIG_SDA_PULL	.\app\inc\sdk_config.h	2430;"	d
TWIS_DEFAULT_CONFIG_SDA_PULL	.\sdk_config.h	2430;"	d
TWIS_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2400;"	d
TWIS_ENABLED	.\app\inc\sdk_config.h	2400;"	d
TWIS_ENABLED	.\sdk_config.h	2400;"	d
TWIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9374;"	d
TWIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12467;"	d
TWIS_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11676;"	d
TWIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9375;"	d
TWIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12468;"	d
TWIS_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11677;"	d
TWIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9373;"	d
TWIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12466;"	d
TWIS_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11675;"	d
TWIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9372;"	d
TWIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12465;"	d
TWIS_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11674;"	d
TWIS_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9351;"	d
TWIS_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12444;"	d
TWIS_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11653;"	d
TWIS_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9352;"	d
TWIS_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12445;"	d
TWIS_ERRORSRC_DNACK_NotReceived	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11654;"	d
TWIS_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9350;"	d
TWIS_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12443;"	d
TWIS_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11652;"	d
TWIS_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9353;"	d
TWIS_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12446;"	d
TWIS_ERRORSRC_DNACK_Received	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11655;"	d
TWIS_ERRORSRC_OVERFLOW_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9359;"	d
TWIS_ERRORSRC_OVERFLOW_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12452;"	d
TWIS_ERRORSRC_OVERFLOW_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11661;"	d
TWIS_ERRORSRC_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9357;"	d
TWIS_ERRORSRC_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12450;"	d
TWIS_ERRORSRC_OVERFLOW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11659;"	d
TWIS_ERRORSRC_OVERFLOW_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9358;"	d
TWIS_ERRORSRC_OVERFLOW_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12451;"	d
TWIS_ERRORSRC_OVERFLOW_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11660;"	d
TWIS_ERRORSRC_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9356;"	d
TWIS_ERRORSRC_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12449;"	d
TWIS_ERRORSRC_OVERFLOW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11658;"	d
TWIS_ERRORSRC_OVERREAD_Detected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9347;"	d
TWIS_ERRORSRC_OVERREAD_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12440;"	d
TWIS_ERRORSRC_OVERREAD_Detected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11649;"	d
TWIS_ERRORSRC_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9345;"	d
TWIS_ERRORSRC_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12438;"	d
TWIS_ERRORSRC_OVERREAD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11647;"	d
TWIS_ERRORSRC_OVERREAD_NotDetected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9346;"	d
TWIS_ERRORSRC_OVERREAD_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12439;"	d
TWIS_ERRORSRC_OVERREAD_NotDetected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11648;"	d
TWIS_ERRORSRC_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9344;"	d
TWIS_ERRORSRC_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12437;"	d
TWIS_ERRORSRC_OVERREAD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11646;"	d
TWIS_EVENTS_ERROR_EVENTS_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9166;"	d
TWIS_EVENTS_ERROR_EVENTS_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9165;"	d
TWIS_EVENTS_READ_EVENTS_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9194;"	d
TWIS_EVENTS_READ_EVENTS_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9193;"	d
TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9173;"	d
TWIS_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9172;"	d
TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9159;"	d
TWIS_EVENTS_STOPPED_EVENTS_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9158;"	d
TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9180;"	d
TWIS_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9179;"	d
TWIS_EVENTS_WRITE_EVENTS_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9187;"	d
TWIS_EVENTS_WRITE_EVENTS_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9186;"	d
TWIS_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9331;"	d
TWIS_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12424;"	d
TWIS_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11633;"	d
TWIS_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9329;"	d
TWIS_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12422;"	d
TWIS_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11631;"	d
TWIS_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9330;"	d
TWIS_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12423;"	d
TWIS_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11632;"	d
TWIS_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9328;"	d
TWIS_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12421;"	d
TWIS_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11630;"	d
TWIS_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9327;"	d
TWIS_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12420;"	d
TWIS_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11629;"	d
TWIS_INTENCLR_READ_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9303;"	d
TWIS_INTENCLR_READ_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12396;"	d
TWIS_INTENCLR_READ_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11605;"	d
TWIS_INTENCLR_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9301;"	d
TWIS_INTENCLR_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12394;"	d
TWIS_INTENCLR_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11603;"	d
TWIS_INTENCLR_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9302;"	d
TWIS_INTENCLR_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12395;"	d
TWIS_INTENCLR_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11604;"	d
TWIS_INTENCLR_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9300;"	d
TWIS_INTENCLR_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12393;"	d
TWIS_INTENCLR_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11602;"	d
TWIS_INTENCLR_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9299;"	d
TWIS_INTENCLR_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12392;"	d
TWIS_INTENCLR_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11601;"	d
TWIS_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9324;"	d
TWIS_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12417;"	d
TWIS_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11626;"	d
TWIS_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9322;"	d
TWIS_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12415;"	d
TWIS_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11624;"	d
TWIS_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9323;"	d
TWIS_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12416;"	d
TWIS_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11625;"	d
TWIS_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9321;"	d
TWIS_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12414;"	d
TWIS_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11623;"	d
TWIS_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9320;"	d
TWIS_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12413;"	d
TWIS_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11622;"	d
TWIS_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9338;"	d
TWIS_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12431;"	d
TWIS_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11640;"	d
TWIS_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9336;"	d
TWIS_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12429;"	d
TWIS_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11638;"	d
TWIS_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9337;"	d
TWIS_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12430;"	d
TWIS_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11639;"	d
TWIS_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9335;"	d
TWIS_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12428;"	d
TWIS_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11637;"	d
TWIS_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9334;"	d
TWIS_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12427;"	d
TWIS_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11636;"	d
TWIS_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9317;"	d
TWIS_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12410;"	d
TWIS_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11619;"	d
TWIS_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9315;"	d
TWIS_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12408;"	d
TWIS_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11617;"	d
TWIS_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9316;"	d
TWIS_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12409;"	d
TWIS_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11618;"	d
TWIS_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9314;"	d
TWIS_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12407;"	d
TWIS_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11616;"	d
TWIS_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9313;"	d
TWIS_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12406;"	d
TWIS_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11615;"	d
TWIS_INTENCLR_WRITE_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9310;"	d
TWIS_INTENCLR_WRITE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12403;"	d
TWIS_INTENCLR_WRITE_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11612;"	d
TWIS_INTENCLR_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9308;"	d
TWIS_INTENCLR_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12401;"	d
TWIS_INTENCLR_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11610;"	d
TWIS_INTENCLR_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9309;"	d
TWIS_INTENCLR_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12402;"	d
TWIS_INTENCLR_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11611;"	d
TWIS_INTENCLR_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9307;"	d
TWIS_INTENCLR_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12400;"	d
TWIS_INTENCLR_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11609;"	d
TWIS_INTENCLR_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9306;"	d
TWIS_INTENCLR_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12399;"	d
TWIS_INTENCLR_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11608;"	d
TWIS_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9284;"	d
TWIS_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12377;"	d
TWIS_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11586;"	d
TWIS_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9285;"	d
TWIS_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12378;"	d
TWIS_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11587;"	d
TWIS_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9283;"	d
TWIS_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12376;"	d
TWIS_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11585;"	d
TWIS_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9282;"	d
TWIS_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12375;"	d
TWIS_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11584;"	d
TWIS_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9286;"	d
TWIS_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12379;"	d
TWIS_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11588;"	d
TWIS_INTENSET_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9256;"	d
TWIS_INTENSET_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12349;"	d
TWIS_INTENSET_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11558;"	d
TWIS_INTENSET_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9257;"	d
TWIS_INTENSET_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12350;"	d
TWIS_INTENSET_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11559;"	d
TWIS_INTENSET_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9255;"	d
TWIS_INTENSET_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12348;"	d
TWIS_INTENSET_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11557;"	d
TWIS_INTENSET_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9254;"	d
TWIS_INTENSET_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12347;"	d
TWIS_INTENSET_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11556;"	d
TWIS_INTENSET_READ_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9258;"	d
TWIS_INTENSET_READ_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12351;"	d
TWIS_INTENSET_READ_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11560;"	d
TWIS_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9277;"	d
TWIS_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12370;"	d
TWIS_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11579;"	d
TWIS_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9278;"	d
TWIS_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12371;"	d
TWIS_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11580;"	d
TWIS_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9276;"	d
TWIS_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12369;"	d
TWIS_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11578;"	d
TWIS_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9275;"	d
TWIS_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12368;"	d
TWIS_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11577;"	d
TWIS_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9279;"	d
TWIS_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12372;"	d
TWIS_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11581;"	d
TWIS_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9291;"	d
TWIS_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12384;"	d
TWIS_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11593;"	d
TWIS_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9292;"	d
TWIS_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12385;"	d
TWIS_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11594;"	d
TWIS_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9290;"	d
TWIS_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12383;"	d
TWIS_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11592;"	d
TWIS_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9289;"	d
TWIS_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12382;"	d
TWIS_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11591;"	d
TWIS_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9293;"	d
TWIS_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12386;"	d
TWIS_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11595;"	d
TWIS_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9270;"	d
TWIS_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12363;"	d
TWIS_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11572;"	d
TWIS_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9271;"	d
TWIS_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12364;"	d
TWIS_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11573;"	d
TWIS_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9269;"	d
TWIS_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12362;"	d
TWIS_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11571;"	d
TWIS_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9268;"	d
TWIS_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12361;"	d
TWIS_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11570;"	d
TWIS_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9272;"	d
TWIS_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12365;"	d
TWIS_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11574;"	d
TWIS_INTENSET_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9263;"	d
TWIS_INTENSET_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12356;"	d
TWIS_INTENSET_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11565;"	d
TWIS_INTENSET_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9264;"	d
TWIS_INTENSET_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12357;"	d
TWIS_INTENSET_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11566;"	d
TWIS_INTENSET_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9262;"	d
TWIS_INTENSET_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12355;"	d
TWIS_INTENSET_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11564;"	d
TWIS_INTENSET_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9261;"	d
TWIS_INTENSET_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12354;"	d
TWIS_INTENSET_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11563;"	d
TWIS_INTENSET_WRITE_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9265;"	d
TWIS_INTENSET_WRITE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12358;"	d
TWIS_INTENSET_WRITE_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11567;"	d
TWIS_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9241;"	d
TWIS_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12334;"	d
TWIS_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11543;"	d
TWIS_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9242;"	d
TWIS_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12335;"	d
TWIS_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11544;"	d
TWIS_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9240;"	d
TWIS_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12333;"	d
TWIS_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11542;"	d
TWIS_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9239;"	d
TWIS_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12332;"	d
TWIS_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11541;"	d
TWIS_INTEN_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9217;"	d
TWIS_INTEN_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12310;"	d
TWIS_INTEN_READ_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11519;"	d
TWIS_INTEN_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9218;"	d
TWIS_INTEN_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12311;"	d
TWIS_INTEN_READ_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11520;"	d
TWIS_INTEN_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9216;"	d
TWIS_INTEN_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12309;"	d
TWIS_INTEN_READ_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11518;"	d
TWIS_INTEN_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9215;"	d
TWIS_INTEN_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12308;"	d
TWIS_INTEN_READ_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11517;"	d
TWIS_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9235;"	d
TWIS_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12328;"	d
TWIS_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11537;"	d
TWIS_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9236;"	d
TWIS_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12329;"	d
TWIS_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11538;"	d
TWIS_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9234;"	d
TWIS_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12327;"	d
TWIS_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11536;"	d
TWIS_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9233;"	d
TWIS_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12326;"	d
TWIS_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11535;"	d
TWIS_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9247;"	d
TWIS_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12340;"	d
TWIS_INTEN_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11549;"	d
TWIS_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9248;"	d
TWIS_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12341;"	d
TWIS_INTEN_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11550;"	d
TWIS_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9246;"	d
TWIS_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12339;"	d
TWIS_INTEN_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11548;"	d
TWIS_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9245;"	d
TWIS_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12338;"	d
TWIS_INTEN_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11547;"	d
TWIS_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9229;"	d
TWIS_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12322;"	d
TWIS_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11531;"	d
TWIS_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9230;"	d
TWIS_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12323;"	d
TWIS_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11532;"	d
TWIS_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9228;"	d
TWIS_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12321;"	d
TWIS_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11530;"	d
TWIS_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9227;"	d
TWIS_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12320;"	d
TWIS_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11529;"	d
TWIS_INTEN_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9223;"	d
TWIS_INTEN_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12316;"	d
TWIS_INTEN_WRITE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11525;"	d
TWIS_INTEN_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9224;"	d
TWIS_INTEN_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12317;"	d
TWIS_INTEN_WRITE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11526;"	d
TWIS_INTEN_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9222;"	d
TWIS_INTEN_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12315;"	d
TWIS_INTEN_WRITE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11524;"	d
TWIS_INTEN_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9221;"	d
TWIS_INTEN_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12314;"	d
TWIS_INTEN_WRITE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11523;"	d
TWIS_MATCH_MATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9366;"	d
TWIS_MATCH_MATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12459;"	d
TWIS_MATCH_MATCH_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11668;"	d
TWIS_MATCH_MATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9365;"	d
TWIS_MATCH_MATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12458;"	d
TWIS_MATCH_MATCH_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11667;"	d
TWIS_NO_SYNC_MODE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2475;"	d
TWIS_NO_SYNC_MODE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	275;"	d
TWIS_NO_SYNC_MODE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	275;"	d
TWIS_NO_SYNC_MODE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	350;"	d
TWIS_NO_SYNC_MODE	.\app\inc\sdk_config.h	2475;"	d
TWIS_NO_SYNC_MODE	.\app\nRF51822_xxAC\nrf_drv_config.h	350;"	d
TWIS_NO_SYNC_MODE	.\sdk_config.h	2475;"	d
TWIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9472;"	d
TWIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12573;"	d
TWIS_ORC_ORC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11774;"	d
TWIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9471;"	d
TWIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12572;"	d
TWIS_ORC_ORC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11773;"	d
TWIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	154;"	d
TWIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	194;"	d
TWIS_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	199;"	d
TWIS_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9383;"	d
TWIS_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12476;"	d
TWIS_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11685;"	d
TWIS_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9384;"	d
TWIS_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12477;"	d
TWIS_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11686;"	d
TWIS_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9382;"	d
TWIS_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12475;"	d
TWIS_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11684;"	d
TWIS_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9381;"	d
TWIS_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12474;"	d
TWIS_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11683;"	d
TWIS_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9388;"	d
TWIS_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12485;"	d
TWIS_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11690;"	d
TWIS_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9387;"	d
TWIS_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12484;"	d
TWIS_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11689;"	d
TWIS_PSEL_SCL_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12481;"	d
TWIS_PSEL_SCL_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12480;"	d
TWIS_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9396;"	d
TWIS_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12493;"	d
TWIS_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11698;"	d
TWIS_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9397;"	d
TWIS_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12494;"	d
TWIS_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11699;"	d
TWIS_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9395;"	d
TWIS_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12492;"	d
TWIS_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11697;"	d
TWIS_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9394;"	d
TWIS_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12491;"	d
TWIS_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11696;"	d
TWIS_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9401;"	d
TWIS_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12502;"	d
TWIS_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11703;"	d
TWIS_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9400;"	d
TWIS_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12501;"	d
TWIS_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11702;"	d
TWIS_PSEL_SDA_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12498;"	d
TWIS_PSEL_SDA_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12497;"	d
TWIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIS_PSEL_Type;$/;"	t	typeref:struct:__anon240
TWIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIS_PSEL_Type;$/;"	t	typeref:struct:__anon317
TWIS_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIS_PSEL_Type;$/;"	t	typeref:struct:__anon387
TWIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9422;"	d
TWIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12523;"	d
TWIS_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11724;"	d
TWIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9421;"	d
TWIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12522;"	d
TWIS_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11723;"	d
TWIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9415;"	d
TWIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12516;"	d
TWIS_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11717;"	d
TWIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9414;"	d
TWIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12515;"	d
TWIS_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11716;"	d
TWIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9408;"	d
TWIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12509;"	d
TWIS_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11710;"	d
TWIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9407;"	d
TWIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12508;"	d
TWIS_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11709;"	d
TWIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIS_RXD_Type;$/;"	t	typeref:struct:__anon241
TWIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIS_RXD_Type;$/;"	t	typeref:struct:__anon318
TWIS_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIS_RXD_Type;$/;"	t	typeref:struct:__anon388
TWIS_SHORTS_READ_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9202;"	d
TWIS_SHORTS_READ_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12295;"	d
TWIS_SHORTS_READ_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11504;"	d
TWIS_SHORTS_READ_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9203;"	d
TWIS_SHORTS_READ_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12296;"	d
TWIS_SHORTS_READ_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11505;"	d
TWIS_SHORTS_READ_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9201;"	d
TWIS_SHORTS_READ_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12294;"	d
TWIS_SHORTS_READ_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11503;"	d
TWIS_SHORTS_READ_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9200;"	d
TWIS_SHORTS_READ_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12293;"	d
TWIS_SHORTS_READ_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11502;"	d
TWIS_SHORTS_WRITE_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9208;"	d
TWIS_SHORTS_WRITE_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12301;"	d
TWIS_SHORTS_WRITE_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11510;"	d
TWIS_SHORTS_WRITE_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9209;"	d
TWIS_SHORTS_WRITE_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12302;"	d
TWIS_SHORTS_WRITE_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11511;"	d
TWIS_SHORTS_WRITE_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9207;"	d
TWIS_SHORTS_WRITE_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12300;"	d
TWIS_SHORTS_WRITE_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11509;"	d
TWIS_SHORTS_WRITE_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9206;"	d
TWIS_SHORTS_WRITE_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12299;"	d
TWIS_SHORTS_WRITE_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11508;"	d
TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9145;"	d
TWIS_TASKS_PREPARERX_TASKS_PREPARERX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9144;"	d
TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9152;"	d
TWIS_TASKS_PREPARETX_TASKS_PREPARETX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9151;"	d
TWIS_TASKS_RESUME_TASKS_RESUME_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9138;"	d
TWIS_TASKS_RESUME_TASKS_RESUME_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9137;"	d
TWIS_TASKS_STOP_TASKS_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9124;"	d
TWIS_TASKS_STOP_TASKS_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9123;"	d
TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9131;"	d
TWIS_TASKS_SUSPEND_TASKS_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9130;"	d
TWIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9443;"	d
TWIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12544;"	d
TWIS_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11745;"	d
TWIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9442;"	d
TWIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12543;"	d
TWIS_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11744;"	d
TWIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9436;"	d
TWIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12537;"	d
TWIS_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11738;"	d
TWIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9435;"	d
TWIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12536;"	d
TWIS_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11737;"	d
TWIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9429;"	d
TWIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12530;"	d
TWIS_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11731;"	d
TWIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9428;"	d
TWIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12529;"	d
TWIS_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11730;"	d
TWIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} TWIS_TXD_Type;$/;"	t	typeref:struct:__anon242
TWIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} TWIS_TXD_Type;$/;"	t	typeref:struct:__anon319
TWIS_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWIS_TXD_Type;$/;"	t	typeref:struct:__anon389
TWI_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5704;"	d
TWI_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11956;"	d
TWI_ADDRESS_ADDRESS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11173;"	d
TWI_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5703;"	d
TWI_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11955;"	d
TWI_ADDRESS_ADDRESS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11172;"	d
TWI_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2656;"	d
TWI_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2656;"	d
TWI_CONFIG_DEBUG_COLOR	.\sdk_config.h	2656;"	d
TWI_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2640;"	d
TWI_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2640;"	d
TWI_CONFIG_INFO_COLOR	.\sdk_config.h	2640;"	d
TWI_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2612;"	d
TWI_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2612;"	d
TWI_CONFIG_LOG_ENABLED	.\sdk_config.h	2612;"	d
TWI_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2624;"	d
TWI_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2624;"	d
TWI_CONFIG_LOG_LEVEL	.\sdk_config.h	2624;"	d
TWI_COUNT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	244;"	d
TWI_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	244;"	d
TWI_COUNT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	319;"	d
TWI_COUNT	.\app\nRF51822_xxAC\nrf_drv_config.h	319;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	128;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	128;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	128;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	128;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	128;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	184;"	d
TWI_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	189;"	d
TWI_DEFAULT_CONFIG_CLR_BUS_INIT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2554;"	d
TWI_DEFAULT_CONFIG_CLR_BUS_INIT	.\app\inc\sdk_config.h	2554;"	d
TWI_DEFAULT_CONFIG_CLR_BUS_INIT	.\sdk_config.h	2554;"	d
TWI_DEFAULT_CONFIG_FREQUENCY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2547;"	d
TWI_DEFAULT_CONFIG_FREQUENCY	.\app\inc\sdk_config.h	2547;"	d
TWI_DEFAULT_CONFIG_FREQUENCY	.\sdk_config.h	2547;"	d
TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2561;"	d
TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT	.\app\inc\sdk_config.h	2561;"	d
TWI_DEFAULT_CONFIG_HOLD_BUS_UNINIT	.\sdk_config.h	2561;"	d
TWI_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2574;"	d
TWI_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2574;"	d
TWI_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2574;"	d
TWI_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2537;"	d
TWI_ENABLED	.\app\inc\sdk_config.h	2537;"	d
TWI_ENABLED	.\sdk_config.h	2537;"	d
TWI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5672;"	d
TWI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11890;"	d
TWI_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11125;"	d
TWI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5673;"	d
TWI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11891;"	d
TWI_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11126;"	d
TWI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5671;"	d
TWI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11889;"	d
TWI_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11124;"	d
TWI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5670;"	d
TWI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11888;"	d
TWI_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11123;"	d
TWI_ERRORSRC_ANACK_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5657;"	d
TWI_ERRORSRC_ANACK_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11110;"	d
TWI_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5654;"	d
TWI_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11874;"	d
TWI_ERRORSRC_ANACK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11107;"	d
TWI_ERRORSRC_ANACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5655;"	d
TWI_ERRORSRC_ANACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11875;"	d
TWI_ERRORSRC_ANACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11108;"	d
TWI_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5653;"	d
TWI_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11873;"	d
TWI_ERRORSRC_ANACK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11106;"	d
TWI_ERRORSRC_ANACK_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5656;"	d
TWI_ERRORSRC_ANACK_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11876;"	d
TWI_ERRORSRC_ANACK_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11109;"	d
TWI_ERRORSRC_DNACK_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5650;"	d
TWI_ERRORSRC_DNACK_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11103;"	d
TWI_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5647;"	d
TWI_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11868;"	d
TWI_ERRORSRC_DNACK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11100;"	d
TWI_ERRORSRC_DNACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5648;"	d
TWI_ERRORSRC_DNACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11869;"	d
TWI_ERRORSRC_DNACK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11101;"	d
TWI_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5646;"	d
TWI_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11867;"	d
TWI_ERRORSRC_DNACK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11099;"	d
TWI_ERRORSRC_DNACK_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5649;"	d
TWI_ERRORSRC_DNACK_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11870;"	d
TWI_ERRORSRC_DNACK_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11102;"	d
TWI_ERRORSRC_OVERRUN_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5664;"	d
TWI_ERRORSRC_OVERRUN_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11117;"	d
TWI_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5661;"	d
TWI_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11880;"	d
TWI_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11114;"	d
TWI_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5662;"	d
TWI_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11881;"	d
TWI_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11115;"	d
TWI_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5660;"	d
TWI_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11879;"	d
TWI_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11113;"	d
TWI_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5663;"	d
TWI_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11882;"	d
TWI_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11116;"	d
TWI_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5695;"	d
TWI_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11947;"	d
TWI_FREQUENCY_FREQUENCY_K100	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11164;"	d
TWI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5696;"	d
TWI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11948;"	d
TWI_FREQUENCY_FREQUENCY_K250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11165;"	d
TWI_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5697;"	d
TWI_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11949;"	d
TWI_FREQUENCY_FREQUENCY_K400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11166;"	d
TWI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5694;"	d
TWI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11946;"	d
TWI_FREQUENCY_FREQUENCY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11163;"	d
TWI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5693;"	d
TWI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11945;"	d
TWI_FREQUENCY_FREQUENCY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11162;"	d
TWI_INTENCLR_BB_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5612;"	d
TWI_INTENCLR_BB_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11833;"	d
TWI_INTENCLR_BB_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11065;"	d
TWI_INTENCLR_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5610;"	d
TWI_INTENCLR_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11831;"	d
TWI_INTENCLR_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11063;"	d
TWI_INTENCLR_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5611;"	d
TWI_INTENCLR_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11832;"	d
TWI_INTENCLR_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11064;"	d
TWI_INTENCLR_BB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5609;"	d
TWI_INTENCLR_BB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11830;"	d
TWI_INTENCLR_BB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11062;"	d
TWI_INTENCLR_BB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5608;"	d
TWI_INTENCLR_BB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11829;"	d
TWI_INTENCLR_BB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11061;"	d
TWI_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5619;"	d
TWI_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11840;"	d
TWI_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11072;"	d
TWI_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5617;"	d
TWI_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11838;"	d
TWI_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11070;"	d
TWI_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5618;"	d
TWI_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11839;"	d
TWI_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11071;"	d
TWI_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5616;"	d
TWI_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11837;"	d
TWI_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11069;"	d
TWI_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5615;"	d
TWI_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11836;"	d
TWI_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11068;"	d
TWI_INTENCLR_RXDREADY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5633;"	d
TWI_INTENCLR_RXDREADY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11854;"	d
TWI_INTENCLR_RXDREADY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11086;"	d
TWI_INTENCLR_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5631;"	d
TWI_INTENCLR_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11852;"	d
TWI_INTENCLR_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11084;"	d
TWI_INTENCLR_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5632;"	d
TWI_INTENCLR_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11853;"	d
TWI_INTENCLR_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11085;"	d
TWI_INTENCLR_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5630;"	d
TWI_INTENCLR_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11851;"	d
TWI_INTENCLR_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11083;"	d
TWI_INTENCLR_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5629;"	d
TWI_INTENCLR_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11850;"	d
TWI_INTENCLR_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11082;"	d
TWI_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5640;"	d
TWI_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11861;"	d
TWI_INTENCLR_STOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11093;"	d
TWI_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5638;"	d
TWI_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11859;"	d
TWI_INTENCLR_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11091;"	d
TWI_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5639;"	d
TWI_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11860;"	d
TWI_INTENCLR_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11092;"	d
TWI_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5637;"	d
TWI_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11858;"	d
TWI_INTENCLR_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11090;"	d
TWI_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5636;"	d
TWI_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11857;"	d
TWI_INTENCLR_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11089;"	d
TWI_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5605;"	d
TWI_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11826;"	d
TWI_INTENCLR_SUSPENDED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11058;"	d
TWI_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5603;"	d
TWI_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11824;"	d
TWI_INTENCLR_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11056;"	d
TWI_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5604;"	d
TWI_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11825;"	d
TWI_INTENCLR_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11057;"	d
TWI_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5602;"	d
TWI_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11823;"	d
TWI_INTENCLR_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11055;"	d
TWI_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5601;"	d
TWI_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11822;"	d
TWI_INTENCLR_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11054;"	d
TWI_INTENCLR_TXDSENT_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5626;"	d
TWI_INTENCLR_TXDSENT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11847;"	d
TWI_INTENCLR_TXDSENT_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11079;"	d
TWI_INTENCLR_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5624;"	d
TWI_INTENCLR_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11845;"	d
TWI_INTENCLR_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11077;"	d
TWI_INTENCLR_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5625;"	d
TWI_INTENCLR_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11846;"	d
TWI_INTENCLR_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11078;"	d
TWI_INTENCLR_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5623;"	d
TWI_INTENCLR_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11844;"	d
TWI_INTENCLR_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11076;"	d
TWI_INTENCLR_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5622;"	d
TWI_INTENCLR_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11843;"	d
TWI_INTENCLR_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11075;"	d
TWI_INTENSET_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5565;"	d
TWI_INTENSET_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11786;"	d
TWI_INTENSET_BB_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11018;"	d
TWI_INTENSET_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5566;"	d
TWI_INTENSET_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11787;"	d
TWI_INTENSET_BB_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11019;"	d
TWI_INTENSET_BB_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5564;"	d
TWI_INTENSET_BB_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11785;"	d
TWI_INTENSET_BB_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11017;"	d
TWI_INTENSET_BB_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5563;"	d
TWI_INTENSET_BB_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11784;"	d
TWI_INTENSET_BB_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11016;"	d
TWI_INTENSET_BB_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5567;"	d
TWI_INTENSET_BB_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11788;"	d
TWI_INTENSET_BB_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11020;"	d
TWI_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5572;"	d
TWI_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11793;"	d
TWI_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11025;"	d
TWI_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5573;"	d
TWI_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11794;"	d
TWI_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11026;"	d
TWI_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5571;"	d
TWI_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11792;"	d
TWI_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11024;"	d
TWI_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5570;"	d
TWI_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11791;"	d
TWI_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11023;"	d
TWI_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5574;"	d
TWI_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11795;"	d
TWI_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11027;"	d
TWI_INTENSET_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5586;"	d
TWI_INTENSET_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11807;"	d
TWI_INTENSET_RXDREADY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11039;"	d
TWI_INTENSET_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5587;"	d
TWI_INTENSET_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11808;"	d
TWI_INTENSET_RXDREADY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11040;"	d
TWI_INTENSET_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5585;"	d
TWI_INTENSET_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11806;"	d
TWI_INTENSET_RXDREADY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11038;"	d
TWI_INTENSET_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5584;"	d
TWI_INTENSET_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11805;"	d
TWI_INTENSET_RXDREADY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11037;"	d
TWI_INTENSET_RXDREADY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5588;"	d
TWI_INTENSET_RXDREADY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11809;"	d
TWI_INTENSET_RXDREADY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11041;"	d
TWI_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5593;"	d
TWI_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11814;"	d
TWI_INTENSET_STOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11046;"	d
TWI_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5594;"	d
TWI_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11815;"	d
TWI_INTENSET_STOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11047;"	d
TWI_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5592;"	d
TWI_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11813;"	d
TWI_INTENSET_STOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11045;"	d
TWI_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5591;"	d
TWI_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11812;"	d
TWI_INTENSET_STOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11044;"	d
TWI_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5595;"	d
TWI_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11816;"	d
TWI_INTENSET_STOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11048;"	d
TWI_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5558;"	d
TWI_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11779;"	d
TWI_INTENSET_SUSPENDED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11011;"	d
TWI_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5559;"	d
TWI_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11780;"	d
TWI_INTENSET_SUSPENDED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11012;"	d
TWI_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5557;"	d
TWI_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11778;"	d
TWI_INTENSET_SUSPENDED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11010;"	d
TWI_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5556;"	d
TWI_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11777;"	d
TWI_INTENSET_SUSPENDED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11009;"	d
TWI_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5560;"	d
TWI_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11781;"	d
TWI_INTENSET_SUSPENDED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11013;"	d
TWI_INTENSET_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5579;"	d
TWI_INTENSET_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11800;"	d
TWI_INTENSET_TXDSENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11032;"	d
TWI_INTENSET_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5580;"	d
TWI_INTENSET_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11801;"	d
TWI_INTENSET_TXDSENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11033;"	d
TWI_INTENSET_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5578;"	d
TWI_INTENSET_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11799;"	d
TWI_INTENSET_TXDSENT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11031;"	d
TWI_INTENSET_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5577;"	d
TWI_INTENSET_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11798;"	d
TWI_INTENSET_TXDSENT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11030;"	d
TWI_INTENSET_TXDSENT_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5581;"	d
TWI_INTENSET_TXDSENT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11802;"	d
TWI_INTENSET_TXDSENT_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11034;"	d
TWI_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5712;"	d
TWI_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5713;"	d
TWI_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5711;"	d
TWI_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5710;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	127;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	127;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	127;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	127;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	127;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	183;"	d
TWI_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	188;"	d
TWI_PSELSCL_PSELSCL_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11134;"	d
TWI_PSELSCL_PSELSCL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11133;"	d
TWI_PSELSCL_PSELSCL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11132;"	d
TWI_PSELSDA_PSELSDA_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11142;"	d
TWI_PSELSDA_PSELSDA_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11141;"	d
TWI_PSELSDA_PSELSDA_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11140;"	d
TWI_PSEL_SCL_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11899;"	d
TWI_PSEL_SCL_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11900;"	d
TWI_PSEL_SCL_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11898;"	d
TWI_PSEL_SCL_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11897;"	d
TWI_PSEL_SCL_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11908;"	d
TWI_PSEL_SCL_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11907;"	d
TWI_PSEL_SCL_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11904;"	d
TWI_PSEL_SCL_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11903;"	d
TWI_PSEL_SDA_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11916;"	d
TWI_PSEL_SDA_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11917;"	d
TWI_PSEL_SDA_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11915;"	d
TWI_PSEL_SDA_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11914;"	d
TWI_PSEL_SDA_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11925;"	d
TWI_PSEL_SDA_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11924;"	d
TWI_PSEL_SDA_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11921;"	d
TWI_PSEL_SDA_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11920;"	d
TWI_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} TWI_PSEL_Type;$/;"	t	typeref:struct:__anon391
TWI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5680;"	d
TWI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11932;"	d
TWI_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11149;"	d
TWI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5679;"	d
TWI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11931;"	d
TWI_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11148;"	d
TWI_SHORTS_BB_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5543;"	d
TWI_SHORTS_BB_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11764;"	d
TWI_SHORTS_BB_STOP_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10996;"	d
TWI_SHORTS_BB_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5544;"	d
TWI_SHORTS_BB_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11765;"	d
TWI_SHORTS_BB_STOP_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10997;"	d
TWI_SHORTS_BB_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5542;"	d
TWI_SHORTS_BB_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11763;"	d
TWI_SHORTS_BB_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10995;"	d
TWI_SHORTS_BB_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5541;"	d
TWI_SHORTS_BB_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11762;"	d
TWI_SHORTS_BB_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	10994;"	d
TWI_SHORTS_BB_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5549;"	d
TWI_SHORTS_BB_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11770;"	d
TWI_SHORTS_BB_SUSPEND_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11002;"	d
TWI_SHORTS_BB_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5550;"	d
TWI_SHORTS_BB_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11771;"	d
TWI_SHORTS_BB_SUSPEND_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11003;"	d
TWI_SHORTS_BB_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5548;"	d
TWI_SHORTS_BB_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11769;"	d
TWI_SHORTS_BB_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11001;"	d
TWI_SHORTS_BB_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5547;"	d
TWI_SHORTS_BB_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11768;"	d
TWI_SHORTS_BB_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11000;"	d
TWI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5687;"	d
TWI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11939;"	d
TWI_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11156;"	d
TWI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5686;"	d
TWI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	11938;"	d
TWI_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11155;"	d
TXADDRESS	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TXADDRESS;                         \/*!< Transmit address select.                                              *\/$/;"	m	struct:__anon197
TXADDRESS	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXADDRESS;                         \/*!< Transmit address select                                               *\/$/;"	m	struct:__anon273
TXADDRESS	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TXADDRESS;                         \/*!< Transmit address select                                               *\/$/;"	m	struct:__anon342
TXADDRESS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXADDRESS;                         \/*!< Transmit address select                                               *\/$/;"	m	struct:__anon431
TXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TXD;                               \/*!< TX data register.                                                     *\/$/;"	m	struct:__anon200
TXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TXD;                               \/*!< TX data.                                                              *\/$/;"	m	struct:__anon199
TXD	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __O  uint32_t  TXD;                               \/*!< TXD register.                                                         *\/$/;"	m	struct:__anon198
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  I2S_TXD_Type TXD;                                 \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon304
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  NFCT_TXD_Type TXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon282
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon276
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  SPIS_TXD_Type TXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon277
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon278
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  TWIS_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon279
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  UARTE_TXD_Type TXD;                               \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon274
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXD;                               \/*!< Pin select for TXD signal                                             *\/$/;"	m	struct:__anon228
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon280
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon281
TXD	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __O  uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon275
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon346
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  SPIS_TXD_Type TXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon347
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon344
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  TWIS_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon345
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  UARTE_TXD_Type TXD;                               \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon343
TXD	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TXD;                               \/*!< Pin select for TXD signal                                             *\/$/;"	m	struct:__anon311
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  I2S_TXD_Type TXD;                                 \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon463
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  NFCT_TXD_Type TXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon440
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon434
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  SPIS_TXD_Type TXD;                                \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon435
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIM_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon436
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  TWIS_TXD_Type TXD;                                \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon437
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UARTE_TXD_Type TXD;                               \/*!< TXD EasyDMA channel                                                   *\/$/;"	m	struct:__anon432
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXD;                               \/*!< Pin select for TXD                                                    *\/$/;"	m	struct:__anon376
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXD;                               \/*!< Pin select for TXD signal                                             *\/$/;"	m	struct:__anon373
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon438
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon439
TXD	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __O  uint32_t  TXD;                               \/*!< TXD register                                                          *\/$/;"	m	struct:__anon433
TXDPTR	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TXDPTR;                            \/*!< TX data pointer.                                                      *\/$/;"	m	struct:__anon201
TXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	113;"	d
TXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	97;"	d
TXDPTR	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	113;"	d
TXEN	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXEN;                              \/*!< Transmission (TX) enable.                                             *\/$/;"	m	struct:__anon263
TXEN	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXEN;                              \/*!< Transmission (TX) enable.                                             *\/$/;"	m	struct:__anon412
TXPOWER	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  TXPOWER;                           \/*!< Output power.                                                         *\/$/;"	m	struct:__anon197
TXPOWER	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  TXPOWER;                           \/*!< Output power                                                          *\/$/;"	m	struct:__anon273
TXPOWER	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  TXPOWER;                           \/*!< Output power                                                          *\/$/;"	m	struct:__anon342
TXPOWER	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  TXPOWER;                           \/*!< Output power                                                          *\/$/;"	m	struct:__anon431
TYPE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon103
TYPE	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon120
TYPE	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon138
TYPE	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon157
TYPE	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon172
TYPE	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IM  uint32_t TYPE;                   \/*!< Offset: 0x000 (R\/ )  MPU Type Register *\/$/;"	m	struct:__anon189
UART0_CONFIG_BAUDRATE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	208;"	d
UART0_CONFIG_BAUDRATE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	208;"	d
UART0_CONFIG_BAUDRATE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	279;"	d
UART0_CONFIG_BAUDRATE	.\app\nRF51822_xxAC\nrf_drv_config.h	279;"	d
UART0_CONFIG_HWFC	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	206;"	d
UART0_CONFIG_HWFC	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	206;"	d
UART0_CONFIG_HWFC	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	277;"	d
UART0_CONFIG_HWFC	.\app\nRF51822_xxAC\nrf_drv_config.h	277;"	d
UART0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	213;"	d
UART0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	213;"	d
UART0_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	284;"	d
UART0_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	284;"	d
UART0_CONFIG_PARITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	207;"	d
UART0_CONFIG_PARITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	207;"	d
UART0_CONFIG_PARITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	278;"	d
UART0_CONFIG_PARITY	.\app\nRF51822_xxAC\nrf_drv_config.h	278;"	d
UART0_CONFIG_PSEL_CTS	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	211;"	d
UART0_CONFIG_PSEL_CTS	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	211;"	d
UART0_CONFIG_PSEL_CTS	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	282;"	d
UART0_CONFIG_PSEL_CTS	.\app\nRF51822_xxAC\nrf_drv_config.h	282;"	d
UART0_CONFIG_PSEL_RTS	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	212;"	d
UART0_CONFIG_PSEL_RTS	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	212;"	d
UART0_CONFIG_PSEL_RTS	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	283;"	d
UART0_CONFIG_PSEL_RTS	.\app\nRF51822_xxAC\nrf_drv_config.h	283;"	d
UART0_CONFIG_PSEL_RXD	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	210;"	d
UART0_CONFIG_PSEL_RXD	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	210;"	d
UART0_CONFIG_PSEL_RXD	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	281;"	d
UART0_CONFIG_PSEL_RXD	.\app\nRF51822_xxAC\nrf_drv_config.h	281;"	d
UART0_CONFIG_PSEL_TXD	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	209;"	d
UART0_CONFIG_PSEL_TXD	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	209;"	d
UART0_CONFIG_PSEL_TXD	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	280;"	d
UART0_CONFIG_PSEL_TXD	.\app\nRF51822_xxAC\nrf_drv_config.h	280;"	d
UART0_CONFIG_USE_EASY_DMA	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2749;"	d
UART0_CONFIG_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	215;"	d
UART0_CONFIG_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	215;"	d
UART0_CONFIG_USE_EASY_DMA	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	286;"	d
UART0_CONFIG_USE_EASY_DMA	.\app\inc\sdk_config.h	2749;"	d
UART0_CONFIG_USE_EASY_DMA	.\app\nRF51822_xxAC\nrf_drv_config.h	286;"	d
UART0_CONFIG_USE_EASY_DMA	.\sdk_config.h	2749;"	d
UART0_ENABLED	.\RTE\_flash_s130_nrf51_1.0.0_softdevice\RTE_Components.h	26;"	d
UART0_ENABLED	.\RTE\_nrf51422_xxac_s130\RTE_Components.h	25;"	d
UART0_ENABLED	.\RTE\_nrf51822_xxab\RTE_Components.h	25;"	d
UART0_ENABLED	.\RTE\_nrf51822_xxac_s130\RTE_Components.h	26;"	d
UART0_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2742;"	d
UART0_ENABLED	.\RTE\_nrf51822_xxac_s132\RTE_Components.h	26;"	d
UART0_ENABLED	.\RTE\_s312_hex\RTE_Components.h	26;"	d
UART0_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	203;"	d
UART0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	203;"	d
UART0_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	274;"	d
UART0_ENABLED	.\app\inc\sdk_config.h	2742;"	d
UART0_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	274;"	d
UART0_ENABLED	.\sdk_config.h	2742;"	d
UART0_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^UART0_IRQHandler$/;"	l
UART0_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^UART0_IRQHandler$/;"	l
UART0_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^UART0_IRQHandler$/;"	l
UART0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	46;"	d
UART0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	46;"	d
UART0_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^UART0_IRQHandler:$/;"	l
UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  UART0_IRQn                    =   2,              \/*!<   2  UART0                                                            *\/$/;"	e	enum:__anon191
UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	58;"	d
UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	58;"	d
UARTE0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	163;"	d
UARTE0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	208;"	d
UARTE0_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	213;"	d
UARTE0_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  UARTE0_IRQn                   =   2,              \/*!<   2  UARTE0                                                           *\/$/;"	e	enum:__anon307
UARTE0_UART0_IRQHandler	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	47;"	d
UARTE0_UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  UARTE0_UART0_IRQn             =   2,              \/*!<   2  UARTE0_UART0                                                     *\/$/;"	e	enum:__anon223
UARTE0_UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UARTE0_UART0_IRQn             =   2,              \/*!<   2  UARTE0_UART0                                                     *\/$/;"	e	enum:__anon368
UARTE0_UART0_IRQn	.\nRF\CMSIS\Device\Include\nrf52_to_nrf52810.h	56;"	d
UARTE1_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	214;"	d
UARTE1_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UARTE1_IRQn                   =  40,              \/*!<  40  UARTE1                                                           *\/$/;"	e	enum:__anon368
UARTE_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9940;"	d
UARTE_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13212;"	d
UARTE_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12361;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9928;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13200;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12349;"	d
UARTE_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9932;"	d
UARTE_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13204;"	d
UARTE_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12353;"	d
UARTE_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9933;"	d
UARTE_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13205;"	d
UARTE_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12354;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9945;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13217;"	d
UARTE_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12366;"	d
UARTE_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9941;"	d
UARTE_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13213;"	d
UARTE_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12362;"	d
UARTE_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9929;"	d
UARTE_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13201;"	d
UARTE_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12350;"	d
UARTE_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9942;"	d
UARTE_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13214;"	d
UARTE_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12363;"	d
UARTE_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9934;"	d
UARTE_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13206;"	d
UARTE_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12355;"	d
UARTE_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9935;"	d
UARTE_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13207;"	d
UARTE_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12356;"	d
UARTE_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9936;"	d
UARTE_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13208;"	d
UARTE_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12357;"	d
UARTE_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9943;"	d
UARTE_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13215;"	d
UARTE_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12364;"	d
UARTE_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9930;"	d
UARTE_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13202;"	d
UARTE_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12351;"	d
UARTE_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9937;"	d
UARTE_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13209;"	d
UARTE_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12358;"	d
UARTE_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9938;"	d
UARTE_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13210;"	d
UARTE_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12359;"	d
UARTE_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9939;"	d
UARTE_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13211;"	d
UARTE_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12360;"	d
UARTE_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9944;"	d
UARTE_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13216;"	d
UARTE_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12365;"	d
UARTE_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9931;"	d
UARTE_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13203;"	d
UARTE_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12352;"	d
UARTE_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9927;"	d
UARTE_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13199;"	d
UARTE_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12348;"	d
UARTE_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9926;"	d
UARTE_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13198;"	d
UARTE_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12347;"	d
UARTE_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10007;"	d
UARTE_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13279;"	d
UARTE_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12422;"	d
UARTE_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10008;"	d
UARTE_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13280;"	d
UARTE_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12423;"	d
UARTE_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10006;"	d
UARTE_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13278;"	d
UARTE_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12421;"	d
UARTE_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10005;"	d
UARTE_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13277;"	d
UARTE_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12420;"	d
UARTE_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10001;"	d
UARTE_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13273;"	d
UARTE_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12416;"	d
UARTE_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10002;"	d
UARTE_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13274;"	d
UARTE_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12417;"	d
UARTE_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10000;"	d
UARTE_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13272;"	d
UARTE_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12415;"	d
UARTE_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9999;"	d
UARTE_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13271;"	d
UARTE_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12414;"	d
UARTE_CONFIG_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9994;"	d
UARTE_CONFIG_STOP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13266;"	d
UARTE_CONFIG_STOP_One	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9995;"	d
UARTE_CONFIG_STOP_One	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13267;"	d
UARTE_CONFIG_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9993;"	d
UARTE_CONFIG_STOP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13265;"	d
UARTE_CONFIG_STOP_Two	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9996;"	d
UARTE_CONFIG_STOP_Two	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13268;"	d
UARTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	161;"	d
UARTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	206;"	d
UARTE_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	211;"	d
UARTE_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9867;"	d
UARTE_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13123;"	d
UARTE_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12288;"	d
UARTE_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9868;"	d
UARTE_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13124;"	d
UARTE_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12289;"	d
UARTE_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9866;"	d
UARTE_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13122;"	d
UARTE_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12287;"	d
UARTE_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9865;"	d
UARTE_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13121;"	d
UARTE_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12286;"	d
UARTE_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9839;"	d
UARTE_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13095;"	d
UARTE_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12260;"	d
UARTE_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9840;"	d
UARTE_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13096;"	d
UARTE_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12261;"	d
UARTE_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9838;"	d
UARTE_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13094;"	d
UARTE_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12259;"	d
UARTE_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9841;"	d
UARTE_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13097;"	d
UARTE_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12262;"	d
UARTE_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9845;"	d
UARTE_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13101;"	d
UARTE_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12266;"	d
UARTE_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9846;"	d
UARTE_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13102;"	d
UARTE_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12267;"	d
UARTE_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9844;"	d
UARTE_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13100;"	d
UARTE_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12265;"	d
UARTE_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9847;"	d
UARTE_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13103;"	d
UARTE_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12268;"	d
UARTE_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9857;"	d
UARTE_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13113;"	d
UARTE_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12278;"	d
UARTE_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9858;"	d
UARTE_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13114;"	d
UARTE_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12279;"	d
UARTE_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9856;"	d
UARTE_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13112;"	d
UARTE_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12277;"	d
UARTE_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9859;"	d
UARTE_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13115;"	d
UARTE_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12280;"	d
UARTE_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9851;"	d
UARTE_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13107;"	d
UARTE_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12272;"	d
UARTE_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9852;"	d
UARTE_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13108;"	d
UARTE_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12273;"	d
UARTE_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9850;"	d
UARTE_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13106;"	d
UARTE_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12271;"	d
UARTE_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9853;"	d
UARTE_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13109;"	d
UARTE_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12274;"	d
UARTE_EVENTS_CTS_EVENTS_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9518;"	d
UARTE_EVENTS_CTS_EVENTS_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9517;"	d
UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9539;"	d
UARTE_EVENTS_ENDRX_EVENTS_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9538;"	d
UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9553;"	d
UARTE_EVENTS_ENDTX_EVENTS_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9552;"	d
UARTE_EVENTS_ERROR_EVENTS_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9560;"	d
UARTE_EVENTS_ERROR_EVENTS_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9559;"	d
UARTE_EVENTS_NCTS_EVENTS_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9525;"	d
UARTE_EVENTS_NCTS_EVENTS_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9524;"	d
UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9532;"	d
UARTE_EVENTS_RXDRDY_EVENTS_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9531;"	d
UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9574;"	d
UARTE_EVENTS_RXSTARTED_EVENTS_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9573;"	d
UARTE_EVENTS_RXTO_EVENTS_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9567;"	d
UARTE_EVENTS_RXTO_EVENTS_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9566;"	d
UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9546;"	d
UARTE_EVENTS_TXDRDY_EVENTS_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9545;"	d
UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9581;"	d
UARTE_EVENTS_TXSTARTED_EVENTS_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9580;"	d
UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9588;"	d
UARTE_EVENTS_TXSTOPPED_EVENTS_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9587;"	d
UARTE_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9832;"	d
UARTE_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13088;"	d
UARTE_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12253;"	d
UARTE_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9830;"	d
UARTE_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13086;"	d
UARTE_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12251;"	d
UARTE_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9831;"	d
UARTE_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13087;"	d
UARTE_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12252;"	d
UARTE_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9829;"	d
UARTE_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13085;"	d
UARTE_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12250;"	d
UARTE_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9828;"	d
UARTE_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13084;"	d
UARTE_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12249;"	d
UARTE_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9811;"	d
UARTE_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13067;"	d
UARTE_INTENCLR_ENDRX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12232;"	d
UARTE_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9809;"	d
UARTE_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13065;"	d
UARTE_INTENCLR_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12230;"	d
UARTE_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9810;"	d
UARTE_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13066;"	d
UARTE_INTENCLR_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12231;"	d
UARTE_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9808;"	d
UARTE_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13064;"	d
UARTE_INTENCLR_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12229;"	d
UARTE_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9807;"	d
UARTE_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13063;"	d
UARTE_INTENCLR_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12228;"	d
UARTE_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9797;"	d
UARTE_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13053;"	d
UARTE_INTENCLR_ENDTX_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12218;"	d
UARTE_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9795;"	d
UARTE_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13051;"	d
UARTE_INTENCLR_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12216;"	d
UARTE_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9796;"	d
UARTE_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13052;"	d
UARTE_INTENCLR_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12217;"	d
UARTE_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9794;"	d
UARTE_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13050;"	d
UARTE_INTENCLR_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12215;"	d
UARTE_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9793;"	d
UARTE_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13049;"	d
UARTE_INTENCLR_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12214;"	d
UARTE_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9790;"	d
UARTE_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13046;"	d
UARTE_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12211;"	d
UARTE_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9788;"	d
UARTE_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13044;"	d
UARTE_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12209;"	d
UARTE_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9789;"	d
UARTE_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13045;"	d
UARTE_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12210;"	d
UARTE_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9787;"	d
UARTE_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13043;"	d
UARTE_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12208;"	d
UARTE_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9786;"	d
UARTE_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13042;"	d
UARTE_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12207;"	d
UARTE_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9825;"	d
UARTE_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13081;"	d
UARTE_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12246;"	d
UARTE_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9823;"	d
UARTE_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13079;"	d
UARTE_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12244;"	d
UARTE_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9824;"	d
UARTE_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13080;"	d
UARTE_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12245;"	d
UARTE_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9822;"	d
UARTE_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13078;"	d
UARTE_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12243;"	d
UARTE_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9821;"	d
UARTE_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13077;"	d
UARTE_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12242;"	d
UARTE_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9818;"	d
UARTE_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13074;"	d
UARTE_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12239;"	d
UARTE_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9816;"	d
UARTE_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13072;"	d
UARTE_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12237;"	d
UARTE_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9817;"	d
UARTE_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13073;"	d
UARTE_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12238;"	d
UARTE_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9815;"	d
UARTE_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13071;"	d
UARTE_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12236;"	d
UARTE_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9814;"	d
UARTE_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13070;"	d
UARTE_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12235;"	d
UARTE_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9776;"	d
UARTE_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13032;"	d
UARTE_INTENCLR_RXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12197;"	d
UARTE_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9774;"	d
UARTE_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13030;"	d
UARTE_INTENCLR_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12195;"	d
UARTE_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9775;"	d
UARTE_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13031;"	d
UARTE_INTENCLR_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12196;"	d
UARTE_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9773;"	d
UARTE_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13029;"	d
UARTE_INTENCLR_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12194;"	d
UARTE_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9772;"	d
UARTE_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13028;"	d
UARTE_INTENCLR_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12193;"	d
UARTE_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9783;"	d
UARTE_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13039;"	d
UARTE_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12204;"	d
UARTE_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9781;"	d
UARTE_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13037;"	d
UARTE_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12202;"	d
UARTE_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9782;"	d
UARTE_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13038;"	d
UARTE_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12203;"	d
UARTE_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9780;"	d
UARTE_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13036;"	d
UARTE_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12201;"	d
UARTE_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9779;"	d
UARTE_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13035;"	d
UARTE_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12200;"	d
UARTE_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9804;"	d
UARTE_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13060;"	d
UARTE_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12225;"	d
UARTE_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9802;"	d
UARTE_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13058;"	d
UARTE_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12223;"	d
UARTE_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9803;"	d
UARTE_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13059;"	d
UARTE_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12224;"	d
UARTE_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9801;"	d
UARTE_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13057;"	d
UARTE_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12222;"	d
UARTE_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9800;"	d
UARTE_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13056;"	d
UARTE_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12221;"	d
UARTE_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9769;"	d
UARTE_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13025;"	d
UARTE_INTENCLR_TXSTARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12190;"	d
UARTE_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9767;"	d
UARTE_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13023;"	d
UARTE_INTENCLR_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12188;"	d
UARTE_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9768;"	d
UARTE_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13024;"	d
UARTE_INTENCLR_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12189;"	d
UARTE_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9766;"	d
UARTE_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13022;"	d
UARTE_INTENCLR_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12187;"	d
UARTE_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9765;"	d
UARTE_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13021;"	d
UARTE_INTENCLR_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12186;"	d
UARTE_INTENCLR_TXSTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9762;"	d
UARTE_INTENCLR_TXSTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13018;"	d
UARTE_INTENCLR_TXSTOPPED_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12183;"	d
UARTE_INTENCLR_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9760;"	d
UARTE_INTENCLR_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13016;"	d
UARTE_INTENCLR_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12181;"	d
UARTE_INTENCLR_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9761;"	d
UARTE_INTENCLR_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13017;"	d
UARTE_INTENCLR_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12182;"	d
UARTE_INTENCLR_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9759;"	d
UARTE_INTENCLR_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13015;"	d
UARTE_INTENCLR_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12180;"	d
UARTE_INTENCLR_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9758;"	d
UARTE_INTENCLR_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13014;"	d
UARTE_INTENCLR_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12179;"	d
UARTE_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9750;"	d
UARTE_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13006;"	d
UARTE_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12171;"	d
UARTE_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9751;"	d
UARTE_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13007;"	d
UARTE_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12172;"	d
UARTE_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9749;"	d
UARTE_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13005;"	d
UARTE_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12170;"	d
UARTE_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9748;"	d
UARTE_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13004;"	d
UARTE_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12169;"	d
UARTE_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9752;"	d
UARTE_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13008;"	d
UARTE_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12173;"	d
UARTE_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9729;"	d
UARTE_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12985;"	d
UARTE_INTENSET_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12150;"	d
UARTE_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9730;"	d
UARTE_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12986;"	d
UARTE_INTENSET_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12151;"	d
UARTE_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9728;"	d
UARTE_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12984;"	d
UARTE_INTENSET_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12149;"	d
UARTE_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9727;"	d
UARTE_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12983;"	d
UARTE_INTENSET_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12148;"	d
UARTE_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9731;"	d
UARTE_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12987;"	d
UARTE_INTENSET_ENDRX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12152;"	d
UARTE_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9715;"	d
UARTE_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12971;"	d
UARTE_INTENSET_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12136;"	d
UARTE_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9716;"	d
UARTE_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12972;"	d
UARTE_INTENSET_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12137;"	d
UARTE_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9714;"	d
UARTE_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12970;"	d
UARTE_INTENSET_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12135;"	d
UARTE_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9713;"	d
UARTE_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12969;"	d
UARTE_INTENSET_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12134;"	d
UARTE_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9717;"	d
UARTE_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12973;"	d
UARTE_INTENSET_ENDTX_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12138;"	d
UARTE_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9708;"	d
UARTE_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12964;"	d
UARTE_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12129;"	d
UARTE_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9709;"	d
UARTE_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12965;"	d
UARTE_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12130;"	d
UARTE_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9707;"	d
UARTE_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12963;"	d
UARTE_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12128;"	d
UARTE_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9706;"	d
UARTE_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12962;"	d
UARTE_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12127;"	d
UARTE_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9710;"	d
UARTE_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12966;"	d
UARTE_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12131;"	d
UARTE_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9743;"	d
UARTE_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12999;"	d
UARTE_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12164;"	d
UARTE_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9744;"	d
UARTE_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13000;"	d
UARTE_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12165;"	d
UARTE_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9742;"	d
UARTE_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12998;"	d
UARTE_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12163;"	d
UARTE_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9741;"	d
UARTE_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12997;"	d
UARTE_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12162;"	d
UARTE_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9745;"	d
UARTE_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13001;"	d
UARTE_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12166;"	d
UARTE_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9736;"	d
UARTE_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12992;"	d
UARTE_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12157;"	d
UARTE_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9737;"	d
UARTE_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12993;"	d
UARTE_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12158;"	d
UARTE_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9735;"	d
UARTE_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12991;"	d
UARTE_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12156;"	d
UARTE_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9734;"	d
UARTE_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12990;"	d
UARTE_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12155;"	d
UARTE_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9738;"	d
UARTE_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12994;"	d
UARTE_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12159;"	d
UARTE_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9694;"	d
UARTE_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12950;"	d
UARTE_INTENSET_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12115;"	d
UARTE_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9695;"	d
UARTE_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12951;"	d
UARTE_INTENSET_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12116;"	d
UARTE_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9693;"	d
UARTE_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12949;"	d
UARTE_INTENSET_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12114;"	d
UARTE_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9692;"	d
UARTE_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12948;"	d
UARTE_INTENSET_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12113;"	d
UARTE_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9696;"	d
UARTE_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12952;"	d
UARTE_INTENSET_RXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12117;"	d
UARTE_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9701;"	d
UARTE_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12957;"	d
UARTE_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12122;"	d
UARTE_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9702;"	d
UARTE_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12958;"	d
UARTE_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12123;"	d
UARTE_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9700;"	d
UARTE_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12956;"	d
UARTE_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12121;"	d
UARTE_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9699;"	d
UARTE_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12955;"	d
UARTE_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12120;"	d
UARTE_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9703;"	d
UARTE_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12959;"	d
UARTE_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12124;"	d
UARTE_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9722;"	d
UARTE_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12978;"	d
UARTE_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12143;"	d
UARTE_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9723;"	d
UARTE_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12979;"	d
UARTE_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12144;"	d
UARTE_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9721;"	d
UARTE_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12977;"	d
UARTE_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12142;"	d
UARTE_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9720;"	d
UARTE_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12976;"	d
UARTE_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12141;"	d
UARTE_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9724;"	d
UARTE_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12980;"	d
UARTE_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12145;"	d
UARTE_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9687;"	d
UARTE_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12943;"	d
UARTE_INTENSET_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12108;"	d
UARTE_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9688;"	d
UARTE_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12944;"	d
UARTE_INTENSET_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12109;"	d
UARTE_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9686;"	d
UARTE_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12942;"	d
UARTE_INTENSET_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12107;"	d
UARTE_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9685;"	d
UARTE_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12941;"	d
UARTE_INTENSET_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12106;"	d
UARTE_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9689;"	d
UARTE_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12945;"	d
UARTE_INTENSET_TXSTARTED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12110;"	d
UARTE_INTENSET_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9680;"	d
UARTE_INTENSET_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12936;"	d
UARTE_INTENSET_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12101;"	d
UARTE_INTENSET_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9681;"	d
UARTE_INTENSET_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12937;"	d
UARTE_INTENSET_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12102;"	d
UARTE_INTENSET_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9679;"	d
UARTE_INTENSET_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12935;"	d
UARTE_INTENSET_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12100;"	d
UARTE_INTENSET_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9678;"	d
UARTE_INTENSET_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12934;"	d
UARTE_INTENSET_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12099;"	d
UARTE_INTENSET_TXSTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9682;"	d
UARTE_INTENSET_TXSTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12938;"	d
UARTE_INTENSET_TXSTOPPED_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12103;"	d
UARTE_INTEN_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9671;"	d
UARTE_INTEN_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12927;"	d
UARTE_INTEN_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12092;"	d
UARTE_INTEN_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9672;"	d
UARTE_INTEN_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12928;"	d
UARTE_INTEN_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12093;"	d
UARTE_INTEN_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9670;"	d
UARTE_INTEN_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12926;"	d
UARTE_INTEN_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12091;"	d
UARTE_INTEN_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9669;"	d
UARTE_INTEN_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12925;"	d
UARTE_INTEN_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12090;"	d
UARTE_INTEN_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9653;"	d
UARTE_INTEN_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12909;"	d
UARTE_INTEN_ENDRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12074;"	d
UARTE_INTEN_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9654;"	d
UARTE_INTEN_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12910;"	d
UARTE_INTEN_ENDRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12075;"	d
UARTE_INTEN_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9652;"	d
UARTE_INTEN_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12908;"	d
UARTE_INTEN_ENDRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12073;"	d
UARTE_INTEN_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9651;"	d
UARTE_INTEN_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12907;"	d
UARTE_INTEN_ENDRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12072;"	d
UARTE_INTEN_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9641;"	d
UARTE_INTEN_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12897;"	d
UARTE_INTEN_ENDTX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12062;"	d
UARTE_INTEN_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9642;"	d
UARTE_INTEN_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12898;"	d
UARTE_INTEN_ENDTX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12063;"	d
UARTE_INTEN_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9640;"	d
UARTE_INTEN_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12896;"	d
UARTE_INTEN_ENDTX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12061;"	d
UARTE_INTEN_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9639;"	d
UARTE_INTEN_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12895;"	d
UARTE_INTEN_ENDTX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12060;"	d
UARTE_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9635;"	d
UARTE_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12891;"	d
UARTE_INTEN_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12056;"	d
UARTE_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9636;"	d
UARTE_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12892;"	d
UARTE_INTEN_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12057;"	d
UARTE_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9634;"	d
UARTE_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12890;"	d
UARTE_INTEN_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12055;"	d
UARTE_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9633;"	d
UARTE_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12889;"	d
UARTE_INTEN_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12054;"	d
UARTE_INTEN_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9665;"	d
UARTE_INTEN_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12921;"	d
UARTE_INTEN_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12086;"	d
UARTE_INTEN_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9666;"	d
UARTE_INTEN_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12922;"	d
UARTE_INTEN_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12087;"	d
UARTE_INTEN_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9664;"	d
UARTE_INTEN_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12920;"	d
UARTE_INTEN_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12085;"	d
UARTE_INTEN_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9663;"	d
UARTE_INTEN_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12919;"	d
UARTE_INTEN_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12084;"	d
UARTE_INTEN_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9659;"	d
UARTE_INTEN_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12915;"	d
UARTE_INTEN_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12080;"	d
UARTE_INTEN_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9660;"	d
UARTE_INTEN_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12916;"	d
UARTE_INTEN_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12081;"	d
UARTE_INTEN_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9658;"	d
UARTE_INTEN_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12914;"	d
UARTE_INTEN_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12079;"	d
UARTE_INTEN_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9657;"	d
UARTE_INTEN_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12913;"	d
UARTE_INTEN_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12078;"	d
UARTE_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9623;"	d
UARTE_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12879;"	d
UARTE_INTEN_RXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12044;"	d
UARTE_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9624;"	d
UARTE_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12880;"	d
UARTE_INTEN_RXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12045;"	d
UARTE_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9622;"	d
UARTE_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12878;"	d
UARTE_INTEN_RXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12043;"	d
UARTE_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9621;"	d
UARTE_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12877;"	d
UARTE_INTEN_RXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12042;"	d
UARTE_INTEN_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9629;"	d
UARTE_INTEN_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12885;"	d
UARTE_INTEN_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12050;"	d
UARTE_INTEN_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9630;"	d
UARTE_INTEN_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12886;"	d
UARTE_INTEN_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12051;"	d
UARTE_INTEN_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9628;"	d
UARTE_INTEN_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12884;"	d
UARTE_INTEN_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12049;"	d
UARTE_INTEN_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9627;"	d
UARTE_INTEN_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12883;"	d
UARTE_INTEN_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12048;"	d
UARTE_INTEN_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9647;"	d
UARTE_INTEN_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12903;"	d
UARTE_INTEN_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12068;"	d
UARTE_INTEN_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9648;"	d
UARTE_INTEN_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12904;"	d
UARTE_INTEN_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12069;"	d
UARTE_INTEN_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9646;"	d
UARTE_INTEN_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12902;"	d
UARTE_INTEN_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12067;"	d
UARTE_INTEN_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9645;"	d
UARTE_INTEN_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12901;"	d
UARTE_INTEN_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12066;"	d
UARTE_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9617;"	d
UARTE_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12873;"	d
UARTE_INTEN_TXSTARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12038;"	d
UARTE_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9618;"	d
UARTE_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12874;"	d
UARTE_INTEN_TXSTARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12039;"	d
UARTE_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9616;"	d
UARTE_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12872;"	d
UARTE_INTEN_TXSTARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12037;"	d
UARTE_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9615;"	d
UARTE_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12871;"	d
UARTE_INTEN_TXSTARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12036;"	d
UARTE_INTEN_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9611;"	d
UARTE_INTEN_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12867;"	d
UARTE_INTEN_TXSTOPPED_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12032;"	d
UARTE_INTEN_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9612;"	d
UARTE_INTEN_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12868;"	d
UARTE_INTEN_TXSTOPPED_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12033;"	d
UARTE_INTEN_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9610;"	d
UARTE_INTEN_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12866;"	d
UARTE_INTEN_TXSTOPPED_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12031;"	d
UARTE_INTEN_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9609;"	d
UARTE_INTEN_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12865;"	d
UARTE_INTEN_TXSTOPPED_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12030;"	d
UARTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	160;"	d
UARTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	205;"	d
UARTE_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	210;"	d
UARTE_PSEL_CTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9902;"	d
UARTE_PSEL_CTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13166;"	d
UARTE_PSEL_CTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12323;"	d
UARTE_PSEL_CTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9903;"	d
UARTE_PSEL_CTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13167;"	d
UARTE_PSEL_CTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12324;"	d
UARTE_PSEL_CTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9901;"	d
UARTE_PSEL_CTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13165;"	d
UARTE_PSEL_CTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12322;"	d
UARTE_PSEL_CTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9900;"	d
UARTE_PSEL_CTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13164;"	d
UARTE_PSEL_CTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12321;"	d
UARTE_PSEL_CTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9907;"	d
UARTE_PSEL_CTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13175;"	d
UARTE_PSEL_CTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12328;"	d
UARTE_PSEL_CTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9906;"	d
UARTE_PSEL_CTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13174;"	d
UARTE_PSEL_CTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12327;"	d
UARTE_PSEL_CTS_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13171;"	d
UARTE_PSEL_CTS_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13170;"	d
UARTE_PSEL_RTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9876;"	d
UARTE_PSEL_RTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13132;"	d
UARTE_PSEL_RTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12297;"	d
UARTE_PSEL_RTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9877;"	d
UARTE_PSEL_RTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13133;"	d
UARTE_PSEL_RTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12298;"	d
UARTE_PSEL_RTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9875;"	d
UARTE_PSEL_RTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13131;"	d
UARTE_PSEL_RTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12296;"	d
UARTE_PSEL_RTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9874;"	d
UARTE_PSEL_RTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13130;"	d
UARTE_PSEL_RTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12295;"	d
UARTE_PSEL_RTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9881;"	d
UARTE_PSEL_RTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13141;"	d
UARTE_PSEL_RTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12302;"	d
UARTE_PSEL_RTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9880;"	d
UARTE_PSEL_RTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13140;"	d
UARTE_PSEL_RTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12301;"	d
UARTE_PSEL_RTS_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13137;"	d
UARTE_PSEL_RTS_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13136;"	d
UARTE_PSEL_RXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9915;"	d
UARTE_PSEL_RXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13183;"	d
UARTE_PSEL_RXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12336;"	d
UARTE_PSEL_RXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9916;"	d
UARTE_PSEL_RXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13184;"	d
UARTE_PSEL_RXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12337;"	d
UARTE_PSEL_RXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9914;"	d
UARTE_PSEL_RXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13182;"	d
UARTE_PSEL_RXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12335;"	d
UARTE_PSEL_RXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9913;"	d
UARTE_PSEL_RXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13181;"	d
UARTE_PSEL_RXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12334;"	d
UARTE_PSEL_RXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9920;"	d
UARTE_PSEL_RXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13192;"	d
UARTE_PSEL_RXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12341;"	d
UARTE_PSEL_RXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9919;"	d
UARTE_PSEL_RXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13191;"	d
UARTE_PSEL_RXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12340;"	d
UARTE_PSEL_RXD_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13188;"	d
UARTE_PSEL_RXD_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13187;"	d
UARTE_PSEL_TXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9889;"	d
UARTE_PSEL_TXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13149;"	d
UARTE_PSEL_TXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12310;"	d
UARTE_PSEL_TXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9890;"	d
UARTE_PSEL_TXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13150;"	d
UARTE_PSEL_TXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12311;"	d
UARTE_PSEL_TXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9888;"	d
UARTE_PSEL_TXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13148;"	d
UARTE_PSEL_TXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12309;"	d
UARTE_PSEL_TXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9887;"	d
UARTE_PSEL_TXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13147;"	d
UARTE_PSEL_TXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12308;"	d
UARTE_PSEL_TXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9894;"	d
UARTE_PSEL_TXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13158;"	d
UARTE_PSEL_TXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12315;"	d
UARTE_PSEL_TXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9893;"	d
UARTE_PSEL_TXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13157;"	d
UARTE_PSEL_TXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12314;"	d
UARTE_PSEL_TXD_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13154;"	d
UARTE_PSEL_TXD_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13153;"	d
UARTE_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} UARTE_PSEL_Type;$/;"	t	typeref:struct:__anon228
UARTE_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} UARTE_PSEL_Type;$/;"	t	typeref:struct:__anon311
UARTE_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} UARTE_PSEL_Type;$/;"	t	typeref:struct:__anon373
UARTE_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9966;"	d
UARTE_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13238;"	d
UARTE_RXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12387;"	d
UARTE_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9965;"	d
UARTE_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13237;"	d
UARTE_RXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12386;"	d
UARTE_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9959;"	d
UARTE_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13231;"	d
UARTE_RXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12380;"	d
UARTE_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9958;"	d
UARTE_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13230;"	d
UARTE_RXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12379;"	d
UARTE_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9952;"	d
UARTE_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13224;"	d
UARTE_RXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12373;"	d
UARTE_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9951;"	d
UARTE_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13223;"	d
UARTE_RXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12372;"	d
UARTE_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} UARTE_RXD_Type;$/;"	t	typeref:struct:__anon229
UARTE_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} UARTE_RXD_Type;$/;"	t	typeref:struct:__anon312
UARTE_RXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} UARTE_RXD_Type;$/;"	t	typeref:struct:__anon374
UARTE_SHORTS_ENDRX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9602;"	d
UARTE_SHORTS_ENDRX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12858;"	d
UARTE_SHORTS_ENDRX_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12023;"	d
UARTE_SHORTS_ENDRX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9603;"	d
UARTE_SHORTS_ENDRX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12859;"	d
UARTE_SHORTS_ENDRX_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12024;"	d
UARTE_SHORTS_ENDRX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9601;"	d
UARTE_SHORTS_ENDRX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12857;"	d
UARTE_SHORTS_ENDRX_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12022;"	d
UARTE_SHORTS_ENDRX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9600;"	d
UARTE_SHORTS_ENDRX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12856;"	d
UARTE_SHORTS_ENDRX_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12021;"	d
UARTE_SHORTS_ENDRX_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9596;"	d
UARTE_SHORTS_ENDRX_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12852;"	d
UARTE_SHORTS_ENDRX_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12017;"	d
UARTE_SHORTS_ENDRX_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9597;"	d
UARTE_SHORTS_ENDRX_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12853;"	d
UARTE_SHORTS_ENDRX_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12018;"	d
UARTE_SHORTS_ENDRX_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9595;"	d
UARTE_SHORTS_ENDRX_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12851;"	d
UARTE_SHORTS_ENDRX_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12016;"	d
UARTE_SHORTS_ENDRX_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9594;"	d
UARTE_SHORTS_ENDRX_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12850;"	d
UARTE_SHORTS_ENDRX_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12015;"	d
UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9511;"	d
UARTE_TASKS_FLUSHRX_TASKS_FLUSHRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9510;"	d
UARTE_TASKS_STARTRX_TASKS_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9483;"	d
UARTE_TASKS_STARTRX_TASKS_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9482;"	d
UARTE_TASKS_STARTTX_TASKS_STARTTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9497;"	d
UARTE_TASKS_STARTTX_TASKS_STARTTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9496;"	d
UARTE_TASKS_STOPRX_TASKS_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9490;"	d
UARTE_TASKS_STOPRX_TASKS_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9489;"	d
UARTE_TASKS_STOPTX_TASKS_STOPTX_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9504;"	d
UARTE_TASKS_STOPTX_TASKS_STOPTX_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9503;"	d
UARTE_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9987;"	d
UARTE_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13259;"	d
UARTE_TXD_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12408;"	d
UARTE_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9986;"	d
UARTE_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13258;"	d
UARTE_TXD_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12407;"	d
UARTE_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9980;"	d
UARTE_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13252;"	d
UARTE_TXD_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12401;"	d
UARTE_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9979;"	d
UARTE_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13251;"	d
UARTE_TXD_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12400;"	d
UARTE_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9973;"	d
UARTE_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13245;"	d
UARTE_TXD_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12394;"	d
UARTE_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	9972;"	d
UARTE_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13244;"	d
UARTE_TXD_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12393;"	d
UARTE_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52.h	/^} UARTE_TXD_Type;$/;"	t	typeref:struct:__anon230
UARTE_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52810.h	/^} UARTE_TXD_Type;$/;"	t	typeref:struct:__anon313
UARTE_TXD_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} UARTE_TXD_Type;$/;"	t	typeref:struct:__anon375
UART_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5896;"	d
UART_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12820;"	d
UART_BAUDRATE_BAUDRATE_Baud115200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11985;"	d
UART_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5884;"	d
UART_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12808;"	d
UART_BAUDRATE_BAUDRATE_Baud1200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11973;"	d
UART_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5888;"	d
UART_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12812;"	d
UART_BAUDRATE_BAUDRATE_Baud14400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11977;"	d
UART_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5889;"	d
UART_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12813;"	d
UART_BAUDRATE_BAUDRATE_Baud19200	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11978;"	d
UART_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5901;"	d
UART_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12825;"	d
UART_BAUDRATE_BAUDRATE_Baud1M	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11990;"	d
UART_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5897;"	d
UART_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12821;"	d
UART_BAUDRATE_BAUDRATE_Baud230400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11986;"	d
UART_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5885;"	d
UART_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12809;"	d
UART_BAUDRATE_BAUDRATE_Baud2400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11974;"	d
UART_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5898;"	d
UART_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12822;"	d
UART_BAUDRATE_BAUDRATE_Baud250000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11987;"	d
UART_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5890;"	d
UART_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12814;"	d
UART_BAUDRATE_BAUDRATE_Baud28800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11979;"	d
UART_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5891;"	d
UART_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12815;"	d
UART_BAUDRATE_BAUDRATE_Baud31250	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11980;"	d
UART_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5892;"	d
UART_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12816;"	d
UART_BAUDRATE_BAUDRATE_Baud38400	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11981;"	d
UART_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5899;"	d
UART_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12823;"	d
UART_BAUDRATE_BAUDRATE_Baud460800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11988;"	d
UART_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5886;"	d
UART_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12810;"	d
UART_BAUDRATE_BAUDRATE_Baud4800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11975;"	d
UART_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5893;"	d
UART_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12817;"	d
UART_BAUDRATE_BAUDRATE_Baud56000	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11982;"	d
UART_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5894;"	d
UART_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12818;"	d
UART_BAUDRATE_BAUDRATE_Baud57600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11983;"	d
UART_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5895;"	d
UART_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12819;"	d
UART_BAUDRATE_BAUDRATE_Baud76800	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11984;"	d
UART_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5900;"	d
UART_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12824;"	d
UART_BAUDRATE_BAUDRATE_Baud921600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11989;"	d
UART_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5887;"	d
UART_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12811;"	d
UART_BAUDRATE_BAUDRATE_Baud9600	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11976;"	d
UART_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5883;"	d
UART_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12807;"	d
UART_BAUDRATE_BAUDRATE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11972;"	d
UART_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5882;"	d
UART_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12806;"	d
UART_BAUDRATE_BAUDRATE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11971;"	d
UART_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2802;"	d
UART_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2802;"	d
UART_CONFIG_DEBUG_COLOR	.\sdk_config.h	2802;"	d
UART_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5915;"	d
UART_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12839;"	d
UART_CONFIG_HWFC_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12004;"	d
UART_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5916;"	d
UART_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12840;"	d
UART_CONFIG_HWFC_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12005;"	d
UART_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5914;"	d
UART_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12838;"	d
UART_CONFIG_HWFC_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12003;"	d
UART_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5913;"	d
UART_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12837;"	d
UART_CONFIG_HWFC_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12002;"	d
UART_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2786;"	d
UART_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2786;"	d
UART_CONFIG_INFO_COLOR	.\sdk_config.h	2786;"	d
UART_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2758;"	d
UART_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2758;"	d
UART_CONFIG_LOG_ENABLED	.\sdk_config.h	2758;"	d
UART_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2770;"	d
UART_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2770;"	d
UART_CONFIG_LOG_LEVEL	.\sdk_config.h	2770;"	d
UART_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5909;"	d
UART_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12833;"	d
UART_CONFIG_PARITY_Excluded	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11998;"	d
UART_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5910;"	d
UART_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12834;"	d
UART_CONFIG_PARITY_Included	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11999;"	d
UART_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5908;"	d
UART_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12832;"	d
UART_CONFIG_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11997;"	d
UART_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5907;"	d
UART_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12831;"	d
UART_CONFIG_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11996;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	132;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	132;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	132;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	132;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	132;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	202;"	d
UART_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	207;"	d
UART_DEFAULT_CONFIG_BAUDRATE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2709;"	d
UART_DEFAULT_CONFIG_BAUDRATE	.\app\inc\sdk_config.h	2709;"	d
UART_DEFAULT_CONFIG_BAUDRATE	.\sdk_config.h	2709;"	d
UART_DEFAULT_CONFIG_HWFC	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2677;"	d
UART_DEFAULT_CONFIG_HWFC	.\app\inc\sdk_config.h	2677;"	d
UART_DEFAULT_CONFIG_HWFC	.\sdk_config.h	2677;"	d
UART_DEFAULT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2722;"	d
UART_DEFAULT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2722;"	d
UART_DEFAULT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2722;"	d
UART_DEFAULT_CONFIG_PARITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2686;"	d
UART_DEFAULT_CONFIG_PARITY	.\app\inc\sdk_config.h	2686;"	d
UART_DEFAULT_CONFIG_PARITY	.\sdk_config.h	2686;"	d
UART_EASY_DMA_SUPPORT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2729;"	d
UART_EASY_DMA_SUPPORT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	217;"	d
UART_EASY_DMA_SUPPORT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	217;"	d
UART_EASY_DMA_SUPPORT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	288;"	d
UART_EASY_DMA_SUPPORT	.\app\inc\sdk_config.h	2729;"	d
UART_EASY_DMA_SUPPORT	.\app\nRF51822_xxAC\nrf_drv_config.h	288;"	d
UART_EASY_DMA_SUPPORT	.\sdk_config.h	2729;"	d
UART_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2668;"	d
UART_ENABLED	.\app\inc\sdk_config.h	2668;"	d
UART_ENABLED	.\sdk_config.h	2668;"	d
UART_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5861;"	d
UART_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12717;"	d
UART_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11918;"	d
UART_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5862;"	d
UART_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12718;"	d
UART_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11919;"	d
UART_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5860;"	d
UART_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12716;"	d
UART_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11917;"	d
UART_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5859;"	d
UART_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12715;"	d
UART_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11916;"	d
UART_ERRORSRC_BREAK_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5832;"	d
UART_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5829;"	d
UART_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12689;"	d
UART_ERRORSRC_BREAK_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11890;"	d
UART_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5830;"	d
UART_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12690;"	d
UART_ERRORSRC_BREAK_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11891;"	d
UART_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5828;"	d
UART_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12688;"	d
UART_ERRORSRC_BREAK_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11889;"	d
UART_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5831;"	d
UART_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12691;"	d
UART_ERRORSRC_BREAK_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11892;"	d
UART_ERRORSRC_FRAMING_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5839;"	d
UART_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5836;"	d
UART_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12695;"	d
UART_ERRORSRC_FRAMING_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11896;"	d
UART_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5837;"	d
UART_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12696;"	d
UART_ERRORSRC_FRAMING_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11897;"	d
UART_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5835;"	d
UART_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12694;"	d
UART_ERRORSRC_FRAMING_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11895;"	d
UART_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5838;"	d
UART_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12697;"	d
UART_ERRORSRC_FRAMING_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11898;"	d
UART_ERRORSRC_OVERRUN_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5853;"	d
UART_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5850;"	d
UART_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12707;"	d
UART_ERRORSRC_OVERRUN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11908;"	d
UART_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5851;"	d
UART_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12708;"	d
UART_ERRORSRC_OVERRUN_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11909;"	d
UART_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5849;"	d
UART_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12706;"	d
UART_ERRORSRC_OVERRUN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11907;"	d
UART_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5852;"	d
UART_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12709;"	d
UART_ERRORSRC_OVERRUN_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11910;"	d
UART_ERRORSRC_PARITY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5846;"	d
UART_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5843;"	d
UART_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12701;"	d
UART_ERRORSRC_PARITY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11902;"	d
UART_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5844;"	d
UART_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12702;"	d
UART_ERRORSRC_PARITY_NotPresent	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11903;"	d
UART_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5842;"	d
UART_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12700;"	d
UART_ERRORSRC_PARITY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11901;"	d
UART_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5845;"	d
UART_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12703;"	d
UART_ERRORSRC_PARITY_Present	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11904;"	d
UART_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5822;"	d
UART_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12682;"	d
UART_INTENCLR_CTS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11883;"	d
UART_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5820;"	d
UART_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12680;"	d
UART_INTENCLR_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11881;"	d
UART_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5821;"	d
UART_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12681;"	d
UART_INTENCLR_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11882;"	d
UART_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5819;"	d
UART_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12679;"	d
UART_INTENCLR_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11880;"	d
UART_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5818;"	d
UART_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12678;"	d
UART_INTENCLR_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11879;"	d
UART_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5794;"	d
UART_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12654;"	d
UART_INTENCLR_ERROR_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11855;"	d
UART_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5792;"	d
UART_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12652;"	d
UART_INTENCLR_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11853;"	d
UART_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5793;"	d
UART_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12653;"	d
UART_INTENCLR_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11854;"	d
UART_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5791;"	d
UART_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12651;"	d
UART_INTENCLR_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11852;"	d
UART_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5790;"	d
UART_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12650;"	d
UART_INTENCLR_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11851;"	d
UART_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5815;"	d
UART_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12675;"	d
UART_INTENCLR_NCTS_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11876;"	d
UART_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5813;"	d
UART_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12673;"	d
UART_INTENCLR_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11874;"	d
UART_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5814;"	d
UART_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12674;"	d
UART_INTENCLR_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11875;"	d
UART_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5812;"	d
UART_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12672;"	d
UART_INTENCLR_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11873;"	d
UART_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5811;"	d
UART_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12671;"	d
UART_INTENCLR_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11872;"	d
UART_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5808;"	d
UART_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12668;"	d
UART_INTENCLR_RXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11869;"	d
UART_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5806;"	d
UART_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12666;"	d
UART_INTENCLR_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11867;"	d
UART_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5807;"	d
UART_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12667;"	d
UART_INTENCLR_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11868;"	d
UART_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5805;"	d
UART_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12665;"	d
UART_INTENCLR_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11866;"	d
UART_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5804;"	d
UART_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12664;"	d
UART_INTENCLR_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11865;"	d
UART_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5787;"	d
UART_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12647;"	d
UART_INTENCLR_RXTO_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11848;"	d
UART_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5785;"	d
UART_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12645;"	d
UART_INTENCLR_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11846;"	d
UART_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5786;"	d
UART_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12646;"	d
UART_INTENCLR_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11847;"	d
UART_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5784;"	d
UART_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12644;"	d
UART_INTENCLR_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11845;"	d
UART_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5783;"	d
UART_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12643;"	d
UART_INTENCLR_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11844;"	d
UART_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5801;"	d
UART_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12661;"	d
UART_INTENCLR_TXDRDY_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11862;"	d
UART_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5799;"	d
UART_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12659;"	d
UART_INTENCLR_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11860;"	d
UART_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5800;"	d
UART_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12660;"	d
UART_INTENCLR_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11861;"	d
UART_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5798;"	d
UART_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12658;"	d
UART_INTENCLR_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11859;"	d
UART_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5797;"	d
UART_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12657;"	d
UART_INTENCLR_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11858;"	d
UART_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5775;"	d
UART_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12635;"	d
UART_INTENSET_CTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11836;"	d
UART_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5776;"	d
UART_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12636;"	d
UART_INTENSET_CTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11837;"	d
UART_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5774;"	d
UART_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12634;"	d
UART_INTENSET_CTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11835;"	d
UART_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5773;"	d
UART_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12633;"	d
UART_INTENSET_CTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11834;"	d
UART_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5777;"	d
UART_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12637;"	d
UART_INTENSET_CTS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11838;"	d
UART_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5747;"	d
UART_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12607;"	d
UART_INTENSET_ERROR_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11808;"	d
UART_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5748;"	d
UART_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12608;"	d
UART_INTENSET_ERROR_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11809;"	d
UART_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5746;"	d
UART_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12606;"	d
UART_INTENSET_ERROR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11807;"	d
UART_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5745;"	d
UART_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12605;"	d
UART_INTENSET_ERROR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11806;"	d
UART_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5749;"	d
UART_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12609;"	d
UART_INTENSET_ERROR_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11810;"	d
UART_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5768;"	d
UART_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12628;"	d
UART_INTENSET_NCTS_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11829;"	d
UART_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5769;"	d
UART_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12629;"	d
UART_INTENSET_NCTS_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11830;"	d
UART_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5767;"	d
UART_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12627;"	d
UART_INTENSET_NCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11828;"	d
UART_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5766;"	d
UART_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12626;"	d
UART_INTENSET_NCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11827;"	d
UART_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5770;"	d
UART_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12630;"	d
UART_INTENSET_NCTS_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11831;"	d
UART_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5761;"	d
UART_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12621;"	d
UART_INTENSET_RXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11822;"	d
UART_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5762;"	d
UART_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12622;"	d
UART_INTENSET_RXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11823;"	d
UART_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5760;"	d
UART_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12620;"	d
UART_INTENSET_RXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11821;"	d
UART_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5759;"	d
UART_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12619;"	d
UART_INTENSET_RXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11820;"	d
UART_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5763;"	d
UART_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12623;"	d
UART_INTENSET_RXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11824;"	d
UART_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5740;"	d
UART_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12600;"	d
UART_INTENSET_RXTO_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11801;"	d
UART_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5741;"	d
UART_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12601;"	d
UART_INTENSET_RXTO_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11802;"	d
UART_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5739;"	d
UART_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12599;"	d
UART_INTENSET_RXTO_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11800;"	d
UART_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5738;"	d
UART_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12598;"	d
UART_INTENSET_RXTO_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11799;"	d
UART_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5742;"	d
UART_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12602;"	d
UART_INTENSET_RXTO_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11803;"	d
UART_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5754;"	d
UART_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12614;"	d
UART_INTENSET_TXDRDY_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11815;"	d
UART_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5755;"	d
UART_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12615;"	d
UART_INTENSET_TXDRDY_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11816;"	d
UART_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5753;"	d
UART_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12613;"	d
UART_INTENSET_TXDRDY_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11814;"	d
UART_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5752;"	d
UART_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12612;"	d
UART_INTENSET_TXDRDY_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11813;"	d
UART_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5756;"	d
UART_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12616;"	d
UART_INTENSET_TXDRDY_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11817;"	d
UART_LEGACY_SUPPORT	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2736;"	d
UART_LEGACY_SUPPORT	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	218;"	d
UART_LEGACY_SUPPORT	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	218;"	d
UART_LEGACY_SUPPORT	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	289;"	d
UART_LEGACY_SUPPORT	.\app\inc\sdk_config.h	2736;"	d
UART_LEGACY_SUPPORT	.\app\nRF51822_xxAC\nrf_drv_config.h	289;"	d
UART_LEGACY_SUPPORT	.\sdk_config.h	2736;"	d
UART_PIN_DISCONNECTED	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	29;"	d
UART_PIN_DISCONNECTED	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	29;"	d
UART_PIN_DISCONNECTED	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	29;"	d
UART_PIN_DISCONNECTED	.\app\nRF51822_xxAC\app_uart.h	29;"	d
UART_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5924;"	d
UART_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5925;"	d
UART_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5923;"	d
UART_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5922;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	131;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	131;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	131;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	131;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	131;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	201;"	d
UART_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	206;"	d
UART_PSELCTS_PSELCTS_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11943;"	d
UART_PSELCTS_PSELCTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11942;"	d
UART_PSELCTS_PSELCTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11941;"	d
UART_PSELRTS_PSELRTS_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11927;"	d
UART_PSELRTS_PSELRTS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11926;"	d
UART_PSELRTS_PSELRTS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11925;"	d
UART_PSELRXD_PSELRXD_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11951;"	d
UART_PSELRXD_PSELRXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11950;"	d
UART_PSELRXD_PSELRXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11949;"	d
UART_PSELTXD_PSELTXD_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11935;"	d
UART_PSELTXD_PSELTXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11934;"	d
UART_PSELTXD_PSELTXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11933;"	d
UART_PSEL_CTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12760;"	d
UART_PSEL_CTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12761;"	d
UART_PSEL_CTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12759;"	d
UART_PSEL_CTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12758;"	d
UART_PSEL_CTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12769;"	d
UART_PSEL_CTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12768;"	d
UART_PSEL_CTS_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12765;"	d
UART_PSEL_CTS_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12764;"	d
UART_PSEL_RTS_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12726;"	d
UART_PSEL_RTS_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12727;"	d
UART_PSEL_RTS_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12725;"	d
UART_PSEL_RTS_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12724;"	d
UART_PSEL_RTS_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12735;"	d
UART_PSEL_RTS_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12734;"	d
UART_PSEL_RTS_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12731;"	d
UART_PSEL_RTS_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12730;"	d
UART_PSEL_RXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12777;"	d
UART_PSEL_RXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12778;"	d
UART_PSEL_RXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12776;"	d
UART_PSEL_RXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12775;"	d
UART_PSEL_RXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12786;"	d
UART_PSEL_RXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12785;"	d
UART_PSEL_RXD_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12782;"	d
UART_PSEL_RXD_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12781;"	d
UART_PSEL_TXD_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12743;"	d
UART_PSEL_TXD_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12744;"	d
UART_PSEL_TXD_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12742;"	d
UART_PSEL_TXD_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12741;"	d
UART_PSEL_TXD_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12752;"	d
UART_PSEL_TXD_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12751;"	d
UART_PSEL_TXD_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12748;"	d
UART_PSEL_TXD_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12747;"	d
UART_PSEL_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} UART_PSEL_Type;$/;"	t	typeref:struct:__anon376
UART_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5869;"	d
UART_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12793;"	d
UART_RXD_RXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11958;"	d
UART_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5868;"	d
UART_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12792;"	d
UART_RXD_RXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11957;"	d
UART_RX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.c	30;"	d	file:
UART_RX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.c	30;"	d	file:
UART_RX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	125;"	d	file:
UART_RX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	143;"	d	file:
UART_SHORTS_CTS_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5731;"	d
UART_SHORTS_CTS_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12591;"	d
UART_SHORTS_CTS_STARTRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11792;"	d
UART_SHORTS_CTS_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5732;"	d
UART_SHORTS_CTS_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12592;"	d
UART_SHORTS_CTS_STARTRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11793;"	d
UART_SHORTS_CTS_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5730;"	d
UART_SHORTS_CTS_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12590;"	d
UART_SHORTS_CTS_STARTRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11791;"	d
UART_SHORTS_CTS_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5729;"	d
UART_SHORTS_CTS_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12589;"	d
UART_SHORTS_CTS_STARTRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11790;"	d
UART_SHORTS_NCTS_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5725;"	d
UART_SHORTS_NCTS_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12585;"	d
UART_SHORTS_NCTS_STOPRX_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11786;"	d
UART_SHORTS_NCTS_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5726;"	d
UART_SHORTS_NCTS_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12586;"	d
UART_SHORTS_NCTS_STOPRX_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11787;"	d
UART_SHORTS_NCTS_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5724;"	d
UART_SHORTS_NCTS_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12584;"	d
UART_SHORTS_NCTS_STOPRX_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11785;"	d
UART_SHORTS_NCTS_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5723;"	d
UART_SHORTS_NCTS_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12583;"	d
UART_SHORTS_NCTS_STOPRX_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11784;"	d
UART_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5876;"	d
UART_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12800;"	d
UART_TXD_TXD_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11965;"	d
UART_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5875;"	d
UART_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	12799;"	d
UART_TXD_TXD_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	11964;"	d
UART_TX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.c	27;"	d	file:
UART_TX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.c	27;"	d	file:
UART_TX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	124;"	d	file:
UART_TX_BUF_SIZE	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	142;"	d	file:
UICR_APPROTECT_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10055;"	d
UICR_APPROTECT_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13331;"	d
UICR_APPROTECT_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12470;"	d
UICR_APPROTECT_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10054;"	d
UICR_APPROTECT_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13330;"	d
UICR_APPROTECT_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12469;"	d
UICR_APPROTECT_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10053;"	d
UICR_APPROTECT_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13329;"	d
UICR_APPROTECT_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12468;"	d
UICR_APPROTECT_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10052;"	d
UICR_APPROTECT_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13328;"	d
UICR_APPROTECT_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12467;"	d
UICR_CUSTOMER_CUSTOMER_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10033;"	d
UICR_CUSTOMER_CUSTOMER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13305;"	d
UICR_CUSTOMER_CUSTOMER_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12448;"	d
UICR_CUSTOMER_CUSTOMER_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10032;"	d
UICR_CUSTOMER_CUSTOMER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13304;"	d
UICR_CUSTOMER_CUSTOMER_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12447;"	d
UICR_DCDCDRIVE0_DCDCDRIVE0_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13364;"	d
UICR_DCDCDRIVE0_DCDCDRIVE0_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13363;"	d
UICR_DCDCDRIVE0_DCDCDRIVE0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13362;"	d
UICR_DCDCDRIVE0_DCDCDRIVE0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13361;"	d
UICR_DEBUGCTRL_CPUFPBEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13348;"	d
UICR_DEBUGCTRL_CPUFPBEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13349;"	d
UICR_DEBUGCTRL_CPUFPBEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13347;"	d
UICR_DEBUGCTRL_CPUFPBEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13346;"	d
UICR_DEBUGCTRL_CPUNIDEN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13354;"	d
UICR_DEBUGCTRL_CPUNIDEN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13355;"	d
UICR_DEBUGCTRL_CPUNIDEN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13353;"	d
UICR_DEBUGCTRL_CPUNIDEN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13352;"	d
UICR_FWID_FWID_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5960;"	d
UICR_FWID_FWID_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5959;"	d
UICR_NFCPINS_PROTECT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13339;"	d
UICR_NFCPINS_PROTECT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12478;"	d
UICR_NFCPINS_PROTECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13338;"	d
UICR_NFCPINS_PROTECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12477;"	d
UICR_NFCPINS_PROTECT_NFC	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13340;"	d
UICR_NFCPINS_PROTECT_NFC	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12479;"	d
UICR_NFCPINS_PROTECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13337;"	d
UICR_NFCPINS_PROTECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12476;"	d
UICR_NRFFW_NRFFW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10019;"	d
UICR_NRFFW_NRFFW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13291;"	d
UICR_NRFFW_NRFFW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12434;"	d
UICR_NRFFW_NRFFW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10018;"	d
UICR_NRFFW_NRFFW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13290;"	d
UICR_NRFFW_NRFFW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12433;"	d
UICR_NRFHW_NRFHW_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10026;"	d
UICR_NRFHW_NRFHW_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13298;"	d
UICR_NRFHW_NRFHW_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12441;"	d
UICR_NRFHW_NRFHW_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10025;"	d
UICR_NRFHW_NRFHW_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13297;"	d
UICR_NRFHW_NRFHW_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12440;"	d
UICR_PSELRESET_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10041;"	d
UICR_PSELRESET_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13313;"	d
UICR_PSELRESET_CONNECT_Connected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12456;"	d
UICR_PSELRESET_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10042;"	d
UICR_PSELRESET_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13314;"	d
UICR_PSELRESET_CONNECT_Disconnected	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12457;"	d
UICR_PSELRESET_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10040;"	d
UICR_PSELRESET_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13312;"	d
UICR_PSELRESET_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12455;"	d
UICR_PSELRESET_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10039;"	d
UICR_PSELRESET_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13311;"	d
UICR_PSELRESET_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12454;"	d
UICR_PSELRESET_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10046;"	d
UICR_PSELRESET_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13322;"	d
UICR_PSELRESET_PIN_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12461;"	d
UICR_PSELRESET_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10045;"	d
UICR_PSELRESET_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13321;"	d
UICR_PSELRESET_PIN_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12460;"	d
UICR_PSELRESET_PORT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13318;"	d
UICR_PSELRESET_PORT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13317;"	d
UICR_RBPCONF_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5938;"	d
UICR_RBPCONF_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	78;"	d
UICR_RBPCONF_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	62;"	d
UICR_RBPCONF_PALL_Disabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	78;"	d
UICR_RBPCONF_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5937;"	d
UICR_RBPCONF_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	77;"	d
UICR_RBPCONF_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	61;"	d
UICR_RBPCONF_PALL_Enabled	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	77;"	d
UICR_RBPCONF_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5936;"	d
UICR_RBPCONF_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	76;"	d
UICR_RBPCONF_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	60;"	d
UICR_RBPCONF_PALL_Msk	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	76;"	d
UICR_RBPCONF_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5935;"	d
UICR_RBPCONF_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52.h	75;"	d
UICR_RBPCONF_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52810.h	59;"	d
UICR_RBPCONF_PALL_Pos	.\nRF\CMSIS\Device\Include\nrf51_to_nrf52840.h	75;"	d
UICR_RBPCONF_PR0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5944;"	d
UICR_RBPCONF_PR0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5943;"	d
UICR_RBPCONF_PR0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5942;"	d
UICR_RBPCONF_PR0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5941;"	d
UICR_REGOUT0_VOUT_1V8	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13372;"	d
UICR_REGOUT0_VOUT_2V1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13373;"	d
UICR_REGOUT0_VOUT_2V4	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13374;"	d
UICR_REGOUT0_VOUT_2V7	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13375;"	d
UICR_REGOUT0_VOUT_3V0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13376;"	d
UICR_REGOUT0_VOUT_3V3	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13377;"	d
UICR_REGOUT0_VOUT_DEFAULT	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13378;"	d
UICR_REGOUT0_VOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13371;"	d
UICR_REGOUT0_VOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13370;"	d
UICR_XTALFREQ_XTALFREQ_16MHz	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5953;"	d
UICR_XTALFREQ_XTALFREQ_32MHz	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5952;"	d
UICR_XTALFREQ_XTALFREQ_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5951;"	d
UICR_XTALFREQ_XTALFREQ_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5950;"	d
UNUSED	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon214
UNUSED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon296
UNUSED	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon305
UNUSED	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon360
UNUSED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon454
UNUSED	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  UNUSED;                            \/*!< Unused.                                                               *\/$/;"	m	struct:__anon464
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon269
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon270
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon273
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED0[3];                        \/*!< Description collection[0]: Unspecified                                *\/$/;"	m	struct:__anon224
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon338
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon339
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon342
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED0[3];                        \/*!< Description collection[0]: Unspecified                                *\/$/;"	m	struct:__anon308
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon403
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED0;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon428
UNUSED0	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED0[3];                        \/*!< Description collection[0]: Unspecified                                *\/$/;"	m	struct:__anon369
UNUSED1	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED1;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon269
UNUSED1	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED1;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon338
UNUSED1	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED1;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon428
UNUSED2	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED2;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon269
UNUSED2	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED2;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon338
UNUSED2	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED2;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon428
UNUSED3	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  UNUSED3;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon269
UNUSED3	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __IO uint32_t  UNUSED3;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon338
UNUSED3	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  UNUSED3;                           \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon428
USBADDR	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  USBADDR;                           \/*!< Device USB address                                                    *\/$/;"	m	struct:__anon465
USBD_BMREQUESTTYPE_DIRECTION_DeviceToHost	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14218;"	d
USBD_BMREQUESTTYPE_DIRECTION_HostToDevice	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14217;"	d
USBD_BMREQUESTTYPE_DIRECTION_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14216;"	d
USBD_BMREQUESTTYPE_DIRECTION_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14215;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Device	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14230;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Endpoint	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14232;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Interface	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14231;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14229;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Other	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14233;"	d
USBD_BMREQUESTTYPE_RECIPIENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14228;"	d
USBD_BMREQUESTTYPE_TYPE_Class	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14224;"	d
USBD_BMREQUESTTYPE_TYPE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14222;"	d
USBD_BMREQUESTTYPE_TYPE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14221;"	d
USBD_BMREQUESTTYPE_TYPE_Standard	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14223;"	d
USBD_BMREQUESTTYPE_TYPE_Vendor	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14225;"	d
USBD_BREQUEST_BREQUEST_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14240;"	d
USBD_BREQUEST_BREQUEST_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14239;"	d
USBD_BREQUEST_BREQUEST_STD_CLEAR_FEATURE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14242;"	d
USBD_BREQUEST_BREQUEST_STD_GET_CONFIGURATION	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14247;"	d
USBD_BREQUEST_BREQUEST_STD_GET_DESCRIPTOR	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14245;"	d
USBD_BREQUEST_BREQUEST_STD_GET_INTERFACE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14249;"	d
USBD_BREQUEST_BREQUEST_STD_GET_STATUS	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14241;"	d
USBD_BREQUEST_BREQUEST_STD_SET_ADDRESS	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14244;"	d
USBD_BREQUEST_BREQUEST_STD_SET_CONFIGURATION	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14248;"	d
USBD_BREQUEST_BREQUEST_STD_SET_DESCRIPTOR	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14246;"	d
USBD_BREQUEST_BREQUEST_STD_SET_FEATURE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14243;"	d
USBD_BREQUEST_BREQUEST_STD_SET_INTERFACE	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14250;"	d
USBD_BREQUEST_BREQUEST_STD_SYNCH_FRAME	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14251;"	d
USBD_BUSSTATE_DM_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13986;"	d
USBD_BUSSTATE_DM_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13985;"	d
USBD_BUSSTATE_DM_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13984;"	d
USBD_BUSSTATE_DM_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13983;"	d
USBD_BUSSTATE_DP_High	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13980;"	d
USBD_BUSSTATE_DP_Low	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13979;"	d
USBD_BUSSTATE_DP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13978;"	d
USBD_BUSSTATE_DP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13977;"	d
USBD_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	275;"	d
USBD_DPDMVALUE_STATE_J	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14340;"	d
USBD_DPDMVALUE_STATE_K	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14341;"	d
USBD_DPDMVALUE_STATE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14338;"	d
USBD_DPDMVALUE_STATE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14337;"	d
USBD_DPDMVALUE_STATE_Resume	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14339;"	d
USBD_DTOGGLE_EP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14361;"	d
USBD_DTOGGLE_EP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14360;"	d
USBD_DTOGGLE_IO_In	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14357;"	d
USBD_DTOGGLE_IO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14355;"	d
USBD_DTOGGLE_IO_Out	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14356;"	d
USBD_DTOGGLE_IO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14354;"	d
USBD_DTOGGLE_VALUE_Data0	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14350;"	d
USBD_DTOGGLE_VALUE_Data1	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14351;"	d
USBD_DTOGGLE_VALUE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14348;"	d
USBD_DTOGGLE_VALUE_Nop	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14349;"	d
USBD_DTOGGLE_VALUE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14347;"	d
USBD_EASYDMA_MAXCNT_SIZE	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	277;"	d
USBD_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2814;"	d
USBD_ENABLED	.\app\inc\sdk_config.h	2814;"	d
USBD_ENABLED	.\sdk_config.h	2814;"	d
USBD_ENABLE_ENABLE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14321;"	d
USBD_ENABLE_ENABLE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14322;"	d
USBD_ENABLE_ENABLE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14320;"	d
USBD_ENABLE_ENABLE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14319;"	d
USBD_EPDATASTATUS_EPIN1_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14202;"	d
USBD_EPDATASTATUS_EPIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14200;"	d
USBD_EPDATASTATUS_EPIN1_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14201;"	d
USBD_EPDATASTATUS_EPIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14199;"	d
USBD_EPDATASTATUS_EPIN2_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14196;"	d
USBD_EPDATASTATUS_EPIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14194;"	d
USBD_EPDATASTATUS_EPIN2_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14195;"	d
USBD_EPDATASTATUS_EPIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14193;"	d
USBD_EPDATASTATUS_EPIN3_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14190;"	d
USBD_EPDATASTATUS_EPIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14188;"	d
USBD_EPDATASTATUS_EPIN3_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14189;"	d
USBD_EPDATASTATUS_EPIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14187;"	d
USBD_EPDATASTATUS_EPIN4_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14184;"	d
USBD_EPDATASTATUS_EPIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14182;"	d
USBD_EPDATASTATUS_EPIN4_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14183;"	d
USBD_EPDATASTATUS_EPIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14181;"	d
USBD_EPDATASTATUS_EPIN5_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14178;"	d
USBD_EPDATASTATUS_EPIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14176;"	d
USBD_EPDATASTATUS_EPIN5_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14177;"	d
USBD_EPDATASTATUS_EPIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14175;"	d
USBD_EPDATASTATUS_EPIN6_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14172;"	d
USBD_EPDATASTATUS_EPIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14170;"	d
USBD_EPDATASTATUS_EPIN6_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14171;"	d
USBD_EPDATASTATUS_EPIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14169;"	d
USBD_EPDATASTATUS_EPIN7_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14166;"	d
USBD_EPDATASTATUS_EPIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14164;"	d
USBD_EPDATASTATUS_EPIN7_NotDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14165;"	d
USBD_EPDATASTATUS_EPIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14163;"	d
USBD_EPDATASTATUS_EPOUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14158;"	d
USBD_EPDATASTATUS_EPOUT1_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14159;"	d
USBD_EPDATASTATUS_EPOUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14157;"	d
USBD_EPDATASTATUS_EPOUT1_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14160;"	d
USBD_EPDATASTATUS_EPOUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14152;"	d
USBD_EPDATASTATUS_EPOUT2_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14153;"	d
USBD_EPDATASTATUS_EPOUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14151;"	d
USBD_EPDATASTATUS_EPOUT2_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14154;"	d
USBD_EPDATASTATUS_EPOUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14146;"	d
USBD_EPDATASTATUS_EPOUT3_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14147;"	d
USBD_EPDATASTATUS_EPOUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14145;"	d
USBD_EPDATASTATUS_EPOUT3_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14148;"	d
USBD_EPDATASTATUS_EPOUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14140;"	d
USBD_EPDATASTATUS_EPOUT4_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14141;"	d
USBD_EPDATASTATUS_EPOUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14139;"	d
USBD_EPDATASTATUS_EPOUT4_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14142;"	d
USBD_EPDATASTATUS_EPOUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14134;"	d
USBD_EPDATASTATUS_EPOUT5_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14135;"	d
USBD_EPDATASTATUS_EPOUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14133;"	d
USBD_EPDATASTATUS_EPOUT5_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14136;"	d
USBD_EPDATASTATUS_EPOUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14128;"	d
USBD_EPDATASTATUS_EPOUT6_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14129;"	d
USBD_EPDATASTATUS_EPOUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14127;"	d
USBD_EPDATASTATUS_EPOUT6_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14130;"	d
USBD_EPDATASTATUS_EPOUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14122;"	d
USBD_EPDATASTATUS_EPOUT7_NotStarted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14123;"	d
USBD_EPDATASTATUS_EPOUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14121;"	d
USBD_EPDATASTATUS_EPOUT7_Started	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14124;"	d
USBD_EPINEN_IN0_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14417;"	d
USBD_EPINEN_IN0_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14418;"	d
USBD_EPINEN_IN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14416;"	d
USBD_EPINEN_IN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14415;"	d
USBD_EPINEN_IN1_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14411;"	d
USBD_EPINEN_IN1_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14412;"	d
USBD_EPINEN_IN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14410;"	d
USBD_EPINEN_IN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14409;"	d
USBD_EPINEN_IN2_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14405;"	d
USBD_EPINEN_IN2_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14406;"	d
USBD_EPINEN_IN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14404;"	d
USBD_EPINEN_IN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14403;"	d
USBD_EPINEN_IN3_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14399;"	d
USBD_EPINEN_IN3_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14400;"	d
USBD_EPINEN_IN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14398;"	d
USBD_EPINEN_IN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14397;"	d
USBD_EPINEN_IN4_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14393;"	d
USBD_EPINEN_IN4_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14394;"	d
USBD_EPINEN_IN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14392;"	d
USBD_EPINEN_IN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14391;"	d
USBD_EPINEN_IN5_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14387;"	d
USBD_EPINEN_IN5_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14388;"	d
USBD_EPINEN_IN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14386;"	d
USBD_EPINEN_IN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14385;"	d
USBD_EPINEN_IN6_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14381;"	d
USBD_EPINEN_IN6_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14382;"	d
USBD_EPINEN_IN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14380;"	d
USBD_EPINEN_IN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14379;"	d
USBD_EPINEN_IN7_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14375;"	d
USBD_EPINEN_IN7_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14376;"	d
USBD_EPINEN_IN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14374;"	d
USBD_EPINEN_IN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14373;"	d
USBD_EPINEN_ISOIN_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14369;"	d
USBD_EPINEN_ISOIN_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14370;"	d
USBD_EPINEN_ISOIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14368;"	d
USBD_EPINEN_ISOIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14367;"	d
USBD_EPIN_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14549;"	d
USBD_EPIN_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14548;"	d
USBD_EPIN_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14542;"	d
USBD_EPIN_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14541;"	d
USBD_EPIN_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14535;"	d
USBD_EPIN_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14534;"	d
USBD_EPIN_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_EPIN_Type;$/;"	t	typeref:struct:__anon419
USBD_EPOUTEN_ISOOUT_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14426;"	d
USBD_EPOUTEN_ISOOUT_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14427;"	d
USBD_EPOUTEN_ISOOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14425;"	d
USBD_EPOUTEN_ISOOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14424;"	d
USBD_EPOUTEN_OUT0_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14474;"	d
USBD_EPOUTEN_OUT0_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14475;"	d
USBD_EPOUTEN_OUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14473;"	d
USBD_EPOUTEN_OUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14472;"	d
USBD_EPOUTEN_OUT1_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14468;"	d
USBD_EPOUTEN_OUT1_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14469;"	d
USBD_EPOUTEN_OUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14467;"	d
USBD_EPOUTEN_OUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14466;"	d
USBD_EPOUTEN_OUT2_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14462;"	d
USBD_EPOUTEN_OUT2_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14463;"	d
USBD_EPOUTEN_OUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14461;"	d
USBD_EPOUTEN_OUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14460;"	d
USBD_EPOUTEN_OUT3_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14456;"	d
USBD_EPOUTEN_OUT3_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14457;"	d
USBD_EPOUTEN_OUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14455;"	d
USBD_EPOUTEN_OUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14454;"	d
USBD_EPOUTEN_OUT4_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14450;"	d
USBD_EPOUTEN_OUT4_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14451;"	d
USBD_EPOUTEN_OUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14449;"	d
USBD_EPOUTEN_OUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14448;"	d
USBD_EPOUTEN_OUT5_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14444;"	d
USBD_EPOUTEN_OUT5_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14445;"	d
USBD_EPOUTEN_OUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14443;"	d
USBD_EPOUTEN_OUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14442;"	d
USBD_EPOUTEN_OUT6_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14438;"	d
USBD_EPOUTEN_OUT6_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14439;"	d
USBD_EPOUTEN_OUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14437;"	d
USBD_EPOUTEN_OUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14436;"	d
USBD_EPOUTEN_OUT7_Disable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14432;"	d
USBD_EPOUTEN_OUT7_Enable	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14433;"	d
USBD_EPOUTEN_OUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14431;"	d
USBD_EPOUTEN_OUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14430;"	d
USBD_EPOUT_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14591;"	d
USBD_EPOUT_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14590;"	d
USBD_EPOUT_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14584;"	d
USBD_EPOUT_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14583;"	d
USBD_EPOUT_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14577;"	d
USBD_EPOUT_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14576;"	d
USBD_EPOUT_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_EPOUT_Type;$/;"	t	typeref:struct:__anon421
USBD_EPSTALL_EP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14494;"	d
USBD_EPSTALL_EP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14493;"	d
USBD_EPSTALL_IO_In	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14490;"	d
USBD_EPSTALL_IO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14488;"	d
USBD_EPSTALL_IO_Out	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14489;"	d
USBD_EPSTALL_IO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14487;"	d
USBD_EPSTALL_STALL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14482;"	d
USBD_EPSTALL_STALL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14481;"	d
USBD_EPSTALL_STALL_Stall	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14484;"	d
USBD_EPSTALL_STALL_UnStall	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14483;"	d
USBD_EPSTATUS_EPIN0_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14115;"	d
USBD_EPSTATUS_EPIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14113;"	d
USBD_EPSTATUS_EPIN0_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14114;"	d
USBD_EPSTATUS_EPIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14112;"	d
USBD_EPSTATUS_EPIN1_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14109;"	d
USBD_EPSTATUS_EPIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14107;"	d
USBD_EPSTATUS_EPIN1_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14108;"	d
USBD_EPSTATUS_EPIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14106;"	d
USBD_EPSTATUS_EPIN2_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14103;"	d
USBD_EPSTATUS_EPIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14101;"	d
USBD_EPSTATUS_EPIN2_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14102;"	d
USBD_EPSTATUS_EPIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14100;"	d
USBD_EPSTATUS_EPIN3_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14097;"	d
USBD_EPSTATUS_EPIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14095;"	d
USBD_EPSTATUS_EPIN3_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14096;"	d
USBD_EPSTATUS_EPIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14094;"	d
USBD_EPSTATUS_EPIN4_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14091;"	d
USBD_EPSTATUS_EPIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14089;"	d
USBD_EPSTATUS_EPIN4_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14090;"	d
USBD_EPSTATUS_EPIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14088;"	d
USBD_EPSTATUS_EPIN5_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14085;"	d
USBD_EPSTATUS_EPIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14083;"	d
USBD_EPSTATUS_EPIN5_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14084;"	d
USBD_EPSTATUS_EPIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14082;"	d
USBD_EPSTATUS_EPIN6_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14079;"	d
USBD_EPSTATUS_EPIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14077;"	d
USBD_EPSTATUS_EPIN6_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14078;"	d
USBD_EPSTATUS_EPIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14076;"	d
USBD_EPSTATUS_EPIN7_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14073;"	d
USBD_EPSTATUS_EPIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14071;"	d
USBD_EPSTATUS_EPIN7_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14072;"	d
USBD_EPSTATUS_EPIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14070;"	d
USBD_EPSTATUS_EPIN8_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14067;"	d
USBD_EPSTATUS_EPIN8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14065;"	d
USBD_EPSTATUS_EPIN8_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14066;"	d
USBD_EPSTATUS_EPIN8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14064;"	d
USBD_EPSTATUS_EPOUT0_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14061;"	d
USBD_EPSTATUS_EPOUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14059;"	d
USBD_EPSTATUS_EPOUT0_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14060;"	d
USBD_EPSTATUS_EPOUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14058;"	d
USBD_EPSTATUS_EPOUT1_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14055;"	d
USBD_EPSTATUS_EPOUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14053;"	d
USBD_EPSTATUS_EPOUT1_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14054;"	d
USBD_EPSTATUS_EPOUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14052;"	d
USBD_EPSTATUS_EPOUT2_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14049;"	d
USBD_EPSTATUS_EPOUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14047;"	d
USBD_EPSTATUS_EPOUT2_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14048;"	d
USBD_EPSTATUS_EPOUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14046;"	d
USBD_EPSTATUS_EPOUT3_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14043;"	d
USBD_EPSTATUS_EPOUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14041;"	d
USBD_EPSTATUS_EPOUT3_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14042;"	d
USBD_EPSTATUS_EPOUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14040;"	d
USBD_EPSTATUS_EPOUT4_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14037;"	d
USBD_EPSTATUS_EPOUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14035;"	d
USBD_EPSTATUS_EPOUT4_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14036;"	d
USBD_EPSTATUS_EPOUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14034;"	d
USBD_EPSTATUS_EPOUT5_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14031;"	d
USBD_EPSTATUS_EPOUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14029;"	d
USBD_EPSTATUS_EPOUT5_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14030;"	d
USBD_EPSTATUS_EPOUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14028;"	d
USBD_EPSTATUS_EPOUT6_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14025;"	d
USBD_EPSTATUS_EPOUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14023;"	d
USBD_EPSTATUS_EPOUT6_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14024;"	d
USBD_EPSTATUS_EPOUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14022;"	d
USBD_EPSTATUS_EPOUT7_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14019;"	d
USBD_EPSTATUS_EPOUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14017;"	d
USBD_EPSTATUS_EPOUT7_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14018;"	d
USBD_EPSTATUS_EPOUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14016;"	d
USBD_EPSTATUS_EPOUT8_DataDone	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14013;"	d
USBD_EPSTATUS_EPOUT8_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14011;"	d
USBD_EPSTATUS_EPOUT8_NoData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14012;"	d
USBD_EPSTATUS_EPOUT8_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14010;"	d
USBD_EVENTCAUSE_ISOOUTCRC_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13971;"	d
USBD_EVENTCAUSE_ISOOUTCRC_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13969;"	d
USBD_EVENTCAUSE_ISOOUTCRC_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13970;"	d
USBD_EVENTCAUSE_ISOOUTCRC_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13968;"	d
USBD_EVENTCAUSE_READY_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13951;"	d
USBD_EVENTCAUSE_READY_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13952;"	d
USBD_EVENTCAUSE_READY_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13950;"	d
USBD_EVENTCAUSE_READY_Ready	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13953;"	d
USBD_EVENTCAUSE_RESUME_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13959;"	d
USBD_EVENTCAUSE_RESUME_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13957;"	d
USBD_EVENTCAUSE_RESUME_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13958;"	d
USBD_EVENTCAUSE_RESUME_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13956;"	d
USBD_EVENTCAUSE_SUSPEND_Detected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13965;"	d
USBD_EVENTCAUSE_SUSPEND_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13963;"	d
USBD_EVENTCAUSE_SUSPEND_NotDetected	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13964;"	d
USBD_EVENTCAUSE_SUSPEND_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13962;"	d
USBD_FRAMECNTR_FRAMECNTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14510;"	d
USBD_FRAMECNTR_FRAMECNTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14509;"	d
USBD_HALTED_EPIN_GETSTATUS_Halted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13995;"	d
USBD_HALTED_EPIN_GETSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13993;"	d
USBD_HALTED_EPIN_GETSTATUS_NotHalted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13994;"	d
USBD_HALTED_EPIN_GETSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13992;"	d
USBD_HALTED_EPOUT_GETSTATUS_Halted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14004;"	d
USBD_HALTED_EPOUT_GETSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14002;"	d
USBD_HALTED_EPOUT_GETSTATUS_NotHalted	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14003;"	d
USBD_HALTED_EPOUT_GETSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14001;"	d
USBD_HALTED_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_HALTED_Type;$/;"	t	typeref:struct:__anon417
USBD_INTENCLR_ACCESSFAULT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13769;"	d
USBD_INTENCLR_ACCESSFAULT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13767;"	d
USBD_INTENCLR_ACCESSFAULT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13768;"	d
USBD_INTENCLR_ACCESSFAULT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13766;"	d
USBD_INTENCLR_ACCESSFAULT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13765;"	d
USBD_INTENCLR_ENDEPIN0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13930;"	d
USBD_INTENCLR_ENDEPIN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13928;"	d
USBD_INTENCLR_ENDEPIN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13929;"	d
USBD_INTENCLR_ENDEPIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13927;"	d
USBD_INTENCLR_ENDEPIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13926;"	d
USBD_INTENCLR_ENDEPIN1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13923;"	d
USBD_INTENCLR_ENDEPIN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13921;"	d
USBD_INTENCLR_ENDEPIN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13922;"	d
USBD_INTENCLR_ENDEPIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13920;"	d
USBD_INTENCLR_ENDEPIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13919;"	d
USBD_INTENCLR_ENDEPIN2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13916;"	d
USBD_INTENCLR_ENDEPIN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13914;"	d
USBD_INTENCLR_ENDEPIN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13915;"	d
USBD_INTENCLR_ENDEPIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13913;"	d
USBD_INTENCLR_ENDEPIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13912;"	d
USBD_INTENCLR_ENDEPIN3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13909;"	d
USBD_INTENCLR_ENDEPIN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13907;"	d
USBD_INTENCLR_ENDEPIN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13908;"	d
USBD_INTENCLR_ENDEPIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13906;"	d
USBD_INTENCLR_ENDEPIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13905;"	d
USBD_INTENCLR_ENDEPIN4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13902;"	d
USBD_INTENCLR_ENDEPIN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13900;"	d
USBD_INTENCLR_ENDEPIN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13901;"	d
USBD_INTENCLR_ENDEPIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13899;"	d
USBD_INTENCLR_ENDEPIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13898;"	d
USBD_INTENCLR_ENDEPIN5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13895;"	d
USBD_INTENCLR_ENDEPIN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13893;"	d
USBD_INTENCLR_ENDEPIN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13894;"	d
USBD_INTENCLR_ENDEPIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13892;"	d
USBD_INTENCLR_ENDEPIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13891;"	d
USBD_INTENCLR_ENDEPIN6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13888;"	d
USBD_INTENCLR_ENDEPIN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13886;"	d
USBD_INTENCLR_ENDEPIN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13887;"	d
USBD_INTENCLR_ENDEPIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13885;"	d
USBD_INTENCLR_ENDEPIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13884;"	d
USBD_INTENCLR_ENDEPIN7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13881;"	d
USBD_INTENCLR_ENDEPIN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13879;"	d
USBD_INTENCLR_ENDEPIN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13880;"	d
USBD_INTENCLR_ENDEPIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13878;"	d
USBD_INTENCLR_ENDEPIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13877;"	d
USBD_INTENCLR_ENDEPOUT0_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13860;"	d
USBD_INTENCLR_ENDEPOUT0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13858;"	d
USBD_INTENCLR_ENDEPOUT0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13859;"	d
USBD_INTENCLR_ENDEPOUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13857;"	d
USBD_INTENCLR_ENDEPOUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13856;"	d
USBD_INTENCLR_ENDEPOUT1_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13853;"	d
USBD_INTENCLR_ENDEPOUT1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13851;"	d
USBD_INTENCLR_ENDEPOUT1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13852;"	d
USBD_INTENCLR_ENDEPOUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13850;"	d
USBD_INTENCLR_ENDEPOUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13849;"	d
USBD_INTENCLR_ENDEPOUT2_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13846;"	d
USBD_INTENCLR_ENDEPOUT2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13844;"	d
USBD_INTENCLR_ENDEPOUT2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13845;"	d
USBD_INTENCLR_ENDEPOUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13843;"	d
USBD_INTENCLR_ENDEPOUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13842;"	d
USBD_INTENCLR_ENDEPOUT3_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13839;"	d
USBD_INTENCLR_ENDEPOUT3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13837;"	d
USBD_INTENCLR_ENDEPOUT3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13838;"	d
USBD_INTENCLR_ENDEPOUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13836;"	d
USBD_INTENCLR_ENDEPOUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13835;"	d
USBD_INTENCLR_ENDEPOUT4_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13832;"	d
USBD_INTENCLR_ENDEPOUT4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13830;"	d
USBD_INTENCLR_ENDEPOUT4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13831;"	d
USBD_INTENCLR_ENDEPOUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13829;"	d
USBD_INTENCLR_ENDEPOUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13828;"	d
USBD_INTENCLR_ENDEPOUT5_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13825;"	d
USBD_INTENCLR_ENDEPOUT5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13823;"	d
USBD_INTENCLR_ENDEPOUT5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13824;"	d
USBD_INTENCLR_ENDEPOUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13822;"	d
USBD_INTENCLR_ENDEPOUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13821;"	d
USBD_INTENCLR_ENDEPOUT6_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13818;"	d
USBD_INTENCLR_ENDEPOUT6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13816;"	d
USBD_INTENCLR_ENDEPOUT6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13817;"	d
USBD_INTENCLR_ENDEPOUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13815;"	d
USBD_INTENCLR_ENDEPOUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13814;"	d
USBD_INTENCLR_ENDEPOUT7_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13811;"	d
USBD_INTENCLR_ENDEPOUT7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13809;"	d
USBD_INTENCLR_ENDEPOUT7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13810;"	d
USBD_INTENCLR_ENDEPOUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13808;"	d
USBD_INTENCLR_ENDEPOUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13807;"	d
USBD_INTENCLR_ENDISOIN_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13867;"	d
USBD_INTENCLR_ENDISOIN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13865;"	d
USBD_INTENCLR_ENDISOIN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13866;"	d
USBD_INTENCLR_ENDISOIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13864;"	d
USBD_INTENCLR_ENDISOIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13863;"	d
USBD_INTENCLR_ENDISOOUT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13804;"	d
USBD_INTENCLR_ENDISOOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13802;"	d
USBD_INTENCLR_ENDISOOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13803;"	d
USBD_INTENCLR_ENDISOOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13801;"	d
USBD_INTENCLR_ENDISOOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13800;"	d
USBD_INTENCLR_EP0DATADONE_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13874;"	d
USBD_INTENCLR_EP0DATADONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13872;"	d
USBD_INTENCLR_EP0DATADONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13873;"	d
USBD_INTENCLR_EP0DATADONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13871;"	d
USBD_INTENCLR_EP0DATADONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13870;"	d
USBD_INTENCLR_EP0SETUP_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13783;"	d
USBD_INTENCLR_EP0SETUP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13781;"	d
USBD_INTENCLR_EP0SETUP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13782;"	d
USBD_INTENCLR_EP0SETUP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13780;"	d
USBD_INTENCLR_EP0SETUP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13779;"	d
USBD_INTENCLR_EPDATA_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13776;"	d
USBD_INTENCLR_EPDATA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13774;"	d
USBD_INTENCLR_EPDATA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13775;"	d
USBD_INTENCLR_EPDATA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13773;"	d
USBD_INTENCLR_EPDATA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13772;"	d
USBD_INTENCLR_SOF_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13797;"	d
USBD_INTENCLR_SOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13795;"	d
USBD_INTENCLR_SOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13796;"	d
USBD_INTENCLR_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13794;"	d
USBD_INTENCLR_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13793;"	d
USBD_INTENCLR_STARTED_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13937;"	d
USBD_INTENCLR_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13935;"	d
USBD_INTENCLR_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13936;"	d
USBD_INTENCLR_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13934;"	d
USBD_INTENCLR_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13933;"	d
USBD_INTENCLR_USBEVENT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13790;"	d
USBD_INTENCLR_USBEVENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13788;"	d
USBD_INTENCLR_USBEVENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13789;"	d
USBD_INTENCLR_USBEVENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13787;"	d
USBD_INTENCLR_USBEVENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13786;"	d
USBD_INTENCLR_USBRESET_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13944;"	d
USBD_INTENCLR_USBRESET_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13942;"	d
USBD_INTENCLR_USBRESET_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13943;"	d
USBD_INTENCLR_USBRESET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13941;"	d
USBD_INTENCLR_USBRESET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13940;"	d
USBD_INTENSET_ACCESSFAULT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13582;"	d
USBD_INTENSET_ACCESSFAULT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13583;"	d
USBD_INTENSET_ACCESSFAULT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13581;"	d
USBD_INTENSET_ACCESSFAULT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13580;"	d
USBD_INTENSET_ACCESSFAULT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13584;"	d
USBD_INTENSET_ENDEPIN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13743;"	d
USBD_INTENSET_ENDEPIN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13744;"	d
USBD_INTENSET_ENDEPIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13742;"	d
USBD_INTENSET_ENDEPIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13741;"	d
USBD_INTENSET_ENDEPIN0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13745;"	d
USBD_INTENSET_ENDEPIN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13736;"	d
USBD_INTENSET_ENDEPIN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13737;"	d
USBD_INTENSET_ENDEPIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13735;"	d
USBD_INTENSET_ENDEPIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13734;"	d
USBD_INTENSET_ENDEPIN1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13738;"	d
USBD_INTENSET_ENDEPIN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13729;"	d
USBD_INTENSET_ENDEPIN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13730;"	d
USBD_INTENSET_ENDEPIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13728;"	d
USBD_INTENSET_ENDEPIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13727;"	d
USBD_INTENSET_ENDEPIN2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13731;"	d
USBD_INTENSET_ENDEPIN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13722;"	d
USBD_INTENSET_ENDEPIN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13723;"	d
USBD_INTENSET_ENDEPIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13721;"	d
USBD_INTENSET_ENDEPIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13720;"	d
USBD_INTENSET_ENDEPIN3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13724;"	d
USBD_INTENSET_ENDEPIN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13715;"	d
USBD_INTENSET_ENDEPIN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13716;"	d
USBD_INTENSET_ENDEPIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13714;"	d
USBD_INTENSET_ENDEPIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13713;"	d
USBD_INTENSET_ENDEPIN4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13717;"	d
USBD_INTENSET_ENDEPIN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13708;"	d
USBD_INTENSET_ENDEPIN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13709;"	d
USBD_INTENSET_ENDEPIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13707;"	d
USBD_INTENSET_ENDEPIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13706;"	d
USBD_INTENSET_ENDEPIN5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13710;"	d
USBD_INTENSET_ENDEPIN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13701;"	d
USBD_INTENSET_ENDEPIN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13702;"	d
USBD_INTENSET_ENDEPIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13700;"	d
USBD_INTENSET_ENDEPIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13699;"	d
USBD_INTENSET_ENDEPIN6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13703;"	d
USBD_INTENSET_ENDEPIN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13694;"	d
USBD_INTENSET_ENDEPIN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13695;"	d
USBD_INTENSET_ENDEPIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13693;"	d
USBD_INTENSET_ENDEPIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13692;"	d
USBD_INTENSET_ENDEPIN7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13696;"	d
USBD_INTENSET_ENDEPOUT0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13673;"	d
USBD_INTENSET_ENDEPOUT0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13674;"	d
USBD_INTENSET_ENDEPOUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13672;"	d
USBD_INTENSET_ENDEPOUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13671;"	d
USBD_INTENSET_ENDEPOUT0_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13675;"	d
USBD_INTENSET_ENDEPOUT1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13666;"	d
USBD_INTENSET_ENDEPOUT1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13667;"	d
USBD_INTENSET_ENDEPOUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13665;"	d
USBD_INTENSET_ENDEPOUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13664;"	d
USBD_INTENSET_ENDEPOUT1_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13668;"	d
USBD_INTENSET_ENDEPOUT2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13659;"	d
USBD_INTENSET_ENDEPOUT2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13660;"	d
USBD_INTENSET_ENDEPOUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13658;"	d
USBD_INTENSET_ENDEPOUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13657;"	d
USBD_INTENSET_ENDEPOUT2_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13661;"	d
USBD_INTENSET_ENDEPOUT3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13652;"	d
USBD_INTENSET_ENDEPOUT3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13653;"	d
USBD_INTENSET_ENDEPOUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13651;"	d
USBD_INTENSET_ENDEPOUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13650;"	d
USBD_INTENSET_ENDEPOUT3_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13654;"	d
USBD_INTENSET_ENDEPOUT4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13645;"	d
USBD_INTENSET_ENDEPOUT4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13646;"	d
USBD_INTENSET_ENDEPOUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13644;"	d
USBD_INTENSET_ENDEPOUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13643;"	d
USBD_INTENSET_ENDEPOUT4_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13647;"	d
USBD_INTENSET_ENDEPOUT5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13638;"	d
USBD_INTENSET_ENDEPOUT5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13639;"	d
USBD_INTENSET_ENDEPOUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13637;"	d
USBD_INTENSET_ENDEPOUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13636;"	d
USBD_INTENSET_ENDEPOUT5_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13640;"	d
USBD_INTENSET_ENDEPOUT6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13631;"	d
USBD_INTENSET_ENDEPOUT6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13632;"	d
USBD_INTENSET_ENDEPOUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13630;"	d
USBD_INTENSET_ENDEPOUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13629;"	d
USBD_INTENSET_ENDEPOUT6_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13633;"	d
USBD_INTENSET_ENDEPOUT7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13624;"	d
USBD_INTENSET_ENDEPOUT7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13625;"	d
USBD_INTENSET_ENDEPOUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13623;"	d
USBD_INTENSET_ENDEPOUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13622;"	d
USBD_INTENSET_ENDEPOUT7_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13626;"	d
USBD_INTENSET_ENDISOIN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13680;"	d
USBD_INTENSET_ENDISOIN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13681;"	d
USBD_INTENSET_ENDISOIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13679;"	d
USBD_INTENSET_ENDISOIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13678;"	d
USBD_INTENSET_ENDISOIN_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13682;"	d
USBD_INTENSET_ENDISOOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13617;"	d
USBD_INTENSET_ENDISOOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13618;"	d
USBD_INTENSET_ENDISOOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13616;"	d
USBD_INTENSET_ENDISOOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13615;"	d
USBD_INTENSET_ENDISOOUT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13619;"	d
USBD_INTENSET_EP0DATADONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13687;"	d
USBD_INTENSET_EP0DATADONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13688;"	d
USBD_INTENSET_EP0DATADONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13686;"	d
USBD_INTENSET_EP0DATADONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13685;"	d
USBD_INTENSET_EP0DATADONE_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13689;"	d
USBD_INTENSET_EP0SETUP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13596;"	d
USBD_INTENSET_EP0SETUP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13597;"	d
USBD_INTENSET_EP0SETUP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13595;"	d
USBD_INTENSET_EP0SETUP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13594;"	d
USBD_INTENSET_EP0SETUP_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13598;"	d
USBD_INTENSET_EPDATA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13589;"	d
USBD_INTENSET_EPDATA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13590;"	d
USBD_INTENSET_EPDATA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13588;"	d
USBD_INTENSET_EPDATA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13587;"	d
USBD_INTENSET_EPDATA_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13591;"	d
USBD_INTENSET_SOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13610;"	d
USBD_INTENSET_SOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13611;"	d
USBD_INTENSET_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13609;"	d
USBD_INTENSET_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13608;"	d
USBD_INTENSET_SOF_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13612;"	d
USBD_INTENSET_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13750;"	d
USBD_INTENSET_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13751;"	d
USBD_INTENSET_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13749;"	d
USBD_INTENSET_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13748;"	d
USBD_INTENSET_STARTED_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13752;"	d
USBD_INTENSET_USBEVENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13603;"	d
USBD_INTENSET_USBEVENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13604;"	d
USBD_INTENSET_USBEVENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13602;"	d
USBD_INTENSET_USBEVENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13601;"	d
USBD_INTENSET_USBEVENT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13605;"	d
USBD_INTENSET_USBRESET_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13757;"	d
USBD_INTENSET_USBRESET_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13758;"	d
USBD_INTENSET_USBRESET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13756;"	d
USBD_INTENSET_USBRESET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13755;"	d
USBD_INTENSET_USBRESET_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13759;"	d
USBD_INTEN_ACCESSFAULT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13423;"	d
USBD_INTEN_ACCESSFAULT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13424;"	d
USBD_INTEN_ACCESSFAULT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13422;"	d
USBD_INTEN_ACCESSFAULT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13421;"	d
USBD_INTEN_ENDEPIN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13561;"	d
USBD_INTEN_ENDEPIN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13562;"	d
USBD_INTEN_ENDEPIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13560;"	d
USBD_INTEN_ENDEPIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13559;"	d
USBD_INTEN_ENDEPIN1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13555;"	d
USBD_INTEN_ENDEPIN1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13556;"	d
USBD_INTEN_ENDEPIN1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13554;"	d
USBD_INTEN_ENDEPIN1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13553;"	d
USBD_INTEN_ENDEPIN2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13549;"	d
USBD_INTEN_ENDEPIN2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13550;"	d
USBD_INTEN_ENDEPIN2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13548;"	d
USBD_INTEN_ENDEPIN2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13547;"	d
USBD_INTEN_ENDEPIN3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13543;"	d
USBD_INTEN_ENDEPIN3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13544;"	d
USBD_INTEN_ENDEPIN3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13542;"	d
USBD_INTEN_ENDEPIN3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13541;"	d
USBD_INTEN_ENDEPIN4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13537;"	d
USBD_INTEN_ENDEPIN4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13538;"	d
USBD_INTEN_ENDEPIN4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13536;"	d
USBD_INTEN_ENDEPIN4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13535;"	d
USBD_INTEN_ENDEPIN5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13531;"	d
USBD_INTEN_ENDEPIN5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13532;"	d
USBD_INTEN_ENDEPIN5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13530;"	d
USBD_INTEN_ENDEPIN5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13529;"	d
USBD_INTEN_ENDEPIN6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13525;"	d
USBD_INTEN_ENDEPIN6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13526;"	d
USBD_INTEN_ENDEPIN6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13524;"	d
USBD_INTEN_ENDEPIN6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13523;"	d
USBD_INTEN_ENDEPIN7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13519;"	d
USBD_INTEN_ENDEPIN7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13520;"	d
USBD_INTEN_ENDEPIN7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13518;"	d
USBD_INTEN_ENDEPIN7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13517;"	d
USBD_INTEN_ENDEPOUT0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13501;"	d
USBD_INTEN_ENDEPOUT0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13502;"	d
USBD_INTEN_ENDEPOUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13500;"	d
USBD_INTEN_ENDEPOUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13499;"	d
USBD_INTEN_ENDEPOUT1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13495;"	d
USBD_INTEN_ENDEPOUT1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13496;"	d
USBD_INTEN_ENDEPOUT1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13494;"	d
USBD_INTEN_ENDEPOUT1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13493;"	d
USBD_INTEN_ENDEPOUT2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13489;"	d
USBD_INTEN_ENDEPOUT2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13490;"	d
USBD_INTEN_ENDEPOUT2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13488;"	d
USBD_INTEN_ENDEPOUT2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13487;"	d
USBD_INTEN_ENDEPOUT3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13483;"	d
USBD_INTEN_ENDEPOUT3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13484;"	d
USBD_INTEN_ENDEPOUT3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13482;"	d
USBD_INTEN_ENDEPOUT3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13481;"	d
USBD_INTEN_ENDEPOUT4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13477;"	d
USBD_INTEN_ENDEPOUT4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13478;"	d
USBD_INTEN_ENDEPOUT4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13476;"	d
USBD_INTEN_ENDEPOUT4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13475;"	d
USBD_INTEN_ENDEPOUT5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13471;"	d
USBD_INTEN_ENDEPOUT5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13472;"	d
USBD_INTEN_ENDEPOUT5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13470;"	d
USBD_INTEN_ENDEPOUT5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13469;"	d
USBD_INTEN_ENDEPOUT6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13465;"	d
USBD_INTEN_ENDEPOUT6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13466;"	d
USBD_INTEN_ENDEPOUT6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13464;"	d
USBD_INTEN_ENDEPOUT6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13463;"	d
USBD_INTEN_ENDEPOUT7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13459;"	d
USBD_INTEN_ENDEPOUT7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13460;"	d
USBD_INTEN_ENDEPOUT7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13458;"	d
USBD_INTEN_ENDEPOUT7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13457;"	d
USBD_INTEN_ENDISOIN_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13507;"	d
USBD_INTEN_ENDISOIN_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13508;"	d
USBD_INTEN_ENDISOIN_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13506;"	d
USBD_INTEN_ENDISOIN_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13505;"	d
USBD_INTEN_ENDISOOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13453;"	d
USBD_INTEN_ENDISOOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13454;"	d
USBD_INTEN_ENDISOOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13452;"	d
USBD_INTEN_ENDISOOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13451;"	d
USBD_INTEN_EP0DATADONE_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13513;"	d
USBD_INTEN_EP0DATADONE_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13514;"	d
USBD_INTEN_EP0DATADONE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13512;"	d
USBD_INTEN_EP0DATADONE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13511;"	d
USBD_INTEN_EP0SETUP_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13435;"	d
USBD_INTEN_EP0SETUP_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13436;"	d
USBD_INTEN_EP0SETUP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13434;"	d
USBD_INTEN_EP0SETUP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13433;"	d
USBD_INTEN_EPDATA_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13429;"	d
USBD_INTEN_EPDATA_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13430;"	d
USBD_INTEN_EPDATA_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13428;"	d
USBD_INTEN_EPDATA_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13427;"	d
USBD_INTEN_SOF_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13447;"	d
USBD_INTEN_SOF_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13448;"	d
USBD_INTEN_SOF_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13446;"	d
USBD_INTEN_SOF_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13445;"	d
USBD_INTEN_STARTED_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13567;"	d
USBD_INTEN_STARTED_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13568;"	d
USBD_INTEN_STARTED_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13566;"	d
USBD_INTEN_STARTED_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13565;"	d
USBD_INTEN_USBEVENT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13441;"	d
USBD_INTEN_USBEVENT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13442;"	d
USBD_INTEN_USBEVENT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13440;"	d
USBD_INTEN_USBEVENT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13439;"	d
USBD_INTEN_USBRESET_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13573;"	d
USBD_INTEN_USBRESET_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13574;"	d
USBD_INTEN_USBRESET_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13572;"	d
USBD_INTEN_USBRESET_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13571;"	d
USBD_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  USBD_IRQn                     =  39,              \/*!<  39  USBD                                                             *\/$/;"	e	enum:__anon368
USBD_ISOINCONFIG_RESPONSE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14526;"	d
USBD_ISOINCONFIG_RESPONSE_NoResp	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14527;"	d
USBD_ISOINCONFIG_RESPONSE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14525;"	d
USBD_ISOINCONFIG_RESPONSE_ZeroData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14528;"	d
USBD_ISOIN_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14570;"	d
USBD_ISOIN_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14569;"	d
USBD_ISOIN_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14563;"	d
USBD_ISOIN_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14562;"	d
USBD_ISOIN_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14556;"	d
USBD_ISOIN_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14555;"	d
USBD_ISOIN_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_ISOIN_Type;$/;"	t	typeref:struct:__anon420
USBD_ISOOUT_AMOUNT_AMOUNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14612;"	d
USBD_ISOOUT_AMOUNT_AMOUNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14611;"	d
USBD_ISOOUT_MAXCNT_MAXCNT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14605;"	d
USBD_ISOOUT_MAXCNT_MAXCNT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14604;"	d
USBD_ISOOUT_PTR_PTR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14598;"	d
USBD_ISOOUT_PTR_PTR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14597;"	d
USBD_ISOOUT_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_ISOOUT_Type;$/;"	t	typeref:struct:__anon422
USBD_ISOSPLIT_SPLIT_HalfIN	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14503;"	d
USBD_ISOSPLIT_SPLIT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14501;"	d
USBD_ISOSPLIT_SPLIT_OneDir	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14502;"	d
USBD_ISOSPLIT_SPLIT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14500;"	d
USBD_LOWPOWER_LOWPOWER_ForceNormal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14518;"	d
USBD_LOWPOWER_LOWPOWER_LowPower	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14519;"	d
USBD_LOWPOWER_LOWPOWER_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14517;"	d
USBD_LOWPOWER_LOWPOWER_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14516;"	d
USBD_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	274;"	d
USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13390;"	d
USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13391;"	d
USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13389;"	d
USBD_SHORTS_ENDEPOUT0_EP0RCVOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13388;"	d
USBD_SHORTS_ENDEPOUT0_EP0STATUS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13396;"	d
USBD_SHORTS_ENDEPOUT0_EP0STATUS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13397;"	d
USBD_SHORTS_ENDEPOUT0_EP0STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13395;"	d
USBD_SHORTS_ENDEPOUT0_EP0STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13394;"	d
USBD_SHORTS_EP0DATADONE_EP0STATUS_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13402;"	d
USBD_SHORTS_EP0DATADONE_EP0STATUS_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13403;"	d
USBD_SHORTS_EP0DATADONE_EP0STATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13401;"	d
USBD_SHORTS_EP0DATADONE_EP0STATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13400;"	d
USBD_SHORTS_EP0DATADONE_STARTEPIN0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13414;"	d
USBD_SHORTS_EP0DATADONE_STARTEPIN0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13415;"	d
USBD_SHORTS_EP0DATADONE_STARTEPIN0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13413;"	d
USBD_SHORTS_EP0DATADONE_STARTEPIN0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13412;"	d
USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13408;"	d
USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13409;"	d
USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13407;"	d
USBD_SHORTS_EP0DATADONE_STARTEPOUT0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	13406;"	d
USBD_SIZE_EPOUT_SIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14300;"	d
USBD_SIZE_EPOUT_SIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14299;"	d
USBD_SIZE_ISOOUT_SIZE_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14313;"	d
USBD_SIZE_ISOOUT_SIZE_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14312;"	d
USBD_SIZE_ISOOUT_ZERO_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14307;"	d
USBD_SIZE_ISOOUT_ZERO_Normal	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14308;"	d
USBD_SIZE_ISOOUT_ZERO_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14306;"	d
USBD_SIZE_ISOOUT_ZERO_ZeroData	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14309;"	d
USBD_SIZE_Type	.\nRF\CMSIS\Device\Include\nrf52840.h	/^} USBD_SIZE_Type;$/;"	t	typeref:struct:__anon418
USBD_USBADDR_ADDR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14209;"	d
USBD_USBADDR_ADDR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14208;"	d
USBD_USBPULLUP_CONNECT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14330;"	d
USBD_USBPULLUP_CONNECT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14331;"	d
USBD_USBPULLUP_CONNECT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14329;"	d
USBD_USBPULLUP_CONNECT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14328;"	d
USBD_WINDEXH_WINDEXH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14279;"	d
USBD_WINDEXH_WINDEXH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14278;"	d
USBD_WINDEXL_WINDEXL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14272;"	d
USBD_WINDEXL_WINDEXL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14271;"	d
USBD_WLENGTHH_WLENGTHH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14293;"	d
USBD_WLENGTHH_WLENGTHH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14292;"	d
USBD_WLENGTHL_WLENGTHL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14286;"	d
USBD_WLENGTHL_WLENGTHL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14285;"	d
USBD_WVALUEH_WVALUEH_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14265;"	d
USBD_WVALUEH_WVALUEH_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14264;"	d
USBD_WVALUEL_WVALUEL_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14258;"	d
USBD_WVALUEL_WVALUEL_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14257;"	d
USBPULLUP	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  USBPULLUP;                         \/*!< Control of the USB pull-up                                            *\/$/;"	m	struct:__anon465
USBREGSTATUS	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  USBREGSTATUS;                      \/*!< USB supply status                                                     *\/$/;"	m	struct:__anon429
UsageFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  UsageFault_IRQn               = -10,              \/*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    *\/$/;"	e	enum:__anon223
UsageFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  UsageFault_IRQn               = -10,              \/*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    *\/$/;"	e	enum:__anon307
UsageFault_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  UsageFault_IRQn               = -10,              \/*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    *\/$/;"	e	enum:__anon368
V	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon81::__anon82
V	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon85::__anon86
V	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon92::__anon93
V	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon96::__anon97
V	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon104::__anon105
V	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon108::__anon109
V	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon122::__anon123
V	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon126::__anon127
V	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon141::__anon142
V	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon145::__anon146
V	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon160::__anon161
V	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon164::__anon165
V	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon173::__anon174
V	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon177::__anon178
VAL	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon91
VAL	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon102
VAL	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon115
VAL	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon133
VAL	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon152
VAL	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon171
VAL	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon184
VALUE	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __I  uint32_t  VALUE;                             \/*!< RNG random number.                                                    *\/$/;"	m	struct:__anon207
VALUE	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  VALUE;                             \/*!< Output random number                                                  *\/$/;"	m	struct:__anon288
VALUE	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  VALUE;                             \/*!< Output random number                                                  *\/$/;"	m	struct:__anon353
VALUE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  VALUE;                             \/*!< Output random number                                                  *\/$/;"	m	struct:__anon446
VARIANT	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __I  uint32_t  VARIANT;                           \/*!< Part Variant, Hardware version and Production configuration           *\/$/;"	m	struct:__anon224
VARIANT	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  __I  uint32_t  VARIANT;                           \/*!< Part variant, hardware version and production configuration           *\/$/;"	m	struct:__anon308
VARIANT	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  VARIANT;                           \/*!< Part variant (hardware version and production configuration)          *\/$/;"	m	struct:__anon369
VERIFY_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	130;"	d	file:
VERIFY_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	130;"	d	file:
VERIFY_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	130;"	d	file:
VERIFY_MODULE_INITIALIZED	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	119;"	d	file:
VERIFY_MODULE_INITIALIZED	.\app\nRF51822_xxAC\pstorage.c	130;"	d	file:
VERIFY_MODULE_INITIALIZED	.\app\nRF51822_xxAC\pstorage_nosd.c	119;"	d	file:
VTOR	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon101
VTOR	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon113
VTOR	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon131
VTOR	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon150
VTOR	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon169
VTOR	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  __IOM uint32_t VTOR;                   \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register *\/$/;"	m	struct:__anon182
WA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  WA;                                \/*!< Description cluster[0]: Write access to peripheral region 0$/;"	m	struct:__anon259
WA	.\nRF\CMSIS\Device\Include\nrf52.h	/^  __IO uint32_t  WA;                                \/*!< Description cluster[0]: Write access to region 0 detected             *\/$/;"	m	struct:__anon258
WA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  WA;                                \/*!< Description cluster[0]: Write access to peripheral region 0$/;"	m	struct:__anon408
WA	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  WA;                                \/*!< Description cluster[0]: Write access to region 0 detected             *\/$/;"	m	struct:__anon407
WDT_CONFIG_BEHAVIOUR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2850;"	d
WDT_CONFIG_BEHAVIOUR	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	328;"	d
WDT_CONFIG_BEHAVIOUR	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	328;"	d
WDT_CONFIG_BEHAVIOUR	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	401;"	d
WDT_CONFIG_BEHAVIOUR	.\app\inc\sdk_config.h	2850;"	d
WDT_CONFIG_BEHAVIOUR	.\app\nRF51822_xxAC\nrf_drv_config.h	401;"	d
WDT_CONFIG_BEHAVIOUR	.\sdk_config.h	2850;"	d
WDT_CONFIG_DEBUG_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2920;"	d
WDT_CONFIG_DEBUG_COLOR	.\app\inc\sdk_config.h	2920;"	d
WDT_CONFIG_DEBUG_COLOR	.\sdk_config.h	2920;"	d
WDT_CONFIG_HALT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6102;"	d
WDT_CONFIG_HALT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10218;"	d
WDT_CONFIG_HALT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14761;"	d
WDT_CONFIG_HALT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12628;"	d
WDT_CONFIG_HALT_Pause	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6103;"	d
WDT_CONFIG_HALT_Pause	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10219;"	d
WDT_CONFIG_HALT_Pause	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14762;"	d
WDT_CONFIG_HALT_Pause	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12629;"	d
WDT_CONFIG_HALT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6101;"	d
WDT_CONFIG_HALT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10217;"	d
WDT_CONFIG_HALT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14760;"	d
WDT_CONFIG_HALT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12627;"	d
WDT_CONFIG_HALT_Run	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6104;"	d
WDT_CONFIG_HALT_Run	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10220;"	d
WDT_CONFIG_HALT_Run	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14763;"	d
WDT_CONFIG_HALT_Run	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12630;"	d
WDT_CONFIG_INFO_COLOR	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2904;"	d
WDT_CONFIG_INFO_COLOR	.\app\inc\sdk_config.h	2904;"	d
WDT_CONFIG_INFO_COLOR	.\sdk_config.h	2904;"	d
WDT_CONFIG_IRQ_PRIORITY	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2870;"	d
WDT_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	330;"	d
WDT_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	330;"	d
WDT_CONFIG_IRQ_PRIORITY	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	403;"	d
WDT_CONFIG_IRQ_PRIORITY	.\app\inc\sdk_config.h	2870;"	d
WDT_CONFIG_IRQ_PRIORITY	.\app\nRF51822_xxAC\nrf_drv_config.h	403;"	d
WDT_CONFIG_IRQ_PRIORITY	.\sdk_config.h	2870;"	d
WDT_CONFIG_LOG_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2876;"	d
WDT_CONFIG_LOG_ENABLED	.\app\inc\sdk_config.h	2876;"	d
WDT_CONFIG_LOG_ENABLED	.\sdk_config.h	2876;"	d
WDT_CONFIG_LOG_LEVEL	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2888;"	d
WDT_CONFIG_LOG_LEVEL	.\app\inc\sdk_config.h	2888;"	d
WDT_CONFIG_LOG_LEVEL	.\sdk_config.h	2888;"	d
WDT_CONFIG_RELOAD_VALUE	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2857;"	d
WDT_CONFIG_RELOAD_VALUE	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	329;"	d
WDT_CONFIG_RELOAD_VALUE	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	329;"	d
WDT_CONFIG_RELOAD_VALUE	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	402;"	d
WDT_CONFIG_RELOAD_VALUE	.\app\inc\sdk_config.h	2857;"	d
WDT_CONFIG_RELOAD_VALUE	.\app\nRF51822_xxAC\nrf_drv_config.h	402;"	d
WDT_CONFIG_RELOAD_VALUE	.\sdk_config.h	2857;"	d
WDT_CONFIG_SLEEP_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6108;"	d
WDT_CONFIG_SLEEP_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10224;"	d
WDT_CONFIG_SLEEP_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14767;"	d
WDT_CONFIG_SLEEP_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12634;"	d
WDT_CONFIG_SLEEP_Pause	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6109;"	d
WDT_CONFIG_SLEEP_Pause	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10225;"	d
WDT_CONFIG_SLEEP_Pause	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14768;"	d
WDT_CONFIG_SLEEP_Pause	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12635;"	d
WDT_CONFIG_SLEEP_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6107;"	d
WDT_CONFIG_SLEEP_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10223;"	d
WDT_CONFIG_SLEEP_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14766;"	d
WDT_CONFIG_SLEEP_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12633;"	d
WDT_CONFIG_SLEEP_Run	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6110;"	d
WDT_CONFIG_SLEEP_Run	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10226;"	d
WDT_CONFIG_SLEEP_Run	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14769;"	d
WDT_CONFIG_SLEEP_Run	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12636;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	110;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	110;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	110;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	110;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	110;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	125;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	148;"	d
WDT_COUNT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	150;"	d
WDT_CRV_CRV_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10160;"	d
WDT_CRV_CRV_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14703;"	d
WDT_CRV_CRV_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12570;"	d
WDT_CRV_CRV_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10159;"	d
WDT_CRV_CRV_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14702;"	d
WDT_CRV_CRV_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12569;"	d
WDT_ENABLED	.\RTE\_nrf51822_xxac_s130\sdk_config.h	2839;"	d
WDT_ENABLED	.\RTE\nRF_Drivers\nRF51422_xxAC\nrf_drv_config.h	325;"	d
WDT_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_drv_config.h	325;"	d
WDT_ENABLED	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_drv_config.h	398;"	d
WDT_ENABLED	.\app\inc\sdk_config.h	2839;"	d
WDT_ENABLED	.\app\nRF51822_xxAC\nrf_drv_config.h	398;"	d
WDT_ENABLED	.\sdk_config.h	2839;"	d
WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10073;"	d
WDT_EVENTS_TIMEOUT_EVENTS_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10072;"	d
WDT_INTENCLR_TIMEOUT_Clear	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5984;"	d
WDT_INTENCLR_TIMEOUT_Clear	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10093;"	d
WDT_INTENCLR_TIMEOUT_Clear	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14636;"	d
WDT_INTENCLR_TIMEOUT_Clear	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12503;"	d
WDT_INTENCLR_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5982;"	d
WDT_INTENCLR_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10091;"	d
WDT_INTENCLR_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14634;"	d
WDT_INTENCLR_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12501;"	d
WDT_INTENCLR_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5983;"	d
WDT_INTENCLR_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10092;"	d
WDT_INTENCLR_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14635;"	d
WDT_INTENCLR_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12502;"	d
WDT_INTENCLR_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5981;"	d
WDT_INTENCLR_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10090;"	d
WDT_INTENCLR_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14633;"	d
WDT_INTENCLR_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12500;"	d
WDT_INTENCLR_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5980;"	d
WDT_INTENCLR_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10089;"	d
WDT_INTENCLR_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14632;"	d
WDT_INTENCLR_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12499;"	d
WDT_INTENSET_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5972;"	d
WDT_INTENSET_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10081;"	d
WDT_INTENSET_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14624;"	d
WDT_INTENSET_TIMEOUT_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12491;"	d
WDT_INTENSET_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5973;"	d
WDT_INTENSET_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10082;"	d
WDT_INTENSET_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14625;"	d
WDT_INTENSET_TIMEOUT_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12492;"	d
WDT_INTENSET_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5971;"	d
WDT_INTENSET_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10080;"	d
WDT_INTENSET_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14623;"	d
WDT_INTENSET_TIMEOUT_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12490;"	d
WDT_INTENSET_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5970;"	d
WDT_INTENSET_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10079;"	d
WDT_INTENSET_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14622;"	d
WDT_INTENSET_TIMEOUT_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12489;"	d
WDT_INTENSET_TIMEOUT_Set	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5974;"	d
WDT_INTENSET_TIMEOUT_Set	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10083;"	d
WDT_INTENSET_TIMEOUT_Set	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14626;"	d
WDT_INTENSET_TIMEOUT_Set	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12493;"	d
WDT_IRQHandler	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^WDT_IRQHandler$/;"	l
WDT_IRQHandler	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^WDT_IRQHandler$/;"	l
WDT_IRQHandler	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^WDT_IRQHandler$/;"	l
WDT_IRQHandler	.\nRF\Source\ses_nrf51_Vectors.s	/^WDT_IRQHandler:$/;"	l
WDT_IRQn	.\nRF\CMSIS\Device\Include\nrf51.h	/^  WDT_IRQn                      =  16,              \/*!<  16  WDT                                                              *\/$/;"	e	enum:__anon191
WDT_IRQn	.\nRF\CMSIS\Device\Include\nrf52.h	/^  WDT_IRQn                      =  16,              \/*!<  16  WDT                                                              *\/$/;"	e	enum:__anon223
WDT_IRQn	.\nRF\CMSIS\Device\Include\nrf52810.h	/^  WDT_IRQn                      =  16,              \/*!<  16  WDT                                                              *\/$/;"	e	enum:__anon307
WDT_IRQn	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  WDT_IRQn                      =  16,              \/*!<  16  WDT                                                              *\/$/;"	e	enum:__anon368
WDT_POWER_POWER_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6126;"	d
WDT_POWER_POWER_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6127;"	d
WDT_POWER_POWER_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6125;"	d
WDT_POWER_POWER_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6124;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	109;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	109;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	109;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	109;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	109;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	124;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	147;"	d
WDT_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	149;"	d
WDT_REQSTATUS_RR0_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6043;"	d
WDT_REQSTATUS_RR0_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10152;"	d
WDT_REQSTATUS_RR0_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14695;"	d
WDT_REQSTATUS_RR0_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12562;"	d
WDT_REQSTATUS_RR0_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6044;"	d
WDT_REQSTATUS_RR0_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10153;"	d
WDT_REQSTATUS_RR0_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14696;"	d
WDT_REQSTATUS_RR0_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12563;"	d
WDT_REQSTATUS_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6042;"	d
WDT_REQSTATUS_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10151;"	d
WDT_REQSTATUS_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14694;"	d
WDT_REQSTATUS_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12561;"	d
WDT_REQSTATUS_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6041;"	d
WDT_REQSTATUS_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10150;"	d
WDT_REQSTATUS_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14693;"	d
WDT_REQSTATUS_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12560;"	d
WDT_REQSTATUS_RR1_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6037;"	d
WDT_REQSTATUS_RR1_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10146;"	d
WDT_REQSTATUS_RR1_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14689;"	d
WDT_REQSTATUS_RR1_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12556;"	d
WDT_REQSTATUS_RR1_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6038;"	d
WDT_REQSTATUS_RR1_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10147;"	d
WDT_REQSTATUS_RR1_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14690;"	d
WDT_REQSTATUS_RR1_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12557;"	d
WDT_REQSTATUS_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6036;"	d
WDT_REQSTATUS_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10145;"	d
WDT_REQSTATUS_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14688;"	d
WDT_REQSTATUS_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12555;"	d
WDT_REQSTATUS_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6035;"	d
WDT_REQSTATUS_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10144;"	d
WDT_REQSTATUS_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14687;"	d
WDT_REQSTATUS_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12554;"	d
WDT_REQSTATUS_RR2_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6031;"	d
WDT_REQSTATUS_RR2_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10140;"	d
WDT_REQSTATUS_RR2_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14683;"	d
WDT_REQSTATUS_RR2_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12550;"	d
WDT_REQSTATUS_RR2_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6032;"	d
WDT_REQSTATUS_RR2_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10141;"	d
WDT_REQSTATUS_RR2_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14684;"	d
WDT_REQSTATUS_RR2_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12551;"	d
WDT_REQSTATUS_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6030;"	d
WDT_REQSTATUS_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10139;"	d
WDT_REQSTATUS_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14682;"	d
WDT_REQSTATUS_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12549;"	d
WDT_REQSTATUS_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6029;"	d
WDT_REQSTATUS_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10138;"	d
WDT_REQSTATUS_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14681;"	d
WDT_REQSTATUS_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12548;"	d
WDT_REQSTATUS_RR3_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6025;"	d
WDT_REQSTATUS_RR3_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10134;"	d
WDT_REQSTATUS_RR3_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14677;"	d
WDT_REQSTATUS_RR3_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12544;"	d
WDT_REQSTATUS_RR3_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6026;"	d
WDT_REQSTATUS_RR3_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10135;"	d
WDT_REQSTATUS_RR3_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14678;"	d
WDT_REQSTATUS_RR3_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12545;"	d
WDT_REQSTATUS_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6024;"	d
WDT_REQSTATUS_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10133;"	d
WDT_REQSTATUS_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14676;"	d
WDT_REQSTATUS_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12543;"	d
WDT_REQSTATUS_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6023;"	d
WDT_REQSTATUS_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10132;"	d
WDT_REQSTATUS_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14675;"	d
WDT_REQSTATUS_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12542;"	d
WDT_REQSTATUS_RR4_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6019;"	d
WDT_REQSTATUS_RR4_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10128;"	d
WDT_REQSTATUS_RR4_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14671;"	d
WDT_REQSTATUS_RR4_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12538;"	d
WDT_REQSTATUS_RR4_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6020;"	d
WDT_REQSTATUS_RR4_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10129;"	d
WDT_REQSTATUS_RR4_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14672;"	d
WDT_REQSTATUS_RR4_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12539;"	d
WDT_REQSTATUS_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6018;"	d
WDT_REQSTATUS_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10127;"	d
WDT_REQSTATUS_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14670;"	d
WDT_REQSTATUS_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12537;"	d
WDT_REQSTATUS_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6017;"	d
WDT_REQSTATUS_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10126;"	d
WDT_REQSTATUS_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14669;"	d
WDT_REQSTATUS_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12536;"	d
WDT_REQSTATUS_RR5_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6013;"	d
WDT_REQSTATUS_RR5_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10122;"	d
WDT_REQSTATUS_RR5_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14665;"	d
WDT_REQSTATUS_RR5_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12532;"	d
WDT_REQSTATUS_RR5_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6014;"	d
WDT_REQSTATUS_RR5_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10123;"	d
WDT_REQSTATUS_RR5_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14666;"	d
WDT_REQSTATUS_RR5_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12533;"	d
WDT_REQSTATUS_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6012;"	d
WDT_REQSTATUS_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10121;"	d
WDT_REQSTATUS_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14664;"	d
WDT_REQSTATUS_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12531;"	d
WDT_REQSTATUS_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6011;"	d
WDT_REQSTATUS_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10120;"	d
WDT_REQSTATUS_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14663;"	d
WDT_REQSTATUS_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12530;"	d
WDT_REQSTATUS_RR6_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6007;"	d
WDT_REQSTATUS_RR6_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10116;"	d
WDT_REQSTATUS_RR6_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14659;"	d
WDT_REQSTATUS_RR6_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12526;"	d
WDT_REQSTATUS_RR6_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6008;"	d
WDT_REQSTATUS_RR6_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10117;"	d
WDT_REQSTATUS_RR6_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14660;"	d
WDT_REQSTATUS_RR6_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12527;"	d
WDT_REQSTATUS_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6006;"	d
WDT_REQSTATUS_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10115;"	d
WDT_REQSTATUS_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14658;"	d
WDT_REQSTATUS_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12525;"	d
WDT_REQSTATUS_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6005;"	d
WDT_REQSTATUS_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10114;"	d
WDT_REQSTATUS_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14657;"	d
WDT_REQSTATUS_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12524;"	d
WDT_REQSTATUS_RR7_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6001;"	d
WDT_REQSTATUS_RR7_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10110;"	d
WDT_REQSTATUS_RR7_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14653;"	d
WDT_REQSTATUS_RR7_DisabledOrRequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12520;"	d
WDT_REQSTATUS_RR7_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6002;"	d
WDT_REQSTATUS_RR7_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10111;"	d
WDT_REQSTATUS_RR7_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14654;"	d
WDT_REQSTATUS_RR7_EnabledAndUnrequested	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12521;"	d
WDT_REQSTATUS_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6000;"	d
WDT_REQSTATUS_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10109;"	d
WDT_REQSTATUS_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14652;"	d
WDT_REQSTATUS_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12519;"	d
WDT_REQSTATUS_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5999;"	d
WDT_REQSTATUS_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10108;"	d
WDT_REQSTATUS_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14651;"	d
WDT_REQSTATUS_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12518;"	d
WDT_RREN_RR0_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6094;"	d
WDT_RREN_RR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10210;"	d
WDT_RREN_RR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14753;"	d
WDT_RREN_RR0_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12620;"	d
WDT_RREN_RR0_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6095;"	d
WDT_RREN_RR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10211;"	d
WDT_RREN_RR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14754;"	d
WDT_RREN_RR0_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12621;"	d
WDT_RREN_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6093;"	d
WDT_RREN_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10209;"	d
WDT_RREN_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14752;"	d
WDT_RREN_RR0_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12619;"	d
WDT_RREN_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6092;"	d
WDT_RREN_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10208;"	d
WDT_RREN_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14751;"	d
WDT_RREN_RR0_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12618;"	d
WDT_RREN_RR1_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6088;"	d
WDT_RREN_RR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10204;"	d
WDT_RREN_RR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14747;"	d
WDT_RREN_RR1_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12614;"	d
WDT_RREN_RR1_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6089;"	d
WDT_RREN_RR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10205;"	d
WDT_RREN_RR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14748;"	d
WDT_RREN_RR1_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12615;"	d
WDT_RREN_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6087;"	d
WDT_RREN_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10203;"	d
WDT_RREN_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14746;"	d
WDT_RREN_RR1_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12613;"	d
WDT_RREN_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6086;"	d
WDT_RREN_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10202;"	d
WDT_RREN_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14745;"	d
WDT_RREN_RR1_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12612;"	d
WDT_RREN_RR2_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6082;"	d
WDT_RREN_RR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10198;"	d
WDT_RREN_RR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14741;"	d
WDT_RREN_RR2_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12608;"	d
WDT_RREN_RR2_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6083;"	d
WDT_RREN_RR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10199;"	d
WDT_RREN_RR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14742;"	d
WDT_RREN_RR2_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12609;"	d
WDT_RREN_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6081;"	d
WDT_RREN_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10197;"	d
WDT_RREN_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14740;"	d
WDT_RREN_RR2_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12607;"	d
WDT_RREN_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6080;"	d
WDT_RREN_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10196;"	d
WDT_RREN_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14739;"	d
WDT_RREN_RR2_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12606;"	d
WDT_RREN_RR3_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6076;"	d
WDT_RREN_RR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10192;"	d
WDT_RREN_RR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14735;"	d
WDT_RREN_RR3_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12602;"	d
WDT_RREN_RR3_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6077;"	d
WDT_RREN_RR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10193;"	d
WDT_RREN_RR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14736;"	d
WDT_RREN_RR3_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12603;"	d
WDT_RREN_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6075;"	d
WDT_RREN_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10191;"	d
WDT_RREN_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14734;"	d
WDT_RREN_RR3_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12601;"	d
WDT_RREN_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6074;"	d
WDT_RREN_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10190;"	d
WDT_RREN_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14733;"	d
WDT_RREN_RR3_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12600;"	d
WDT_RREN_RR4_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6070;"	d
WDT_RREN_RR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10186;"	d
WDT_RREN_RR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14729;"	d
WDT_RREN_RR4_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12596;"	d
WDT_RREN_RR4_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6071;"	d
WDT_RREN_RR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10187;"	d
WDT_RREN_RR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14730;"	d
WDT_RREN_RR4_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12597;"	d
WDT_RREN_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6069;"	d
WDT_RREN_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10185;"	d
WDT_RREN_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14728;"	d
WDT_RREN_RR4_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12595;"	d
WDT_RREN_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6068;"	d
WDT_RREN_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10184;"	d
WDT_RREN_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14727;"	d
WDT_RREN_RR4_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12594;"	d
WDT_RREN_RR5_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6064;"	d
WDT_RREN_RR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10180;"	d
WDT_RREN_RR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14723;"	d
WDT_RREN_RR5_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12590;"	d
WDT_RREN_RR5_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6065;"	d
WDT_RREN_RR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10181;"	d
WDT_RREN_RR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14724;"	d
WDT_RREN_RR5_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12591;"	d
WDT_RREN_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6063;"	d
WDT_RREN_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10179;"	d
WDT_RREN_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14722;"	d
WDT_RREN_RR5_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12589;"	d
WDT_RREN_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6062;"	d
WDT_RREN_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10178;"	d
WDT_RREN_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14721;"	d
WDT_RREN_RR5_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12588;"	d
WDT_RREN_RR6_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6058;"	d
WDT_RREN_RR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10174;"	d
WDT_RREN_RR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14717;"	d
WDT_RREN_RR6_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12584;"	d
WDT_RREN_RR6_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6059;"	d
WDT_RREN_RR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10175;"	d
WDT_RREN_RR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14718;"	d
WDT_RREN_RR6_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12585;"	d
WDT_RREN_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6057;"	d
WDT_RREN_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10173;"	d
WDT_RREN_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14716;"	d
WDT_RREN_RR6_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12583;"	d
WDT_RREN_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6056;"	d
WDT_RREN_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10172;"	d
WDT_RREN_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14715;"	d
WDT_RREN_RR6_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12582;"	d
WDT_RREN_RR7_Disabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6052;"	d
WDT_RREN_RR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10168;"	d
WDT_RREN_RR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14711;"	d
WDT_RREN_RR7_Disabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12578;"	d
WDT_RREN_RR7_Enabled	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6053;"	d
WDT_RREN_RR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10169;"	d
WDT_RREN_RR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14712;"	d
WDT_RREN_RR7_Enabled	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12579;"	d
WDT_RREN_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6051;"	d
WDT_RREN_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10167;"	d
WDT_RREN_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14710;"	d
WDT_RREN_RR7_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12577;"	d
WDT_RREN_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6050;"	d
WDT_RREN_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10166;"	d
WDT_RREN_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14709;"	d
WDT_RREN_RR7_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12576;"	d
WDT_RR_RR_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6117;"	d
WDT_RR_RR_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10233;"	d
WDT_RR_RR_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14776;"	d
WDT_RR_RR_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12643;"	d
WDT_RR_RR_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6116;"	d
WDT_RR_RR_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10232;"	d
WDT_RR_RR_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14775;"	d
WDT_RR_RR_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12642;"	d
WDT_RR_RR_Reload	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	6118;"	d
WDT_RR_RR_Reload	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10234;"	d
WDT_RR_RR_Reload	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14777;"	d
WDT_RR_RR_Reload	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12644;"	d
WDT_RUNSTATUS_RUNSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5991;"	d
WDT_RUNSTATUS_RUNSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10100;"	d
WDT_RUNSTATUS_RUNSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14643;"	d
WDT_RUNSTATUS_RUNSTATUS_Msk	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12510;"	d
WDT_RUNSTATUS_RUNSTATUS_NotRunning	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5992;"	d
WDT_RUNSTATUS_RUNSTATUS_NotRunning	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10101;"	d
WDT_RUNSTATUS_RUNSTATUS_NotRunning	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14644;"	d
WDT_RUNSTATUS_RUNSTATUS_NotRunning	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12511;"	d
WDT_RUNSTATUS_RUNSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5990;"	d
WDT_RUNSTATUS_RUNSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10099;"	d
WDT_RUNSTATUS_RUNSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14642;"	d
WDT_RUNSTATUS_RUNSTATUS_Pos	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12509;"	d
WDT_RUNSTATUS_RUNSTATUS_Running	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	5993;"	d
WDT_RUNSTATUS_RUNSTATUS_Running	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10102;"	d
WDT_RUNSTATUS_RUNSTATUS_Running	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	14645;"	d
WDT_RUNSTATUS_RUNSTATUS_Running	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	12512;"	d
WDT_TASKS_START_TASKS_START_Msk	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10066;"	d
WDT_TASKS_START_TASKS_START_Pos	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	10065;"	d
WINDEXH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WINDEXH;                           \/*!< SETUP data, byte 5, MSB of wIndex                                     *\/$/;"	m	struct:__anon465
WINDEXL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WINDEXL;                           \/*!< SETUP data, byte 4, LSB of wIndex                                     *\/$/;"	m	struct:__anon465
WLENGTHH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WLENGTHH;                          \/*!< SETUP data, byte 7, MSB of wLength                                    *\/$/;"	m	struct:__anon465
WLENGTHL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WLENGTHL;                          \/*!< SETUP data, byte 6, LSB of wLength                                    *\/$/;"	m	struct:__anon465
WRITE	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  QSPI_WRITE_Type WRITE;                            \/*!< Unspecified                                                           *\/$/;"	m	struct:__anon466
WS_TIMESLOT_INIT	.\app\inc\ws_timeslot.h	14;"	d
WS_TIMESLOT_INIT	.\app\inc\ws_timeslot.h	16;"	d
WVALUEH	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WVALUEH;                           \/*!< SETUP data, byte 3, MSB of wValue                                     *\/$/;"	m	struct:__anon465
WVALUEL	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __I  uint32_t  WVALUEL;                           \/*!< SETUP data, byte 2, LSB of wValue                                     *\/$/;"	m	struct:__anon465
WrOff	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  volatile  unsigned WrOff;         \/\/ Position of next item to be written by either host (down-buffer) or target (up-buffer). Must be volatile since it may be modified by host (down-buffer)$/;"	m	struct:__anon592
WrOff	.\SEGGER_RTT.h	/^            unsigned WrOff;         \/\/ Position of next item to be written by either target.$/;"	m	struct:__anon595
WrOff	.\SEGGER_RTT.h	/^  volatile  unsigned WrOff;         \/\/ Position of next item to be written by host. Must be volatile since it may be modified by host.$/;"	m	struct:__anon596
XIPOFFSET	.\nRF\CMSIS\Device\Include\nrf52840.h	/^  __IO uint32_t  XIPOFFSET;                         \/*!< Address offset into the external memory for Execute in Place$/;"	m	struct:__anon466
XTALFREQ	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  XTALFREQ;                          \/*!< Crystal frequency.                                                    *\/$/;"	m	struct:__anon195
XTALFREQ	.\nRF\CMSIS\Device\Include\nrf51.h	/^  __IO uint32_t  XTALFREQ;                          \/*!< Reset value for CLOCK XTALFREQ register.                              *\/$/;"	m	struct:__anon220
Z	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon81::__anon82
Z	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon85::__anon86
Z	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon92::__anon93
Z	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon96::__anon97
Z	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon104::__anon105
Z	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon108::__anon109
Z	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon122::__anon123
Z	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon126::__anon127
Z	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon141::__anon142
Z	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon145::__anon146
Z	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon160::__anon161
Z	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon164::__anon165
Z	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon173::__anon174
Z	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon177::__anon178
_ARM_COMMON_TABLES_H	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	42;"	d
_ARM_CONST_STRUCTS_H	.\CMSIS_4\CMSIS\Include\arm_const_structs.h	44;"	d
_ARM_MATH_H	.\CMSIS_4\CMSIS\Include\arm_math.h	289;"	d
_ActiveTerminal	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static char _ActiveTerminal;$/;"	v	file:
_ActiveTerminal	.\SEGGER_RTT.c	/^static char _ActiveTerminal;$/;"	v	file:
_BIT_SHIFT	.\CMSIS_4\CMSIS\Include\core_cm0.h	619;"	d
_BIT_SHIFT	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	735;"	d
_BIT_SHIFT	.\CMSIS_4\CMSIS\Include\core_sc000.h	747;"	d
_COMPILER_ABSTRACTION_H	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	34;"	d
_DoInit	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static void _DoInit(void) {$/;"	f	file:
_DoInit	.\SEGGER_RTT.c	/^static void _DoInit(void) {$/;"	f	file:
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_cm0.h	569;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	681;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_cm3.h	1351;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_cm4.h	1520;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_cm7.h	1728;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_sc000.h	692;"	d
_FLD2VAL	.\CMSIS_4\CMSIS\Include\core_sc300.h	1333;"	d
_GetAvailWriteSpace	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static unsigned _GetAvailWriteSpace(SEGGER_RTT_RING_BUFFER *pRing) {$/;"	f	file:
_GetAvailWriteSpace	.\SEGGER_RTT.c	/^static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {$/;"	f	file:
_IP_IDX	.\CMSIS_4\CMSIS\Include\core_cm0.h	621;"	d
_IP_IDX	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	737;"	d
_IP_IDX	.\CMSIS_4\CMSIS\Include\core_sc000.h	749;"	d
_NRF51422_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf51422_peripherals.h	34;"	d
_NRF51801_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf51801_peripherals.h	34;"	d
_NRF51802_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf51802_peripherals.h	34;"	d
_NRF51822_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf51822_peripherals.h	34;"	d
_NRF51824_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf51824_peripherals.h	34;"	d
_NRF52810_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf52810_peripherals.h	34;"	d
_NRF52832_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf52832_peripherals.h	34;"	d
_NRF52840_PERIPHERALS_H	.\nRF\CMSIS\Device\Include\nrf52840_peripherals.h	34;"	d
_PostTerminalSwitch	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static void _PostTerminalSwitch(SEGGER_RTT_RING_BUFFER *pRing, char TerminalId) {$/;"	f	file:
_PostTerminalSwitch	.\SEGGER_RTT.c	/^static void _PostTerminalSwitch(SEGGER_RTT_BUFFER_UP* pRing, unsigned char TerminalId) {$/;"	f	file:
_PrintInt	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {$/;"	f	file:
_PrintUnsigned	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {$/;"	f	file:
_SEGGER_RTT	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^SEGGER_RTT_CB _SEGGER_RTT;$/;"	v
_SHP_IDX	.\CMSIS_4\CMSIS\Include\core_cm0.h	620;"	d
_SHP_IDX	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	736;"	d
_SHP_IDX	.\CMSIS_4\CMSIS\Include\core_sc000.h	748;"	d
_SIMD32_OFFSET	.\CMSIS_4\CMSIS\Include\arm_math.h	447;"	d
_StoreChar	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {$/;"	f	file:
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_cm0.h	561;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	673;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_cm3.h	1343;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_cm4.h	1512;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_cm7.h	1720;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_sc000.h	684;"	d
_VAL2FLD	.\CMSIS_4\CMSIS\Include\core_sc300.h	1325;"	d
_WriteBlocking	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static unsigned _WriteBlocking(SEGGER_RTT_RING_BUFFER *pRing, const char* pBuffer, unsigned NumBytes) {$/;"	f	file:
_WriteBlocking	.\SEGGER_RTT.c	/^static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {$/;"	f	file:
_WriteNoCheck	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static void _WriteNoCheck(SEGGER_RTT_RING_BUFFER *pRing, const char* pData, unsigned NumBytes) {$/;"	f	file:
_WriteNoCheck	.\SEGGER_RTT.c	/^static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {$/;"	f	file:
__ALIGN	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	102;"	d
__ALIGN	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	132;"	d
__ALIGN	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	53;"	d
__ALIGN	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	78;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm3.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm4.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_cm7.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc000.h	98;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	103;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	107;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	113;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	83;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	88;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	93;"	d
__ASM	.\CMSIS_4\CMSIS\Include\core_sc300.h	98;"	d
__ASM	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	120;"	d
__ASM	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	41;"	d
__ASM	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	65;"	d
__ASM	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	90;"	d
__BKPT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	427;"	d
__BKPT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	865;"	d
__BKPT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	521;"	d
__CLREX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	556;"	d
__CLREX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	972;"	d
__CLREX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLZ	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __CLZ($/;"	f
__CLZ	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	463;"	d
__CLZ	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	903;"	d
__CLZ	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	558;"	d
__CM0PLUS_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	76;"	d
__CM0PLUS_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	74;"	d
__CM0PLUS_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	75;"	d
__CM0PLUS_REV	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	184;"	d
__CM0_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_cm0.h	76;"	d
__CM0_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_cm0.h	74;"	d
__CM0_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_cm0.h	75;"	d
__CM0_REV	.\CMSIS_4\CMSIS\Include\core_cm0.h	184;"	d
__CM0_REV	.\nRF\CMSIS\Device\Include\nrf51.h	113;"	d
__CM3_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_cm3.h	76;"	d
__CM3_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_cm3.h	74;"	d
__CM3_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_cm3.h	75;"	d
__CM3_REV	.\CMSIS_4\CMSIS\Include\core_cm3.h	184;"	d
__CM4_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_cm4.h	76;"	d
__CM4_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_cm4.h	74;"	d
__CM4_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_cm4.h	75;"	d
__CM4_REV	.\CMSIS_4\CMSIS\Include\core_cm4.h	232;"	d
__CM4_REV	.\nRF\CMSIS\Device\Include\nrf52.h	130;"	d
__CM4_REV	.\nRF\CMSIS\Device\Include\nrf52810.h	120;"	d
__CM4_REV	.\nRF\CMSIS\Device\Include\nrf52840.h	136;"	d
__CM7_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_cm7.h	76;"	d
__CM7_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_cm7.h	74;"	d
__CM7_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_cm7.h	75;"	d
__CM7_REV	.\CMSIS_4\CMSIS\Include\core_cm7.h	232;"	d
__CMSIS_ARMCC_H	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	36;"	d
__CMSIS_ARMCC_V6_H	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	36;"	d
__CMSIS_GCC_H	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	36;"	d
__CMSIS_GCC_OUT_REG	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	743;"	d
__CMSIS_GCC_OUT_REG	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	746;"	d
__CMSIS_GCC_OUT_REG	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	366;"	d
__CMSIS_GCC_OUT_REG	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	369;"	d
__CMSIS_GCC_USE_REG	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	744;"	d
__CMSIS_GCC_USE_REG	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	747;"	d
__CMSIS_GCC_USE_REG	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	367;"	d
__CMSIS_GCC_USE_REG	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	370;"	d
__CMSIS_GENERIC	.\CMSIS_4\CMSIS\Include\arm_math.h	299;"	d
__CMSIS_GENERIC	.\CMSIS_4\CMSIS\Include\arm_math.h	317;"	d
__CORE_CM0PLUS_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	175;"	d
__CORE_CM0PLUS_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	42;"	d
__CORE_CM0_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_cm0.h	175;"	d
__CORE_CM0_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_cm0.h	42;"	d
__CORE_CM3_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_cm3.h	175;"	d
__CORE_CM3_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_cm3.h	42;"	d
__CORE_CM4_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_cm4.h	223;"	d
__CORE_CM4_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_cm4.h	42;"	d
__CORE_CM7_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_cm7.h	223;"	d
__CORE_CM7_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_cm7.h	42;"	d
__CORE_CMFUNC_H	.\CMSIS_4\CMSIS\Include\core_cmFunc.h	42;"	d
__CORE_CMINSTR_H	.\CMSIS_4\CMSIS\Include\core_cmInstr.h	42;"	d
__CORE_CMSIMD_H	.\CMSIS_4\CMSIS\Include\core_cmSimd.h	42;"	d
__CORE_SC000_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_sc000.h	175;"	d
__CORE_SC000_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_sc000.h	42;"	d
__CORE_SC300_H_DEPENDANT	.\CMSIS_4\CMSIS\Include\core_sc300.h	175;"	d
__CORE_SC300_H_GENERIC	.\CMSIS_4\CMSIS\Include\core_sc300.h	42;"	d
__CORTEX_M	.\CMSIS_4\CMSIS\Include\core_cm0.h	79;"	d
__CORTEX_M	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	79;"	d
__CORTEX_M	.\CMSIS_4\CMSIS\Include\core_cm3.h	79;"	d
__CORTEX_M	.\CMSIS_4\CMSIS\Include\core_cm4.h	79;"	d
__CORTEX_M	.\CMSIS_4\CMSIS\Include\core_cm7.h	79;"	d
__CORTEX_SC	.\CMSIS_4\CMSIS\Include\core_sc000.h	79;"	d
__CORTEX_SC	.\CMSIS_4\CMSIS\Include\core_sc300.h	79;"	d
__DCACHE_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm7.h	252;"	d
__DEBUG_H_	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.h	2;"	d
__DEBUG_H_	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.h	2;"	d
__DEBUG_H_	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.h	2;"	d
__DMB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	366;"	d
__DMB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	799;"	d
__DMB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)$/;"	f
__DSB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	355;"	d
__DSB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	791;"	d
__DSB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)$/;"	f
__DTCM_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm7.h	257;"	d
__FILE	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^struct __FILE $/;"	s	file:
__FILE	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^struct __FILE $/;"	s	file:
__FILE	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^struct __FILE $/;"	s	file:
__FPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm4.h	237;"	d
__FPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm7.h	237;"	d
__FPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52.h	134;"	d
__FPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810.h	124;"	d
__FPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840.h	140;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm0.h	124;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	124;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm3.h	124;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	127;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	130;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	133;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	139;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	142;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	145;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	151;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	154;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	157;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	163;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	166;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	169;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	175;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	178;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	181;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	187;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	190;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	193;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	199;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	202;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm4.h	205;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	127;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	130;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	133;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	139;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	142;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	145;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	151;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	154;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	157;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	163;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	166;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	169;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	175;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	178;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	181;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	187;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	190;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	193;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	199;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	202;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_cm7.h	205;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_sc000.h	124;"	d
__FPU_USED	.\CMSIS_4\CMSIS\Include\core_sc300.h	124;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm0.h	208;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm0.h	210;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	218;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	220;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm3.h	213;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm3.h	215;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm4.h	266;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm4.h	268;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm7.h	281;"	d
__I	.\CMSIS_4\CMSIS\Include\core_cm7.h	283;"	d
__I	.\CMSIS_4\CMSIS\Include\core_sc000.h	213;"	d
__I	.\CMSIS_4\CMSIS\Include\core_sc000.h	215;"	d
__I	.\CMSIS_4\CMSIS\Include\core_sc300.h	213;"	d
__I	.\CMSIS_4\CMSIS\Include\core_sc300.h	215;"	d
__ICACHE_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm7.h	247;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_cm0.h	216;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	226;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_cm3.h	221;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_cm4.h	274;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_cm7.h	289;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_sc000.h	221;"	d
__IM	.\CMSIS_4\CMSIS\Include\core_sc300.h	221;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	99;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	108;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	114;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	84;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	89;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	94;"	d
__INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	99;"	d
__INLINE	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	124;"	d
__INLINE	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	45;"	d
__INLINE	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	69;"	d
__INLINE	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	94;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_cm0.h	213;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	223;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_cm3.h	218;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_cm4.h	271;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_cm7.h	286;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_sc000.h	218;"	d
__IO	.\CMSIS_4\CMSIS\Include\core_sc300.h	218;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_cm0.h	218;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	228;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_cm3.h	223;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_cm4.h	276;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_cm7.h	291;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_sc000.h	223;"	d
__IOM	.\CMSIS_4\CMSIS\Include\core_sc300.h	223;"	d
__ISB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	344;"	d
__ISB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	784;"	d
__ISB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)$/;"	f
__LDA	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)$/;"	f
__LDAB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)$/;"	f
__LDAEX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1215;"	d
__LDAEXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1197;"	d
__LDAEXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1206;"	d
__LDAH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)$/;"	f
__LDRBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	601;"	d
__LDRBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)$/;"	f
__LDRBT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	475;"	d
__LDREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	477;"	d
__LDREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	914;"	d
__LDREXB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	488;"	d
__LDREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	490;"	d
__LDREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	923;"	d
__LDREXH	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	501;"	d
__LDREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	503;"	d
__LDREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	932;"	d
__LDREXW	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDRHT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	610;"	d
__LDRHT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)$/;"	f
__LDRHT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	619;"	d
__LDRT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)$/;"	f
__LDRT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	189;"	d
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm3.h	189;"	d
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm4.h	242;"	d
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm7.h	242;"	d
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_sc000.h	189;"	d
__MPU_PRESENT	.\CMSIS_4\CMSIS\Include\core_sc300.h	189;"	d
__MPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf51.h	114;"	d
__MPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52.h	131;"	d
__MPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52810.h	121;"	d
__MPU_PRESENT	.\nRF\CMSIS\Device\Include\nrf52840.h	137;"	d
__NOP	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	313;"	d
__NOP	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	754;"	d
__NOP	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)$/;"	f
__NRF51_BITS_H	.\nRF\CMSIS\Device\Include\nrf51_bitfields.h	34;"	d
__NRF52810_BITS_H	.\nRF\CMSIS\Device\Include\nrf52810_bitfields.h	34;"	d
__NRF52840_BITS_H	.\nRF\CMSIS\Device\Include\nrf52840_bitfields.h	34;"	d
__NRF52_BITS_H	.\nRF\CMSIS\Device\Include\nrf52_bitfields.h	34;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_cm0.h	189;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	199;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_cm3.h	194;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_cm4.h	247;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_cm7.h	262;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_sc000.h	194;"	d
__NVIC_PRIO_BITS	.\CMSIS_4\CMSIS\Include\core_sc300.h	194;"	d
__NVIC_PRIO_BITS	.\nRF\CMSIS\Device\Include\nrf51.h	115;"	d
__NVIC_PRIO_BITS	.\nRF\CMSIS\Device\Include\nrf52.h	132;"	d
__NVIC_PRIO_BITS	.\nRF\CMSIS\Device\Include\nrf52810.h	122;"	d
__NVIC_PRIO_BITS	.\nRF\CMSIS\Device\Include\nrf52840.h	138;"	d
__O	.\CMSIS_4\CMSIS\Include\core_cm0.h	212;"	d
__O	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	222;"	d
__O	.\CMSIS_4\CMSIS\Include\core_cm3.h	217;"	d
__O	.\CMSIS_4\CMSIS\Include\core_cm4.h	270;"	d
__O	.\CMSIS_4\CMSIS\Include\core_cm7.h	285;"	d
__O	.\CMSIS_4\CMSIS\Include\core_sc000.h	217;"	d
__O	.\CMSIS_4\CMSIS\Include\core_sc300.h	217;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_cm0.h	217;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	227;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_cm3.h	222;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_cm4.h	275;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_cm7.h	290;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_sc000.h	222;"	d
__OM	.\CMSIS_4\CMSIS\Include\core_sc300.h	222;"	d
__PACKED	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	106;"	d
__PACKED	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	137;"	d
__PACKED	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	57;"	d
__PACKED	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	82;"	d
__PACKq7	.\CMSIS_4\CMSIS\Include\arm_math.h	467;"	d
__PACKq7	.\CMSIS_4\CMSIS\Include\arm_math.h	473;"	d
__PKHBT	.\CMSIS_4\CMSIS\Include\arm_math.h	454;"	d
__PKHBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	721;"	d
__PKHBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1771;"	d
__PKHBT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	1344;"	d
__PKHTB	.\CMSIS_4\CMSIS\Include\arm_math.h	456;"	d
__PKHTB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	724;"	d
__PKHTB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1778;"	d
__PKHTB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	1351;"	d
__QADD	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE int32_t __QADD($/;"	f
__QADD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	718;"	d
__QADD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f
__QADD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f
__QADD16	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QADD16($/;"	f
__QADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	674;"	d
__QADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QADD8($/;"	f
__QADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	662;"	d
__QADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QASX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QASX($/;"	f
__QASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	686;"	d
__QASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QSAX($/;"	f
__QSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	692;"	d
__QSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE int32_t __QSUB($/;"	f
__QSUB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	719;"	d
__QSUB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f
__QSUB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f
__QSUB16	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QSUB16($/;"	f
__QSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	680;"	d
__QSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __QSUB8($/;"	f
__QSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	668;"	d
__QSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__RBIT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	437;"	d
__RBIT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__REV	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	378;"	d
__REV	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	808;"	d
__REV	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	817;"	d
__REV16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__ROR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	417;"	d
__ROR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__RRX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)$/;"	f
__RRX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__RRX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__SADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	673;"	d
__SADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	661;"	d
__SADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	685;"	d
__SASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SC000_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_sc000.h	76;"	d
__SC000_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_sc000.h	74;"	d
__SC000_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_sc000.h	75;"	d
__SC000_REV	.\CMSIS_4\CMSIS\Include\core_sc000.h	184;"	d
__SC300_CMSIS_VERSION	.\CMSIS_4\CMSIS\Include\core_sc300.h	76;"	d
__SC300_CMSIS_VERSION_MAIN	.\CMSIS_4\CMSIS\Include\core_sc300.h	74;"	d
__SC300_CMSIS_VERSION_SUB	.\CMSIS_4\CMSIS\Include\core_sc300.h	75;"	d
__SC300_REV	.\CMSIS_4\CMSIS\Include\core_sc300.h	184;"	d
__SEL	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	717;"	d
__SEL	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEV	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	335;"	d
__SEV	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	775;"	d
__SEV	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)$/;"	f
__SHADD16	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SHADD16($/;"	f
__SHADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	675;"	d
__SHADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	663;"	d
__SHADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SHASX($/;"	f
__SHASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	687;"	d
__SHASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SHSAX($/;"	f
__SHSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	693;"	d
__SHSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SHSUB16($/;"	f
__SHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	681;"	d
__SHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	669;"	d
__SHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SIMD32	.\CMSIS_4\CMSIS\Include\arm_math.h	445;"	d
__SIMD32_CONST	.\CMSIS_4\CMSIS\Include\arm_math.h	446;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	418;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	422;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	426;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	430;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	434;"	d
__SIMD32_TYPE	.\CMSIS_4\CMSIS\Include\arm_math.h	438;"	d
__SIMD64	.\CMSIS_4\CMSIS\Include\arm_math.h	448;"	d
__SMLAD	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMLAD($/;"	f
__SMLAD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	707;"	d
__SMLAD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMLADX($/;"	f
__SMLADX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	708;"	d
__SMLADX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLALD	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint64_t __SMLALD($/;"	f
__SMLALD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	709;"	d
__SMLALD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint64_t __SMLALDX($/;"	f
__SMLALDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	710;"	d
__SMLALDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	713;"	d
__SMLSD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMLSDX($/;"	f
__SMLSDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	714;"	d
__SMLSDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSLD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	715;"	d
__SMLSLD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	716;"	d
__SMLSLDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMMLA	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	727;"	d
__SMMLA	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMUAD	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMUAD($/;"	f
__SMUAD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	705;"	d
__SMUAD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMUADX($/;"	f
__SMUADX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	706;"	d
__SMUADX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMUSD($/;"	f
__SMUSD	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	711;"	d
__SMUSD	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SMUSDX($/;"	f
__SMUSDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	712;"	d
__SMUSDX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SSAT	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t __SSAT($/;"	f
__SSAT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	566;"	d
__SSAT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	983;"	d
__SSAT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	690;"	d
__SSAT16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	699;"	d
__SSAT16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1569;"	d
__SSAT16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	1142;"	d
__SSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	691;"	d
__SSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	679;"	d
__SSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	667;"	d
__SSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__STARTUP_CONFIG_HEAP_SIZE	.\nRF\CMSIS\Device\Include\startup_config.h	50;"	d
__STARTUP_CONFIG_STACK_ALIGNEMENT	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^#define __STARTUP_CONFIG_STACK_ALIGNEMENT 3$/;"	d
__STARTUP_CONFIG_STACK_ALIGNEMENT	.\nRF\CMSIS\Device\Include\startup_config.h	47;"	d
__STARTUP_CONFIG_STACK_SIZE	.\nRF\CMSIS\Device\Include\startup_config.h	44;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm3.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm4.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_cm7.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc000.h	95;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	100;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	104;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	109;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	115;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	85;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	90;"	d
__STATIC_INLINE	.\CMSIS_4\CMSIS\Include\core_sc300.h	95;"	d
__STL	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)$/;"	f
__STLB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)$/;"	f
__STLEX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1248;"	d
__STLEXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1226;"	d
__STLEXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1237;"	d
__STLH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)$/;"	f
__STRBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	628;"	d
__STRBT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)$/;"	f
__STRBT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	516;"	d
__STREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	518;"	d
__STREXB	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	943;"	d
__STREXB	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	531;"	d
__STREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	533;"	d
__STREXH	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	954;"	d
__STREXH	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	546;"	d
__STREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	548;"	d
__STREXW	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	965;"	d
__STREXW	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRHT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	637;"	d
__STRHT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)$/;"	f
__STRHT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	646;"	d
__STRT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)$/;"	f
__STRT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__SXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	704;"	d
__SXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTB16	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t __SXTB16($/;"	f
__SXTB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	703;"	d
__SXTB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SYSTEM_CLOCK	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	34;"	d	file:
__SYSTEM_CLOCK	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	42;"	d	file:
__SYSTEM_CLOCK	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	42;"	d	file:
__SYSTEM_CLOCK	.\nRF\CMSIS\Device\Source\system_nrf51.c	34;"	d	file:
__TZ_get_APSR_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_APSR_NS(void)$/;"	f
__TZ_get_BASEPRI_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)$/;"	f
__TZ_get_CONTROL_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)$/;"	f
__TZ_get_FAULTMASK_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)$/;"	f
__TZ_get_FPSCR_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FPSCR_NS(void)$/;"	f
__TZ_get_IPSR_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_IPSR_NS(void)$/;"	f
__TZ_get_MSPLIM_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)$/;"	f
__TZ_get_MSP_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)$/;"	f
__TZ_get_PRIMASK_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)$/;"	f
__TZ_get_PSPLIM_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)$/;"	f
__TZ_get_PSP_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)$/;"	f
__TZ_get_xPSR_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_xPSR_NS(void)$/;"	f
__TZ_set_BASEPRI_MAX_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_MAX_NS(uint32_t value)$/;"	f
__TZ_set_BASEPRI_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t value)$/;"	f
__TZ_set_CONTROL_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)$/;"	f
__TZ_set_FAULTMASK_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)$/;"	f
__TZ_set_FPSCR_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FPSCR_NS(uint32_t fpscr)$/;"	f
__TZ_set_MSPLIM_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)$/;"	f
__TZ_set_MSP_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)$/;"	f
__TZ_set_PRIMASK_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)$/;"	f
__TZ_set_PSPLIM_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)$/;"	f
__TZ_set_PSP_NS	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)$/;"	f
__UADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	676;"	d
__UADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	664;"	d
__UADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	688;"	d
__UASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	678;"	d
__UHADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	666;"	d
__UHADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	690;"	d
__UHASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	696;"	d
__UHSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	684;"	d
__UHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	672;"	d
__UHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	677;"	d
__UQADD16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	665;"	d
__UQADD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	689;"	d
__UQASX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	695;"	d
__UQSAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	683;"	d
__UQSUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	671;"	d
__UQSUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	697;"	d
__USAD8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USADA8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	698;"	d
__USADA8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USAT	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	576;"	d
__USAT	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	998;"	d
__USAT	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	705;"	d
__USAT16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	700;"	d
__USAT16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	1576;"	d
__USAT16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	1149;"	d
__USAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	694;"	d
__USAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	682;"	d
__USUB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	670;"	d
__USUB8	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	702;"	d
__UXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	701;"	d
__UXTB16	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__VTOR_PRESENT	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	194;"	d
__Vectors	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors_End	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__Vectors_End$/;"	l
__Vectors_End	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__Vectors_End$/;"	l
__Vectors_End	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__Vectors_End$/;"	l
__Vectors_Size	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_cm0.h	194;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	204;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_cm3.h	199;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_cm4.h	252;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_cm7.h	267;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_sc000.h	199;"	d
__Vendor_SysTickConfig	.\CMSIS_4\CMSIS\Include\core_sc300.h	199;"	d
__Vendor_SysTickConfig	.\nRF\CMSIS\Device\Include\nrf51.h	116;"	d
__Vendor_SysTickConfig	.\nRF\CMSIS\Device\Include\nrf52.h	133;"	d
__Vendor_SysTickConfig	.\nRF\CMSIS\Device\Include\nrf52810.h	123;"	d
__Vendor_SysTickConfig	.\nRF\CMSIS\Device\Include\nrf52840.h	139;"	d
__WEAK	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	128;"	d
__WEAK	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	49;"	d
__WEAK	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	73;"	d
__WEAK	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	98;"	d
__WFE	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	328;"	d
__WFE	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	768;"	d
__WFE	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)$/;"	f
__WFI	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	320;"	d
__WFI	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	760;"	d
__WFI	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)$/;"	f
__disable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	199;"	d
__disable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)$/;"	f
__disable_irq	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	191;"	d
__enable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_irq	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)$/;"	f
__enable_irq	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	654;"	d
__get_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSPLIM	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)$/;"	f
__get_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSPLIM	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)$/;"	f
__get_xPSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__getchar	.\SEGGER_RTT_SES.c	/^int __getchar() {$/;"	f
__heap_base	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__heap_base$/;"	l
__heap_base	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__heap_base$/;"	l
__heap_base	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__heap_base$/;"	l
__heap_limit	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__heap_limit$/;"	l
__heap_limit	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__heap_limit$/;"	l
__heap_limit	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__heap_limit$/;"	l
__initial_sp	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__initial_sp$/;"	l
__initial_sp	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__initial_sp$/;"	l
__initial_sp	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__initial_sp$/;"	l
__nRFxxx_h	.\nRF\CMSIS\Device\Include\nRFxxx.h	13;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_cm0.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_cm3.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_cm4.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_cm7.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_sc000.h	112;"	d
__packed	.\CMSIS_4\CMSIS\Include\core_sc300.h	112;"	d
__putchar	.\SEGGER_RTT_SES.c	/^int __putchar(int x, __printf_tag_ptr ctx) {$/;"	f
__set_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI_MAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)$/;"	f
__set_BASEPRI_MAX	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)$/;"	f
__set_BASEPRI_MAX	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)$/;"	f
__set_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	698;"	d
__set_FPSCR	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSPLIM	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)$/;"	f
__set_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\CMSIS_4\CMSIS\Include\cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSPLIM	.\CMSIS_4\CMSIS\Include\cmsis_armcc_V6.h	/^__attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)$/;"	f
__stdin	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^FILE __stdin;$/;"	v
__stdin	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^FILE __stdin;$/;"	v
__stdin	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^FILE __stdin;$/;"	v
__stdout	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^FILE __stdout;$/;"	v
__stdout	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^FILE __stdout;$/;"	v
__stdout	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^FILE __stdout;$/;"	v
__user_initial_stackheap	.\RTE\Device\nRF51422_xxAC\arm_startup_nrf51.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	.\RTE\Device\nRF51822_xxAB\arm_startup_nrf51.s	/^__user_initial_stackheap$/;"	l
__user_initial_stackheap	.\RTE\Device\nRF51822_xxAC\arm_startup_nrf51.s	/^__user_initial_stackheap$/;"	l
__user_locale_name_buffer	.\thumb_crt0.s	/^  __user_locale_name_buffer:$/;"	l
__write	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^__ATTRIBUTES size_t __write(int file, const unsigned char * p_char, size_t len)$/;"	f
_aTerminalId	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static unsigned char _aTerminalId[16] = { '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F' };$/;"	v	file:
_aTerminalId	.\SEGGER_RTT.c	/^static unsigned char _aTerminalId[16] = { '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', 'D', 'E', 'F' };$/;"	v	file:
_acDownBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static char _acDownBuffer[BUFFER_SIZE_DOWN];$/;"	v	file:
_acUpBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.c	/^static char _acUpBuffer  [BUFFER_SIZE_UP];$/;"	v	file:
_read	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^int _read(int file, char * p_char, int len)$/;"	f
_read	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^int _read(int file, char * p_char, int len)$/;"	f
_read	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^int _read(int file, char * p_char, int len)$/;"	f
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon85::__anon86
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon87::__anon88
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon83::__anon84
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon81::__anon82
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon96::__anon97
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon94::__anon95
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon92::__anon93
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon108::__anon109
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon106::__anon107
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved *\/$/;"	m	struct:__anon104::__anon105
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon122::__anon123
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon124::__anon125
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved *\/$/;"	m	struct:__anon128::__anon129
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anon126::__anon127
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:16;              \/*!< bit:  0..15  Reserved *\/$/;"	m	struct:__anon141::__anon142
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon143::__anon144
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved *\/$/;"	m	struct:__anon147::__anon148
_reserved0	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved *\/$/;"	m	struct:__anon145::__anon146
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon164::__anon165
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon166::__anon167
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon162::__anon163
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon160::__anon161
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon177::__anon178
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon175::__anon176
_reserved0	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved *\/$/;"	m	struct:__anon173::__anon174
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon87::__anon88
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon85::__anon86
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon98::__anon99
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon96::__anon97
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon110::__anon111
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon126::__anon127
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon122::__anon123
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved *\/$/;"	m	struct:__anon145::__anon146
_reserved1	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t _reserved1:7;               \/*!< bit: 20..26  Reserved *\/$/;"	m	struct:__anon141::__anon142
_reserved1	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon166::__anon167
_reserved1	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon164::__anon165
_reserved1	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon179::__anon180
_start	.\thumb_crt0.s	/^_start:$/;"	l
_vectors	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^_vectors:$/;"	l
_vectors	.\nRF\Source\ses_nrf51_Vectors.s	/^_vectors:$/;"	l
_vectors_end	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^_vectors_end:$/;"	l
_vectors_end	.\nRF\Source\ses_nrf51_Vectors.s	/^_vectors_end:$/;"	l
_vectors_ram	.\nRF\Source\ses_nrf51_Vectors.s	/^_vectors_ram:$/;"	l
_write	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^int _write(int file, const char * p_char, int len)$/;"	f
_write	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^int _write(int file, const char * p_char, int len)$/;"	f
_write	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^int _write(int file, const char * p_char, int len)$/;"	f
aDown	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  SEGGER_RTT_RING_BUFFER  aDown[SEGGER_RTT_MAX_NUM_DOWN_BUFFERS];   \/\/ Down buffers, transferring information down from host via debug probe to target$/;"	m	struct:__anon593
aDown	.\SEGGER_RTT.h	/^  SEGGER_RTT_BUFFER_DOWN  aDown[SEGGER_RTT_MAX_NUM_DOWN_BUFFERS];   \/\/ Down buffers, transferring information down from host via debug probe to target$/;"	m	struct:__anon597
aUp	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  SEGGER_RTT_RING_BUFFER  aUp[SEGGER_RTT_MAX_NUM_UP_BUFFERS];       \/\/ Up buffers, transferring information up from target via debug probe to host$/;"	m	struct:__anon593
aUp	.\SEGGER_RTT.h	/^  SEGGER_RTT_BUFFER_UP    aUp[SEGGER_RTT_MAX_NUM_UP_BUFFERS];       \/\/ Up buffers, transferring information up from target via debug probe to host$/;"	m	struct:__anon597
acID	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  char                    acID[16];                                 \/\/ Initialized to "SEGGER RTT"$/;"	m	struct:__anon593
acID	.\SEGGER_RTT.h	/^  char                    acID[16];                                 \/\/ Initialized to "SEGGER RTT"$/;"	m	struct:__anon597
active	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^    bool                        active;$/;"	m	struct:__anon587	file:
active_state	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    uint8_t              active_state;     \/**< APP_BUTTON_ACTIVE_HIGH or APP_BUTTON_ACTIVE_LOW. *\/$/;"	m	struct:__anon552
active_state	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    uint8_t              active_state;     \/**< APP_BUTTON_ACTIVE_HIGH or APP_BUTTON_ACTIVE_LOW. *\/$/;"	m	struct:__anon561
active_state	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    uint8_t              active_state;     \/**< APP_BUTTON_ACTIVE_HIGH or APP_BUTTON_ACTIVE_LOW. *\/$/;"	m	struct:__anon575
adv_data_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^uint32_t adv_data_encode(ble_advdata_t const * const p_advdata,$/;"	f
adv_data_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^uint32_t adv_data_encode(ble_advdata_t const * const p_advdata,$/;"	f
adv_data_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^uint32_t adv_data_encode(ble_advdata_t const * const p_advdata,$/;"	f
advdata_check	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t advdata_check(const ble_advdata_t * p_advdata)$/;"	f	file:
advdata_check	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t advdata_check(const ble_advdata_t * p_advdata)$/;"	f	file:
advdata_check	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t advdata_check(const ble_advdata_t * p_advdata)$/;"	f	file:
advertising_buttons_configure	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^static uint32_t advertising_buttons_configure()$/;"	f	file:
advertising_buttons_configure	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^static uint32_t advertising_buttons_configure()$/;"	f	file:
advertising_buttons_configure	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^static uint32_t advertising_buttons_configure()$/;"	f	file:
alert_timer_handler	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static void alert_timer_handler(void * p_context)$/;"	f	file:
alert_timer_handler	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static void alert_timer_handler(void * p_context)$/;"	f	file:
alert_timer_handler	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static void alert_timer_handler(void * p_context)$/;"	f	file:
app_button_cfg_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^} app_button_cfg_t;$/;"	t	typeref:struct:__anon552
app_button_cfg_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^} app_button_cfg_t;$/;"	t	typeref:struct:__anon561
app_button_cfg_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^} app_button_cfg_t;$/;"	t	typeref:struct:__anon575
app_button_disable	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^uint32_t app_button_disable(void)$/;"	f
app_button_disable	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^uint32_t app_button_disable(void)$/;"	f
app_button_disable	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^uint32_t app_button_disable(void)$/;"	f
app_button_enable	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^uint32_t app_button_enable(void)$/;"	f
app_button_enable	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^uint32_t app_button_enable(void)$/;"	f
app_button_enable	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^uint32_t app_button_enable(void)$/;"	f
app_button_handler_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^typedef void (*app_button_handler_t)(uint8_t pin_no, uint8_t button_action);$/;"	t
app_button_handler_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^typedef void (*app_button_handler_t)(uint8_t pin_no, uint8_t button_action);$/;"	t
app_button_handler_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^typedef void (*app_button_handler_t)(uint8_t pin_no, uint8_t button_action);$/;"	t
app_button_init	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^uint32_t app_button_init(app_button_cfg_t *             p_buttons,$/;"	f
app_button_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^uint32_t app_button_init(app_button_cfg_t *             p_buttons,$/;"	f
app_button_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^uint32_t app_button_init(app_button_cfg_t *             p_buttons,$/;"	f
app_button_is_pushed	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^uint32_t app_button_is_pushed(uint8_t button_id, bool * p_is_pushed)$/;"	f
app_button_is_pushed	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^uint32_t app_button_is_pushed(uint8_t button_id, bool * p_is_pushed)$/;"	f
app_button_is_pushed	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^uint32_t app_button_is_pushed(uint8_t button_id, bool * p_is_pushed)$/;"	f
app_buttons	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static const app_button_cfg_t app_buttons[BUTTONS_NUMBER] =$/;"	v	file:
app_buttons	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static const app_button_cfg_t app_buttons[BUTTONS_NUMBER] =$/;"	v	file:
app_buttons	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static const app_button_cfg_t app_buttons[BUTTONS_NUMBER] =$/;"	v	file:
app_error_fault_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.c	/^__WEAK void app_error_fault_handler(uint32_t id, uint32_t pc, uint32_t info)$/;"	f
app_error_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.c	/^__WEAK void app_error_handler(uint32_t error_code, uint32_t line_num, const uint8_t * p_file_name)$/;"	f
app_error_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.c	/^__WEAK void app_error_handler(uint32_t error_code, uint32_t line_num, const uint8_t * p_file_name)$/;"	f
app_error_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.c	/^void app_error_handler(ret_code_t error_code, uint32_t line_num, const uint8_t * p_file_name)$/;"	f
app_error_handler_bare	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.c	/^void app_error_handler_bare(ret_code_t error_code)$/;"	f
app_error_print	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^static __INLINE void app_error_print(uint32_t id, uint32_t pc, uint32_t info)$/;"	f
app_error_save_and_stop	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.c	/^void app_error_save_and_stop(uint32_t id, uint32_t pc, uint32_t info)$/;"	f
app_fifo_flush	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_flush(app_fifo_t * p_fifo)$/;"	f
app_fifo_flush	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_flush(app_fifo_t * p_fifo)$/;"	f
app_fifo_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_get(app_fifo_t * p_fifo, uint8_t * p_byte)$/;"	f
app_fifo_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_get(app_fifo_t * p_fifo, uint8_t * p_byte)$/;"	f
app_fifo_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_init(app_fifo_t * p_fifo, uint8_t * p_buf, uint16_t buf_size)$/;"	f
app_fifo_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_init(app_fifo_t * p_fifo, uint8_t * p_buf, uint16_t buf_size)$/;"	f
app_fifo_put	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_put(app_fifo_t * p_fifo, uint8_t byte)$/;"	f
app_fifo_put	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_put(app_fifo_t * p_fifo, uint8_t byte)$/;"	f
app_fifo_read	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_read(app_fifo_t * p_fifo, uint8_t * p_byte_array, uint32_t * p_size)$/;"	f
app_fifo_read	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_read(app_fifo_t * p_fifo, uint8_t * p_byte_array, uint32_t * p_size)$/;"	f
app_fifo_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	/^} app_fifo_t;$/;"	t	typeref:struct:__anon563
app_fifo_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	/^} app_fifo_t;$/;"	t	typeref:struct:__anon579
app_fifo_write	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^uint32_t app_fifo_write(app_fifo_t * p_fifo, uint8_t const * p_byte_array, uint32_t * p_size)$/;"	f
app_fifo_write	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^uint32_t app_fifo_write(app_fifo_t * p_fifo, uint8_t const * p_byte_array, uint32_t * p_size)$/;"	f
app_notify	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void app_notify(uint32_t result, cmd_queue_element_t * p_elem)$/;"	f	file:
app_notify	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void app_notify(uint32_t result, cmd_queue_element_t * p_elem)$/;"	f	file:
app_notify	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void app_notify(uint32_t result, cmd_queue_element_t * p_elem)$/;"	f	file:
app_notify	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^static __INLINE void app_notify(pstorage_handle_t    * p_handle,$/;"	f	file:
app_notify	.\app\nRF51822_xxAC\pstorage.c	/^static void app_notify(uint32_t result, cmd_queue_element_t * p_elem)$/;"	f	file:
app_notify	.\app\nRF51822_xxAC\pstorage_nosd.c	/^static __INLINE void app_notify(pstorage_handle_t    * p_handle,$/;"	f	file:
app_notify_error_state_transit	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void app_notify_error_state_transit(uint32_t result)$/;"	f	file:
app_notify_error_state_transit	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void app_notify_error_state_transit(uint32_t result)$/;"	f	file:
app_notify_error_state_transit	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void app_notify_error_state_transit(uint32_t result)$/;"	f	file:
app_notify_error_state_transit	.\app\nRF51822_xxAC\pstorage.c	/^static void app_notify_error_state_transit(uint32_t result)$/;"	f	file:
app_timer_callback	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^static void app_timer_callback(TimerHandle_t xTimer)$/;"	f	file:
app_timer_cnt_diff_compute	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_cnt_diff_compute(uint32_t   ticks_to,$/;"	f
app_timer_cnt_diff_compute	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_cnt_diff_compute(uint32_t   ticks_to,$/;"	f
app_timer_cnt_diff_compute	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_cnt_diff_compute(uint32_t   ticks_to,$/;"	f
app_timer_cnt_get	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_cnt_get(uint32_t * p_ticks)$/;"	f
app_timer_cnt_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_cnt_get(uint32_t * p_ticks)$/;"	f
app_timer_cnt_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_cnt_get(uint32_t * p_ticks)$/;"	f
app_timer_create	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_create(app_timer_id_t const *      p_timer_id,$/;"	f
app_timer_create	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_create(app_timer_id_t const *      p_timer_id,$/;"	f
app_timer_create	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_create(app_timer_id_t const *      p_timer_id,$/;"	f
app_timer_create	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^uint32_t app_timer_create(app_timer_id_t const *      p_timer_id,$/;"	f
app_timer_evt_schedule_func_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef uint32_t (*app_timer_evt_schedule_func_t) (app_timer_timeout_handler_t timeout_handler,$/;"	t
app_timer_evt_schedule_func_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef uint32_t (*app_timer_evt_schedule_func_t) (app_timer_timeout_handler_t timeout_handler,$/;"	t
app_timer_evt_schedule_func_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef uint32_t (*app_timer_evt_schedule_func_t) (app_timer_timeout_handler_t timeout_handler,$/;"	t
app_timer_id_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef app_timer_t * app_timer_id_t;$/;"	t
app_timer_id_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef app_timer_t * app_timer_id_t;$/;"	t
app_timer_id_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef app_timer_t * app_timer_id_t;$/;"	t
app_timer_info_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^}app_timer_info_t;$/;"	t	typeref:struct:__anon587	file:
app_timer_init	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_init(uint32_t                      prescaler,$/;"	f
app_timer_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_init(uint32_t                      prescaler,$/;"	f
app_timer_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_init(uint32_t                      prescaler,$/;"	f
app_timer_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^uint32_t app_timer_init(uint32_t                      prescaler,$/;"	f
app_timer_mode_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^} app_timer_mode_t;$/;"	t	typeref:enum:__anon560
app_timer_mode_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^} app_timer_mode_t;$/;"	t	typeref:enum:__anon570
app_timer_mode_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^} app_timer_mode_t;$/;"	t	typeref:enum:__anon586
app_timer_start	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_start(app_timer_id_t timer_id, uint32_t timeout_ticks, void * p_context)$/;"	f
app_timer_start	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_start(app_timer_id_t timer_id, uint32_t timeout_ticks, void * p_context)$/;"	f
app_timer_start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_start(app_timer_id_t timer_id, uint32_t timeout_ticks, void * p_context)$/;"	f
app_timer_start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^uint32_t app_timer_start(app_timer_id_t timer_id, uint32_t timeout_ticks, void * p_context)$/;"	f
app_timer_stop	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_stop(app_timer_id_t timer_id)$/;"	f
app_timer_stop	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_stop(app_timer_id_t timer_id)$/;"	f
app_timer_stop	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_stop(app_timer_id_t timer_id)$/;"	f
app_timer_stop	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^uint32_t app_timer_stop(app_timer_id_t timer_id)$/;"	f
app_timer_stop_all	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^uint32_t app_timer_stop_all(void)$/;"	f
app_timer_stop_all	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^uint32_t app_timer_stop_all(void)$/;"	f
app_timer_stop_all	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^uint32_t app_timer_stop_all(void)$/;"	f
app_timer_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	s
app_timer_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	t	typeref:struct:app_timer_t
app_timer_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	s
app_timer_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	t	typeref:struct:app_timer_t
app_timer_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	s
app_timer_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	t	typeref:struct:app_timer_t
app_timer_timeout_handler_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef void (*app_timer_timeout_handler_t)(void * p_context);$/;"	t
app_timer_timeout_handler_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef void (*app_timer_timeout_handler_t)(void * p_context);$/;"	t
app_timer_timeout_handler_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef void (*app_timer_timeout_handler_t)(void * p_context);$/;"	t
app_trace_dump	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.c	/^void app_trace_dump(uint8_t * p_buffer, uint32_t len)$/;"	f
app_trace_dump	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.h	49;"	d
app_trace_dump	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.c	/^void app_trace_dump(uint8_t * p_buffer, uint32_t len)$/;"	f
app_trace_dump	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.h	49;"	d
app_trace_dump	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.c	/^void app_trace_dump(uint8_t * p_buffer, uint32_t len)$/;"	f
app_trace_dump	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.h	50;"	d
app_trace_init	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.c	/^void app_trace_init(void)$/;"	f
app_trace_init	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.h	47;"	d
app_trace_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.c	/^void app_trace_init(void)$/;"	f
app_trace_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.h	47;"	d
app_trace_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.c	/^void app_trace_init(void)$/;"	f
app_trace_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.h	48;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.h	33;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.h	48;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.h	33;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.h	48;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.h	34;"	d
app_trace_log	.\RTE\nRF_Libraries\nRF51822_xxAC\app_trace.h	49;"	d
app_twi_callback_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^typedef void (* app_twi_callback_t)(ret_code_t result, void * p_user_data);$/;"	t
app_twi_callback_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^typedef void (* app_twi_callback_t)(ret_code_t result, void * p_user_data);$/;"	t
app_twi_callback_t	.\app\inc\app_twi.h	/^typedef void (* app_twi_callback_t)(ret_code_t result, void * p_user_data);$/;"	t
app_twi_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^ret_code_t app_twi_init(app_twi_t *                     p_app_twi,$/;"	f
app_twi_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^ret_code_t app_twi_init(app_twi_t *                     p_app_twi,$/;"	f
app_twi_init	.\app\src\app_twi.c	/^ret_code_t app_twi_init(app_twi_t *                     p_app_twi,$/;"	f
app_twi_is_idle	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^__STATIC_INLINE bool app_twi_is_idle(app_twi_t * p_app_twi)$/;"	f
app_twi_is_idle	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^__STATIC_INLINE bool app_twi_is_idle(app_twi_t * p_app_twi)$/;"	f
app_twi_is_idle	.\app\inc\app_twi.h	/^__STATIC_INLINE bool app_twi_is_idle(app_twi_t * p_app_twi)$/;"	f
app_twi_perform	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^ret_code_t app_twi_perform(app_twi_t *                p_app_twi,$/;"	f
app_twi_perform	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^ret_code_t app_twi_perform(app_twi_t *                p_app_twi,$/;"	f
app_twi_perform	.\app\src\app_twi.c	/^ret_code_t app_twi_perform(app_twi_t *                p_app_twi,$/;"	f
app_twi_queue_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^} app_twi_queue_t;$/;"	t	typeref:struct:__anon573
app_twi_queue_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^} app_twi_queue_t;$/;"	t	typeref:struct:__anon590
app_twi_queue_t	.\app\inc\app_twi.h	/^} app_twi_queue_t;$/;"	t	typeref:struct:__anon3
app_twi_schedule	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^ret_code_t app_twi_schedule(app_twi_t *                   p_app_twi,$/;"	f
app_twi_schedule	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^ret_code_t app_twi_schedule(app_twi_t *                   p_app_twi,$/;"	f
app_twi_schedule	.\app\src\app_twi.c	/^ret_code_t app_twi_schedule(app_twi_t *                   p_app_twi,$/;"	f
app_twi_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^} app_twi_t;$/;"	t	typeref:struct:__anon574
app_twi_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^} app_twi_t;$/;"	t	typeref:struct:__anon591
app_twi_t	.\app\inc\app_twi.h	/^} app_twi_t;$/;"	t	typeref:struct:__anon4
app_twi_transaction_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^} app_twi_transaction_t;$/;"	t	typeref:struct:__anon572
app_twi_transaction_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^} app_twi_transaction_t;$/;"	t	typeref:struct:__anon589
app_twi_transaction_t	.\app\inc\app_twi.h	/^} app_twi_transaction_t;$/;"	t	typeref:struct:__anon2
app_twi_transfer_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^} app_twi_transfer_t;$/;"	t	typeref:struct:__anon571
app_twi_transfer_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^} app_twi_transfer_t;$/;"	t	typeref:struct:__anon588
app_twi_transfer_t	.\app\inc\app_twi.h	/^} app_twi_transfer_t;$/;"	t	typeref:struct:__anon1
app_twi_uninit	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^void app_twi_uninit(app_twi_t * p_app_twi)$/;"	f
app_twi_uninit	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^void app_twi_uninit(app_twi_t * p_app_twi)$/;"	f
app_twi_uninit	.\app\src\app_twi.c	/^void app_twi_uninit(app_twi_t * p_app_twi)$/;"	f
app_uart_buffers_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^} app_uart_buffers_t;$/;"	t	typeref:struct:__anon504
app_uart_buffers_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^} app_uart_buffers_t;$/;"	t	typeref:struct:__anon518
app_uart_buffers_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^} app_uart_buffers_t;$/;"	t	typeref:struct:__anon536
app_uart_buffers_t	.\app\nRF51822_xxAC\app_uart.h	/^} app_uart_buffers_t;$/;"	t	typeref:struct:__anon7
app_uart_close	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_close	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_close	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_close	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_close	.\app\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_close	.\app\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_close(void)$/;"	f
app_uart_comm_params_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^} app_uart_comm_params_t;$/;"	t	typeref:struct:__anon503
app_uart_comm_params_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^} app_uart_comm_params_t;$/;"	t	typeref:struct:__anon517
app_uart_comm_params_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^} app_uart_comm_params_t;$/;"	t	typeref:struct:__anon535
app_uart_comm_params_t	.\app\nRF51822_xxAC\app_uart.h	/^} app_uart_comm_params_t;$/;"	t	typeref:struct:__anon6
app_uart_event_handler_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^typedef void (* app_uart_event_handler_t) (app_uart_evt_t * p_app_uart_event);$/;"	t
app_uart_event_handler_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^typedef void (* app_uart_event_handler_t) (app_uart_evt_t * p_app_uart_event);$/;"	t
app_uart_event_handler_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^typedef void (* app_uart_event_handler_t) (app_uart_evt_t * p_app_uart_event);$/;"	t
app_uart_event_handler_t	.\app\nRF51822_xxAC\app_uart.h	/^typedef void (* app_uart_event_handler_t) (app_uart_evt_t * p_app_uart_event);$/;"	t
app_uart_evt_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^} app_uart_evt_t;$/;"	t	typeref:struct:__anon506
app_uart_evt_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^} app_uart_evt_t;$/;"	t	typeref:struct:__anon520
app_uart_evt_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^} app_uart_evt_t;$/;"	t	typeref:struct:__anon538
app_uart_evt_t	.\app\nRF51822_xxAC\app_uart.h	/^} app_uart_evt_t;$/;"	t	typeref:struct:__anon9
app_uart_evt_type_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^} app_uart_evt_type_t;$/;"	t	typeref:enum:__anon505
app_uart_evt_type_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^} app_uart_evt_type_t;$/;"	t	typeref:enum:__anon519
app_uart_evt_type_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^} app_uart_evt_type_t;$/;"	t	typeref:enum:__anon537
app_uart_evt_type_t	.\app\nRF51822_xxAC\app_uart.h	/^} app_uart_evt_type_t;$/;"	t	typeref:enum:__anon8
app_uart_flow_control_t	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^} app_uart_flow_control_t;$/;"	t	typeref:enum:__anon502
app_uart_flow_control_t	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^} app_uart_flow_control_t;$/;"	t	typeref:enum:__anon516
app_uart_flow_control_t	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^} app_uart_flow_control_t;$/;"	t	typeref:enum:__anon534
app_uart_flow_control_t	.\app\nRF51822_xxAC\app_uart.h	/^} app_uart_flow_control_t;$/;"	t	typeref:enum:__anon5
app_uart_flush	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_flush	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_flush	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_flush	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_flush	.\app\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_flush	.\app\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_flush(void)$/;"	f
app_uart_get	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_get	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_get	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_get	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_get	.\app\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_get	.\app\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_get(uint8_t * p_byte)$/;"	f
app_uart_init	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_init	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_init	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_init	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_init	.\app\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_init	.\app\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_init(const app_uart_comm_params_t * p_comm_params,$/;"	f
app_uart_put	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
app_uart_put	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
app_uart_put	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
app_uart_put	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
app_uart_put	.\app\nRF51822_xxAC\app_uart.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
app_uart_put	.\app\nRF51822_xxAC\app_uart_fifo.c	/^uint32_t app_uart_put(uint8_t byte)$/;"	f
appearance_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t appearance_encode(uint8_t  * p_encoded_data,$/;"	f	file:
appearance_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t appearance_encode(uint8_t  * p_encoded_data,$/;"	f	file:
appearance_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t appearance_encode(uint8_t  * p_encoded_data,$/;"	f	file:
args	.\thumb_crt0.s	/^args:$/;"	l
argument	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^    void                      * argument;$/;"	m	struct:__anon587	file:
arm_bilinear_interp_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_bilinear_interp_f32($/;"	f
arm_bilinear_interp_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon35
arm_bilinear_interp_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon37
arm_bilinear_interp_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon36
arm_bilinear_interp_instance_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon38
arm_bilinear_interp_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_bilinear_interp_q15($/;"	f
arm_bilinear_interp_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_bilinear_interp_q31($/;"	f
arm_bilinear_interp_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t arm_bilinear_interp_q7($/;"	f
arm_biquad_cas_df1_32x64_ins_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon61
arm_biquad_cascade_df2T_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon62
arm_biquad_cascade_df2T_instance_f64	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f64;$/;"	t	typeref:struct:__anon64
arm_biquad_cascade_stereo_df2T_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_cascade_stereo_df2T_instance_f32;$/;"	t	typeref:struct:__anon63
arm_biquad_casd_df1_inst_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon26
arm_biquad_casd_df1_inst_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon24
arm_biquad_casd_df1_inst_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon25
arm_cfft_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_instance_f32;$/;"	t	typeref:struct:__anon47
arm_cfft_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_instance_q15;$/;"	t	typeref:struct:__anon45
arm_cfft_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_instance_q31;$/;"	t	typeref:struct:__anon46
arm_cfft_radix2_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_f32;$/;"	t	typeref:struct:__anon43
arm_cfft_radix2_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_q15;$/;"	t	typeref:struct:__anon39
arm_cfft_radix2_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix2_instance_q31;$/;"	t	typeref:struct:__anon41
arm_cfft_radix4_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon44
arm_cfft_radix4_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon40
arm_cfft_radix4_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon42
arm_circularRead_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_f32($/;"	f
arm_circularRead_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_q15($/;"	f
arm_circularRead_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularRead_q7($/;"	f
arm_circularWrite_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_f32($/;"	f
arm_circularWrite_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_q15($/;"	f
arm_circularWrite_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_circularWrite_q7($/;"	f
arm_clarke_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_clarke_f32($/;"	f
arm_clarke_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_clarke_q31($/;"	f
arm_dct4_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon52
arm_dct4_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon54
arm_dct4_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon53
arm_fir_decimate_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon57
arm_fir_decimate_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon55
arm_fir_decimate_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon56
arm_fir_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon23
arm_fir_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon21
arm_fir_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon22
arm_fir_instance_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon20
arm_fir_interpolate_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon60
arm_fir_interpolate_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon58
arm_fir_interpolate_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon59
arm_fir_lattice_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon67
arm_fir_lattice_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon65
arm_fir_lattice_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon66
arm_fir_sparse_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon77
arm_fir_sparse_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon79
arm_fir_sparse_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon78
arm_fir_sparse_instance_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon80
arm_iir_lattice_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon70
arm_iir_lattice_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon68
arm_iir_lattice_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon69
arm_inv_clarke_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_clarke_f32($/;"	f
arm_inv_clarke_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_clarke_q31($/;"	f
arm_inv_park_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_park_f32($/;"	f
arm_inv_park_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_inv_park_q31($/;"	f
arm_linear_interp_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_linear_interp_f32($/;"	f
arm_linear_interp_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon34
arm_linear_interp_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_linear_interp_q15($/;"	f
arm_linear_interp_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_linear_interp_q31($/;"	f
arm_linear_interp_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t arm_linear_interp_q7($/;"	f
arm_lms_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon71
arm_lms_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon72
arm_lms_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon73
arm_lms_norm_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon74
arm_lms_norm_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon76
arm_lms_norm_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon75
arm_matrix_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon27
arm_matrix_instance_f64	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_f64;$/;"	t	typeref:struct:__anon28
arm_matrix_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon29
arm_matrix_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon30
arm_park_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_park_f32($/;"	f
arm_park_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE void arm_park_q31($/;"	f
arm_pid_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE float32_t arm_pid_f32($/;"	f
arm_pid_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon33
arm_pid_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon31
arm_pid_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon32
arm_pid_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t arm_pid_q15($/;"	f
arm_pid_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t arm_pid_q31($/;"	f
arm_recip_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t arm_recip_q15($/;"	f
arm_recip_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE uint32_t arm_recip_q31($/;"	f
arm_rfft_fast_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_rfft_fast_instance_f32 ;$/;"	t	typeref:struct:__anon51
arm_rfft_instance_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon50
arm_rfft_instance_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon48
arm_rfft_instance_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon49
arm_sqrt_f32	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE arm_status arm_sqrt_f32($/;"	f
arm_status	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  } arm_status;$/;"	t	typeref:enum:__anon19
assert_info_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^} assert_info_t;$/;"	t	typeref:struct:__anon578
assert_nrf_callback	.\RTE\nRF_Libraries\nRF51422_xxAC\nrf_assert.c	/^void assert_nrf_callback(uint16_t line_num, const uint8_t * file_name)$/;"	f
assert_nrf_callback	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_assert.c	/^void assert_nrf_callback(uint16_t line_num, const uint8_t * file_name)$/;"	f
assert_nrf_callback	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_assert.c	/^void assert_nrf_callback(uint16_t line_num, const uint8_t * file_name)$/;"	f
assert_nrf_callback	.\app\src\main.c	/^void assert_nrf_callback(uint16_t line_num, const uint8_t * p_file_name){$/;"	f
b	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82
b	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84
b	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon85	typeref:struct:__anon85::__anon86
b	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon87	typeref:struct:__anon87::__anon88
b	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon92	typeref:struct:__anon92::__anon93
b	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon94	typeref:struct:__anon94::__anon95
b	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon96	typeref:struct:__anon96::__anon97
b	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon98	typeref:struct:__anon98::__anon99
b	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon104	typeref:struct:__anon104::__anon105
b	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon106	typeref:struct:__anon106::__anon107
b	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon108	typeref:struct:__anon108::__anon109
b	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon110	typeref:struct:__anon110::__anon111
b	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon122	typeref:struct:__anon122::__anon123
b	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon124	typeref:struct:__anon124::__anon125
b	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon126	typeref:struct:__anon126::__anon127
b	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon128	typeref:struct:__anon128::__anon129
b	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon141	typeref:struct:__anon141::__anon142
b	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon143	typeref:struct:__anon143::__anon144
b	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon145	typeref:struct:__anon145::__anon146
b	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon147	typeref:struct:__anon147::__anon148
b	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon160	typeref:struct:__anon160::__anon161
b	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon162	typeref:struct:__anon162::__anon163
b	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon164	typeref:struct:__anon164::__anon165
b	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon166	typeref:struct:__anon166::__anon167
b	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon173	typeref:struct:__anon173::__anon174
b	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon175	typeref:struct:__anon175::__anon176
b	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon177	typeref:struct:__anon177::__anon178
b	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon179	typeref:struct:__anon179::__anon180
base_id	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_block_t  base_id;                                         \/**< Base block ID assigned to the module. *\/$/;"	m	struct:__anon510	file:
base_id	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_block_t  base_id;                                         \/**< Base block ID assigned to the module. *\/$/;"	m	struct:__anon528	file:
base_id	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_block_t  base_id;                                         \/**< Base block ID assigned to the module. *\/$/;"	m	struct:__anon546	file:
base_id	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^    pstorage_block_t       base_id;        \/**< Base block id assigned to the module *\/$/;"	m	struct:ps_module_table	file:
base_id	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_block_t  base_id;                                         \/**< Base block ID assigned to the module. *\/$/;"	m	struct:__anon13	file:
base_id	.\app\nRF51822_xxAC\pstorage_nosd.c	/^    pstorage_block_t       base_id;        \/**< Base block id assigned to the module *\/$/;"	m	struct:ps_module_table	file:
baud_rate	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint32_t                baud_rate;    \/**< Baud rate configuration. *\/$/;"	m	struct:__anon503
baud_rate	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint32_t                baud_rate;    \/**< Baud rate configuration. *\/$/;"	m	struct:__anon517
baud_rate	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint32_t                baud_rate;    \/**< Baud rate configuration. *\/$/;"	m	struct:__anon535
baud_rate	.\app\nRF51822_xxAC\app_uart.h	/^    uint32_t                baud_rate;    \/**< Baud rate configuration. *\/$/;"	m	struct:__anon6
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon43
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;             \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon44
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon39
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon40
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon41
bitRevFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevFactor;           \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon42
bitRevLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon45
bitRevLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon46
bitRevLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t bitRevLength;             \/**< bit reversal table length. *\/$/;"	m	struct:__anon47
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon43
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;            \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon44
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon39
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon40
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon41
bitReverseFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlag;          \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon42
bitReverseFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon49
bitReverseFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                    \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon50
bitReverseFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon48
ble_advdata_conn_int_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_conn_int_t;$/;"	t	typeref:struct:__anon473
ble_advdata_conn_int_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_conn_int_t;$/;"	t	typeref:struct:__anon484
ble_advdata_conn_int_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_conn_int_t;$/;"	t	typeref:struct:__anon495
ble_advdata_le_role_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_le_role_t;$/;"	t	typeref:enum:__anon470
ble_advdata_le_role_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_le_role_t;$/;"	t	typeref:enum:__anon481
ble_advdata_le_role_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_le_role_t;$/;"	t	typeref:enum:__anon492
ble_advdata_manuf_data_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_manuf_data_t;$/;"	t	typeref:struct:__anon474
ble_advdata_manuf_data_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_manuf_data_t;$/;"	t	typeref:struct:__anon485
ble_advdata_manuf_data_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_manuf_data_t;$/;"	t	typeref:struct:__anon496
ble_advdata_name_type_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_name_type_t;$/;"	t	typeref:enum:__anon471
ble_advdata_name_type_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_name_type_t;$/;"	t	typeref:enum:__anon482
ble_advdata_name_type_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_name_type_t;$/;"	t	typeref:enum:__anon493
ble_advdata_service_data_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_service_data_t;$/;"	t	typeref:struct:__anon475
ble_advdata_service_data_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_service_data_t;$/;"	t	typeref:struct:__anon486
ble_advdata_service_data_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_service_data_t;$/;"	t	typeref:struct:__anon497
ble_advdata_set	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^uint32_t ble_advdata_set(const ble_advdata_t * p_advdata, const ble_advdata_t * p_srdata)$/;"	f
ble_advdata_set	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^uint32_t ble_advdata_set(const ble_advdata_t * p_advdata, const ble_advdata_t * p_srdata)$/;"	f
ble_advdata_set	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^uint32_t ble_advdata_set(const ble_advdata_t * p_advdata, const ble_advdata_t * p_srdata)$/;"	f
ble_advdata_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_t;$/;"	t	typeref:struct:__anon476
ble_advdata_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_t;$/;"	t	typeref:struct:__anon487
ble_advdata_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_t;$/;"	t	typeref:struct:__anon498
ble_advdata_tk_value_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_tk_value_t;$/;"	t	typeref:struct:__anon469
ble_advdata_tk_value_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_tk_value_t;$/;"	t	typeref:struct:__anon480
ble_advdata_tk_value_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_tk_value_t;$/;"	t	typeref:struct:__anon491
ble_advdata_uuid_list_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^} ble_advdata_uuid_list_t;$/;"	t	typeref:struct:__anon472
ble_advdata_uuid_list_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^} ble_advdata_uuid_list_t;$/;"	t	typeref:struct:__anon483
ble_advdata_uuid_list_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^} ble_advdata_uuid_list_t;$/;"	t	typeref:struct:__anon494
ble_advertising_init	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^uint32_t ble_advertising_init(ble_advdata_t const                 * p_advdata,$/;"	f
ble_advertising_init	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^uint32_t ble_advertising_init(ble_advdata_t const                 * p_advdata,$/;"	f
ble_advertising_init	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^uint32_t ble_advertising_init(ble_advdata_t const                 * p_advdata,$/;"	f
ble_advertising_on_ble_evt	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^void ble_advertising_on_ble_evt(ble_evt_t const * p_ble_evt)$/;"	f
ble_advertising_on_ble_evt	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^void ble_advertising_on_ble_evt(ble_evt_t const * p_ble_evt)$/;"	f
ble_advertising_on_ble_evt	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^void ble_advertising_on_ble_evt(ble_evt_t const * p_ble_evt)$/;"	f
ble_advertising_on_sys_evt	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^void ble_advertising_on_sys_evt(uint32_t sys_evt)$/;"	f
ble_advertising_on_sys_evt	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^void ble_advertising_on_sys_evt(uint32_t sys_evt)$/;"	f
ble_advertising_on_sys_evt	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^void ble_advertising_on_sys_evt(uint32_t sys_evt)$/;"	f
ble_advertising_peer_addr_reply	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^uint32_t ble_advertising_peer_addr_reply(ble_gap_addr_t * p_peer_address)$/;"	f
ble_advertising_peer_addr_reply	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^uint32_t ble_advertising_peer_addr_reply(ble_gap_addr_t * p_peer_address)$/;"	f
ble_advertising_peer_addr_reply	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^uint32_t ble_advertising_peer_addr_reply(ble_gap_addr_t * p_peer_address)$/;"	f
ble_advertising_peer_address_clear	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static void ble_advertising_peer_address_clear()$/;"	f	file:
ble_advertising_peer_address_clear	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static void ble_advertising_peer_address_clear()$/;"	f	file:
ble_advertising_peer_address_clear	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static void ble_advertising_peer_address_clear()$/;"	f	file:
ble_advertising_restart_without_whitelist	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^uint32_t ble_advertising_restart_without_whitelist(void)$/;"	f
ble_advertising_restart_without_whitelist	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^uint32_t ble_advertising_restart_without_whitelist(void)$/;"	f
ble_advertising_restart_without_whitelist	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^uint32_t ble_advertising_restart_without_whitelist(void)$/;"	f
ble_advertising_start	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^uint32_t ble_advertising_start(ble_adv_mode_t advertising_mode)$/;"	f
ble_advertising_start	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^uint32_t ble_advertising_start(ble_adv_mode_t advertising_mode)$/;"	f
ble_advertising_start	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^uint32_t ble_advertising_start(ble_adv_mode_t advertising_mode)$/;"	f
ble_advertising_whitelist_reply	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^uint32_t ble_advertising_whitelist_reply(ble_gap_whitelist_t * p_whitelist)$/;"	f
ble_advertising_whitelist_reply	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^uint32_t ble_advertising_whitelist_reply(ble_gap_whitelist_t * p_whitelist)$/;"	f
ble_advertising_whitelist_reply	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^uint32_t ble_advertising_whitelist_reply(ble_gap_whitelist_t * p_whitelist)$/;"	f
ble_conn_params_change_conn_params	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_change_conn_params(ble_gap_conn_params_t * new_params)$/;"	f
ble_conn_params_change_conn_params	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^uint32_t ble_conn_params_change_conn_params(ble_gap_conn_params_t * new_params)$/;"	f
ble_conn_params_change_conn_params	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_change_conn_params(ble_gap_conn_params_t * new_params)$/;"	f
ble_conn_params_evt_handler_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^typedef void (*ble_conn_params_evt_handler_t) (ble_conn_params_evt_t * p_evt);$/;"	t
ble_conn_params_evt_handler_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^typedef void (*ble_conn_params_evt_handler_t) (ble_conn_params_evt_t * p_evt);$/;"	t
ble_conn_params_evt_handler_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^typedef void (*ble_conn_params_evt_handler_t) (ble_conn_params_evt_t * p_evt);$/;"	t
ble_conn_params_evt_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^} ble_conn_params_evt_t;$/;"	t	typeref:struct:__anon478
ble_conn_params_evt_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^} ble_conn_params_evt_t;$/;"	t	typeref:struct:__anon489
ble_conn_params_evt_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^} ble_conn_params_evt_t;$/;"	t	typeref:struct:__anon500
ble_conn_params_evt_type_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^} ble_conn_params_evt_type_t;$/;"	t	typeref:enum:__anon477
ble_conn_params_evt_type_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^} ble_conn_params_evt_type_t;$/;"	t	typeref:enum:__anon488
ble_conn_params_evt_type_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^} ble_conn_params_evt_type_t;$/;"	t	typeref:enum:__anon499
ble_conn_params_init	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_init(const ble_conn_params_init_t * p_init)$/;"	f
ble_conn_params_init	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^uint32_t ble_conn_params_init(const ble_conn_params_init_t * p_init)$/;"	f
ble_conn_params_init	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_init(const ble_conn_params_init_t * p_init)$/;"	f
ble_conn_params_init_t	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^} ble_conn_params_init_t;$/;"	t	typeref:struct:__anon479
ble_conn_params_init_t	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^} ble_conn_params_init_t;$/;"	t	typeref:struct:__anon490
ble_conn_params_init_t	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^} ble_conn_params_init_t;$/;"	t	typeref:struct:__anon501
ble_conn_params_on_ble_evt	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^void ble_conn_params_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
ble_conn_params_on_ble_evt	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^void ble_conn_params_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
ble_conn_params_on_ble_evt	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^void ble_conn_params_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
ble_conn_params_stop	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_stop(void)$/;"	f
ble_conn_params_stop	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^uint32_t ble_conn_params_stop(void)$/;"	f
ble_conn_params_stop	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^uint32_t ble_conn_params_stop(void)$/;"	f
ble_device_addr_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t ble_device_addr_encode(uint8_t  * p_encoded_data,$/;"	f	file:
ble_device_addr_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t ble_device_addr_encode(uint8_t  * p_encoded_data,$/;"	f	file:
ble_device_addr_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t ble_device_addr_encode(uint8_t  * p_encoded_data,$/;"	f	file:
ble_flash_block_write	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_block_write(uint32_t * p_address, uint32_t * p_in_array, uint16_t word_count)$/;"	f
ble_flash_block_write	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_block_write(uint32_t * p_address, uint32_t * p_in_array, uint16_t word_count)$/;"	f
ble_flash_block_write	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_block_write(uint32_t * p_address, uint32_t * p_in_array, uint16_t word_count)$/;"	f
ble_flash_crc16_compute	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint16_t ble_flash_crc16_compute(uint8_t * p_data, uint16_t size, uint16_t * p_crc)$/;"	f
ble_flash_crc16_compute	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint16_t ble_flash_crc16_compute(uint8_t * p_data, uint16_t size, uint16_t * p_crc)$/;"	f
ble_flash_crc16_compute	.\app\nRF51822_xxAC\ble_flash.c	/^uint16_t ble_flash_crc16_compute(uint8_t * p_data, uint16_t size, uint16_t * p_crc)$/;"	f
ble_flash_on_radio_active_evt	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^void ble_flash_on_radio_active_evt(bool radio_active)$/;"	f
ble_flash_on_radio_active_evt	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^void ble_flash_on_radio_active_evt(bool radio_active)$/;"	f
ble_flash_on_radio_active_evt	.\app\nRF51822_xxAC\ble_flash.c	/^void ble_flash_on_radio_active_evt(bool radio_active)$/;"	f
ble_flash_page_addr	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_page_addr(uint8_t page_num, uint32_t ** pp_page_addr)$/;"	f
ble_flash_page_addr	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_addr(uint8_t page_num, uint32_t ** pp_page_addr)$/;"	f
ble_flash_page_addr	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_addr(uint8_t page_num, uint32_t ** pp_page_addr)$/;"	f
ble_flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_page_erase(uint8_t page_num)$/;"	f
ble_flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_erase(uint8_t page_num)$/;"	f
ble_flash_page_erase	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_erase(uint8_t page_num)$/;"	f
ble_flash_page_read	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_page_read(uint8_t page_num, uint32_t * p_out_array, uint8_t * p_word_count)$/;"	f
ble_flash_page_read	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_read(uint8_t page_num, uint32_t * p_out_array, uint8_t * p_word_count)$/;"	f
ble_flash_page_read	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_read(uint8_t page_num, uint32_t * p_out_array, uint8_t * p_word_count)$/;"	f
ble_flash_page_write	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_page_write(uint8_t page_num, uint32_t * p_in_array, uint8_t word_count)$/;"	f
ble_flash_page_write	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_write(uint8_t page_num, uint32_t * p_in_array, uint8_t word_count)$/;"	f
ble_flash_page_write	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_page_write(uint8_t page_num, uint32_t * p_in_array, uint8_t word_count)$/;"	f
ble_flash_word_write	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^uint32_t ble_flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f
ble_flash_word_write	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f
ble_flash_word_write	.\app\nRF51822_xxAC\ble_flash.c	/^uint32_t ble_flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f
blink_counter	.\app\src\ws_timeslot.c	/^uint32_t blink_counter=TIME_TO_BLINK;$/;"	v
block_count	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_size_t   block_count;                                     \/**< Number of blocks requested by the application. *\/$/;"	m	struct:__anon510	file:
block_count	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	/^    pstorage_size_t   block_count;    \/** Number of blocks requested by the module; minimum values is 1. *\/$/;"	m	struct:__anon514
block_count	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_size_t   block_count;                                     \/**< Number of blocks requested by the application. *\/$/;"	m	struct:__anon528	file:
block_count	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	/^    pstorage_size_t   block_count;    \/** Number of blocks requested by the module; minimum values is 1. *\/$/;"	m	struct:__anon532
block_count	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   block_count;                                     \/**< Number of blocks requested by the application. *\/$/;"	m	struct:__anon546	file:
block_count	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	/^    pstorage_size_t   block_count;    \/** Number of blocks requested by the module; minimum values is 1. *\/$/;"	m	struct:__anon550
block_count	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               block_count;    \/**< Number of block requested by application *\/$/;"	m	struct:ps_module_table	file:
block_count	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   block_count;                                     \/**< Number of blocks requested by the application. *\/$/;"	m	struct:__anon13	file:
block_count	.\app\nRF51822_xxAC\pstorage.h	/^    pstorage_size_t   block_count;    \/** Number of blocks requested by the module; minimum values is 1. *\/$/;"	m	struct:__anon17
block_count	.\app\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               block_count;    \/**< Number of block requested by application *\/$/;"	m	struct:ps_module_table	file:
block_id	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^    pstorage_block_t    block_id;       \/**< Block ID.*\/$/;"	m	struct:__anon515
block_id	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^    pstorage_block_t    block_id;       \/**< Block ID.*\/$/;"	m	struct:__anon533
block_id	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^    pstorage_block_t    block_id;       \/**< Block ID.*\/$/;"	m	struct:__anon551
block_id	.\app\nRF51822_xxAC\pstorage_platform.h	/^    pstorage_block_t    block_id;       \/**< Block ID.*\/$/;"	m	struct:__anon18
block_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_size_t   block_size;                                      \/**< Size of block for the module. *\/$/;"	m	struct:__anon510	file:
block_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	/^    pstorage_size_t   block_size;     \/**< Desired block size for persistent memory storage. For example, if a module has a table with 10 entries, and each entry is 64 bytes in size,$/;"	m	struct:__anon514
block_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_size_t   block_size;                                      \/**< Size of block for the module. *\/$/;"	m	struct:__anon528	file:
block_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	/^    pstorage_size_t   block_size;     \/**< Desired block size for persistent memory storage. For example, if a module has a table with 10 entries, and each entry is 64 bytes in size,$/;"	m	struct:__anon532
block_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   block_size;                                      \/**< Size of block for the module. *\/$/;"	m	struct:__anon546	file:
block_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	/^    pstorage_size_t   block_size;     \/**< Desired block size for persistent memory storage. For example, if a module has a table with 10 entries, and each entry is 64 bytes in size,$/;"	m	struct:__anon550
block_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               block_size;     \/**< Size of block for the module *\/$/;"	m	struct:ps_module_table	file:
block_size	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   block_size;                                      \/**< Size of block for the module. *\/$/;"	m	struct:__anon13	file:
block_size	.\app\nRF51822_xxAC\pstorage.h	/^    pstorage_size_t   block_size;     \/**< Desired block size for persistent memory storage. For example, if a module has a table with 10 entries, and each entry is 64 bytes in size,$/;"	m	struct:__anon17
block_size	.\app\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               block_size;     \/**< Size of block for the module *\/$/;"	m	struct:ps_module_table	file:
bsp_btn_ble_init	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_init(bsp_btn_ble_error_handler_t error_handler, bsp_event_t * p_startup_bsp_evt)$/;"	f
bsp_btn_ble_init	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_init(bsp_btn_ble_error_handler_t error_handler, bsp_event_t * p_startup_bsp_evt)$/;"	f
bsp_btn_ble_init	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_init(bsp_btn_ble_error_handler_t error_handler, bsp_event_t * p_startup_bsp_evt)$/;"	f
bsp_btn_ble_on_ble_evt	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^void bsp_btn_ble_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
bsp_btn_ble_on_ble_evt	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^void bsp_btn_ble_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
bsp_btn_ble_on_ble_evt	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^void bsp_btn_ble_on_ble_evt(ble_evt_t * p_ble_evt)$/;"	f
bsp_btn_ble_sleep_mode_prepare	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_sleep_mode_prepare(void)$/;"	f
bsp_btn_ble_sleep_mode_prepare	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_sleep_mode_prepare(void)$/;"	f
bsp_btn_ble_sleep_mode_prepare	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^uint32_t bsp_btn_ble_sleep_mode_prepare(void)$/;"	f
bsp_button_event_handler	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static void bsp_button_event_handler(uint8_t pin_no, uint8_t button_action)$/;"	f	file:
bsp_button_event_handler	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static void bsp_button_event_handler(uint8_t pin_no, uint8_t button_action)$/;"	f	file:
bsp_button_event_handler	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static void bsp_button_event_handler(uint8_t pin_no, uint8_t button_action)$/;"	f	file:
bsp_button_is_pressed	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_button_is_pressed(uint32_t button, bool * p_state)$/;"	f
bsp_button_is_pressed	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_button_is_pressed(uint32_t button, bool * p_state)$/;"	f
bsp_button_is_pressed	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_button_is_pressed(uint32_t button, bool * p_state)$/;"	f
bsp_buttons_disable	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_buttons_disable()$/;"	f
bsp_buttons_disable	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_buttons_disable()$/;"	f
bsp_buttons_disable	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_buttons_disable()$/;"	f
bsp_buttons_enable	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_buttons_enable()$/;"	f
bsp_buttons_enable	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_buttons_enable()$/;"	f
bsp_buttons_enable	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_buttons_enable()$/;"	f
bsp_buttons_state_get	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_buttons_state_get(uint32_t * p_buttons_state)$/;"	f
bsp_buttons_state_get	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_buttons_state_get(uint32_t * p_buttons_state)$/;"	f
bsp_buttons_state_get	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_buttons_state_get(uint32_t * p_buttons_state)$/;"	f
bsp_event_to_button_action_assign	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_event_to_button_action_assign(uint32_t button, bsp_button_action_t action, bsp_event_t event)$/;"	f
bsp_event_to_button_action_assign	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_event_to_button_action_assign(uint32_t button, bsp_button_action_t action, bsp_event_t event)$/;"	f
bsp_event_to_button_action_assign	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_event_to_button_action_assign(uint32_t button, bsp_button_action_t action, bsp_event_t event)$/;"	f
bsp_indication_set	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_indication_set(bsp_indication_t indicate)$/;"	f
bsp_indication_set	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_indication_set(bsp_indication_t indicate)$/;"	f
bsp_indication_set	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_indication_set(bsp_indication_t indicate)$/;"	f
bsp_indication_text_set	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_indication_text_set(bsp_indication_t indicate, char const * p_text)$/;"	f
bsp_indication_text_set	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_indication_text_set(bsp_indication_t indicate, char const * p_text)$/;"	f
bsp_indication_text_set	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_indication_text_set(bsp_indication_t indicate, char const * p_text)$/;"	f
bsp_init	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_init(uint32_t type, uint32_t ticks_per_100ms, bsp_event_callback_t callback)$/;"	f
bsp_init	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_init(uint32_t type, uint32_t ticks_per_100ms, bsp_event_callback_t callback)$/;"	f
bsp_init	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_init(uint32_t type, uint32_t ticks_per_100ms, bsp_event_callback_t callback)$/;"	f
bsp_led_indication	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static uint32_t bsp_led_indication(bsp_indication_t indicate)$/;"	f	file:
bsp_led_indication	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static uint32_t bsp_led_indication(bsp_indication_t indicate)$/;"	f	file:
bsp_led_indication	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static uint32_t bsp_led_indication(bsp_indication_t indicate)$/;"	f	file:
bsp_wakeup_buttons_set	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^uint32_t bsp_wakeup_buttons_set(uint32_t wakeup_buttons)$/;"	f
bsp_wakeup_buttons_set	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^uint32_t bsp_wakeup_buttons_set(uint32_t wakeup_buttons)$/;"	f
bsp_wakeup_buttons_set	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^uint32_t bsp_wakeup_buttons_set(uint32_t wakeup_buttons)$/;"	f
buf_down	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^static char buf_down[BUFFER_SIZE_DOWN];$/;"	v	file:
buf_down	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^static char buf_down[BUFFER_SIZE_DOWN];$/;"	v	file:
buf_normal_up	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^static char buf_normal_up[BUFFER_SIZE_UP];$/;"	v	file:
buf_normal_up	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^static char buf_normal_up[BUFFER_SIZE_UP];$/;"	v	file:
buf_size_mask	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	/^    uint16_t           buf_size_mask;   \/**< Read\/write index mask. Also used for size checking. *\/$/;"	m	struct:__anon563
buf_size_mask	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	/^    uint16_t           buf_size_mask;   \/**< Read\/write index mask. Also used for size checking. *\/$/;"	m	struct:__anon579
button_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    app_button_handler_t button_handler;   \/**< Handler to be called when button is pushed. *\/$/;"	m	struct:__anon552
button_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    app_button_handler_t button_handler;   \/**< Handler to be called when button is pushed. *\/$/;"	m	struct:__anon561
button_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    app_button_handler_t button_handler;   \/**< Handler to be called when button is pushed. *\/$/;"	m	struct:__anon575
button_timer_handler	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static void button_timer_handler(void * p_context)$/;"	f	file:
button_timer_handler	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static void button_timer_handler(void * p_context)$/;"	f	file:
button_timer_handler	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static void button_timer_handler(void * p_context)$/;"	f	file:
callback	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    app_twi_callback_t         callback;$/;"	m	struct:__anon572
callback	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    app_twi_callback_t         callback;$/;"	m	struct:__anon589
callback	.\app\inc\app_twi.h	/^    app_twi_callback_t         callback;$/;"	m	struct:__anon2
cb	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of result of flash access.  *\/$/;"	m	struct:__anon510	file:
cb	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of the result of flash access.  *\/$/;"	m	struct:__anon511	file:
cb	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	/^    pstorage_ntf_cb_t cb;             \/**< Persistent storage operation completion callback function @ref pstorage_ntf_cb_t.  *\/$/;"	m	struct:__anon514
cb	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of result of flash access.  *\/$/;"	m	struct:__anon528	file:
cb	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of the result of flash access.  *\/$/;"	m	struct:__anon529	file:
cb	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	/^    pstorage_ntf_cb_t cb;             \/**< Persistent storage operation completion callback function @ref pstorage_ntf_cb_t.  *\/$/;"	m	struct:__anon532
cb	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of result of flash access.  *\/$/;"	m	struct:__anon546	file:
cb	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of the result of flash access.  *\/$/;"	m	struct:__anon547	file:
cb	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	/^    pstorage_ntf_cb_t cb;             \/**< Persistent storage operation completion callback function @ref pstorage_ntf_cb_t.  *\/$/;"	m	struct:__anon550
cb	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^    pstorage_ntf_cb_t      cb;             \/**< Callback registered with the module to be notified of any error occurring in persistent memory management *\/$/;"	m	struct:ps_module_table	file:
cb	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of result of flash access.  *\/$/;"	m	struct:__anon13	file:
cb	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_ntf_cb_t cb;                                              \/**< Callback registered with the module to be notified of the result of flash access.  *\/$/;"	m	struct:__anon14	file:
cb	.\app\nRF51822_xxAC\pstorage.h	/^    pstorage_ntf_cb_t cb;             \/**< Persistent storage operation completion callback function @ref pstorage_ntf_cb_t.  *\/$/;"	m	struct:__anon17
cb	.\app\nRF51822_xxAC\pstorage_nosd.c	/^    pstorage_ntf_cb_t      cb;             \/**< Callback registered with the module to be notified of any error occurring in persistent memory management *\/$/;"	m	struct:ps_module_table	file:
clear_operation_execute	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void clear_operation_execute(void)$/;"	f	file:
clear_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void clear_operation_execute(void)$/;"	f	file:
clear_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void clear_operation_execute(void)$/;"	f	file:
clear_operation_execute	.\app\nRF51822_xxAC\pstorage.c	/^static void clear_operation_execute(void)$/;"	f	file:
clear_post_processing_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void clear_post_processing_run(void)$/;"	f	file:
clear_post_processing_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void clear_post_processing_run(void)$/;"	f	file:
clear_post_processing_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void clear_post_processing_run(void)$/;"	f	file:
clear_post_processing_run	.\app\nRF51822_xxAC\pstorage.c	/^static void clear_post_processing_run(void)$/;"	f	file:
clip_q31_to_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t clip_q31_to_q15($/;"	f
clip_q31_to_q7	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q7_t clip_q31_to_q7($/;"	f
clip_q63_to_q15	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q15_t clip_q63_to_q15($/;"	f
clip_q63_to_q31	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q31_t clip_q63_to_q31($/;"	f
cmd	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    cmd_queue_element_t cmd[PSTORAGE_CMD_QUEUE_SIZE];                  \/**< Array to maintain flash access operation details. *\/$/;"	m	struct:__anon513	file:
cmd	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    cmd_queue_element_t cmd[PSTORAGE_CMD_QUEUE_SIZE];                  \/**< Array to maintain flash access operation details. *\/$/;"	m	struct:__anon531	file:
cmd	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    cmd_queue_element_t cmd[PSTORAGE_CMD_QUEUE_SIZE];                  \/**< Array to maintain flash access operation details. *\/$/;"	m	struct:__anon549	file:
cmd	.\app\nRF51822_xxAC\pstorage.c	/^    cmd_queue_element_t cmd[PSTORAGE_CMD_QUEUE_SIZE];                  \/**< Array to maintain flash access operation details. *\/$/;"	m	struct:__anon16	file:
cmd_process	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void cmd_process(void)$/;"	f	file:
cmd_process	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void cmd_process(void)$/;"	f	file:
cmd_process	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void cmd_process(void)$/;"	f	file:
cmd_process	.\app\nRF51822_xxAC\pstorage.c	/^static void cmd_process(void)$/;"	f	file:
cmd_queue_dequeue	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void cmd_queue_dequeue(void)$/;"	f	file:
cmd_queue_dequeue	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void cmd_queue_dequeue(void)$/;"	f	file:
cmd_queue_dequeue	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_dequeue(void)$/;"	f	file:
cmd_queue_dequeue	.\app\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_dequeue(void)$/;"	f	file:
cmd_queue_element_init	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void cmd_queue_element_init(uint32_t index)$/;"	f	file:
cmd_queue_element_init	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void cmd_queue_element_init(uint32_t index)$/;"	f	file:
cmd_queue_element_init	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_element_init(uint32_t index)$/;"	f	file:
cmd_queue_element_init	.\app\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_element_init(uint32_t index)$/;"	f	file:
cmd_queue_element_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} cmd_queue_element_t;$/;"	t	typeref:struct:__anon512	file:
cmd_queue_element_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} cmd_queue_element_t;$/;"	t	typeref:struct:__anon530	file:
cmd_queue_element_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} cmd_queue_element_t;$/;"	t	typeref:struct:__anon548	file:
cmd_queue_element_t	.\app\nRF51822_xxAC\pstorage.c	/^} cmd_queue_element_t;$/;"	t	typeref:struct:__anon15	file:
cmd_queue_enqueue	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t cmd_queue_enqueue(uint8_t             opcode,$/;"	f	file:
cmd_queue_enqueue	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t cmd_queue_enqueue(uint8_t             opcode,$/;"	f	file:
cmd_queue_enqueue	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t cmd_queue_enqueue(uint8_t             opcode,$/;"	f	file:
cmd_queue_enqueue	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t cmd_queue_enqueue(uint8_t             opcode,$/;"	f	file:
cmd_queue_init	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void cmd_queue_init(void)$/;"	f	file:
cmd_queue_init	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void cmd_queue_init(void)$/;"	f	file:
cmd_queue_init	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_init(void)$/;"	f	file:
cmd_queue_init	.\app\nRF51822_xxAC\pstorage.c	/^static void cmd_queue_init(void)$/;"	f	file:
cmd_queue_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} cmd_queue_t;$/;"	t	typeref:struct:__anon513	file:
cmd_queue_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} cmd_queue_t;$/;"	t	typeref:struct:__anon531	file:
cmd_queue_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} cmd_queue_t;$/;"	t	typeref:struct:__anon549	file:
cmd_queue_t	.\app\nRF51822_xxAC\pstorage.c	/^} cmd_queue_t;$/;"	t	typeref:struct:__anon16	file:
command_end_procedure_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void command_end_procedure_run(void)$/;"	f	file:
command_end_procedure_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void command_end_procedure_run(void)$/;"	f	file:
command_end_procedure_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void command_end_procedure_run(void)$/;"	f	file:
command_end_procedure_run	.\app\nRF51822_xxAC\pstorage.c	/^static void command_end_procedure_run(void)$/;"	f	file:
command_queue_element_consume	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void command_queue_element_consume(void)$/;"	f	file:
command_queue_element_consume	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void command_queue_element_consume(void)$/;"	f	file:
command_queue_element_consume	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void command_queue_element_consume(void)$/;"	f	file:
command_queue_element_consume	.\app\nRF51822_xxAC\pstorage.c	/^static void command_queue_element_consume(void)$/;"	f	file:
company_identifier	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint16_t                     company_identifier;                  \/**< Company identifier code. *\/$/;"	m	struct:__anon474
company_identifier	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint16_t                     company_identifier;                  \/**< Company identifier code. *\/$/;"	m	struct:__anon485
company_identifier	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint16_t                     company_identifier;                  \/**< Company identifier code. *\/$/;"	m	struct:__anon496
compare_reg_update	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void compare_reg_update(timer_node_t * p_timer_id_head_old)$/;"	f	file:
compare_reg_update	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void compare_reg_update(timer_node_t * p_timer_id_head_old)$/;"	f	file:
compare_reg_update	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void compare_reg_update(timer_node_t * p_timer_id_head_old)$/;"	f	file:
configure_next_event_earliest	.\app\src\ws_timeslot.c	/^void configure_next_event_earliest(void)$/;"	f
configure_next_event_normal	.\app\src\ws_timeslot.c	/^void configure_next_event_normal(void)$/;"	f
conn_int_check	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t conn_int_check(const ble_advdata_conn_int_t *p_conn_int)$/;"	f	file:
conn_int_check	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t conn_int_check(const ble_advdata_conn_int_t *p_conn_int)$/;"	f	file:
conn_int_check	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t conn_int_check(const ble_advdata_conn_int_t *p_conn_int)$/;"	f	file:
conn_int_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t conn_int_encode(const ble_advdata_conn_int_t * p_conn_int,$/;"	f	file:
conn_int_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t conn_int_encode(const ble_advdata_conn_int_t * p_conn_int,$/;"	f	file:
conn_int_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t conn_int_encode(const ble_advdata_conn_int_t * p_conn_int,$/;"	f	file:
conn_params_negotiation	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void conn_params_negotiation(void)$/;"	f	file:
conn_params_negotiation	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void conn_params_negotiation(void)$/;"	f	file:
conn_params_negotiation	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void conn_params_negotiation(void)$/;"	f	file:
connection_buttons_configure	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^static uint32_t connection_buttons_configure()$/;"	f	file:
connection_buttons_configure	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^static uint32_t connection_buttons_configure()$/;"	f	file:
connection_buttons_configure	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^static uint32_t connection_buttons_configure()$/;"	f	file:
count	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    uint8_t             count;                                         \/**< Number of elements in the queue.  *\/$/;"	m	struct:__anon513	file:
count	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    uint8_t             count;                                         \/**< Number of elements in the queue.  *\/$/;"	m	struct:__anon531	file:
count	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    uint8_t             count;                                         \/**< Number of elements in the queue.  *\/$/;"	m	struct:__anon549	file:
count	.\app\nRF51822_xxAC\pstorage.c	/^    uint8_t             count;                                         \/**< Number of elements in the queue.  *\/$/;"	m	struct:__anon16	file:
critical_region_enter	.\RTE\nRF_Libraries\nRF51822_xxAC\app_util_platform.c	/^void critical_region_enter(void)$/;"	f
critical_region_exit	.\RTE\nRF_Libraries\nRF51822_xxAC\app_util_platform.c	/^void critical_region_exit(void)$/;"	f
ctor_end	.\thumb_crt0.s	/^ctor_end:$/;"	l
ctor_loop	.\thumb_crt0.s	/^ctor_loop:$/;"	l
cts_pin_no	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t                 cts_pin_no;   \/**< CTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon503
cts_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t                 cts_pin_no;   \/**< CTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon517
cts_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t                 cts_pin_no;   \/**< CTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon535
cts_pin_no	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t                 cts_pin_no;   \/**< CTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon6
current_transfer_idx	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t volatile current_transfer_idx;$/;"	m	struct:__anon574
current_transfer_idx	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t volatile current_transfer_idx;$/;"	m	struct:__anon591
current_transfer_idx	.\app\inc\app_twi.h	/^    uint8_t volatile current_transfer_idx;$/;"	m	struct:__anon4
data	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional manufacturer specific data. *\/$/;"	m	struct:__anon474
data	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional service data. *\/$/;"	m	struct:__anon475
data	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional manufacturer specific data. *\/$/;"	m	struct:__anon485
data	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional service data. *\/$/;"	m	struct:__anon486
data	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional manufacturer specific data. *\/$/;"	m	struct:__anon496
data	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_array_t                data;                                \/**< Additional service data. *\/$/;"	m	struct:__anon497
data	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    } data;$/;"	m	struct:__anon506	typeref:union:__anon506::__anon507
data	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    } data;$/;"	m	struct:__anon520	typeref:union:__anon520::__anon521
data	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    } data;$/;"	m	struct:__anon538	typeref:union:__anon538::__anon539
data	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	m	struct:app_timer_t
data	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	m	struct:app_timer_t
data	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.h	/^typedef struct app_timer_t { uint32_t data[CEIL_DIV(APP_TIMER_NODE_SIZE, sizeof(uint32_t))]; } app_timer_t;$/;"	m	struct:app_timer_t
data	.\app\nRF51822_xxAC\app_uart.h	/^    } data;$/;"	m	struct:__anon9	typeref:union:__anon9::__anon10
data_page_erase_state_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void data_page_erase_state_run(void)$/;"	f	file:
data_page_erase_state_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void data_page_erase_state_run(void)$/;"	f	file:
data_page_erase_state_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void data_page_erase_state_run(void)$/;"	f	file:
data_page_erase_state_run	.\app\nRF51822_xxAC\pstorage.c	/^static void data_page_erase_state_run(void)$/;"	f	file:
data_to_swap_write_state_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void data_to_swap_write_state_run(void)$/;"	f	file:
data_to_swap_write_state_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void data_to_swap_write_state_run(void)$/;"	f	file:
data_to_swap_write_state_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void data_to_swap_write_state_run(void)$/;"	f	file:
data_to_swap_write_state_run	.\app\nRF51822_xxAC\pstorage.c	/^static void data_to_swap_write_state_run(void)$/;"	f	file:
detection_delay_timeout_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static void detection_delay_timeout_handler(void * p_context)$/;"	f	file:
detection_delay_timeout_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static void detection_delay_timeout_handler(void * p_context)$/;"	f	file:
detection_delay_timeout_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static void detection_delay_timeout_handler(void * p_context)$/;"	f	file:
disconnect_on_fail	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    bool                          disconnect_on_fail;               \/**< Set to TRUE if a failed connection parameters update shall cause an automatic disconnection, set to FALSE otherwise. *\/$/;"	m	struct:__anon479
disconnect_on_fail	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    bool                          disconnect_on_fail;               \/**< Set to TRUE if a failed connection parameters update shall cause an automatic disconnection, set to FALSE otherwise. *\/$/;"	m	struct:__anon490
disconnect_on_fail	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    bool                          disconnect_on_fail;               \/**< Set to TRUE if a failed connection parameters update shall cause an automatic disconnection, set to FALSE otherwise. *\/$/;"	m	struct:__anon501
dtor_end	.\thumb_crt0.s	/^dtor_end:$/;"	l
dtor_loop	.\thumb_crt0.s	/^dtor_loop:$/;"	l
dummy_func	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.h	/^__INLINE int dummy_func(void* ignore)$/;"	f
dummy_func	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.h	/^__INLINE int dummy_func(void* ignore)$/;"	f
elapsed_ticks_acquire	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static bool elapsed_ticks_acquire(uint32_t * p_ticks_elapsed)$/;"	f	file:
elapsed_ticks_acquire	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static bool elapsed_ticks_acquire(uint32_t * p_ticks_elapsed)$/;"	f	file:
elapsed_ticks_acquire	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static bool elapsed_ticks_acquire(uint32_t * p_ticks_elapsed)$/;"	f	file:
energy	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t energy;     \/**< saves previous frame energy. *\/$/;"	m	struct:__anon74
energy	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon76
energy	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon75
erase_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void erase_sub_state_sm_run(void)$/;"	f	file:
erase_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void erase_sub_state_sm_run(void)$/;"	f	file:
erase_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void erase_sub_state_sm_run(void)$/;"	f	file:
erase_sub_state_sm_run	.\app\nRF51822_xxAC\pstorage.c	/^static void erase_sub_state_sm_run(void)$/;"	f	file:
err_code	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^    uint32_t        err_code;    \/**< The error code representing the error that occurred. *\/$/;"	m	struct:__anon577
error_code	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^        uint32_t error_code;          \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon506::__anon507
error_code	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^        uint32_t error_code;          \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon520::__anon521
error_code	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^        uint32_t error_code;          \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon538::__anon539
error_code	.\app\nRF51822_xxAC\app_uart.h	/^        uint32_t error_code;          \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon9::__anon10
error_communication	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^        uint32_t error_communication; \/**< Field used if evt_type is: APP_UART_COMMUNICATION_ERROR. This field contains the value in the ERRORSRC register for the UART peripheral. The UART_ERRORSRC_x defines from nrf5x_bitfields.h can be used to parse the error code. See also the \\nRFXX Series Reference Manual for specification. *\/$/;"	m	union:__anon506::__anon507
error_communication	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^        uint32_t error_communication; \/**< Field used if evt_type is: APP_UART_COMMUNICATION_ERROR. This field contains the value in the ERRORSRC register for the UART peripheral. The UART_ERRORSRC_x defines from nrf5x_bitfields.h can be used to parse the error code. See also the \\nRFXX Series Reference Manual for specification. *\/$/;"	m	union:__anon520::__anon521
error_communication	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^        uint32_t error_communication; \/**< Field used if evt_type is: APP_UART_COMMUNICATION_ERROR. This field contains the value in the ERRORSRC register for the UART peripheral. The UART_ERRORSRC_x defines from nrf5x_bitfields.h can be used to parse the error code. See also the \\nRFXX Series Reference Manual for specification. *\/$/;"	m	union:__anon538::__anon539
error_communication	.\app\nRF51822_xxAC\app_uart.h	/^        uint32_t error_communication; \/**< Field used if evt_type is: APP_UART_COMMUNICATION_ERROR. This field contains the value in the ERRORSRC register for the UART peripheral. The UART_ERRORSRC_x defines from nrf5x_bitfields.h can be used to parse the error code. See also the \\nRFXX Series Reference Manual for specification. *\/$/;"	m	union:__anon9::__anon10
error_handler	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    ble_srv_error_handler_t       error_handler;                    \/**< Function to be called in case of an error. *\/$/;"	m	struct:__anon479
error_handler	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    ble_srv_error_handler_t       error_handler;                    \/**< Function to be called in case of an error. *\/$/;"	m	struct:__anon490
error_handler	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    ble_srv_error_handler_t       error_handler;                    \/**< Function to be called in case of an error. *\/$/;"	m	struct:__anon501
error_info_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^} error_info_t;$/;"	t	typeref:struct:__anon577
evt_handler	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    ble_conn_params_evt_handler_t evt_handler;                      \/**< Event handler to be called for handling events in the Connection Parameters. *\/$/;"	m	struct:__anon479
evt_handler	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    ble_conn_params_evt_handler_t evt_handler;                      \/**< Event handler to be called for handling events in the Connection Parameters. *\/$/;"	m	struct:__anon490
evt_handler	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    ble_conn_params_evt_handler_t evt_handler;                      \/**< Event handler to be called for handling events in the Connection Parameters. *\/$/;"	m	struct:__anon501
evt_type	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    ble_conn_params_evt_type_t evt_type;                            \/**< Type of event. *\/$/;"	m	struct:__anon478
evt_type	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    ble_conn_params_evt_type_t evt_type;                            \/**< Type of event. *\/$/;"	m	struct:__anon489
evt_type	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    ble_conn_params_evt_type_t evt_type;                            \/**< Type of event. *\/$/;"	m	struct:__anon500
evt_type	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    app_uart_evt_type_t evt_type; \/**< Type of event. *\/$/;"	m	struct:__anon506
evt_type	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    app_uart_evt_type_t evt_type; \/**< Type of event. *\/$/;"	m	struct:__anon520
evt_type	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    app_uart_evt_type_t evt_type; \/**< Type of event. *\/$/;"	m	struct:__anon538
evt_type	.\app\nRF51822_xxAC\app_uart.h	/^    app_uart_evt_type_t evt_type; \/**< Type of event. *\/$/;"	m	struct:__anon9
exit	.\thumb_crt0.s	/^exit:$/;"	l
exit_loop	.\thumb_crt0.s	/^exit_loop:$/;"	l
expired_timers_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void expired_timers_handler(uint32_t         ticks_elapsed,$/;"	f	file:
expired_timers_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void expired_timers_handler(uint32_t         ticks_elapsed,$/;"	f	file:
expired_timers_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void expired_timers_handler(uint32_t         ticks_elapsed,$/;"	f	file:
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon43
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon44
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon45
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon46
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                   \/**< length of the FFT. *\/$/;"	m	struct:__anon47
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon39
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon40
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon41
fftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLen;                 \/**< length of the FFT. *\/$/;"	m	struct:__anon42
fftLenBy2	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon50
fftLenRFFT	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t fftLenRFFT;             \/**< length of the real sequence *\/$/;"	m	struct:__anon51
fftLenReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon49
fftLenReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon50
fftLenReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon48
fgetc	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^int fgetc(FILE * p_file)$/;"	f
fgetc	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^int fgetc(FILE * p_file)$/;"	f
fgetc	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^int fgetc(FILE * p_file)$/;"	f
fifo_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^static __INLINE void fifo_get(app_fifo_t * p_fifo, uint8_t * p_byte)$/;"	f	file:
fifo_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^static __INLINE void fifo_get(app_fifo_t * p_fifo, uint8_t * p_byte)$/;"	f	file:
fifo_length	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static __INLINE uint32_t fifo_length(app_fifo_t * const fifo)$/;"	f	file:
fifo_length	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static __INLINE uint32_t fifo_length(app_fifo_t * const fifo)$/;"	f	file:
fifo_length	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^static __INLINE uint32_t fifo_length(app_fifo_t * p_fifo)$/;"	f	file:
fifo_length	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^static __INLINE uint32_t fifo_length(app_fifo_t * p_fifo)$/;"	f	file:
fifo_length	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static __INLINE uint32_t fifo_length(app_fifo_t * const fifo)$/;"	f	file:
fifo_put	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.c	/^static __INLINE void fifo_put(app_fifo_t * p_fifo, uint8_t byte)$/;"	f	file:
fifo_put	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.c	/^static __INLINE void fifo_put(app_fifo_t * p_fifo, uint8_t byte)$/;"	f	file:
first	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint8_t           first;                                                    \/**< Index of first entry to have been inserted in the queue (i.e. the next entry to be executed). *\/$/;"	m	struct:__anon559	file:
first	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint8_t           first;                                                    \/**< Index of first entry to have been inserted in the queue (i.e. the next entry to be executed). *\/$/;"	m	struct:__anon569	file:
first	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint8_t           first;                                                    \/**< Index of first entry to have been inserted in the queue (i.e. the next entry to be executed). *\/$/;"	m	struct:__anon585	file:
first_conn_params_update_delay	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    uint32_t                      first_conn_params_update_delay;   \/**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (in number of timer ticks). *\/$/;"	m	struct:__anon479
first_conn_params_update_delay	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    uint32_t                      first_conn_params_update_delay;   \/**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (in number of timer ticks). *\/$/;"	m	struct:__anon490
first_conn_params_update_delay	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    uint32_t                      first_conn_params_update_delay;   \/**< Time from initiating event (connect or start of notification) to first time sd_ble_gap_conn_param_update is called (in number of timer ticks). *\/$/;"	m	struct:__anon501
flags	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_t                      flags;                               \/**< Advertising data Flags field. *\/$/;"	m	struct:__anon476
flags	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_t                      flags;                               \/**< Advertising data Flags field. *\/$/;"	m	struct:__anon487
flags	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_t                      flags;                               \/**< Advertising data Flags field. *\/$/;"	m	struct:__anon498
flags	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t   flags;      \/\/\/< Transfer flags (see @ref APP_TWI_NO_STOP).$/;"	m	struct:__anon571
flags	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t   flags;      \/\/\/< Transfer flags (see @ref APP_TWI_NO_STOP).$/;"	m	struct:__anon588
flags	.\app\inc\app_twi.h	/^    uint8_t   flags;      \/\/\/< Transfer flags (see @ref APP_TWI_NO_STOP).$/;"	m	struct:__anon1
flags_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t flags_encode(int8_t     flags,$/;"	f	file:
flags_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t flags_encode(int8_t     flags,$/;"	f	file:
flags_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t flags_encode(int8_t     flags,$/;"	f	file:
flash_api_err_code_process	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void flash_api_err_code_process(uint32_t err_code)$/;"	f	file:
flash_api_err_code_process	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void flash_api_err_code_process(uint32_t err_code)$/;"	f	file:
flash_api_err_code_process	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void flash_api_err_code_process(uint32_t err_code)$/;"	f	file:
flash_api_err_code_process	.\app\nRF51822_xxAC\pstorage.c	/^static void flash_api_err_code_process(uint32_t err_code)$/;"	f	file:
flash_operation_failure_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void flash_operation_failure_run(void)$/;"	f	file:
flash_operation_failure_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void flash_operation_failure_run(void)$/;"	f	file:
flash_operation_failure_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void flash_operation_failure_run(void)$/;"	f	file:
flash_operation_failure_run	.\app\nRF51822_xxAC\pstorage.c	/^static void flash_operation_failure_run(void)$/;"	f	file:
flash_operation_success_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void flash_operation_success_run(void)$/;"	f	file:
flash_operation_success_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void flash_operation_success_run(void)$/;"	f	file:
flash_operation_success_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void flash_operation_success_run(void)$/;"	f	file:
flash_operation_success_run	.\app\nRF51822_xxAC\pstorage.c	/^static void flash_operation_success_run(void)$/;"	f	file:
flash_page_erase	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void flash_page_erase(uint32_t page_number)$/;"	f	file:
flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^static void flash_page_erase(uint32_t * p_page)$/;"	f	file:
flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void flash_page_erase(uint32_t page_number)$/;"	f	file:
flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^static void flash_page_erase(uint32_t * p_page)$/;"	f	file:
flash_page_erase	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void flash_page_erase(uint32_t page_number)$/;"	f	file:
flash_page_erase	.\app\nRF51822_xxAC\ble_flash.c	/^static void flash_page_erase(uint32_t * p_page)$/;"	f	file:
flash_page_erase	.\app\nRF51822_xxAC\pstorage.c	/^static void flash_page_erase(uint32_t page_number)$/;"	f	file:
flash_swap_sub_state_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} flash_swap_sub_state_t;$/;"	t	typeref:enum:__anon509	file:
flash_swap_sub_state_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} flash_swap_sub_state_t;$/;"	t	typeref:enum:__anon527	file:
flash_swap_sub_state_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} flash_swap_sub_state_t;$/;"	t	typeref:enum:__anon545	file:
flash_swap_sub_state_t	.\app\nRF51822_xxAC\pstorage.c	/^} flash_swap_sub_state_t;$/;"	t	typeref:enum:__anon12	file:
flash_word_unprotected_write	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^static void flash_word_unprotected_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_word_unprotected_write	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^static void flash_word_unprotected_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_word_unprotected_write	.\app\nRF51822_xxAC\ble_flash.c	/^static void flash_word_unprotected_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_word_write	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^static void flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_word_write	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^static void flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_word_write	.\app\nRF51822_xxAC\ble_flash.c	/^static void flash_word_write(uint32_t * p_address, uint32_t value)$/;"	f	file:
flash_write	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void flash_write(uint32_t * const       p_dst, $/;"	f	file:
flash_write	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void flash_write(uint32_t * const       p_dst, $/;"	f	file:
flash_write	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void flash_write(uint32_t * const       p_dst, $/;"	f	file:
flash_write	.\app\nRF51822_xxAC\pstorage.c	/^static void flash_write(uint32_t * const       p_dst, $/;"	f	file:
float32_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef float float32_t;$/;"	t
float64_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef double float64_t;$/;"	t
flow_control	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    app_uart_flow_control_t flow_control; \/**< Flow control setting, if flow control is used, the system will use low power UART mode, based on CTS signal. *\/$/;"	m	struct:__anon503
flow_control	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    app_uart_flow_control_t flow_control; \/**< Flow control setting, if flow control is used, the system will use low power UART mode, based on CTS signal. *\/$/;"	m	struct:__anon517
flow_control	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    app_uart_flow_control_t flow_control; \/**< Flow control setting, if flow control is used, the system will use low power UART mode, based on CTS signal. *\/$/;"	m	struct:__anon535
flow_control	.\app\nRF51822_xxAC\app_uart.h	/^    app_uart_flow_control_t flow_control; \/**< Flow control setting, if flow control is used, the system will use low power UART mode, based on CTS signal. *\/$/;"	m	struct:__anon6
fputc	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^int fputc(int ch, FILE * p_file)$/;"	f
fputc	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^int fputc(int ch, FILE * p_file)$/;"	f
fputc	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^int fputc(int ch, FILE * p_file)$/;"	f
func	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^    app_timer_timeout_handler_t func;$/;"	m	struct:__anon587	file:
gcc_current_sp	.\nRF\CMSIS\Device\Include\compiler_abstraction.h	/^    static inline unsigned int gcc_current_sp(void)$/;"	f
gpiote_event_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static void gpiote_event_handler(nrf_drv_gpiote_pin_t pin, nrf_gpiote_polarity_t action)$/;"	f	file:
gpiote_event_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static void gpiote_event_handler(nrf_drv_gpiote_pin_t pin, nrf_gpiote_polarity_t action)$/;"	f	file:
gpiote_event_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static void gpiote_event_handler(nrf_drv_gpiote_pin_t pin, nrf_gpiote_polarity_t action)$/;"	f	file:
handle	.\RTE\nRF_Libraries\nRF51422_xxAC\retarget.c	/^    int handle;$/;"	m	struct:__FILE	file:
handle	.\RTE\nRF_Libraries\nRF51822_xxAB\retarget.c	/^    int handle;$/;"	m	struct:__FILE	file:
handle	.\RTE\nRF_Libraries\nRF51822_xxAC\retarget.c	/^    int handle;$/;"	m	struct:__FILE	file:
head_restore_state_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void head_restore_state_run(void)$/;"	f	file:
head_restore_state_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void head_restore_state_run(void)$/;"	f	file:
head_restore_state_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void head_restore_state_run(void)$/;"	f	file:
head_restore_state_run	.\app\nRF51822_xxAC\pstorage.c	/^static void head_restore_state_run(void)$/;"	f	file:
high_to_low	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    uint32_t high_to_low;   \/**Pin went from high to low *\/$/;"	m	struct:__anon553
high_to_low	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    uint32_t high_to_low;   \/**Pin went from high to low *\/$/;"	m	struct:__anon562
high_to_low	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    uint32_t high_to_low;   \/**Pin went from high to low *\/$/;"	m	struct:__anon576
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon43
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                  \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon44
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon39
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon40
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon41
ifftFlag	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlag;                \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon42
ifftFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon49
ifftFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                          \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon50
ifftFlagR	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon48
include_appearance	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    bool                         include_appearance;                  \/**< Determines if Appearance shall be included. *\/$/;"	m	struct:__anon476
include_appearance	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    bool                         include_appearance;                  \/**< Determines if Appearance shall be included. *\/$/;"	m	struct:__anon487
include_appearance	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    bool                         include_appearance;                  \/**< Determines if Appearance shall be included. *\/$/;"	m	struct:__anon498
include_ble_device_addr	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    bool                         include_ble_device_addr;             \/**< Determines if LE Bluetooth Device Address shall be included. *\/$/;"	m	struct:__anon476
include_ble_device_addr	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    bool                         include_ble_device_addr;             \/**< Determines if LE Bluetooth Device Address shall be included. *\/$/;"	m	struct:__anon487
include_ble_device_addr	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    bool                         include_ble_device_addr;             \/**< Determines if LE Bluetooth Device Address shall be included. *\/$/;"	m	struct:__anon498
intern_softdevice_events_execute	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^void intern_softdevice_events_execute(void)$/;"	f
intern_softdevice_events_execute	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^void intern_softdevice_events_execute(void)$/;"	f
intern_softdevice_events_execute	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^void intern_softdevice_events_execute(void)$/;"	f
internal_transaction_cb	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static void internal_transaction_cb(ret_code_t result, void * p_user_data)$/;"	f	file:
internal_transaction_cb	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static void internal_transaction_cb(ret_code_t result, void * p_user_data)$/;"	f	file:
internal_transaction_cb	.\app\src\app_twi.c	/^static void internal_transaction_cb(ret_code_t result, void * p_user_data)$/;"	f	file:
internal_transaction_in_progress	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    bool    volatile internal_transaction_in_progress;$/;"	m	struct:__anon574
internal_transaction_in_progress	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    bool    volatile internal_transaction_in_progress;$/;"	m	struct:__anon591
internal_transaction_in_progress	.\app\inc\app_twi.h	/^    bool    volatile internal_transaction_in_progress;$/;"	m	struct:__anon4
internal_transaction_result	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t volatile internal_transaction_result;$/;"	m	struct:__anon574
internal_transaction_result	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t volatile internal_transaction_result;$/;"	m	struct:__anon591
internal_transaction_result	.\app\inc\app_twi.h	/^    uint8_t volatile internal_transaction_result;$/;"	m	struct:__anon4
is_conn_params_ok	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static bool is_conn_params_ok(ble_gap_conn_params_t * p_conn_params)$/;"	f	file:
is_conn_params_ok	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static bool is_conn_params_ok(ble_gap_conn_params_t * p_conn_params)$/;"	f	file:
is_conn_params_ok	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static bool is_conn_params_ok(ble_gap_conn_params_t * p_conn_params)$/;"	f	file:
is_disabled_in_debug_needed	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^static bool is_disabled_in_debug_needed(void)$/;"	f	file:
is_disabled_in_debug_needed	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^static bool is_disabled_in_debug_needed(void) $/;"	f	file:
is_disabled_in_debug_needed	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^static bool is_disabled_in_debug_needed(void) $/;"	f	file:
is_disabled_in_debug_needed	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^static bool is_disabled_in_debug_needed(void)$/;"	f	file:
is_manual_peripheral_setup_needed	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^static bool is_manual_peripheral_setup_needed(void)$/;"	f	file:
is_manual_peripheral_setup_needed	.\RTE\Device\nRF51822_xxAB\system_nrf51.c	/^static bool is_manual_peripheral_setup_needed(void) $/;"	f	file:
is_manual_peripheral_setup_needed	.\RTE\Device\nRF51822_xxAC\system_nrf51.c	/^static bool is_manual_peripheral_setup_needed(void) $/;"	f	file:
is_manual_peripheral_setup_needed	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^static bool is_manual_peripheral_setup_needed(void)$/;"	f	file:
is_page_erase_required	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static bool is_page_erase_required(void)$/;"	f	file:
is_page_erase_required	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static bool is_page_erase_required(void)$/;"	f	file:
is_page_erase_required	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static bool is_page_erase_required(void)$/;"	f	file:
is_page_erase_required	.\app\nRF51822_xxAC\pstorage.c	/^static bool is_page_erase_required(void)$/;"	f	file:
is_peripheral_domain_setup_needed	.\RTE\Device\nRF51422_xxAC\system_nrf51.c	/^static bool is_peripheral_domain_setup_needed(void)$/;"	f	file:
is_peripheral_domain_setup_needed	.\nRF\CMSIS\Device\Source\system_nrf51.c	/^static bool is_peripheral_domain_setup_needed(void)$/;"	f	file:
is_running	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    bool                        is_running;                                 \/**< True if timer is running, False otherwise. *\/$/;"	m	struct:__anon554	file:
is_running	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    bool                        is_running;                                 \/**< True if timer is running, False otherwise. *\/$/;"	m	struct:__anon564	file:
is_running	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    bool                        is_running;                                 \/**< True if timer is running, False otherwise. *\/$/;"	m	struct:__anon580	file:
is_tail_data_page_swap_required	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static bool is_tail_data_page_swap_required(void)$/;"	f	file:
is_tail_data_page_swap_required	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static bool is_tail_data_page_swap_required(void)$/;"	f	file:
is_tail_data_page_swap_required	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static bool is_tail_data_page_swap_required(void)$/;"	f	file:
is_tail_data_page_swap_required	.\app\nRF51822_xxAC\pstorage.c	/^static bool is_tail_data_page_swap_required(void)$/;"	f	file:
last	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint8_t           last;                                                     \/**< Index of last entry to have been inserted in the queue. *\/$/;"	m	struct:__anon559	file:
last	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint8_t           last;                                                     \/**< Index of last entry to have been inserted in the queue. *\/$/;"	m	struct:__anon569	file:
last	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint8_t           last;                                                     \/**< Index of last entry to have been inserted in the queue. *\/$/;"	m	struct:__anon585	file:
le_role	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_le_role_t        le_role;                             \/**< LE Role field. Included when different from @ref BLE_ADVDATA_ROLE_NOT_PRESENT.*\/$/;"	m	struct:__anon476
le_role	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_le_role_t        le_role;                             \/**< LE Role field. Included when different from @ref BLE_ADVDATA_ROLE_NOT_PRESENT.*\/$/;"	m	struct:__anon487
le_role	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_le_role_t        le_role;                             \/**< LE Role field. Included when different from @ref BLE_ADVDATA_ROLE_NOT_PRESENT.*\/$/;"	m	struct:__anon498
le_role_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t le_role_encode(ble_advdata_le_role_t   le_role,$/;"	f	file:
le_role_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t le_role_encode(ble_advdata_le_role_t   le_role,$/;"	f	file:
le_role_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t le_role_encode(ble_advdata_le_role_t   le_role,$/;"	f	file:
leds_timer_handler	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static void leds_timer_handler(void * p_context)$/;"	f	file:
leds_timer_handler	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static void leds_timer_handler(void * p_context)$/;"	f	file:
leds_timer_handler	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static void leds_timer_handler(void * p_context)$/;"	f	file:
length	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t   length;     \/\/\/< Number of bytes to transfer.$/;"	m	struct:__anon571
length	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t   length;     \/\/\/< Number of bytes to transfer.$/;"	m	struct:__anon588
length	.\app\inc\app_twi.h	/^    uint8_t   length;     \/\/\/< Number of bytes to transfer.$/;"	m	struct:__anon1
line_num	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^    uint16_t        line_num;    \/**< The line number where the error occurred. *\/$/;"	m	struct:__anon577
line_num	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^    uint16_t        line_num;    \/**< The line number where the error occurred. *\/$/;"	m	struct:__anon578
list_deletions_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static bool list_deletions_handler(void)$/;"	f	file:
list_deletions_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static bool list_deletions_handler(void)$/;"	f	file:
list_deletions_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static bool list_deletions_handler(void)$/;"	f	file:
list_insertions_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static bool list_insertions_handler(timer_node_t * p_restart_list_head)$/;"	f	file:
list_insertions_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static bool list_insertions_handler(timer_node_t * p_restart_list_head)$/;"	f	file:
list_insertions_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static bool list_insertions_handler(timer_node_t * p_restart_list_head)$/;"	f	file:
log_hex	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^const char* log_hex(uint32_t value)$/;"	f
log_hex	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^const char* log_hex(uint32_t value)$/;"	f
log_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^const char* log_hex_char(const char c)$/;"	f
log_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^const char* log_hex_char(const char c)$/;"	f
log_raw_uart_has_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE int log_raw_uart_has_input()$/;"	f
log_raw_uart_has_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE int log_raw_uart_has_input()$/;"	f
log_raw_uart_init	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_raw_uart_init()$/;"	f
log_raw_uart_init	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_raw_uart_init()$/;"	f
log_raw_uart_printf	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_raw_uart_printf(const char * format_msg, ...)$/;"	f
log_raw_uart_printf	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_raw_uart_printf(const char * format_msg, ...)$/;"	f
log_raw_uart_read_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_raw_uart_read_input(char * c)$/;"	f
log_raw_uart_read_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_raw_uart_read_input(char * c)$/;"	f
log_raw_uart_write_char	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_raw_uart_write_char(const char c)$/;"	f
log_raw_uart_write_char	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_raw_uart_write_char(const char c)$/;"	f
log_raw_uart_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_raw_uart_write_hex(uint32_t value)$/;"	f
log_raw_uart_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_raw_uart_write_hex(uint32_t value)$/;"	f
log_raw_uart_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_raw_uart_write_hex_char(uint8_t c)$/;"	f
log_raw_uart_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_raw_uart_write_hex_char(uint8_t c)$/;"	f
log_raw_uart_write_string	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_raw_uart_write_string(const char* msg)$/;"	f
log_raw_uart_write_string	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_raw_uart_write_string(const char* msg)$/;"	f
log_raw_uart_write_string_many	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_raw_uart_write_string_many(int num_args, ...)$/;"	f
log_raw_uart_write_string_many	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_raw_uart_write_string_many(int num_args, ...)$/;"	f
log_rtt_has_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE int log_rtt_has_input()$/;"	f
log_rtt_has_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE int log_rtt_has_input()$/;"	f
log_rtt_init	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_rtt_init(void)$/;"	f
log_rtt_init	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_rtt_init(void)$/;"	f
log_rtt_printf	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_rtt_printf(int terminal_index, char * format_msg, ...)$/;"	f
log_rtt_printf	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_rtt_printf(int terminal_index, char * format_msg, ...)$/;"	f
log_rtt_read_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_rtt_read_input(char * c)$/;"	f
log_rtt_read_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_rtt_read_input(char * c)$/;"	f
log_rtt_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_rtt_write_hex(int terminal_index, uint32_t value)$/;"	f
log_rtt_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_rtt_write_hex(int terminal_index, uint32_t value)$/;"	f
log_rtt_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_rtt_write_hex_char(int terminal_index, uint8_t value)$/;"	f
log_rtt_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_rtt_write_hex_char(int terminal_index, uint8_t value)$/;"	f
log_rtt_write_string	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_rtt_write_string(int terminal_index, int num_args, ...)$/;"	f
log_rtt_write_string	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_rtt_write_string(int terminal_index, int num_args, ...)$/;"	f
log_uart_has_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE int log_uart_has_input()$/;"	f
log_uart_has_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE int log_uart_has_input()$/;"	f
log_uart_init	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_uart_init()$/;"	f
log_uart_init	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_uart_init()$/;"	f
log_uart_printf	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_uart_printf(const char * format_msg, ...)$/;"	f
log_uart_printf	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_uart_printf(const char * format_msg, ...)$/;"	f
log_uart_read_input	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^uint32_t log_uart_read_input(char * c)$/;"	f
log_uart_read_input	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^uint32_t log_uart_read_input(char * c)$/;"	f
log_uart_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_uart_write_hex(uint32_t value)$/;"	f
log_uart_write_hex	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_uart_write_hex(uint32_t value)$/;"	f
log_uart_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void log_uart_write_hex_char(uint8_t c)$/;"	f
log_uart_write_hex_char	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void log_uart_write_hex_char(uint8_t c)$/;"	f
log_uart_write_string	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_uart_write_string(const char* msg)$/;"	f
log_uart_write_string	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_uart_write_string(const char* msg)$/;"	f
log_uart_write_string_many	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^__INLINE void log_uart_write_string_many(int num_args, ...)$/;"	f
log_uart_write_string_many	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^__INLINE void log_uart_write_string_many(int num_args, ...)$/;"	f
low_to_high	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    uint32_t low_to_high;   \/**Pin went from low to high *\/$/;"	m	struct:__anon553
low_to_high	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    uint32_t low_to_high;   \/**Pin went from low to high *\/$/;"	m	struct:__anon562
low_to_high	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    uint32_t low_to_high;   \/**Pin went from low to high *\/$/;"	m	struct:__anon576
m_adv_evt	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_adv_evt_t                   m_adv_evt;          \/**< Advertising event propogated to the main application. The event is either a transaction to a new advertising mode, or a request for whitelist or peer address.. *\/$/;"	v	file:
m_adv_evt	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_adv_evt_t                   m_adv_evt;          \/**< Advertising event propogated to the main application. The event is either a transaction to a new advertising mode, or a request for whitelist or peer address.. *\/$/;"	v	file:
m_adv_evt	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_adv_evt_t                   m_adv_evt;          \/**< Advertising event propogated to the main application. The event is either a transaction to a new advertising mode, or a request for whitelist or peer address.. *\/$/;"	v	file:
m_adv_mode_current	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_adv_mode_t                  m_adv_mode_current; \/**< Variable to keep track of the current advertising mode. *\/$/;"	v	file:
m_adv_mode_current	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_adv_mode_t                  m_adv_mode_current; \/**< Variable to keep track of the current advertising mode. *\/$/;"	v	file:
m_adv_mode_current	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_adv_mode_t                  m_adv_mode_current; \/**< Variable to keep track of the current advertising mode. *\/$/;"	v	file:
m_adv_modes_config	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_adv_modes_config_t          m_adv_modes_config; \/**< Struct to keep track of disabled and enabled advertising modes, as well as time-outs and intervals.*\/$/;"	v	file:
m_adv_modes_config	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_adv_modes_config_t          m_adv_modes_config; \/**< Struct to keep track of disabled and enabled advertising modes, as well as time-outs and intervals.*\/$/;"	v	file:
m_adv_modes_config	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_adv_modes_config_t          m_adv_modes_config; \/**< Struct to keep track of disabled and enabled advertising modes, as well as time-outs and intervals.*\/$/;"	v	file:
m_advdata	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advdata_t                   m_advdata;          \/**< Used by the initialization function to set name, appearance, and UUIDs and advertising flags visible to peer devices. *\/$/;"	v	file:
m_advdata	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advdata_t                   m_advdata;          \/**< Used by the initialization function to set name, appearance, and UUIDs and advertising flags visible to peer devices. *\/$/;"	v	file:
m_advdata	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advdata_t                   m_advdata;          \/**< Used by the initialization function to set name, appearance, and UUIDs and advertising flags visible to peer devices. *\/$/;"	v	file:
m_advertising_start_pending	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool                            m_advertising_start_pending = false; \/**< Flag to keep track of ongoing operations on persistent memory. *\/$/;"	v	file:
m_advertising_start_pending	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool                            m_advertising_start_pending = false; \/**< Flag to keep track of ongoing operations on persistent memory. *\/$/;"	v	file:
m_advertising_start_pending	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool                            m_advertising_start_pending = false; \/**< Flag to keep track of ongoing operations on persistent memory. *\/$/;"	v	file:
m_alert_mask	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static uint32_t         m_alert_mask          = 0;$/;"	v	file:
m_alert_mask	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static uint32_t         m_alert_mask          = 0;$/;"	v	file:
m_alert_mask	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static uint32_t         m_alert_mask          = 0;$/;"	v	file:
m_alert_timer_id	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^APP_TIMER_DEF(m_alert_timer_id);$/;"	v
m_alert_timer_id	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^APP_TIMER_DEF(m_alert_timer_id);$/;"	v
m_alert_timer_id	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^APP_TIMER_DEF(m_alert_timer_id);$/;"	v
m_ant_evt_buffer	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static ant_evt_t                      m_ant_evt_buffer;                 \/**< Buffer for receiving ANT events from the SoftDevice. *\/$/;"	v	file:
m_ant_evt_buffer	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static ant_evt_t                      m_ant_evt_buffer;                 \/**< Buffer for receiving ANT events from the SoftDevice. *\/$/;"	v	file:
m_ant_evt_buffer	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^__ALIGN(4) static ant_evt_t           m_ant_evt_buffer;                 \/**< Buffer for receiving ANT events from the SoftDevice. *\/$/;"	v	file:
m_ant_evt_handler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static ant_evt_handler_t              m_ant_evt_handler;                \/**< Application event handler for handling ANT events.  *\/$/;"	v	file:
m_ant_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static ant_evt_handler_t              m_ant_evt_handler;                \/**< Application event handler for handling ANT events.  *\/$/;"	v	file:
m_ant_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static ant_evt_handler_t              m_ant_evt_handler;                \/**< Application event handler for handling ANT events.  *\/$/;"	v	file:
m_app_data_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_app_data_size;                        \/**< Variable for storing the application command size parameter internally. *\/$/;"	v	file:
m_app_data_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_app_data_size;                        \/**< Variable for storing the application command size parameter internally. *\/$/;"	v	file:
m_app_data_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_app_data_size;                        \/**< Variable for storing the application command size parameter internally. *\/$/;"	v	file:
m_app_data_size	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_app_data_size;                        \/**< Variable for storing the application command size parameter internally. *\/$/;"	v	file:
m_app_table	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];     \/**< Registered application information table. *\/$/;"	v	file:
m_app_table	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];     \/**< Registered application information table. *\/$/;"	v	file:
m_app_table	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];     \/**< Registered application information table. *\/$/;"	v	file:
m_app_table	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];        \/**< Registered application information table. *\/$/;"	v	file:
m_app_table	.\app\nRF51822_xxAC\pstorage.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];     \/**< Registered application information table. *\/$/;"	v	file:
m_app_table	.\app\nRF51822_xxAC\pstorage_nosd.c	/^static pstorage_module_table_t m_app_table[PSTORAGE_NUM_OF_PAGES];        \/**< Registered application information table. *\/$/;"	v	file:
m_app_ticks_per_100ms	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static uint32_t         m_app_ticks_per_100ms = 0;$/;"	v	file:
m_app_ticks_per_100ms	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static uint32_t         m_app_ticks_per_100ms = 0;$/;"	v	file:
m_app_ticks_per_100ms	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static uint32_t         m_app_ticks_per_100ms = 0;$/;"	v	file:
m_ble_evt_buffer_size	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static uint16_t                       m_ble_evt_buffer_size;            \/**< Size of BLE event buffer. *\/$/;"	v	file:
m_ble_evt_buffer_size	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static uint16_t                       m_ble_evt_buffer_size;            \/**< Size of BLE event buffer. *\/$/;"	v	file:
m_ble_evt_buffer_size	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static uint16_t                       m_ble_evt_buffer_size;            \/**< Size of BLE event buffer. *\/$/;"	v	file:
m_ble_evt_handler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static ble_evt_handler_t              m_ble_evt_handler;                \/**< Application event handler for handling BLE events. *\/$/;"	v	file:
m_ble_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static ble_evt_handler_t              m_ble_evt_handler;                \/**< Application event handler for handling BLE events. *\/$/;"	v	file:
m_ble_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static ble_evt_handler_t              m_ble_evt_handler;                \/**< Application event handler for handling BLE events. *\/$/;"	v	file:
m_button_count	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static uint8_t                        m_button_count;              \/**< Number of configured buttons. *\/$/;"	v	file:
m_button_count	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static uint8_t                        m_button_count;              \/**< Number of configured buttons. *\/$/;"	v	file:
m_button_count	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static uint8_t                        m_button_count;              \/**< Number of configured buttons. *\/$/;"	v	file:
m_button_timer_id	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^APP_TIMER_DEF(m_button_timer_id);$/;"	v
m_button_timer_id	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^APP_TIMER_DEF(m_button_timer_id);$/;"	v
m_button_timer_id	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^APP_TIMER_DEF(m_button_timer_id);$/;"	v
m_buttons_list	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static const uint32_t m_buttons_list[BUTTONS_NUMBER] = BUTTONS_LIST;$/;"	v	file:
m_buttons_list	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static const uint32_t m_buttons_list[BUTTONS_NUMBER] = BUTTONS_LIST;$/;"	v	file:
m_buttons_list	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static const uint32_t m_buttons_list[BUTTONS_NUMBER] = BUTTONS_LIST;$/;"	v	file:
m_change_param	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static bool m_change_param = false;$/;"	v	file:
m_change_param	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static bool m_change_param = false;$/;"	v	file:
m_change_param	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static bool m_change_param = false;$/;"	v	file:
m_cmd_queue	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static cmd_queue_t             m_cmd_queue;                            \/**< Flash operation request queue. *\/$/;"	v	file:
m_cmd_queue	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static cmd_queue_t             m_cmd_queue;                            \/**< Flash operation request queue. *\/$/;"	v	file:
m_cmd_queue	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static cmd_queue_t             m_cmd_queue;                            \/**< Flash operation request queue. *\/$/;"	v	file:
m_cmd_queue	.\app\nRF51822_xxAC\pstorage.c	/^static cmd_queue_t             m_cmd_queue;                            \/**< Flash operation request queue. *\/$/;"	v	file:
m_conn_handle	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static uint16_t               m_conn_handle;            \/**< Current connection handle. *\/$/;"	v	file:
m_conn_handle	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static uint16_t               m_conn_handle;            \/**< Current connection handle. *\/$/;"	v	file:
m_conn_handle	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static uint16_t               m_conn_handle;            \/**< Current connection handle. *\/$/;"	v	file:
m_conn_params_config	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static ble_conn_params_init_t m_conn_params_config;     \/**< Configuration as specified by the application. *\/$/;"	v	file:
m_conn_params_config	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static ble_conn_params_init_t m_conn_params_config;     \/**< Configuration as specified by the application. *\/$/;"	v	file:
m_conn_params_config	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static ble_conn_params_init_t m_conn_params_config;     \/**< Configuration as specified by the application. *\/$/;"	v	file:
m_conn_params_timer_id	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^APP_TIMER_DEF(m_conn_params_timer_id);                  \/**< Connection parameters timer. *\/$/;"	v
m_conn_params_timer_id	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^APP_TIMER_DEF(m_conn_params_timer_id);                  \/**< Connection parameters timer. *\/$/;"	v
m_conn_params_timer_id	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^APP_TIMER_DEF(m_conn_params_timer_id);                  \/**< Connection parameters timer. *\/$/;"	v
m_current_conn_params	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static ble_gap_conn_params_t  m_current_conn_params;    \/**< Connection parameters received in the most recent Connect event. *\/$/;"	v	file:
m_current_conn_params	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static ble_gap_conn_params_t  m_current_conn_params;    \/**< Connection parameters received in the most recent Connect event. *\/$/;"	v	file:
m_current_conn_params	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static ble_gap_conn_params_t  m_current_conn_params;    \/**< Connection parameters received in the most recent Connect event. *\/$/;"	v	file:
m_current_page_id	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_current_page_id;                      \/**< Variable for tracking the flash page being processed. *\/$/;"	v	file:
m_current_page_id	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_current_page_id;                      \/**< Variable for tracking the flash page being processed. *\/$/;"	v	file:
m_current_page_id	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_current_page_id;                      \/**< Variable for tracking the flash page being processed. *\/$/;"	v	file:
m_current_page_id	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_current_page_id;                      \/**< Variable for tracking the flash page being processed. *\/$/;"	v	file:
m_detection_delay	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static uint32_t                       m_detection_delay;           \/**< Delay before a button is reported as pushed. *\/$/;"	v	file:
m_detection_delay	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static uint32_t                       m_detection_delay;           \/**< Delay before a button is reported as pushed. *\/$/;"	v	file:
m_detection_delay	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static uint32_t                       m_detection_delay;           \/**< Delay before a button is reported as pushed. *\/$/;"	v	file:
m_detection_delay_timer_id	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^APP_TIMER_DEF(m_detection_delay_timer_id);  \/**< Polling timer id. *\/$/;"	v
m_detection_delay_timer_id	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^APP_TIMER_DEF(m_detection_delay_timer_id);  \/**< Polling timer id. *\/$/;"	v
m_detection_delay_timer_id	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^APP_TIMER_DEF(m_detection_delay_timer_id);  \/**< Polling timer id. *\/$/;"	v
m_error_code	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.c	/^uint32_t m_error_code;$/;"	v
m_error_code	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.c	/^uint32_t m_error_code;$/;"	v
m_error_handler	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^static bsp_btn_ble_error_handler_t m_error_handler = NULL; \/**< Error handler registered by the user. *\/$/;"	v	file:
m_error_handler	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^static bsp_btn_ble_error_handler_t m_error_handler = NULL; \/**< Error handler registered by the user. *\/$/;"	v	file:
m_error_handler	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^static bsp_btn_ble_error_handler_t m_error_handler = NULL; \/**< Error handler registered by the user. *\/$/;"	v	file:
m_error_handler	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advertising_error_handler_t m_error_handler;    \/**< Handler for the advertising error events. *\/$/;"	v	file:
m_error_handler	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advertising_error_handler_t m_error_handler;    \/**< Handler for the advertising error events. *\/$/;"	v	file:
m_error_handler	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advertising_error_handler_t m_error_handler;    \/**< Handler for the advertising error events. *\/$/;"	v	file:
m_event_handler	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_event_handler	.\app\nRF51822_xxAC\app_uart.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_event_handler	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static app_uart_event_handler_t   m_event_handler;            \/**< Event handler function. *\/$/;"	v	file:
m_events_list	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static bsp_button_event_cfg_t m_events_list[BUTTONS_NUMBER] = {{BSP_EVENT_NOTHING, BSP_EVENT_NOTHING}};$/;"	v	file:
m_events_list	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static bsp_button_event_cfg_t m_events_list[BUTTONS_NUMBER] = {{BSP_EVENT_NOTHING, BSP_EVENT_NOTHING}};$/;"	v	file:
m_events_list	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static bsp_button_event_cfg_t m_events_list[BUTTONS_NUMBER] = {{BSP_EVENT_NOTHING, BSP_EVENT_NOTHING}};$/;"	v	file:
m_evt_handler	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advertising_evt_handler_t   m_evt_handler;      \/**< Handler for the advertising events. Can be initialized as NULL if no handling is implemented on in the main application. *\/$/;"	v	file:
m_evt_handler	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advertising_evt_handler_t   m_evt_handler;      \/**< Handler for the advertising events. Can be initialized as NULL if no handling is implemented on in the main application. *\/$/;"	v	file:
m_evt_handler	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advertising_evt_handler_t   m_evt_handler;      \/**< Handler for the advertising events. Can be initialized as NULL if no handling is implemented on in the main application. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static app_timer_evt_schedule_func_t m_evt_schedule_func;                       \/**< Pointer to function for propagating timeout events to the scheduler. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static app_timer_evt_schedule_func_t m_evt_schedule_func;                       \/**< Pointer to function for propagating timeout events to the scheduler. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static app_timer_evt_schedule_func_t m_evt_schedule_func;                       \/**< Pointer to function for propagating timeout events to the scheduler. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static softdevice_evt_schedule_func_t m_evt_schedule_func;              \/**< Pointer to function for propagating SoftDevice events to the scheduler. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static softdevice_evt_schedule_func_t m_evt_schedule_func;              \/**< Pointer to function for propagating SoftDevice events to the scheduler. *\/$/;"	v	file:
m_evt_schedule_func	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static softdevice_evt_schedule_func_t m_evt_schedule_func;              \/**< Pointer to function for propagating SoftDevice events to the scheduler. *\/$/;"	v	file:
m_flags	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_flags = 0;                            \/**< Storage for boolean flags for state tracking. *\/$/;"	v	file:
m_flags	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_flags = 0;                            \/**< Storage for boolean flags for state tracking. *\/$/;"	v	file:
m_flags	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_flags = 0;                            \/**< Storage for boolean flags for state tracking. *\/$/;"	v	file:
m_flags	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_flags = 0;                            \/**< Storage for boolean flags for state tracking. *\/$/;"	v	file:
m_head_word_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_head_word_size;                       \/**< Head restore area size in words. *\/$/;"	v	file:
m_head_word_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_head_word_size;                       \/**< Head restore area size in words. *\/$/;"	v	file:
m_head_word_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_head_word_size;                       \/**< Head restore area size in words. *\/$/;"	v	file:
m_head_word_size	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_head_word_size;                       \/**< Head restore area size in words. *\/$/;"	v	file:
m_in_critical_region	.\RTE\nRF_Libraries\nRF51822_xxAC\app_util_platform.c	/^static uint32_t m_in_critical_region = 0;$/;"	v	file:
m_indication_type	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static uint32_t         m_indication_type     = 0;$/;"	v	file:
m_indication_type	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static uint32_t         m_indication_type     = 0;$/;"	v	file:
m_indication_type	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static uint32_t         m_indication_type     = 0;$/;"	v	file:
m_leds_timer_id	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^APP_TIMER_DEF(m_leds_timer_id);$/;"	v
m_leds_timer_id	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^APP_TIMER_DEF(m_leds_timer_id);$/;"	v
m_leds_timer_id	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^APP_TIMER_DEF(m_leds_timer_id);$/;"	v
m_line_num	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.c	/^uint32_t m_line_num;$/;"	v
m_line_num	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.c	/^uint32_t m_line_num;$/;"	v
m_manuf_data_array	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static uint8_t                         m_manuf_data_array[BLE_GAP_ADV_MAX_SIZE];   \/**< Array to store the Manufacturer specific data*\/$/;"	v	file:
m_manuf_data_array	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static uint8_t                         m_manuf_data_array[BLE_GAP_ADV_MAX_SIZE];   \/**< Array to store the Manufacturer specific data*\/$/;"	v	file:
m_manuf_data_array	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static uint8_t                         m_manuf_data_array[BLE_GAP_ADV_MAX_SIZE];   \/**< Array to store the Manufacturer specific data*\/$/;"	v	file:
m_manuf_specific_data	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advdata_manuf_data_t        m_manuf_specific_data;                      \/**< Manufacturer specific data structure*\/$/;"	v	file:
m_manuf_specific_data	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advdata_manuf_data_t        m_manuf_specific_data;                      \/**< Manufacturer specific data structure*\/$/;"	v	file:
m_manuf_specific_data	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advdata_manuf_data_t        m_manuf_specific_data;                      \/**< Manufacturer specific data structure*\/$/;"	v	file:
m_module_initialized	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^static bool     m_module_initialized = false;                             \/**< Flag for checking if module has been initialized. *\/$/;"	v	file:
m_module_initialized	.\app\nRF51822_xxAC\pstorage_nosd.c	/^static bool     m_module_initialized = false;                             \/**< Flag for checking if module has been initialized. *\/$/;"	v	file:
m_next_app_instance	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static pstorage_size_t         m_next_app_instance;                    \/**< Points to the application module instance that can be allocated next. *\/$/;"	v	file:
m_next_app_instance	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static pstorage_size_t         m_next_app_instance;                    \/**< Points to the application module instance that can be allocated next. *\/$/;"	v	file:
m_next_app_instance	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static pstorage_size_t         m_next_app_instance;                    \/**< Points to the application module instance that can be allocated next. *\/$/;"	v	file:
m_next_app_instance	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^static uint32_t m_next_app_instance;                                      \/**< Points to the application module instance that can be allocated next *\/$/;"	v	file:
m_next_app_instance	.\app\nRF51822_xxAC\pstorage.c	/^static pstorage_size_t         m_next_app_instance;                    \/**< Points to the application module instance that can be allocated next. *\/$/;"	v	file:
m_next_app_instance	.\app\nRF51822_xxAC\pstorage_nosd.c	/^static uint32_t m_next_app_instance;                                      \/**< Points to the application module instance that can be allocated next *\/$/;"	v	file:
m_next_page_addr	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_next_page_addr;                       \/**< Points to the flash address that can be allocated to a module next. This is needed as blocks of a module that can span across flash pages. *\/$/;"	v	file:
m_next_page_addr	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_next_page_addr;                       \/**< Points to the flash address that can be allocated to a module next. This is needed as blocks of a module that can span across flash pages. *\/$/;"	v	file:
m_next_page_addr	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_next_page_addr;                       \/**< Points to the flash address that can be allocated to a module next. This is needed as blocks of a module that can span across flash pages. *\/$/;"	v	file:
m_next_page_addr	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^static uint32_t m_next_page_addr;                                         \/**< Points to the flash address that can be allocated to a module next, this is needed as blocks of a module can span across flash pages. *\/$/;"	v	file:
m_next_page_addr	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_next_page_addr;                       \/**< Points to the flash address that can be allocated to a module next. This is needed as blocks of a module that can span across flash pages. *\/$/;"	v	file:
m_next_page_addr	.\app\nRF51822_xxAC\pstorage_nosd.c	/^static uint32_t m_next_page_addr;                                         \/**< Points to the flash address that can be allocated to a module next, this is needed as blocks of a module can span across flash pages. *\/$/;"	v	file:
m_num_connections	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^static uint32_t                    m_num_connections = 0;  \/**< Number of connections the device is currently in. *\/$/;"	v	file:
m_num_connections	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^static uint32_t                    m_num_connections = 0;  \/**< Number of connections the device is currently in. *\/$/;"	v	file:
m_num_connections	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^static uint32_t                    m_num_connections = 0;  \/**< Number of connections the device is currently in. *\/$/;"	v	file:
m_num_of_bytes_written	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_num_of_bytes_written;                 \/**< Variable for tracking the number of bytes written by the store operation. *\/$/;"	v	file:
m_num_of_bytes_written	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_num_of_bytes_written;                 \/**< Variable for tracking the number of bytes written by the store operation. *\/$/;"	v	file:
m_num_of_bytes_written	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_num_of_bytes_written;                 \/**< Variable for tracking the number of bytes written by the store operation. *\/$/;"	v	file:
m_num_of_bytes_written	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_num_of_bytes_written;                 \/**< Variable for tracking the number of bytes written by the store operation. *\/$/;"	v	file:
m_num_of_command_retries	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_num_of_command_retries;               \/**< Variable for tracking flash operation retries upon flash operation failures. *\/$/;"	v	file:
m_num_of_command_retries	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_num_of_command_retries;               \/**< Variable for tracking flash operation retries upon flash operation failures. *\/$/;"	v	file:
m_num_of_command_retries	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_num_of_command_retries;               \/**< Variable for tracking flash operation retries upon flash operation failures. *\/$/;"	v	file:
m_num_of_command_retries	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_num_of_command_retries;               \/**< Variable for tracking flash operation retries upon flash operation failures. *\/$/;"	v	file:
m_p_file_name	.\RTE\nRF_Libraries\nRF51422_xxAC\app_error.c	/^const uint8_t * m_p_file_name;$/;"	v
m_p_file_name	.\RTE\nRF_Libraries\nRF51822_xxAB\app_error.c	/^const uint8_t * m_p_file_name;$/;"	v
m_peer_addr_reply_expected	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool                            m_peer_addr_reply_expected = false;                  \/**< Flag to verify that peer address is only set when requested. *\/$/;"	v	file:
m_peer_addr_reply_expected	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool                            m_peer_addr_reply_expected = false;                  \/**< Flag to verify that peer address is only set when requested. *\/$/;"	v	file:
m_peer_addr_reply_expected	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool                            m_peer_addr_reply_expected = false;                  \/**< Flag to verify that peer address is only set when requested. *\/$/;"	v	file:
m_peer_address	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_gap_addr_t                  m_peer_address;     \/**< Address of the most recently connected peer, used for direct advertising. *\/$/;"	v	file:
m_peer_address	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_gap_addr_t                  m_peer_address;     \/**< Address of the most recently connected peer, used for direct advertising. *\/$/;"	v	file:
m_peer_address	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_gap_addr_t                  m_peer_address;     \/**< Address of the most recently connected peer, used for direct advertising. *\/$/;"	v	file:
m_pin_state	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static uint32_t m_pin_state;$/;"	v	file:
m_pin_state	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static uint32_t m_pin_state;$/;"	v	file:
m_pin_state	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static uint32_t m_pin_state;$/;"	v	file:
m_pin_transition	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static uint32_t m_pin_transition;$/;"	v	file:
m_pin_transition	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static uint32_t m_pin_transition;$/;"	v	file:
m_pin_transition	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static uint32_t m_pin_transition;$/;"	v	file:
m_preferred_conn_params	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static ble_gap_conn_params_t  m_preferred_conn_params;  \/**< Connection parameters preferred by the application. *\/$/;"	v	file:
m_preferred_conn_params	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static ble_gap_conn_params_t  m_preferred_conn_params;  \/**< Connection parameters preferred by the application. *\/$/;"	v	file:
m_preferred_conn_params	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static ble_gap_conn_params_t  m_preferred_conn_params;  \/**< Connection parameters preferred by the application. *\/$/;"	v	file:
m_prescaler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^static uint32_t m_prescaler;$/;"	v	file:
m_radio_active	.\RTE\nRF_Drivers\nRF51822_xxAB\ble_flash.c	/^static volatile bool m_radio_active = false;  \/**< TRUE if radio is active (or about to become active), FALSE otherwise. *\/$/;"	v	file:
m_radio_active	.\RTE\nRF_Drivers\nRF51822_xxAC\ble_flash.c	/^static volatile bool m_radio_active = false;  \/**< TRUE if radio is active (or about to become active), FALSE otherwise. *\/$/;"	v	file:
m_radio_active	.\app\nRF51822_xxAC\ble_flash.c	/^static volatile bool m_radio_active = false;  \/**< TRUE if radio is active (or about to become active), FALSE otherwise. *\/$/;"	v	file:
m_raw_app_table	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static pstorage_raw_module_table_t m_raw_app_table;                    \/**< Registered application information table for raw mode. *\/$/;"	v	file:
m_raw_app_table	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static pstorage_raw_module_table_t m_raw_app_table;                    \/**< Registered application information table for raw mode. *\/$/;"	v	file:
m_raw_app_table	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static pstorage_raw_module_table_t m_raw_app_table;                    \/**< Registered application information table for raw mode. *\/$/;"	v	file:
m_raw_app_table	.\app\nRF51822_xxAC\pstorage.c	/^static pstorage_raw_module_table_t m_raw_app_table;                    \/**< Registered application information table for raw mode. *\/$/;"	v	file:
m_registered_callback	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static bsp_event_callback_t   m_registered_callback         = NULL;$/;"	v	file:
m_registered_callback	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static bsp_event_callback_t   m_registered_callback         = NULL;$/;"	v	file:
m_registered_callback	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static bsp_event_callback_t   m_registered_callback         = NULL;$/;"	v	file:
m_rtc1_reset	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static bool                          m_rtc1_reset;                              \/**< Boolean indicating if RTC1 counter has been reset due to last timer removed from timer list during the timer list handling. *\/$/;"	v	file:
m_rtc1_reset	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static bool                          m_rtc1_reset;                              \/**< Boolean indicating if RTC1 counter has been reset due to last timer removed from timer list during the timer list handling. *\/$/;"	v	file:
m_rtc1_reset	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static bool                          m_rtc1_reset;                              \/**< Boolean indicating if RTC1 counter has been reset due to last timer removed from timer list during the timer list handling. *\/$/;"	v	file:
m_rtc1_running	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static bool                          m_rtc1_running;                            \/**< Boolean indicating if RTC1 is running. *\/$/;"	v	file:
m_rtc1_running	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static bool                          m_rtc1_running;                            \/**< Boolean indicating if RTC1 is running. *\/$/;"	v	file:
m_rtc1_running	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static bool                          m_rtc1_running;                            \/**< Boolean indicating if RTC1 is running. *\/$/;"	v	file:
m_rx_fifo	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static app_fifo_t                  m_rx_fifo;                               \/**< RX FIFO buffer for storing data received on the UART until the application fetches them using app_uart_get(). *\/$/;"	v	file:
m_rx_fifo	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static app_fifo_t                  m_rx_fifo;                               \/**< RX FIFO buffer for storing data received on the UART until the application fetches them using app_uart_get(). *\/$/;"	v	file:
m_rx_fifo	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static app_fifo_t                  m_rx_fifo;                               \/**< RX FIFO buffer for storing data received on the UART until the application fetches them using app_uart_get(). *\/$/;"	v	file:
m_service_data	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advdata_service_data_t      m_service_data;                             \/**< Service data structure. *\/$/;"	v	file:
m_service_data	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advdata_service_data_t      m_service_data;                             \/**< Service data structure. *\/$/;"	v	file:
m_service_data	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advdata_service_data_t      m_service_data;                             \/**< Service data structure. *\/$/;"	v	file:
m_service_data_array	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static uint8_t                         m_service_data_array[BLE_GAP_ADV_MAX_SIZE]; \/**< Array to store the service data. *\/$/;"	v	file:
m_service_data_array	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static uint8_t                         m_service_data_array[BLE_GAP_ADV_MAX_SIZE]; \/**< Array to store the service data. *\/$/;"	v	file:
m_service_data_array	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static uint8_t                         m_service_data_array[BLE_GAP_ADV_MAX_SIZE]; \/**< Array to store the service data. *\/$/;"	v	file:
m_slave_conn_int	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_advdata_conn_int_t          m_slave_conn_int;                           \/**< Connection interval range structure.*\/$/;"	v	file:
m_slave_conn_int	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_advdata_conn_int_t          m_slave_conn_int;                           \/**< Connection interval range structure.*\/$/;"	v	file:
m_slave_conn_int	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_advdata_conn_int_t          m_slave_conn_int;                           \/**< Connection interval range structure.*\/$/;"	v	file:
m_slot_length	.\app\src\ws_timeslot.c	/^static uint32_t             m_slot_length;$/;"	v	file:
m_softdevice_enabled	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static volatile bool                  m_softdevice_enabled = false;     \/**< Variable to indicate whether the SoftDevice is enabled. *\/$/;"	v	file:
m_softdevice_enabled	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static volatile bool                  m_softdevice_enabled = false;     \/**< Variable to indicate whether the SoftDevice is enabled. *\/$/;"	v	file:
m_softdevice_enabled	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static volatile bool                  m_softdevice_enabled = false;     \/**< Variable to indicate whether the SoftDevice is enabled. *\/$/;"	v	file:
m_stable_state	.\RTE\Board_Support\nRF51422_xxAC\bsp.c	/^static bsp_indication_t m_stable_state        = BSP_INDICATE_IDLE;$/;"	v	file:
m_stable_state	.\RTE\Board_Support\nRF51822_xxAB\bsp.c	/^static bsp_indication_t m_stable_state        = BSP_INDICATE_IDLE;$/;"	v	file:
m_stable_state	.\RTE\Board_Support\nRF51822_xxAC\bsp.c	/^static bsp_indication_t m_stable_state        = BSP_INDICATE_IDLE;$/;"	v	file:
m_state	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static pstorage_state_t        m_state;                                \/**< Main state tracking variable. *\/$/;"	v	file:
m_state	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static pstorage_state_t        m_state;                                \/**< Main state tracking variable. *\/$/;"	v	file:
m_state	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static pstorage_state_t        m_state;                                \/**< Main state tracking variable. *\/$/;"	v	file:
m_state	.\app\nRF51822_xxAC\pstorage.c	/^static pstorage_state_t        m_state;                                \/**< Main state tracking variable. *\/$/;"	v	file:
m_swap_sub_state	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static flash_swap_sub_state_t  m_swap_sub_state;                       \/**< Flash swap erase when swap used state tracking variable. *\/$/;"	v	file:
m_swap_sub_state	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static flash_swap_sub_state_t  m_swap_sub_state;                       \/**< Flash swap erase when swap used state tracking variable. *\/$/;"	v	file:
m_swap_sub_state	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static flash_swap_sub_state_t  m_swap_sub_state;                       \/**< Flash swap erase when swap used state tracking variable. *\/$/;"	v	file:
m_swap_sub_state	.\app\nRF51822_xxAC\pstorage.c	/^static flash_swap_sub_state_t  m_swap_sub_state;                       \/**< Flash swap erase when swap used state tracking variable. *\/$/;"	v	file:
m_sys_evt_handler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static sys_evt_handler_t              m_sys_evt_handler;                \/**< Application event handler for handling System (SOC) events.  *\/$/;"	v	file:
m_sys_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static sys_evt_handler_t              m_sys_evt_handler;                \/**< Application event handler for handling System (SOC) events.  *\/$/;"	v	file:
m_sys_evt_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static sys_evt_handler_t              m_sys_evt_handler;                \/**< Application event handler for handling System (SOC) events.  *\/$/;"	v	file:
m_tail_word_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static uint32_t                m_tail_word_size;                       \/**< Tail restore area size in words. *\/$/;"	v	file:
m_tail_word_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static uint32_t                m_tail_word_size;                       \/**< Tail restore area size in words. *\/$/;"	v	file:
m_tail_word_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_tail_word_size;                       \/**< Tail restore area size in words. *\/$/;"	v	file:
m_tail_word_size	.\app\nRF51822_xxAC\pstorage.c	/^static uint32_t                m_tail_word_size;                       \/**< Tail restore area size in words. *\/$/;"	v	file:
m_ticks_elapsed	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint32_t                      m_ticks_elapsed[CONTEXT_QUEUE_SIZE_MAX];   \/**< Timer internal elapsed ticks queue. *\/$/;"	v	file:
m_ticks_elapsed	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint32_t                      m_ticks_elapsed[CONTEXT_QUEUE_SIZE_MAX];   \/**< Timer internal elapsed ticks queue. *\/$/;"	v	file:
m_ticks_elapsed	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint32_t                      m_ticks_elapsed[CONTEXT_QUEUE_SIZE_MAX];   \/**< Timer internal elapsed ticks queue. *\/$/;"	v	file:
m_ticks_elapsed_q_read_ind	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_read_ind;                \/**< Timer internal elapsed ticks queue read index. *\/$/;"	v	file:
m_ticks_elapsed_q_read_ind	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_read_ind;                \/**< Timer internal elapsed ticks queue read index. *\/$/;"	v	file:
m_ticks_elapsed_q_read_ind	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_read_ind;                \/**< Timer internal elapsed ticks queue read index. *\/$/;"	v	file:
m_ticks_elapsed_q_write_ind	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_write_ind;               \/**< Timer internal elapsed ticks queue write index. *\/$/;"	v	file:
m_ticks_elapsed_q_write_ind	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_write_ind;               \/**< Timer internal elapsed ticks queue write index. *\/$/;"	v	file:
m_ticks_elapsed_q_write_ind	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint8_t                       m_ticks_elapsed_q_write_ind;               \/**< Timer internal elapsed ticks queue write index. *\/$/;"	v	file:
m_ticks_latest	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint32_t                      m_ticks_latest;                            \/**< Last known RTC counter value. *\/$/;"	v	file:
m_ticks_latest	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint32_t                      m_ticks_latest;                            \/**< Last known RTC counter value. *\/$/;"	v	file:
m_ticks_latest	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint32_t                      m_ticks_latest;                            \/**< Last known RTC counter value. *\/$/;"	v	file:
m_timeslot_request	.\app\src\ws_timeslot.c	/^static nrf_radio_request_t  m_timeslot_request;$/;"	v	file:
m_tx_fifo	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static app_fifo_t                  m_tx_fifo;                               \/**< TX FIFO buffer for storing data to be transmitted on the UART when TXD is ready. Data is put to the buffer on using app_uart_put(). *\/$/;"	v	file:
m_tx_fifo	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static app_fifo_t                  m_tx_fifo;                               \/**< TX FIFO buffer for storing data to be transmitted on the UART when TXD is ready. Data is put to the buffer on using app_uart_put(). *\/$/;"	v	file:
m_tx_fifo	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static app_fifo_t                  m_tx_fifo;                               \/**< TX FIFO buffer for storing data to be transmitted on the UART when TXD is ready. Data is put to the buffer on using app_uart_put(). *\/$/;"	v	file:
m_tx_power_level	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static int8_t                          m_tx_power_level;                           \/**< TX power level*\/$/;"	v	file:
m_tx_power_level	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static int8_t                          m_tx_power_level;                           \/**< TX power level*\/$/;"	v	file:
m_tx_power_level	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static int8_t                          m_tx_power_level;                           \/**< TX power level*\/$/;"	v	file:
m_update_count	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static uint8_t                m_update_count;           \/**< Number of Connection Parameter Update messages that has currently been sent. *\/$/;"	v	file:
m_update_count	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static uint8_t                m_update_count;           \/**< Number of Connection Parameter Update messages that has currently been sent. *\/$/;"	v	file:
m_update_count	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static uint8_t                m_update_count;           \/**< Number of Connection Parameter Update messages that has currently been sent. *\/$/;"	v	file:
m_user_array_size	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint8_t                       m_user_array_size;                         \/**< Size of timer user array. *\/$/;"	v	file:
m_user_array_size	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint8_t                       m_user_array_size;                         \/**< Size of timer user array. *\/$/;"	v	file:
m_user_array_size	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint8_t                       m_user_array_size;                         \/**< Size of timer user array. *\/$/;"	v	file:
m_whitelist	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_gap_whitelist_t             m_whitelist;                                         \/**< Struct that points to whitelisted addresses. *\/$/;"	v	file:
m_whitelist	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_gap_whitelist_t             m_whitelist;                                         \/**< Struct that points to whitelisted addresses. *\/$/;"	v	file:
m_whitelist	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_gap_whitelist_t             m_whitelist;                                         \/**< Struct that points to whitelisted addresses. *\/$/;"	v	file:
m_whitelist_reply_expected	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool                            m_whitelist_reply_expected = false;                  \/**< Flag to verify that whitelist is only set when it is requested. *\/$/;"	v	file:
m_whitelist_reply_expected	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool                            m_whitelist_reply_expected = false;                  \/**< Flag to verify that whitelist is only set when it is requested. *\/$/;"	v	file:
m_whitelist_reply_expected	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool                            m_whitelist_reply_expected = false;                  \/**< Flag to verify that whitelist is only set when it is requested. *\/$/;"	v	file:
m_whitelist_temporarily_disabled	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool                            m_whitelist_temporarily_disabled = false;            \/**< Flag to keep track of temporary disabling of the whitelist. *\/$/;"	v	file:
m_whitelist_temporarily_disabled	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool                            m_whitelist_temporarily_disabled = false;            \/**< Flag to keep track of temporary disabling of the whitelist. *\/$/;"	v	file:
m_whitelist_temporarily_disabled	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool                            m_whitelist_temporarily_disabled = false;            \/**< Flag to keep track of temporary disabling of the whitelist. *\/$/;"	v	file:
main	.\app\src\main.c	/^int main(void){	$/;"	f
main	.\main.c	/^void main(void) {$/;"	f
main_state_err_busy_process	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void main_state_err_busy_process(void)$/;"	f	file:
main_state_err_busy_process	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void main_state_err_busy_process(void)$/;"	f	file:
main_state_err_busy_process	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void main_state_err_busy_process(void)$/;"	f	file:
main_state_err_busy_process	.\app\nRF51822_xxAC\pstorage.c	/^static void main_state_err_busy_process(void)$/;"	f	file:
manuf_specific_data_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t manuf_specific_data_encode(const ble_advdata_manuf_data_t * p_manuf_sp_data,$/;"	f	file:
manuf_specific_data_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t manuf_specific_data_encode(const ble_advdata_manuf_data_t * p_manuf_sp_data,$/;"	f	file:
manuf_specific_data_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t manuf_specific_data_encode(const ble_advdata_manuf_data_t * p_manuf_sp_data,$/;"	f	file:
maxDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon77
maxDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon78
maxDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon79
maxDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon80
max_conn_interval	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint16_t                     max_conn_interval;                   \/**< Maximum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). The value 0xFFFF indicates no specific maximum. *\/$/;"	m	struct:__anon473
max_conn_interval	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint16_t                     max_conn_interval;                   \/**< Maximum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). The value 0xFFFF indicates no specific maximum. *\/$/;"	m	struct:__anon484
max_conn_interval	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint16_t                     max_conn_interval;                   \/**< Maximum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). The value 0xFFFF indicates no specific maximum. *\/$/;"	m	struct:__anon495
max_conn_params_update_count	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    uint8_t                       max_conn_params_update_count;     \/**< Number of attempts before giving up the negotiation. *\/$/;"	m	struct:__anon479
max_conn_params_update_count	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    uint8_t                       max_conn_params_update_count;     \/**< Number of attempts before giving up the negotiation. *\/$/;"	m	struct:__anon490
max_conn_params_update_count	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    uint8_t                       max_conn_params_update_count;     \/**< Number of attempts before giving up the negotiation. *\/$/;"	m	struct:__anon501
memory_copy	.\thumb_crt0.s	/^memory_copy:$/;"	l
memory_set	.\thumb_crt0.s	/^memory_set:$/;"	l
min_conn_interval	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint16_t                     min_conn_interval;                   \/**< Minimum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). *\/$/;"	m	struct:__anon473
min_conn_interval	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint16_t                     min_conn_interval;                   \/**< Minimum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). *\/$/;"	m	struct:__anon484
min_conn_interval	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint16_t                     min_conn_interval;                   \/**< Minimum connection interval, in units of 1.25 ms, range 6 to 3200 (7.5 ms to 4 s). *\/$/;"	m	struct:__anon495
mode	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    app_timer_mode_t            mode;                                       \/**< Timer mode. *\/$/;"	m	struct:__anon554	file:
mode	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    app_timer_mode_t            mode;                                       \/**< Timer mode. *\/$/;"	m	struct:__anon564	file:
mode	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    app_timer_mode_t            mode;                                       \/**< Timer mode. *\/$/;"	m	struct:__anon580	file:
module_id	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^    uint32_t            module_id;      \/**< Module ID.*\/$/;"	m	struct:__anon515
module_id	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^    uint32_t            module_id;      \/**< Module ID.*\/$/;"	m	struct:__anon533
module_id	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^    uint32_t            module_id;      \/**< Module ID.*\/$/;"	m	struct:__anon551
module_id	.\app\nRF51822_xxAC\pstorage_platform.h	/^    uint32_t            module_id;      \/**< Module ID.*\/$/;"	m	struct:__anon18
mp_ble_evt_buffer	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^static uint8_t                      * mp_ble_evt_buffer;                \/**< Buffer for receiving BLE events from the SoftDevice. *\/$/;"	v	file:
mp_ble_evt_buffer	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^static uint8_t                      * mp_ble_evt_buffer;                \/**< Buffer for receiving BLE events from the SoftDevice. *\/$/;"	v	file:
mp_ble_evt_buffer	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static uint8_t                      * mp_ble_evt_buffer;                \/**< Buffer for receiving BLE events from the SoftDevice. *\/$/;"	v	file:
mp_buttons	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.c	/^static app_button_cfg_t *             mp_buttons = NULL;           \/**< Button configuration. *\/$/;"	v	file:
mp_buttons	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.c	/^static app_button_cfg_t *             mp_buttons = NULL;           \/**< Button configuration. *\/$/;"	v	file:
mp_buttons	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.c	/^static app_button_cfg_t *             mp_buttons = NULL;           \/**< Button configuration. *\/$/;"	v	file:
mp_timer_id_head	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static timer_node_t *                mp_timer_id_head;                          \/**< First timer in list of running timers. *\/$/;"	v	file:
mp_timer_id_head	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static timer_node_t *                mp_timer_id_head;                          \/**< First timer in list of running timers. *\/$/;"	v	file:
mp_timer_id_head	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static timer_node_t *                mp_timer_id_head;                          \/**< First timer in list of running timers. *\/$/;"	v	file:
mp_users	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static timer_user_t *                mp_users = NULL;                           \/**< Array of timer users. *\/$/;"	v	file:
mp_users	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static timer_user_t *                mp_users = NULL;                           \/**< Array of timer users. *\/$/;"	v	file:
mp_users	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static timer_user_t *                mp_users = NULL;                           \/**< Array of timer users. *\/$/;"	v	file:
mp_whitelist_addr	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_gap_addr_t                * mp_whitelist_addr[BLE_GAP_WHITELIST_ADDR_MAX_COUNT]; \/**< Pointer to a list of addresses. Pointed to by the whitelist *\/$/;"	v	file:
mp_whitelist_addr	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_gap_addr_t                * mp_whitelist_addr[BLE_GAP_WHITELIST_ADDR_MAX_COUNT]; \/**< Pointer to a list of addresses. Pointed to by the whitelist *\/$/;"	v	file:
mp_whitelist_addr	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_gap_addr_t                * mp_whitelist_addr[BLE_GAP_WHITELIST_ADDR_MAX_COUNT]; \/**< Pointer to a list of addresses. Pointed to by the whitelist *\/$/;"	v	file:
mp_whitelist_irk	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static ble_gap_irk_t                 * mp_whitelist_irk[BLE_GAP_WHITELIST_IRK_MAX_COUNT];   \/**< Pointer to a list of Identity Resolving Keys (IRK). Pointed to by the whitelist *\/$/;"	v	file:
mp_whitelist_irk	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static ble_gap_irk_t                 * mp_whitelist_irk[BLE_GAP_WHITELIST_IRK_MAX_COUNT];   \/**< Pointer to a list of Identity Resolving Keys (IRK). Pointed to by the whitelist *\/$/;"	v	file:
mp_whitelist_irk	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static ble_gap_irk_t                 * mp_whitelist_irk[BLE_GAP_WHITELIST_IRK_MAX_COUNT];   \/**< Pointer to a list of Identity Resolving Keys (IRK). Pointed to by the whitelist *\/$/;"	v	file:
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t mu;         \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon74
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon71
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon76
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon72
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon75
mu	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon73
mult32x64	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  static __INLINE q63_t mult32x64($/;"	f
multAcc_32x32_keep32	.\CMSIS_4\CMSIS\Include\arm_math.h	7054;"	d
multAcc_32x32_keep32_R	.\CMSIS_4\CMSIS\Include\arm_math.h	7042;"	d
multSub_32x32_keep32	.\CMSIS_4\CMSIS\Include\arm_math.h	7058;"	d
multSub_32x32_keep32_R	.\CMSIS_4\CMSIS\Include\arm_math.h	7046;"	d
mult_32x32_keep32	.\CMSIS_4\CMSIS\Include\arm_math.h	7062;"	d
mult_32x32_keep32_R	.\CMSIS_4\CMSIS\Include\arm_math.h	7050;"	d
nPRIV	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon98::__anon99
nPRIV	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon110::__anon111
nPRIV	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon128::__anon129
nPRIV	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon147::__anon148
nPRIV	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon179::__anon180
nValues	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon34
name_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t name_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
name_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t name_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
name_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t name_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
name_type	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_name_type_t      name_type;                           \/**< Type of device name. *\/$/;"	m	struct:__anon476
name_type	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_name_type_t      name_type;                           \/**< Type of device name. *\/$/;"	m	struct:__anon487
name_type	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_name_type_t      name_type;                           \/**< Type of device name. *\/$/;"	m	struct:__anon498
next	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    void *                      next;                                       \/**< Pointer to the next node. *\/$/;"	m	struct:__anon554	file:
next	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    void *                      next;                                       \/**< Pointer to the next node. *\/$/;"	m	struct:__anon564	file:
next	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    void *                      next;                                       \/**< Pointer to the next node. *\/$/;"	m	struct:__anon580	file:
next_conn_params_update_delay	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    uint32_t                      next_conn_params_update_delay;    \/**< Time between each call to sd_ble_gap_conn_param_update after the first (in number of timer ticks). Recommended value 30 seconds as per BLUETOOTH SPECIFICATION Version 4.0. *\/$/;"	m	struct:__anon479
next_conn_params_update_delay	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    uint32_t                      next_conn_params_update_delay;    \/**< Time between each call to sd_ble_gap_conn_param_update after the first (in number of timer ticks). Recommended value 30 seconds as per BLUETOOTH SPECIFICATION Version 4.0. *\/$/;"	m	struct:__anon490
next_conn_params_update_delay	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    uint32_t                      next_conn_params_update_delay;    \/**< Time between each call to sd_ble_gap_conn_param_update after the first (in number of timer ticks). Recommended value 30 seconds as per BLUETOOTH SPECIFICATION Version 4.0. *\/$/;"	m	struct:__anon501
no_SUPPORT_MODULES_LARGER_THAN_PAGE	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	23;"	d	file:
no_SUPPORT_MODULES_LARGER_THAN_PAGE	.\app\nRF51822_xxAC\pstorage_nosd.c	23;"	d	file:
no_of_pages	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               no_of_pages;    \/**< Variable to remember how many pages have been allocated for this module. This information is used for clearing of block, so that application does not need to have knowledge of number of pages its using. *\/$/;"	m	struct:ps_module_table	file:
no_of_pages	.\app\nRF51822_xxAC\pstorage_nosd.c	/^    uint16_t               no_of_pages;    \/**< Variable to remember how many pages have been allocated for this module. This information is used for clearing of block, so that application does not need to have knowledge of number of pages its using. *\/$/;"	m	struct:ps_module_table	file:
normalize	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t normalize;                 \/**< normalizing factor. *\/$/;"	m	struct:__anon52
normalize	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t normalize;                     \/**< normalizing factor. *\/$/;"	m	struct:__anon54
normalize	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t normalize;                     \/**< normalizing factor. *\/$/;"	m	struct:__anon53
nrf_evt_signal_handler	.\app\src\ws_timeslot.c	/^void nrf_evt_signal_handler(uint32_t evt_id)$/;"	f
nrf_rng_error_correction_disable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_error_correction_disable(void)$/;"	f
nrf_rng_error_correction_disable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_error_correction_disable(void)$/;"	f
nrf_rng_error_correction_enable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_error_correction_enable(void)$/;"	f
nrf_rng_error_correction_enable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_error_correction_enable(void)$/;"	f
nrf_rng_event_address_get	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE uint32_t * nrf_rng_event_address_get(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_address_get	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE uint32_t * nrf_rng_event_address_get(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_clear	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_event_clear(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_clear	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_event_clear(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_get	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE bool nrf_rng_event_get(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_get	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE bool nrf_rng_event_get(nrf_rng_event_t rng_event)$/;"	f
nrf_rng_event_t	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^} nrf_rng_event_t;                                               \/*lint -restore *\/$/;"	t	typeref:enum:__anon523
nrf_rng_event_t	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^} nrf_rng_event_t;                                               \/*lint -restore *\/$/;"	t	typeref:enum:__anon541
nrf_rng_int_disable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_int_disable(uint32_t rng_int_mask)$/;"	f
nrf_rng_int_disable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_int_disable(uint32_t rng_int_mask)$/;"	f
nrf_rng_int_enable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_int_enable(uint32_t rng_int_mask)$/;"	f
nrf_rng_int_enable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_int_enable(uint32_t rng_int_mask)$/;"	f
nrf_rng_int_get	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE bool nrf_rng_int_get(nrf_rng_int_mask_t rng_int_mask)$/;"	f
nrf_rng_int_get	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE bool nrf_rng_int_get(nrf_rng_int_mask_t rng_int_mask)$/;"	f
nrf_rng_int_mask_t	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^} nrf_rng_int_mask_t;$/;"	t	typeref:enum:__anon524
nrf_rng_int_mask_t	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^} nrf_rng_int_mask_t;$/;"	t	typeref:enum:__anon542
nrf_rng_random_value_get	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE uint8_t nrf_rng_random_value_get(void)$/;"	f
nrf_rng_random_value_get	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE uint8_t nrf_rng_random_value_get(void)$/;"	f
nrf_rng_short_mask_t	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^} nrf_rng_short_mask_t;$/;"	t	typeref:enum:__anon525
nrf_rng_short_mask_t	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^} nrf_rng_short_mask_t;$/;"	t	typeref:enum:__anon543
nrf_rng_shorts_disable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_shorts_disable(uint32_t rng_short_mask)$/;"	f
nrf_rng_shorts_disable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_shorts_disable(uint32_t rng_short_mask)$/;"	f
nrf_rng_shorts_enable	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_shorts_enable(uint32_t rng_short_mask)$/;"	f
nrf_rng_shorts_enable	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_shorts_enable(uint32_t rng_short_mask)$/;"	f
nrf_rng_task_address_get	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE uint32_t * nrf_rng_task_address_get(nrf_rng_task_t rng_task)$/;"	f
nrf_rng_task_address_get	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE uint32_t * nrf_rng_task_address_get(nrf_rng_task_t rng_task)$/;"	f
nrf_rng_task_t	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^} nrf_rng_task_t;                                             \/*lint -restore *\/$/;"	t	typeref:enum:__anon522
nrf_rng_task_t	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^} nrf_rng_task_t;                                             \/*lint -restore *\/$/;"	t	typeref:enum:__anon540
nrf_rng_task_trigger	.\RTE\nRF_Drivers\nRF51822_xxAB\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_task_trigger(nrf_rng_task_t rng_task)$/;"	f
nrf_rng_task_trigger	.\RTE\nRF_Drivers\nRF51822_xxAC\nrf_rng.h	/^__STATIC_INLINE void nrf_rng_task_trigger(nrf_rng_task_t rng_task)$/;"	f
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon27
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon28
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon29
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon30
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon35
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon36
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon37
numCols	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numCols;   \/**< number of columns in the data table. *\/$/;"	m	struct:__anon38
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon27
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon28
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon29
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon30
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon35
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon36
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon37
numRows	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numRows;   \/**< number of rows in the data table. *\/$/;"	m	struct:__anon38
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int8_t numStages;        \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon24
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon65
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon66
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon67
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of stages in the filter. *\/$/;"	m	struct:__anon68
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of stages in the filter. *\/$/;"	m	struct:__anon69
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numStages;                  \/**< number of stages in the filter. *\/$/;"	m	struct:__anon70
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon25
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon26
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon62
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon63
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon64
numStages	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon61
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon77
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon78
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon79
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon80
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon55
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon56
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon57
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon21
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon22
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon20
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon76
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon74
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon75
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon23
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon71
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon72
numTaps	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon73
number_of_transfers	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t                    number_of_transfers;$/;"	m	struct:__anon572
number_of_transfers	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t                    number_of_transfers;$/;"	m	struct:__anon589
number_of_transfers	.\app\inc\app_twi.h	/^    uint8_t                    number_of_transfers;$/;"	m	struct:__anon2
offset	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_size_t   offset;                                          \/**< Offset requested by the application for the access operation. *\/$/;"	m	struct:__anon512	file:
offset	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_size_t   offset;                                          \/**< Offset requested by the application for the access operation. *\/$/;"	m	struct:__anon530	file:
offset	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   offset;                                          \/**< Offset requested by the application for the access operation. *\/$/;"	m	struct:__anon548	file:
offset	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   offset;                                          \/**< Offset requested by the application for the access operation. *\/$/;"	m	struct:__anon15	file:
on_conn_params_update	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void on_conn_params_update(ble_evt_t * p_ble_evt)$/;"	f	file:
on_conn_params_update	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void on_conn_params_update(ble_evt_t * p_ble_evt)$/;"	f	file:
on_conn_params_update	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void on_conn_params_update(ble_evt_t * p_ble_evt)$/;"	f	file:
on_connect	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void on_connect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_connect	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void on_connect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_connect	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void on_connect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_disconnect	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void on_disconnect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_disconnect	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void on_disconnect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_disconnect	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void on_disconnect(ble_evt_t * p_ble_evt)$/;"	f	file:
on_write	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void on_write(ble_evt_t * p_ble_evt)$/;"	f	file:
on_write	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void on_write(ble_evt_t * p_ble_evt)$/;"	f	file:
on_write	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void on_write(ble_evt_t * p_ble_evt)$/;"	f	file:
onebyfftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t onebyfftLen;             \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon43
onebyfftLen	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t onebyfftLen;             \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon44
op_code	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    uint8_t           op_code;                                         \/**< Identifies the flash access operation being queued. Element is free if op-code is INVALID_OPCODE. *\/$/;"	m	struct:__anon512	file:
op_code	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    uint8_t           op_code;                                         \/**< Identifies the flash access operation being queued. Element is free if op-code is INVALID_OPCODE. *\/$/;"	m	struct:__anon530	file:
op_code	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    uint8_t           op_code;                                         \/**< Identifies the flash access operation being queued. Element is free if op-code is INVALID_OPCODE. *\/$/;"	m	struct:__anon548	file:
op_code	.\app\nRF51822_xxAC\pstorage.c	/^    uint8_t           op_code;                                         \/**< Identifies the flash access operation being queued. Element is free if op-code is INVALID_OPCODE. *\/$/;"	m	struct:__anon15	file:
op_type	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    timer_user_op_type_t op_type;                                             \/**< Id of timer on which the operation is to be performed. *\/$/;"	m	struct:__anon557	file:
op_type	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    timer_user_op_type_t op_type;                                             \/**< Id of timer on which the operation is to be performed. *\/$/;"	m	struct:__anon567	file:
op_type	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    timer_user_op_type_t op_type;                                             \/**< Id of timer on which the operation is to be performed. *\/$/;"	m	struct:__anon583	file:
operation	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t   operation;  \/\/\/< Device address combined with transfer direction.$/;"	m	struct:__anon571
operation	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t   operation;  \/\/\/< Device address combined with transfer direction.$/;"	m	struct:__anon588
operation	.\app\inc\app_twi.h	/^    uint8_t   operation;  \/\/\/< Device address combined with transfer direction.$/;"	m	struct:__anon1
osHandle	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer_freertos.c	/^    TimerHandle_t               osHandle;$/;"	m	struct:__anon587	file:
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon45
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon46
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const uint16_t *pBitRevTable;      \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon47
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon43
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;            \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon44
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon39
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon40
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon41
pBitRevTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t *pBitRevTable;          \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon42
pBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^            char*    pBuffer;       \/\/ Pointer to start of buffer$/;"	m	struct:__anon592
pBuffer	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT_printf.c	/^  char*     pBuffer;$/;"	m	struct:__anon594	file:
pBuffer	.\SEGGER_RTT.h	/^            char*    pBuffer;       \/\/ Pointer to start of buffer$/;"	m	struct:__anon595
pBuffer	.\SEGGER_RTT.h	/^            char*    pBuffer;       \/\/ Pointer to start of buffer$/;"	m	struct:__anon596
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon50
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon52
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon54
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon53
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const arm_cfft_instance_q15 *pCfft;       \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon48
pCfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const arm_cfft_instance_q31 *pCfft;         \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon49
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon67
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;            \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon60
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon77
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;         \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon57
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon62
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon63
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;      \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon26
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon23
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon74
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon71
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float64_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon64
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;                      \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon65
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon58
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon79
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;             \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon55
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon21
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon24
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon76
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon72
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;                      \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon66
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon59
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon78
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;             \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon56
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon22
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon25
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon61
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon75
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon73
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon80
pCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon20
pCosFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pCosFactor;               \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon52
pCosFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pCosFactor;                   \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon54
pCosFactor	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pCosFactor;                   \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon53
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon27
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pData;   \/**< points to the data table. *\/$/;"	m	struct:__anon35
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float64_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon28
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon29
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon37
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon30
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pData;       \/**< points to the data table. *\/$/;"	m	struct:__anon36
pData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q7_t *pData;        \/**< points to the data table. *\/$/;"	m	struct:__anon38
pRfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon52
pRfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon54
pRfft	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon53
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon70
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon67
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;             \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon60
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon77
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;          \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon57
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon62
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon63
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;       \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon26
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon23
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon74
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon71
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float64_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon64
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;                       \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon68
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;                       \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon65
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon58
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon79
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;              \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon55
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon21
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon24
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon76
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon72
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;                       \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon69
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;                       \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon66
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon59
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon78
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;              \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon56
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon22
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon25
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon75
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon73
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon61
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon80
pState	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon20
pTapDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon77
pTapDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon78
pTapDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon79
pTapDelay	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon80
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const float32_t *pTwiddle;         \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon47
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const q15_t *pTwiddle;             \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon45
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    const q31_t *pTwiddle;             \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon46
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon52
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon43
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddle;               \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon44
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                     \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon54
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the Sin twiddle factor table. *\/$/;"	m	struct:__anon39
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon40
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                     \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon53
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the Twiddle factor table. *\/$/;"	m	struct:__anon41
pTwiddle	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddle;                 \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon42
pTwiddleAReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon50
pTwiddleAReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddleAReal;                     \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon48
pTwiddleAReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddleAReal;                       \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon49
pTwiddleBReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon50
pTwiddleBReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pTwiddleBReal;                     \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon48
pTwiddleBReal	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pTwiddleBReal;                       \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon49
pTwiddleRFFT	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t * pTwiddleRFFT;        \/**< Twiddle factors real stage  *\/$/;"	m	struct:__anon51
pYData	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon34
p_buf	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	/^    uint8_t *          p_buf;           \/**< Pointer to FIFO buffer memory.                      *\/$/;"	m	struct:__anon563
p_buf	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	/^    uint8_t *          p_buf;           \/**< Pointer to FIFO buffer memory.                      *\/$/;"	m	struct:__anon579
p_buffer	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    app_twi_transaction_t const * volatile * p_buffer;$/;"	m	struct:__anon573
p_buffer	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    app_twi_transaction_t const * volatile * p_buffer;$/;"	m	struct:__anon590
p_buffer	.\app\inc\app_twi.h	/^    app_twi_transaction_t const * volatile * p_buffer;$/;"	m	struct:__anon3
p_conn_params	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    ble_gap_conn_params_t *       p_conn_params;                    \/**< Pointer to the connection parameters desired by the application. When calling ble_conn_params_init, if this parameter is set to NULL, the connection parameters will be fetched from host. *\/$/;"	m	struct:__anon479
p_conn_params	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    ble_gap_conn_params_t *       p_conn_params;                    \/**< Pointer to the connection parameters desired by the application. When calling ble_conn_params_init, if this parameter is set to NULL, the connection parameters will be fetched from host. *\/$/;"	m	struct:__anon490
p_conn_params	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    ble_gap_conn_params_t *       p_conn_params;                    \/**< Pointer to the connection parameters desired by the application. When calling ble_conn_params_init, if this parameter is set to NULL, the connection parameters will be fetched from host. *\/$/;"	m	struct:__anon501
p_context	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    void *                      p_context;                                  \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon554	file:
p_context	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    void *   p_context;                                                     \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon556	file:
p_context	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    void *                      p_context;                                  \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon564	file:
p_context	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    void *   p_context;                                                     \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon566	file:
p_context	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    void *                      p_context;                                  \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon580	file:
p_context	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    void *   p_context;                                                     \/**< General purpose pointer. Will be passed to the timeout handler when the timer expires. *\/$/;"	m	struct:__anon582	file:
p_current_transaction	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    app_twi_transaction_t const * volatile p_current_transaction;$/;"	m	struct:__anon574
p_current_transaction	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    app_twi_transaction_t const * volatile p_current_transaction;$/;"	m	struct:__anon591
p_current_transaction	.\app\inc\app_twi.h	/^    app_twi_transaction_t const * volatile p_current_transaction;$/;"	m	struct:__anon4
p_data	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t * p_data;     \/\/\/< Pointer to the buffer holding the data.$/;"	m	struct:__anon571
p_data	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t * p_data;     \/\/\/< Pointer to the buffer holding the data.$/;"	m	struct:__anon588
p_data	.\app\inc\app_twi.h	/^    uint8_t * p_data;     \/\/\/< Pointer to the buffer holding the data.$/;"	m	struct:__anon1
p_data_addr	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    uint8_t *         p_data_addr;                                     \/**< Address\/Identifier for data memory. This is assumed to be resident memory. *\/$/;"	m	struct:__anon512	file:
p_data_addr	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    uint8_t *         p_data_addr;                                     \/**< Address\/Identifier for data memory. This is assumed to be resident memory. *\/$/;"	m	struct:__anon530	file:
p_data_addr	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    uint8_t *         p_data_addr;                                     \/**< Address\/Identifier for data memory. This is assumed to be resident memory. *\/$/;"	m	struct:__anon548	file:
p_data_addr	.\app\nRF51822_xxAC\pstorage.c	/^    uint8_t *         p_data_addr;                                     \/**< Address\/Identifier for data memory. This is assumed to be resident memory. *\/$/;"	m	struct:__anon15	file:
p_file_name	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^    uint8_t const * p_file_name; \/**< The file in which the error occurred. *\/$/;"	m	struct:__anon577
p_file_name	.\RTE\nRF_Libraries\nRF51822_xxAC\app_error.h	/^    uint8_t const * p_file_name; \/**< The file in which the error occurred. *\/$/;"	m	struct:__anon578
p_manuf_specific_data	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_manuf_data_t *   p_manuf_specific_data;               \/**< Manufacturer specific data. *\/$/;"	m	struct:__anon476
p_manuf_specific_data	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_manuf_data_t *   p_manuf_specific_data;               \/**< Manufacturer specific data. *\/$/;"	m	struct:__anon487
p_manuf_specific_data	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_manuf_data_t *   p_manuf_specific_data;               \/**< Manufacturer specific data. *\/$/;"	m	struct:__anon498
p_node	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    timer_node_t *       p_node;$/;"	m	struct:__anon557	file:
p_node	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    timer_node_t *       p_node;$/;"	m	struct:__anon567	file:
p_node	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    timer_node_t *       p_node;$/;"	m	struct:__anon583	file:
p_sec_mgr_oob_flags	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_t *                    p_sec_mgr_oob_flags;                 \/**< Security Manager Out Of Band Flags field. Included when different from NULL.*\/$/;"	m	struct:__anon476
p_sec_mgr_oob_flags	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_t *                    p_sec_mgr_oob_flags;                 \/**< Security Manager Out Of Band Flags field. Included when different from NULL.*\/$/;"	m	struct:__anon487
p_sec_mgr_oob_flags	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_t *                    p_sec_mgr_oob_flags;                 \/**< Security Manager Out Of Band Flags field. Included when different from NULL.*\/$/;"	m	struct:__anon498
p_service_data_array	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_service_data_t * p_service_data_array;                \/**< Array of Service data structures. *\/$/;"	m	struct:__anon476
p_service_data_array	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_service_data_t * p_service_data_array;                \/**< Array of Service data structures. *\/$/;"	m	struct:__anon487
p_service_data_array	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_service_data_t * p_service_data_array;                \/**< Array of Service data structures. *\/$/;"	m	struct:__anon498
p_slave_conn_int	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_conn_int_t *     p_slave_conn_int;                    \/**< Slave Connection Interval Range. *\/$/;"	m	struct:__anon476
p_slave_conn_int	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_conn_int_t *     p_slave_conn_int;                    \/**< Slave Connection Interval Range. *\/$/;"	m	struct:__anon487
p_slave_conn_int	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_conn_int_t *     p_slave_conn_int;                    \/**< Slave Connection Interval Range. *\/$/;"	m	struct:__anon498
p_timeout_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    app_timer_timeout_handler_t p_timeout_handler;                          \/**< Pointer to function to be executed when the timer expires. *\/$/;"	m	struct:__anon554	file:
p_timeout_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    app_timer_timeout_handler_t p_timeout_handler;                          \/**< Pointer to function to be executed when the timer expires. *\/$/;"	m	struct:__anon564	file:
p_timeout_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    app_timer_timeout_handler_t p_timeout_handler;                          \/**< Pointer to function to be executed when the timer expires. *\/$/;"	m	struct:__anon580	file:
p_tk_value	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_tk_value_t *     p_tk_value;                          \/**< Security Manager TK value field. Included when different from NULL.*\/$/;"	m	struct:__anon476
p_tk_value	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_tk_value_t *     p_tk_value;                          \/**< Security Manager TK value field. Included when different from NULL.*\/$/;"	m	struct:__anon487
p_tk_value	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_tk_value_t *     p_tk_value;                          \/**< Security Manager TK value field. Included when different from NULL.*\/$/;"	m	struct:__anon498
p_transfers	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    app_twi_transfer_t const * p_transfers;$/;"	m	struct:__anon572
p_transfers	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    app_twi_transfer_t const * p_transfers;$/;"	m	struct:__anon589
p_transfers	.\app\inc\app_twi.h	/^    app_twi_transfer_t const * p_transfers;$/;"	m	struct:__anon2
p_tx_power_level	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    int8_t *                     p_tx_power_level;                    \/**< TX Power Level field. *\/$/;"	m	struct:__anon476
p_tx_power_level	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    int8_t *                     p_tx_power_level;                    \/**< TX Power Level field. *\/$/;"	m	struct:__anon487
p_tx_power_level	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    int8_t *                     p_tx_power_level;                    \/**< TX Power Level field. *\/$/;"	m	struct:__anon498
p_user_data	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    void *                     p_user_data;$/;"	m	struct:__anon572
p_user_data	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    void *                     p_user_data;$/;"	m	struct:__anon589
p_user_data	.\app\inc\app_twi.h	/^    void *                     p_user_data;$/;"	m	struct:__anon2
p_user_op_queue	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    timer_user_op_t * p_user_op_queue;                                          \/**< Queue buffer. *\/$/;"	m	struct:__anon559	file:
p_user_op_queue	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    timer_user_op_t * p_user_op_queue;                                          \/**< Queue buffer. *\/$/;"	m	struct:__anon569	file:
p_user_op_queue	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    timer_user_op_t * p_user_op_queue;                                          \/**< Queue buffer. *\/$/;"	m	struct:__anon585	file:
p_uuids	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_uuid_t *                 p_uuids;                             \/**< Pointer to UUID array entries. *\/$/;"	m	struct:__anon472
p_uuids	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_uuid_t *                 p_uuids;                             \/**< Pointer to UUID array entries. *\/$/;"	m	struct:__anon483
p_uuids	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_uuid_t *                 p_uuids;                             \/**< Pointer to UUID array entries. *\/$/;"	m	struct:__anon494
params	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    } params;$/;"	m	struct:__anon557	typeref:union:__anon557::__anon558	file:
params	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    } params;$/;"	m	struct:__anon567	typeref:union:__anon567::__anon568	file:
params	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    } params;$/;"	m	struct:__anon583	typeref:union:__anon583::__anon584	file:
peer_address_exists	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool peer_address_exists(uint8_t const * address)$/;"	f	file:
peer_address_exists	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool peer_address_exists(uint8_t const * address)$/;"	f	file:
peer_address_exists	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool peer_address_exists(uint8_t const * address)$/;"	f	file:
phaseLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon58
phaseLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon59
phaseLength	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon60
pin_no	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    uint8_t              pin_no;           \/**< Pin to be used as a button. *\/$/;"	m	struct:__anon552
pin_no	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    uint8_t              pin_no;           \/**< Pin to be used as a button. *\/$/;"	m	struct:__anon561
pin_no	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    uint8_t              pin_no;           \/**< Pin to be used as a button. *\/$/;"	m	struct:__anon575
pin_transition_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^} pin_transition_t;$/;"	t	typeref:struct:__anon553
pin_transition_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^} pin_transition_t;$/;"	t	typeref:struct:__anon562
pin_transition_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^} pin_transition_t;$/;"	t	typeref:struct:__anon576
pkCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pkCoeffs;                 \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon70
pkCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pkCoeffs;                     \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon68
pkCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pkCoeffs;                     \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon69
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    int8_t postShift;        \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon24
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon72
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon73
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon25
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon61
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon75
postShift	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon76
print_recieved_radio_data	.\app\src\main.c	/^void print_recieved_radio_data(void){$/;"	f
printf	.\SEGGER_RTT_SES.c	/^int printf(const char *fmt,...) {$/;"	f
ps_module_table	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^typedef struct ps_module_table$/;"	s	file:
ps_module_table	.\app\nRF51822_xxAC\pstorage_nosd.c	/^typedef struct ps_module_table$/;"	s	file:
pstorage_access_status_get	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_access_status_get	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_access_status_get	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_access_status_get	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_access_status_get	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_access_status_get	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_access_status_get(uint32_t * p_count)$/;"	f
pstorage_block_identifier_get	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_identifier_get	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_identifier_get	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_identifier_get	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_identifier_get	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_identifier_get	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_block_identifier_get(pstorage_handle_t * p_base_id,$/;"	f
pstorage_block_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^typedef uint32_t pstorage_block_t;$/;"	t
pstorage_block_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^typedef uint32_t pstorage_block_t;$/;"	t
pstorage_block_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^typedef uint32_t pstorage_block_t;$/;"	t
pstorage_block_t	.\app\nRF51822_xxAC\pstorage_platform.h	/^typedef uint32_t pstorage_block_t;$/;"	t
pstorage_clear	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_clear	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_clear	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_clear	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_clear	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_clear	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_flash_page_end	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^static __INLINE uint32_t pstorage_flash_page_end()$/;"	f
pstorage_flash_page_end	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^static __INLINE uint32_t pstorage_flash_page_end()$/;"	f
pstorage_flash_page_end	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^static __INLINE uint32_t pstorage_flash_page_end()$/;"	f
pstorage_flash_page_end	.\app\nRF51822_xxAC\pstorage_platform.h	/^static __INLINE uint32_t pstorage_flash_page_end()$/;"	f
pstorage_flash_page_size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^static __INLINE uint16_t pstorage_flash_page_size()$/;"	f
pstorage_flash_page_size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^static __INLINE uint16_t pstorage_flash_page_size()$/;"	f
pstorage_flash_page_size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^static __INLINE uint16_t pstorage_flash_page_size()$/;"	f
pstorage_flash_page_size	.\app\nRF51822_xxAC\pstorage_platform.h	/^static __INLINE uint16_t pstorage_flash_page_size()$/;"	f
pstorage_handle_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^} pstorage_handle_t;$/;"	t	typeref:struct:__anon515
pstorage_handle_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^} pstorage_handle_t;$/;"	t	typeref:struct:__anon533
pstorage_handle_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^} pstorage_handle_t;$/;"	t	typeref:struct:__anon551
pstorage_handle_t	.\app\nRF51822_xxAC\pstorage_platform.h	/^} pstorage_handle_t;$/;"	t	typeref:struct:__anon18
pstorage_init	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_init	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_init	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_init	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_init	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_init	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_init(void)$/;"	f
pstorage_load	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_load(uint8_t           * p_dest,$/;"	f
pstorage_load	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_load(uint8_t           * p_dest,$/;"	f
pstorage_load	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_load(uint8_t           * p_dest,$/;"	f
pstorage_load	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_load(uint8_t *           p_dest,$/;"	f
pstorage_load	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_load(uint8_t           * p_dest,$/;"	f
pstorage_load	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_load(uint8_t *           p_dest,$/;"	f
pstorage_module_param_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	/^} pstorage_module_param_t;$/;"	t	typeref:struct:__anon514
pstorage_module_param_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	/^} pstorage_module_param_t;$/;"	t	typeref:struct:__anon532
pstorage_module_param_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	/^} pstorage_module_param_t;$/;"	t	typeref:struct:__anon550
pstorage_module_param_t	.\app\nRF51822_xxAC\pstorage.h	/^} pstorage_module_param_t;$/;"	t	typeref:struct:__anon17
pstorage_module_table_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:__anon510	file:
pstorage_module_table_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:__anon528	file:
pstorage_module_table_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:__anon546	file:
pstorage_module_table_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:ps_module_table	file:
pstorage_module_table_t	.\app\nRF51822_xxAC\pstorage.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:__anon13	file:
pstorage_module_table_t	.\app\nRF51822_xxAC\pstorage_nosd.c	/^} pstorage_module_table_t;$/;"	t	typeref:struct:ps_module_table	file:
pstorage_ntf_cb_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.h	/^typedef void (*pstorage_ntf_cb_t)(pstorage_handle_t * p_handle,$/;"	t
pstorage_ntf_cb_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.h	/^typedef void (*pstorage_ntf_cb_t)(pstorage_handle_t * p_handle,$/;"	t
pstorage_ntf_cb_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.h	/^typedef void (*pstorage_ntf_cb_t)(pstorage_handle_t * p_handle,$/;"	t
pstorage_ntf_cb_t	.\app\nRF51822_xxAC\pstorage.h	/^typedef void (*pstorage_ntf_cb_t)(pstorage_handle_t * p_handle,$/;"	t
pstorage_raw_clear	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_raw_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_raw_clear	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_raw_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_raw_clear	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_raw_clear	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_clear(pstorage_handle_t * p_dest, pstorage_size_t size)$/;"	f
pstorage_raw_module_table_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} pstorage_raw_module_table_t;$/;"	t	typeref:struct:__anon511	file:
pstorage_raw_module_table_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} pstorage_raw_module_table_t;$/;"	t	typeref:struct:__anon529	file:
pstorage_raw_module_table_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} pstorage_raw_module_table_t;$/;"	t	typeref:struct:__anon547	file:
pstorage_raw_module_table_t	.\app\nRF51822_xxAC\pstorage.c	/^} pstorage_raw_module_table_t;$/;"	t	typeref:struct:__anon14	file:
pstorage_raw_register	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_raw_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_raw_register	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_raw_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_raw_register	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_raw_register	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_raw_store	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_raw_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_raw_store	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_raw_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_raw_store	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_raw_store	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_raw_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_register	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_register	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_register	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_register	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_register	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_register	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_register(pstorage_module_param_t * p_module_param,$/;"	f
pstorage_size_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage_platform.h	/^typedef uint16_t pstorage_size_t;      \/** Size of length and offset fields. *\/$/;"	t
pstorage_size_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage_platform.h	/^typedef uint16_t pstorage_size_t;      \/** Size of length and offset fields. *\/$/;"	t
pstorage_size_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_platform.h	/^typedef uint16_t pstorage_size_t;      \/** Size of length and offset fields. *\/$/;"	t
pstorage_size_t	.\app\nRF51822_xxAC\pstorage_platform.h	/^typedef uint16_t pstorage_size_t;      \/** Size of length and offset fields. *\/$/;"	t
pstorage_state_t	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^} pstorage_state_t;  $/;"	t	typeref:enum:__anon508	file:
pstorage_state_t	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^} pstorage_state_t;  $/;"	t	typeref:enum:__anon526	file:
pstorage_state_t	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^} pstorage_state_t;  $/;"	t	typeref:enum:__anon544	file:
pstorage_state_t	.\app\nRF51822_xxAC\pstorage.c	/^} pstorage_state_t;  $/;"	t	typeref:enum:__anon11	file:
pstorage_store	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_store	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_store	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_store	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_store	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_store	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_store(pstorage_handle_t * p_dest,$/;"	f
pstorage_sys_event_handler	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_sys_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_sys_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_sys_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_sys_event_handler	.\app\nRF51822_xxAC\pstorage.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_sys_event_handler	.\app\nRF51822_xxAC\pstorage_nosd.c	/^void pstorage_sys_event_handler(uint32_t sys_evt)$/;"	f
pstorage_update	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pstorage_update	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pstorage_update	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pstorage_update	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pstorage_update	.\app\nRF51822_xxAC\pstorage.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pstorage_update	.\app\nRF51822_xxAC\pstorage_nosd.c	/^uint32_t pstorage_update(pstorage_handle_t * p_dest,$/;"	f
pull_cfg	.\RTE\nRF_Libraries\nRF51422_xxAC\app_button.h	/^    nrf_gpio_pin_pull_t  pull_cfg;         \/**< Pull-up or -down configuration. *\/$/;"	m	struct:__anon552
pull_cfg	.\RTE\nRF_Libraries\nRF51822_xxAB\app_button.h	/^    nrf_gpio_pin_pull_t  pull_cfg;         \/**< Pull-up or -down configuration. *\/$/;"	m	struct:__anon561
pull_cfg	.\RTE\nRF_Libraries\nRF51822_xxAC\app_button.h	/^    nrf_gpio_pin_pull_t  pull_cfg;         \/**< Pull-up or -down configuration. *\/$/;"	m	struct:__anon575
puts	.\SEGGER_RTT_SES.c	/^int puts(const char *s) {$/;"	f
pvCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t *pvCoeffs;                 \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon70
pvCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *pvCoeffs;                     \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon68
pvCoeffs	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *pvCoeffs;                     \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon69
q15_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	.\CMSIS_4\CMSIS\Include\arm_math.h	/^  typedef int8_t q7_t;$/;"	t
queue	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    app_twi_queue_t  queue;$/;"	m	struct:__anon574
queue	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    app_twi_queue_t  queue;$/;"	m	struct:__anon591
queue	.\app\inc\app_twi.h	/^    app_twi_queue_t  queue;$/;"	m	struct:__anon4
queue_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static app_twi_transaction_t const * queue_get(app_twi_queue_t * p_queue)$/;"	f	file:
queue_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static app_twi_transaction_t const * queue_get(app_twi_queue_t * p_queue)$/;"	f	file:
queue_get	.\app\src\app_twi.c	/^static app_twi_transaction_t const * queue_get(app_twi_queue_t * p_queue)$/;"	f	file:
queue_put	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static bool queue_put(app_twi_queue_t *             p_queue,$/;"	f	file:
queue_put	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static bool queue_put(app_twi_queue_t *             p_queue,$/;"	f	file:
queue_put	.\app\src\app_twi.c	/^static bool queue_put(app_twi_queue_t *             p_queue,$/;"	f	file:
radio_callback	.\app\src\ws_timeslot.c	/^nrf_radio_signal_callback_return_param_t * radio_callback(uint8_t signal_type)$/;"	f
radio_counter	.\app\src\ws_timeslot.c	/^uint8_t radio_counter=0;$/;"	v
radio_len	.\app\src\ws_timeslot.c	/^uint8_t radio_len=0;$/;"	v
ram_end_address_get	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static inline uint32_t ram_end_address_get(void)$/;"	f	file:
ram_total_size_get	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^static inline uint32_t ram_total_size_get(void)$/;"	f	file:
read_idx	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t volatile read_idx;$/;"	m	struct:__anon573
read_idx	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t volatile read_idx;$/;"	m	struct:__anon590
read_idx	.\app\inc\app_twi.h	/^    uint8_t volatile read_idx;$/;"	m	struct:__anon3
read_pos	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	/^    volatile uint32_t  read_pos;        \/**< Next read position in the FIFO buffer.              *\/$/;"	m	struct:__anon563
read_pos	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	/^    volatile uint32_t  read_pos;        \/**< Next read position in the FIFO buffer.              *\/$/;"	m	struct:__anon579
recipTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t *recipTable;    \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon76
recipTable	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon75
request_next_event_earliest	.\app\src\ws_timeslot.c	/^uint32_t request_next_event_earliest(void)$/;"	f
reset_handler	.\Output\ts_cafe flash_s130_nrf51_1.0.0_softdevice\Obj\Cortex_M_Startup_PP.s	/^  reset_handler:$/;"	l
rp	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    uint8_t             rp;                                            \/**< Read pointer, pointing to flash access that is ongoing or to be requested next. *\/$/;"	m	struct:__anon513	file:
rp	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    uint8_t             rp;                                            \/**< Read pointer, pointing to flash access that is ongoing or to be requested next. *\/$/;"	m	struct:__anon531	file:
rp	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    uint8_t             rp;                                            \/**< Read pointer, pointing to flash access that is ongoing or to be requested next. *\/$/;"	m	struct:__anon549	file:
rp	.\app\nRF51822_xxAC\pstorage.c	/^    uint8_t             rp;                                            \/**< Read pointer, pointing to flash access that is ongoing or to be requested next. *\/$/;"	m	struct:__anon16	file:
rtc1_compare0_set	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static __INLINE void rtc1_compare0_set(uint32_t value)$/;"	f	file:
rtc1_compare0_set	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static __INLINE void rtc1_compare0_set(uint32_t value)$/;"	f	file:
rtc1_compare0_set	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static __INLINE void rtc1_compare0_set(uint32_t value)$/;"	f	file:
rtc1_counter_get	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static __INLINE uint32_t rtc1_counter_get(void)$/;"	f	file:
rtc1_counter_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static __INLINE uint32_t rtc1_counter_get(void)$/;"	f	file:
rtc1_counter_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static __INLINE uint32_t rtc1_counter_get(void)$/;"	f	file:
rtc1_init	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void rtc1_init(uint32_t prescaler)$/;"	f	file:
rtc1_init	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void rtc1_init(uint32_t prescaler)$/;"	f	file:
rtc1_init	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void rtc1_init(uint32_t prescaler)$/;"	f	file:
rtc1_start	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void rtc1_start(void)$/;"	f	file:
rtc1_start	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void rtc1_start(void)$/;"	f	file:
rtc1_start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void rtc1_start(void)$/;"	f	file:
rtc1_stop	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void rtc1_stop(void)$/;"	f	file:
rtc1_stop	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void rtc1_stop(void)$/;"	f	file:
rtc1_stop	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void rtc1_stop(void)$/;"	f	file:
rts_pin_no	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t                 rts_pin_no;   \/**< RTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon503
rts_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t                 rts_pin_no;   \/**< RTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon517
rts_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t                 rts_pin_no;   \/**< RTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon535
rts_pin_no	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t                 rts_pin_no;   \/**< RTS pin number, only used if flow control is enabled. *\/$/;"	m	struct:__anon6
rx_buf	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t * rx_buf;      \/**< Pointer to the RX buffer. *\/$/;"	m	struct:__anon504
rx_buf	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t * rx_buf;      \/**< Pointer to the RX buffer. *\/$/;"	m	struct:__anon518
rx_buf	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t * rx_buf;      \/**< Pointer to the RX buffer. *\/$/;"	m	struct:__anon536
rx_buf	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t * rx_buf;      \/**< Pointer to the RX buffer. *\/$/;"	m	struct:__anon7
rx_buf_size	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint32_t  rx_buf_size; \/**< Size of the RX buffer. *\/$/;"	m	struct:__anon504
rx_buf_size	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint32_t  rx_buf_size; \/**< Size of the RX buffer. *\/$/;"	m	struct:__anon518
rx_buf_size	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint32_t  rx_buf_size; \/**< Size of the RX buffer. *\/$/;"	m	struct:__anon536
rx_buf_size	.\app\nRF51822_xxAC\app_uart.h	/^    uint32_t  rx_buf_size; \/**< Size of the RX buffer. *\/$/;"	m	struct:__anon7
rx_buffer	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_buffer	.\app\nRF51822_xxAC\app_uart.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_buffer	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t rx_buffer[1];$/;"	v	file:
rx_done	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^static volatile bool rx_done;$/;"	v	file:
rx_done	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^static volatile bool rx_done;$/;"	v	file:
rx_done	.\app\nRF51822_xxAC\app_uart.c	/^static volatile bool rx_done;$/;"	v	file:
rx_pin_no	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t                 rx_pin_no;    \/**< RX pin number. *\/$/;"	m	struct:__anon503
rx_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t                 rx_pin_no;    \/**< RX pin number. *\/$/;"	m	struct:__anon517
rx_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t                 rx_pin_no;    \/**< RX pin number. *\/$/;"	m	struct:__anon535
rx_pin_no	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t                 rx_pin_no;    \/**< RX pin number. *\/$/;"	m	struct:__anon6
sName	.\RTE\nRF_Libraries\nRF51822_xxAC\SEGGER_RTT.h	/^  const     char*    sName;         \/\/ Optional name. Standard names so far are: "Terminal", "SysView", "J-Scope_t4i4"$/;"	m	struct:__anon592
sName	.\SEGGER_RTT.h	/^  const     char*    sName;         \/\/ Optional name. Standard names so far are: "Terminal", "SysView", "J-Scope_t4i4"$/;"	m	struct:__anon595
sName	.\SEGGER_RTT.h	/^  const     char*    sName;         \/\/ Optional name. Standard names so far are: "Terminal", "SysView", "J-Scope_t4i4"$/;"	m	struct:__anon596
sd_check_ram_start	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t sd_check_ram_start(uint32_t sd_req_ram_start)$/;"	f
sec_mgr_oob_flags_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t sec_mgr_oob_flags_encode(uint8_t    oob_flags,$/;"	f	file:
sec_mgr_oob_flags_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t sec_mgr_oob_flags_encode(uint8_t    oob_flags,$/;"	f	file:
sec_mgr_oob_flags_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t sec_mgr_oob_flags_encode(uint8_t    oob_flags,$/;"	f	file:
service_data_count	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_t                      service_data_count;                  \/**< Number of Service data structures. *\/$/;"	m	struct:__anon476
service_data_count	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_t                      service_data_count;                  \/**< Number of Service data structures. *\/$/;"	m	struct:__anon487
service_data_count	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_t                      service_data_count;                  \/**< Number of Service data structures. *\/$/;"	m	struct:__anon498
service_data_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t service_data_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
service_data_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t service_data_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
service_data_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t service_data_encode(const ble_advdata_t * p_advdata,$/;"	f	file:
service_uuid	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint16_t                     service_uuid;                        \/**< Service UUID. *\/$/;"	m	struct:__anon475
service_uuid	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint16_t                     service_uuid;                        \/**< Service UUID. *\/$/;"	m	struct:__anon486
service_uuid	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint16_t                     service_uuid;                        \/**< Service UUID. *\/$/;"	m	struct:__anon497
short_name_len	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint8_t                      short_name_len;                      \/**< Length of short device name (if short type is specified). *\/$/;"	m	struct:__anon476
short_name_len	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint8_t                      short_name_len;                      \/**< Length of short device name (if short type is specified). *\/$/;"	m	struct:__anon487
short_name_len	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint8_t                      short_name_len;                      \/**< Length of short device name (if short type is specified). *\/$/;"	m	struct:__anon498
signal_callback_return_param	.\app\src\ws_timeslot.c	/^static nrf_radio_signal_callback_return_param_t signal_callback_return_param;$/;"	v	file:
signal_end_of_transaction	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static void signal_end_of_transaction(app_twi_t const * p_app_twi,$/;"	f	file:
signal_end_of_transaction	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static void signal_end_of_transaction(app_twi_t const * p_app_twi,$/;"	f	file:
signal_end_of_transaction	.\app\src\app_twi.c	/^static void signal_end_of_transaction(app_twi_t const * p_app_twi,$/;"	f	file:
size	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_size_t   size;                                            \/**< Identifies the size in bytes requested for the operation. *\/$/;"	m	struct:__anon512	file:
size	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_size_t   size;                                            \/**< Identifies the size in bytes requested for the operation. *\/$/;"	m	struct:__anon530	file:
size	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   size;                                            \/**< Identifies the size in bytes requested for the operation. *\/$/;"	m	struct:__anon548	file:
size	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t          size;$/;"	m	struct:__anon573
size	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t          size;$/;"	m	struct:__anon590
size	.\app\inc\app_twi.h	/^    uint8_t          size;$/;"	m	struct:__anon3
size	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_size_t   size;                                            \/**< Identifies the size in bytes requested for the operation. *\/$/;"	m	struct:__anon15	file:
sm_state_change	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void sm_state_change(pstorage_state_t new_state)$/;"	f	file:
sm_state_change	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void sm_state_change(pstorage_state_t new_state)$/;"	f	file:
sm_state_change	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void sm_state_change(pstorage_state_t new_state)$/;"	f	file:
sm_state_change	.\app\nRF51822_xxAC\pstorage.c	/^static void sm_state_change(pstorage_state_t new_state)$/;"	f	file:
softdevice_ant_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^uint32_t softdevice_ant_evt_handler_set(ant_evt_handler_t ant_evt_handler)$/;"	f
softdevice_ant_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^uint32_t softdevice_ant_evt_handler_set(ant_evt_handler_t ant_evt_handler)$/;"	f
softdevice_ant_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_ant_evt_handler_set(ant_evt_handler_t ant_evt_handler)$/;"	f
softdevice_assertion_handler	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^void softdevice_assertion_handler(uint32_t pc, uint16_t line_num, const uint8_t * file_name)$/;"	f
softdevice_assertion_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^void softdevice_assertion_handler(uint32_t pc, uint16_t line_num, const uint8_t * file_name)$/;"	f
softdevice_ble_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^uint32_t softdevice_ble_evt_handler_set(ble_evt_handler_t ble_evt_handler)$/;"	f
softdevice_ble_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^uint32_t softdevice_ble_evt_handler_set(ble_evt_handler_t ble_evt_handler)$/;"	f
softdevice_ble_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_ble_evt_handler_set(ble_evt_handler_t ble_evt_handler)$/;"	f
softdevice_enable	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_enable(ble_enable_params_t * p_ble_enable_params)$/;"	f
softdevice_enable_get_default_config	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_enable_get_default_config(uint8_t central_links_count,$/;"	f
softdevice_fault_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^void softdevice_fault_handler(uint32_t id, uint32_t pc, uint32_t info)$/;"	f
softdevice_fault_handler	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^void softdevice_fault_handler(uint32_t pc, uint16_t line_num, const uint8_t * p_file_name)$/;"	f
softdevice_handler_init	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^uint32_t softdevice_handler_init(nrf_clock_lfclksrc_t           clock_source,$/;"	f
softdevice_handler_init	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^uint32_t softdevice_handler_init(nrf_clock_lfclksrc_t           clock_source,$/;"	f
softdevice_handler_init	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_handler_init(nrf_clock_lfclksrc_t           clock_source,$/;"	f
softdevice_handler_isEnabled	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^bool softdevice_handler_isEnabled(void)$/;"	f
softdevice_handler_isEnabled	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^bool softdevice_handler_isEnabled(void)$/;"	f
softdevice_handler_isEnabled	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^bool softdevice_handler_isEnabled(void)$/;"	f
softdevice_handler_sd_disable	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^uint32_t softdevice_handler_sd_disable(void)$/;"	f
softdevice_handler_sd_disable	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^uint32_t softdevice_handler_sd_disable(void)$/;"	f
softdevice_handler_sd_disable	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_handler_sd_disable(void)$/;"	f
softdevice_sys_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51422_xxAC\softdevice_handler.c	/^uint32_t softdevice_sys_evt_handler_set(sys_evt_handler_t sys_evt_handler)$/;"	f
softdevice_sys_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAB\softdevice_handler.c	/^uint32_t softdevice_sys_evt_handler_set(sys_evt_handler_t sys_evt_handler)$/;"	f
softdevice_sys_evt_handler_set	.\RTE\nRF_SoftDevice\nRF51822_xxAC\softdevice_handler.c	/^uint32_t softdevice_sys_evt_handler_set(sys_evt_handler_t sys_evt_handler)$/;"	f
srdata_check	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t srdata_check(const ble_advdata_t * p_srdata)$/;"	f	file:
srdata_check	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t srdata_check(const ble_advdata_t * p_srdata)$/;"	f	file:
srdata_check	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t srdata_check(const ble_advdata_t * p_srdata)$/;"	f	file:
start	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^        timer_user_op_start_t start;                                        \/**< Structure describing a timer start operation. *\/$/;"	m	union:__anon557::__anon558	file:
start	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^        timer_user_op_start_t start;                                        \/**< Structure describing a timer start operation. *\/$/;"	m	union:__anon567::__anon568	file:
start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^        timer_user_op_start_t start;                                        \/**< Structure describing a timer start operation. *\/$/;"	m	union:__anon583::__anon584	file:
start	.\thumb_crt0.s	/^start:$/;"	l
start_on_notify_cccd_handle	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.h	/^    uint16_t                      start_on_notify_cccd_handle;      \/**< If procedure is to be started when notification is started, set this to the handle of the corresponding CCCD. Set to BLE_GATT_HANDLE_INVALID if procedure is to be started on connect event. *\/$/;"	m	struct:__anon479
start_on_notify_cccd_handle	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.h	/^    uint16_t                      start_on_notify_cccd_handle;      \/**< If procedure is to be started when notification is started, set this to the handle of the corresponding CCCD. Set to BLE_GATT_HANDLE_INVALID if procedure is to be started on connect event. *\/$/;"	m	struct:__anon490
start_on_notify_cccd_handle	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.h	/^    uint16_t                      start_on_notify_cccd_handle;      \/**< If procedure is to be started when notification is started, set this to the handle of the corresponding CCCD. Set to BLE_GATT_HANDLE_INVALID if procedure is to be started on connect event. *\/$/;"	m	struct:__anon501
start_pending_transaction	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static void start_pending_transaction(app_twi_t * p_app_twi,$/;"	f	file:
start_pending_transaction	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static void start_pending_transaction(app_twi_t * p_app_twi,$/;"	f	file:
start_pending_transaction	.\app\src\app_twi.c	/^static void start_pending_transaction(app_twi_t * p_app_twi,$/;"	f	file:
start_transfer	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static ret_code_t start_transfer(app_twi_t const * p_app_twi)$/;"	f	file:
start_transfer	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static ret_code_t start_transfer(app_twi_t * p_app_twi)$/;"	f	file:
start_transfer	.\app\src\app_twi.c	/^static ret_code_t start_transfer(app_twi_t * p_app_twi)$/;"	f	file:
startup_event_extract	.\RTE\Board_Support\nRF51422_xxAC\bsp_btn_ble.c	/^static uint32_t startup_event_extract(bsp_event_t * p_startup_event)$/;"	f	file:
startup_event_extract	.\RTE\Board_Support\nRF51822_xxAB\bsp_btn_ble.c	/^static uint32_t startup_event_extract(bsp_event_t * p_startup_event)$/;"	f	file:
startup_event_extract	.\RTE\Board_Support\nRF51822_xxAC\bsp_btn_ble.c	/^static uint32_t startup_event_extract(bsp_event_t * p_startup_event)$/;"	f	file:
state	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon33
state	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t state[3];     \/**< The state array of length 3. *\/$/;"	m	struct:__anon31
state	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon32
stateIndex	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon77
stateIndex	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon78
stateIndex	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon79
stateIndex	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon80
state_data_erase_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_data_erase_entry_run(void)$/;"	f	file:
state_data_erase_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_data_erase_entry_run(void)$/;"	f	file:
state_data_erase_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_data_erase_entry_run(void)$/;"	f	file:
state_data_erase_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_data_erase_entry_run(void)$/;"	f	file:
state_data_erase_swap_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_data_erase_swap_entry_run(void)$/;"	f	file:
state_data_erase_swap_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_data_erase_swap_entry_run(void)$/;"	f	file:
state_data_erase_swap_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_data_erase_swap_entry_run(void)$/;"	f	file:
state_data_erase_swap_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_data_erase_swap_entry_run(void)$/;"	f	file:
state_entry_action_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_entry_action_run(void)$/;"	f	file:
state_entry_action_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_entry_action_run(void)$/;"	f	file:
state_entry_action_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_entry_action_run(void)$/;"	f	file:
state_entry_action_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_entry_action_run(void)$/;"	f	file:
state_erase_data_page_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_erase_data_page_entry_run(void)$/;"	f	file:
state_erase_data_page_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_erase_data_page_entry_run(void)$/;"	f	file:
state_erase_data_page_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_erase_data_page_entry_run(void)$/;"	f	file:
state_erase_data_page_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_erase_data_page_entry_run(void)$/;"	f	file:
state_idle_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_idle_entry_run(void)$/;"	f	file:
state_idle_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_idle_entry_run(void)$/;"	f	file:
state_idle_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_idle_entry_run(void)$/;"	f	file:
state_idle_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_idle_entry_run(void)$/;"	f	file:
state_restore_head_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_restore_head_entry_run(void)$/;"	f	file:
state_restore_head_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_restore_head_entry_run(void)$/;"	f	file:
state_restore_head_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_restore_head_entry_run(void)$/;"	f	file:
state_restore_head_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_restore_head_entry_run(void)$/;"	f	file:
state_restore_tail_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_restore_tail_entry_run(void)$/;"	f	file:
state_restore_tail_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_restore_tail_entry_run(void)$/;"	f	file:
state_restore_tail_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_restore_tail_entry_run(void)$/;"	f	file:
state_restore_tail_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_restore_tail_entry_run(void)$/;"	f	file:
state_store_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_store_entry_run(void)$/;"	f	file:
state_store_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_store_entry_run(void)$/;"	f	file:
state_store_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_store_entry_run(void)$/;"	f	file:
state_store_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_store_entry_run(void)$/;"	f	file:
state_swap_erase_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_swap_erase_entry_run(void)$/;"	f	file:
state_swap_erase_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_swap_erase_entry_run(void)$/;"	f	file:
state_swap_erase_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_swap_erase_entry_run(void)$/;"	f	file:
state_swap_erase_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_swap_erase_entry_run(void)$/;"	f	file:
state_write_data_swap_entry_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void state_write_data_swap_entry_run(void)$/;"	f	file:
state_write_data_swap_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void state_write_data_swap_entry_run(void)$/;"	f	file:
state_write_data_swap_entry_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void state_write_data_swap_entry_run(void)$/;"	f	file:
state_write_data_swap_entry_run	.\app\nRF51822_xxAC\pstorage.c	/^static void state_write_data_swap_entry_run(void)$/;"	f	file:
storage_addr	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^    pstorage_handle_t storage_addr;                                    \/**< Address\/Identifier for persistent memory. *\/$/;"	m	struct:__anon512	file:
storage_addr	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^    pstorage_handle_t storage_addr;                                    \/**< Address\/Identifier for persistent memory. *\/$/;"	m	struct:__anon530	file:
storage_addr	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^    pstorage_handle_t storage_addr;                                    \/**< Address\/Identifier for persistent memory. *\/$/;"	m	struct:__anon548	file:
storage_addr	.\app\nRF51822_xxAC\pstorage.c	/^    pstorage_handle_t storage_addr;                                    \/**< Address\/Identifier for persistent memory. *\/$/;"	m	struct:__anon15	file:
store_cmd_flash_write_execute	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void store_cmd_flash_write_execute(void)$/;"	f	file:
store_cmd_flash_write_execute	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void store_cmd_flash_write_execute(void)$/;"	f	file:
store_cmd_flash_write_execute	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void store_cmd_flash_write_execute(void)$/;"	f	file:
store_cmd_flash_write_execute	.\app\nRF51822_xxAC\pstorage.c	/^static void store_cmd_flash_write_execute(void)$/;"	f	file:
store_operation_execute	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void store_operation_execute(void)$/;"	f	file:
store_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void store_operation_execute(void)$/;"	f	file:
store_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void store_operation_execute(void)$/;"	f	file:
store_operation_execute	.\app\nRF51822_xxAC\pstorage.c	/^static void store_operation_execute(void)$/;"	f	file:
store_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void store_sub_state_sm_run(void)$/;"	f	file:
store_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void store_sub_state_sm_run(void)$/;"	f	file:
store_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void store_sub_state_sm_run(void)$/;"	f	file:
store_sub_state_sm_run	.\app\nRF51822_xxAC\pstorage.c	/^static void store_sub_state_sm_run(void)$/;"	f	file:
swap_erase_state_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_erase_state_run(void)$/;"	f	file:
swap_erase_state_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_erase_state_run(void)$/;"	f	file:
swap_erase_state_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_erase_state_run(void)$/;"	f	file:
swap_erase_state_run	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_erase_state_run(void)$/;"	f	file:
swap_sub_sm_exit_action_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_sub_sm_exit_action_run(void)$/;"	f	file:
swap_sub_sm_exit_action_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_sub_sm_exit_action_run(void)$/;"	f	file:
swap_sub_sm_exit_action_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_sub_sm_exit_action_run(void)$/;"	f	file:
swap_sub_sm_exit_action_run	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_sub_sm_exit_action_run(void)$/;"	f	file:
swap_sub_state_entry_action_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_sub_state_entry_action_run(void)$/;"	f	file:
swap_sub_state_entry_action_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_sub_state_entry_action_run(void)$/;"	f	file:
swap_sub_state_entry_action_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_entry_action_run(void)$/;"	f	file:
swap_sub_state_entry_action_run	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_entry_action_run(void)$/;"	f	file:
swap_sub_state_err_busy_process	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_sub_state_err_busy_process(void)$/;"	f	file:
swap_sub_state_err_busy_process	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_sub_state_err_busy_process(void)$/;"	f	file:
swap_sub_state_err_busy_process	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_err_busy_process(void)$/;"	f	file:
swap_sub_state_err_busy_process	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_err_busy_process(void)$/;"	f	file:
swap_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_sub_state_sm_run(void)$/;"	f	file:
swap_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_sub_state_sm_run(void)$/;"	f	file:
swap_sub_state_sm_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_sm_run(void)$/;"	f	file:
swap_sub_state_sm_run	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_sm_run(void)$/;"	f	file:
swap_sub_state_state_change	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void swap_sub_state_state_change(flash_swap_sub_state_t new_state)$/;"	f	file:
swap_sub_state_state_change	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void swap_sub_state_state_change(flash_swap_sub_state_t new_state)$/;"	f	file:
swap_sub_state_state_change	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_state_change(flash_swap_sub_state_t new_state)$/;"	f	file:
swap_sub_state_state_change	.\app\nRF51822_xxAC\pstorage.c	/^static void swap_sub_state_state_change(flash_swap_sub_state_t new_state)$/;"	f	file:
tail_restore_state_run	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void tail_restore_state_run(void)$/;"	f	file:
tail_restore_state_run	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void tail_restore_state_run(void)$/;"	f	file:
tail_restore_state_run	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void tail_restore_state_run(void)$/;"	f	file:
tail_restore_state_run	.\app\nRF51822_xxAC\pstorage.c	/^static void tail_restore_state_run(void)$/;"	f	file:
tail_word_size_calculate	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void tail_word_size_calculate(pstorage_size_t cmd_end_of_storage_address, $/;"	f	file:
tail_word_size_calculate	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void tail_word_size_calculate(pstorage_size_t cmd_end_of_storage_address, $/;"	f	file:
tail_word_size_calculate	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void tail_word_size_calculate(pstorage_size_t cmd_end_of_storage_address, $/;"	f	file:
tail_word_size_calculate	.\app\nRF51822_xxAC\pstorage.c	/^static void tail_word_size_calculate(pstorage_size_t cmd_end_of_storage_address, $/;"	f	file:
temp_buff	.\app\src\ws_timeslot.c	/^uint8_t temp_buff[32];$/;"	v
ticks_at_start	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t                    ticks_at_start;                             \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon554	file:
ticks_at_start	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t ticks_at_start;                                                \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon556	file:
ticks_at_start	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t                    ticks_at_start;                             \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon564	file:
ticks_at_start	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t ticks_at_start;                                                \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon566	file:
ticks_at_start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t                    ticks_at_start;                             \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon580	file:
ticks_at_start	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t ticks_at_start;                                                \/**< Current RTC counter value when the timer was started. *\/$/;"	m	struct:__anon582	file:
ticks_diff_get	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static __INLINE uint32_t ticks_diff_get(uint32_t ticks_now, uint32_t ticks_old)$/;"	f	file:
ticks_diff_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static __INLINE uint32_t ticks_diff_get(uint32_t ticks_now, uint32_t ticks_old)$/;"	f	file:
ticks_diff_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static __INLINE uint32_t ticks_diff_get(uint32_t ticks_now, uint32_t ticks_old)$/;"	f	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t                    ticks_first_interval;                       \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon554	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t ticks_first_interval;                                          \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon556	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t                    ticks_first_interval;                       \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon564	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t ticks_first_interval;                                          \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon566	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t                    ticks_first_interval;                       \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon580	file:
ticks_first_interval	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t ticks_first_interval;                                          \/**< Number of ticks in the first timer interval. *\/$/;"	m	struct:__anon582	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t                    ticks_periodic_interval;                    \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon554	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t ticks_periodic_interval;                                       \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon556	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t                    ticks_periodic_interval;                    \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon564	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t ticks_periodic_interval;                                       \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon566	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t                    ticks_periodic_interval;                    \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon580	file:
ticks_periodic_interval	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t ticks_periodic_interval;                                       \/**< Timer period (for repeating timers). *\/$/;"	m	struct:__anon582	file:
ticks_to_expire	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint32_t                    ticks_to_expire;                            \/**< Number of ticks from previous timer interrupt to timer expiry. *\/$/;"	m	struct:__anon554	file:
ticks_to_expire	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint32_t                    ticks_to_expire;                            \/**< Number of ticks from previous timer interrupt to timer expiry. *\/$/;"	m	struct:__anon564	file:
ticks_to_expire	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint32_t                    ticks_to_expire;                            \/**< Number of ticks from previous timer interrupt to timer expiry. *\/$/;"	m	struct:__anon580	file:
timeout_handler_exec	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timeout_handler_exec(timer_node_t * p_timer)$/;"	f	file:
timeout_handler_exec	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timeout_handler_exec(timer_node_t * p_timer)$/;"	f	file:
timeout_handler_exec	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timeout_handler_exec(timer_node_t * p_timer)$/;"	f	file:
timer_list_handler	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_list_handler(void)$/;"	f	file:
timer_list_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_list_handler(void)$/;"	f	file:
timer_list_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_list_handler(void)$/;"	f	file:
timer_list_handler_sched	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_list_handler_sched(void)$/;"	f	file:
timer_list_handler_sched	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_list_handler_sched(void)$/;"	f	file:
timer_list_handler_sched	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_list_handler_sched(void)$/;"	f	file:
timer_list_insert	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_list_insert(timer_node_t * p_timer)$/;"	f	file:
timer_list_insert	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_list_insert(timer_node_t * p_timer)$/;"	f	file:
timer_list_insert	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_list_insert(timer_node_t * p_timer)$/;"	f	file:
timer_list_remove	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_list_remove(timer_node_t * p_timer)$/;"	f	file:
timer_list_remove	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_list_remove(timer_node_t * p_timer)$/;"	f	file:
timer_list_remove	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_list_remove(timer_node_t * p_timer)$/;"	f	file:
timer_node_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^} timer_node_t;$/;"	t	typeref:struct:__anon554	file:
timer_node_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^} timer_node_t;$/;"	t	typeref:struct:__anon564	file:
timer_node_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^} timer_node_t;$/;"	t	typeref:struct:__anon580	file:
timer_start_op_schedule	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint32_t timer_start_op_schedule(timer_user_id_t user_id,$/;"	f	file:
timer_start_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint32_t timer_start_op_schedule(timer_user_id_t user_id,$/;"	f	file:
timer_start_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint32_t timer_start_op_schedule(timer_user_id_t user_id,$/;"	f	file:
timer_stop_all_op_schedule	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint32_t timer_stop_all_op_schedule(timer_user_id_t user_id)$/;"	f	file:
timer_stop_all_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint32_t timer_stop_all_op_schedule(timer_user_id_t user_id)$/;"	f	file:
timer_stop_all_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint32_t timer_stop_all_op_schedule(timer_user_id_t user_id)$/;"	f	file:
timer_stop_op_schedule	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static uint32_t timer_stop_op_schedule(timer_user_id_t user_id, timer_node_t * p_node)$/;"	f	file:
timer_stop_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static uint32_t timer_stop_op_schedule(timer_user_id_t user_id, timer_node_t * p_node)$/;"	f	file:
timer_stop_op_schedule	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static uint32_t timer_stop_op_schedule(timer_user_id_t user_id, timer_node_t * p_node)$/;"	f	file:
timer_timeouts_check	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_timeouts_check(void)$/;"	f	file:
timer_timeouts_check	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_timeouts_check(void)$/;"	f	file:
timer_timeouts_check	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_timeouts_check(void)$/;"	f	file:
timer_timeouts_check_sched	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void timer_timeouts_check_sched(void)$/;"	f	file:
timer_timeouts_check_sched	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void timer_timeouts_check_sched(void)$/;"	f	file:
timer_timeouts_check_sched	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void timer_timeouts_check_sched(void)$/;"	f	file:
timer_user_id_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^typedef uint32_t timer_user_id_t;$/;"	t	file:
timer_user_id_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^typedef uint32_t timer_user_id_t;$/;"	t	file:
timer_user_id_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^typedef uint32_t timer_user_id_t;$/;"	t	file:
timer_user_op_start_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^} timer_user_op_start_t;$/;"	t	typeref:struct:__anon556	file:
timer_user_op_start_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^} timer_user_op_start_t;$/;"	t	typeref:struct:__anon566	file:
timer_user_op_start_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^} timer_user_op_start_t;$/;"	t	typeref:struct:__anon582	file:
timer_user_op_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^} timer_user_op_t;$/;"	t	typeref:struct:__anon557	file:
timer_user_op_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^} timer_user_op_t;$/;"	t	typeref:struct:__anon567	file:
timer_user_op_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^} timer_user_op_t;$/;"	t	typeref:struct:__anon583	file:
timer_user_op_type_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^} timer_user_op_type_t;$/;"	t	typeref:enum:__anon555	file:
timer_user_op_type_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^} timer_user_op_type_t;$/;"	t	typeref:enum:__anon565	file:
timer_user_op_type_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^} timer_user_op_type_t;$/;"	t	typeref:enum:__anon581	file:
timer_user_t	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^} timer_user_t;$/;"	t	typeref:struct:__anon559	file:
timer_user_t	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^} timer_user_t;$/;"	t	typeref:struct:__anon569	file:
timer_user_t	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^} timer_user_t;$/;"	t	typeref:struct:__anon585	file:
timeslot_sd_init	.\app\src\ws_timeslot.c	/^uint32_t timeslot_sd_init(void)$/;"	f
tk	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^  uint8_t tk[BLE_GAP_SEC_KEY_LEN];   \/**< Array containing TK value. *\/$/;"	m	struct:__anon469
tk	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^  uint8_t tk[BLE_GAP_SEC_KEY_LEN];   \/**< Array containing TK value. *\/$/;"	m	struct:__anon480
tk	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^  uint8_t tk[BLE_GAP_SEC_KEY_LEN];   \/**< Array containing TK value. *\/$/;"	m	struct:__anon491
tk_value_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t tk_value_encode(ble_advdata_tk_value_t * p_tk_value,$/;"	f	file:
tk_value_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t tk_value_encode(ble_advdata_tk_value_t * p_tk_value,$/;"	f	file:
tk_value_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t tk_value_encode(ble_advdata_tk_value_t * p_tk_value,$/;"	f	file:
trigger_time_slot_timer	.\app\src\ws_timeslot.c	/^void trigger_time_slot_timer(){$/;"	f
twi	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    nrf_drv_twi_t const twi;$/;"	m	struct:__anon574
twi	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    nrf_drv_twi_t const twi;$/;"	m	struct:__anon591
twi	.\app\inc\app_twi.h	/^    nrf_drv_twi_t const twi;$/;"	m	struct:__anon4
twi_event_handler	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.c	/^static void twi_event_handler(nrf_drv_twi_evt_t const * p_event,$/;"	f	file:
twi_event_handler	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.c	/^static void twi_event_handler(nrf_drv_twi_evt_t const * p_event,$/;"	f	file:
twi_event_handler	.\app\src\app_twi.c	/^static void twi_event_handler(nrf_drv_twi_evt_t const * p_event,$/;"	f	file:
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon43
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;         \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon44
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon39
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon40
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon41
twidCoefModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint16_t twidCoefModifier;       \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon42
twidCoefRModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;                     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon50
twidCoefRModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon49
twidCoefRModifier	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon48
twiddleCoef	.\CMSIS_4\CMSIS\Include\arm_common_tables.h	60;"	d
tx_buf	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t * tx_buf;      \/**< Pointer to the TX buffer. *\/$/;"	m	struct:__anon504
tx_buf	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t * tx_buf;      \/**< Pointer to the TX buffer. *\/$/;"	m	struct:__anon518
tx_buf	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t * tx_buf;      \/**< Pointer to the TX buffer. *\/$/;"	m	struct:__anon536
tx_buf	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t * tx_buf;      \/**< Pointer to the TX buffer. *\/$/;"	m	struct:__anon7
tx_buf_size	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint32_t  tx_buf_size; \/**< Size of the TX buffer. *\/$/;"	m	struct:__anon504
tx_buf_size	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint32_t  tx_buf_size; \/**< Size of the TX buffer. *\/$/;"	m	struct:__anon518
tx_buf_size	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint32_t  tx_buf_size; \/**< Size of the TX buffer. *\/$/;"	m	struct:__anon536
tx_buf_size	.\app\nRF51822_xxAC\app_uart.h	/^    uint32_t  tx_buf_size; \/**< Size of the TX buffer. *\/$/;"	m	struct:__anon7
tx_buffer	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_buffer	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_buffer	.\app\nRF51822_xxAC\app_uart.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_buffer	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t tx_buffer[1];$/;"	v	file:
tx_pin_no	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    uint8_t                 tx_pin_no;    \/**< TX pin number. *\/$/;"	m	struct:__anon503
tx_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    uint8_t                 tx_pin_no;    \/**< TX pin number. *\/$/;"	m	struct:__anon517
tx_pin_no	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    uint8_t                 tx_pin_no;    \/**< TX pin number. *\/$/;"	m	struct:__anon535
tx_pin_no	.\app\nRF51822_xxAC\app_uart.h	/^    uint8_t                 tx_pin_no;    \/**< TX pin number. *\/$/;"	m	struct:__anon6
tx_power_level_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t tx_power_level_encode(int8_t     tx_power_level,$/;"	f	file:
tx_power_level_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t tx_power_level_encode(int8_t     tx_power_level,$/;"	f	file:
tx_power_level_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t tx_power_level_encode(int8_t     tx_power_level,$/;"	f	file:
tx_tmp	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static uint8_t tx_tmp;$/;"	v	file:
tx_tmp	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t tx_tmp;$/;"	v	file:
tx_tmp	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static uint8_t tx_tmp;$/;"	v	file:
u16	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon116::__anon117
u16	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon134::__anon135
u16	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon153::__anon154
u16	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    __OM  uint16_t   u16;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit *\/$/;"	m	union:__anon185::__anon186
u32	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon116::__anon117
u32	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon134::__anon135
u32	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon153::__anon154
u32	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    __OM  uint32_t   u32;                \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit *\/$/;"	m	union:__anon185::__anon186
u8	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon116::__anon117
u8	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon134::__anon135
u8	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon153::__anon154
u8	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^    __OM  uint8_t    u8;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit *\/$/;"	m	union:__anon185::__anon186
uart_error_cb	.\RTE\nRF_Libraries\nRF51822_xxAC\nrf_log.c	/^void uart_error_cb(app_uart_evt_t * p_event)$/;"	f
uart_error_handle	.\RTE\nRF_Libraries\nRF51422_xxAC\app_trace.c	/^__WEAK void uart_error_handle(app_uart_evt_t * p_event)$/;"	f
uart_error_handle	.\RTE\nRF_Libraries\nRF51822_xxAB\app_trace.c	/^__WEAK void uart_error_handle(app_uart_evt_t * p_event)$/;"	f
uart_error_handle	.\RTE\nRF_Libraries\nRF51822_xxAB\nrf_log.c	/^void uart_error_handle(app_uart_evt_t * p_event)$/;"	f
uart_event_handler	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.c	/^void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f
uart_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart_fifo.c	/^static void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f	file:
uart_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.c	/^void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f
uart_event_handler	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart_fifo.c	/^static void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f	file:
uart_event_handler	.\app\nRF51822_xxAC\app_uart.c	/^void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f
uart_event_handler	.\app\nRF51822_xxAC\app_uart_fifo.c	/^static void uart_event_handler(nrf_drv_uart_event_t * p_event, void* p_context)$/;"	f	file:
update_operation_execute	.\RTE\nRF_Drivers\nRF51422_xxAC\pstorage.c	/^static void update_operation_execute(void)$/;"	f	file:
update_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAB\pstorage.c	/^static void update_operation_execute(void)$/;"	f	file:
update_operation_execute	.\RTE\nRF_Drivers\nRF51822_xxAC\pstorage.c	/^static void update_operation_execute(void)$/;"	f	file:
update_operation_execute	.\app\nRF51822_xxAC\pstorage.c	/^static void update_operation_execute(void)$/;"	f	file:
update_timeout_handler	.\RTE\nRF_BLE\nRF51422_xxAC\ble_conn_params.c	/^static void update_timeout_handler(void * p_context)$/;"	f	file:
update_timeout_handler	.\RTE\nRF_BLE\nRF51822_xxAB\ble_conn_params.c	/^static void update_timeout_handler(void * p_context)$/;"	f	file:
update_timeout_handler	.\RTE\nRF_BLE\nRF51822_xxAC\ble_conn_params.c	/^static void update_timeout_handler(void * p_context)$/;"	f	file:
use_parity	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^    bool                    use_parity;   \/**< Even parity if TRUE, no parity if FALSE. *\/$/;"	m	struct:__anon503
use_parity	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^    bool                    use_parity;   \/**< Even parity if TRUE, no parity if FALSE. *\/$/;"	m	struct:__anon517
use_parity	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^    bool                    use_parity;   \/**< Even parity if TRUE, no parity if FALSE. *\/$/;"	m	struct:__anon535
use_parity	.\app\nRF51822_xxAC\app_uart.h	/^    bool                    use_parity;   \/**< Even parity if TRUE, no parity if FALSE. *\/$/;"	m	struct:__anon6
user_id_get	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static timer_user_id_t user_id_get(void)$/;"	f	file:
user_id_get	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static timer_user_id_t user_id_get(void)$/;"	f	file:
user_id_get	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static timer_user_id_t user_id_get(void)$/;"	f	file:
user_op_alloc	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static timer_user_op_t * user_op_alloc(timer_user_t * p_user, uint8_t * p_last_index)$/;"	f	file:
user_op_alloc	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static timer_user_op_t * user_op_alloc(timer_user_t * p_user, uint8_t * p_last_index)$/;"	f	file:
user_op_alloc	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static timer_user_op_t * user_op_alloc(timer_user_t * p_user, uint8_t * p_last_index)$/;"	f	file:
user_op_enque	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^static void user_op_enque(timer_user_t * p_user, uint8_t last_index)$/;"	f	file:
user_op_enque	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^static void user_op_enque(timer_user_t * p_user, uint8_t last_index)$/;"	f	file:
user_op_enque	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^static void user_op_enque(timer_user_t * p_user, uint8_t last_index)$/;"	f	file:
user_op_queue_size	.\RTE\nRF_Libraries\nRF51422_xxAC\app_timer.c	/^    uint8_t           user_op_queue_size;                                       \/**< Queue size. *\/$/;"	m	struct:__anon559	file:
user_op_queue_size	.\RTE\nRF_Libraries\nRF51822_xxAB\app_timer.c	/^    uint8_t           user_op_queue_size;                                       \/**< Queue size. *\/$/;"	m	struct:__anon569	file:
user_op_queue_size	.\RTE\nRF_Libraries\nRF51822_xxAC\app_timer.c	/^    uint8_t           user_op_queue_size;                                       \/**< Queue size. *\/$/;"	m	struct:__anon585	file:
uuid_cnt	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    uint16_t                     uuid_cnt;                            \/**< Number of UUID entries. *\/$/;"	m	struct:__anon472
uuid_cnt	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    uint16_t                     uuid_cnt;                            \/**< Number of UUID entries. *\/$/;"	m	struct:__anon483
uuid_cnt	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    uint16_t                     uuid_cnt;                            \/**< Number of UUID entries. *\/$/;"	m	struct:__anon494
uuid_list_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t uuid_list_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuid_list_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t uuid_list_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuid_list_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t uuid_list_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuid_list_sized_encode	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.c	/^static uint32_t uuid_list_sized_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuid_list_sized_encode	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.c	/^static uint32_t uuid_list_sized_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuid_list_sized_encode	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.c	/^static uint32_t uuid_list_sized_encode(const ble_advdata_uuid_list_t * p_uuid_list,$/;"	f	file:
uuids_complete	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_complete;                      \/**< List of UUIDs in the 'Complete' list. *\/$/;"	m	struct:__anon476
uuids_complete	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_complete;                      \/**< List of UUIDs in the 'Complete' list. *\/$/;"	m	struct:__anon487
uuids_complete	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_complete;                      \/**< List of UUIDs in the 'Complete' list. *\/$/;"	m	struct:__anon498
uuids_more_available	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_more_available;                \/**< List of UUIDs in the 'More Available' list. *\/$/;"	m	struct:__anon476
uuids_more_available	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_more_available;                \/**< List of UUIDs in the 'More Available' list. *\/$/;"	m	struct:__anon487
uuids_more_available	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_more_available;                \/**< List of UUIDs in the 'More Available' list. *\/$/;"	m	struct:__anon498
uuids_solicited	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_solicited;                     \/**< List of solicited UUIDs. *\/$/;"	m	struct:__anon476
uuids_solicited	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_solicited;                     \/**< List of solicited UUIDs. *\/$/;"	m	struct:__anon487
uuids_solicited	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advdata.h	/^    ble_advdata_uuid_list_t      uuids_solicited;                     \/**< List of solicited UUIDs. *\/$/;"	m	struct:__anon498
value	.\RTE\nRF_Drivers\nRF51422_xxAC\app_uart.h	/^        uint8_t  value;               \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon506::__anon507
value	.\RTE\nRF_Drivers\nRF51822_xxAB\app_uart.h	/^        uint8_t  value;               \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon520::__anon521
value	.\RTE\nRF_Drivers\nRF51822_xxAC\app_uart.h	/^        uint8_t  value;               \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon538::__anon539
value	.\app\nRF51822_xxAC\app_uart.h	/^        uint8_t  value;               \/**< Field used if evt_type is: NRF_ERROR_x. Additional status\/error code if the error event type is APP_UART_FIFO_ERROR. This error code refer to errors defined in nrf_error.h. *\/$/;"	m	union:__anon9::__anon10
w	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon81
w	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon83
w	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon85
w	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon87
w	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon92
w	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon94
w	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon96
w	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon98
w	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon104
w	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon106
w	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon108
w	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon110
w	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon122
w	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon124
w	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon126
w	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon128
w	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon141
w	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon143
w	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon145
w	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon147
w	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon160
w	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon162
w	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon164
w	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon166
w	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon173
w	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon175
w	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon177
w	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon179
whitelist_has_entries	.\RTE\nRF_BLE\nRF51422_xxAC\ble_advertising.c	/^static bool whitelist_has_entries(ble_gap_whitelist_t const * whitelist)$/;"	f	file:
whitelist_has_entries	.\RTE\nRF_BLE\nRF51822_xxAB\ble_advertising.c	/^static bool whitelist_has_entries(ble_gap_whitelist_t const * whitelist)$/;"	f	file:
whitelist_has_entries	.\RTE\nRF_BLE\nRF51822_xxAC\ble_advertising.c	/^static bool whitelist_has_entries(ble_gap_whitelist_t const * whitelist)$/;"	f	file:
write_idx	.\RTE\nRF_Libraries\nRF51822_xxAB\app_twi.h	/^    uint8_t volatile write_idx;$/;"	m	struct:__anon573
write_idx	.\RTE\nRF_Libraries\nRF51822_xxAC\app_twi.h	/^    uint8_t volatile write_idx;$/;"	m	struct:__anon590
write_idx	.\app\inc\app_twi.h	/^    uint8_t volatile write_idx;$/;"	m	struct:__anon3
write_pos	.\RTE\nRF_Libraries\nRF51822_xxAB\app_fifo.h	/^    volatile uint32_t  write_pos;       \/**< Next write position in the FIFO buffer.             *\/$/;"	m	struct:__anon563
write_pos	.\RTE\nRF_Libraries\nRF51822_xxAC\app_fifo.h	/^    volatile uint32_t  write_pos;       \/**< Next write position in the FIFO buffer.             *\/$/;"	m	struct:__anon579
x0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t x0;         \/**< saves previous input sample. *\/$/;"	m	struct:__anon74
x0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q15_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon76
x0	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon75
x1	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon34
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	319;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	330;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	331;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	392;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	407;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	325;"	d
xPSR_C_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	331;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	318;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	329;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	330;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	391;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	406;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	324;"	d
xPSR_C_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	330;"	d
xPSR_GE_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	407;"	d
xPSR_GE_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	422;"	d
xPSR_GE_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	406;"	d
xPSR_GE_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	421;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	328;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	339;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	346;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	410;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	425;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	334;"	d
xPSR_ISR_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	346;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	327;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	338;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	345;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	409;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	424;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	333;"	d
xPSR_ISR_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	345;"	d
xPSR_IT_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	340;"	d
xPSR_IT_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	401;"	d
xPSR_IT_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	416;"	d
xPSR_IT_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	340;"	d
xPSR_IT_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	339;"	d
xPSR_IT_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	400;"	d
xPSR_IT_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	415;"	d
xPSR_IT_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	339;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	313;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	324;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	325;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	386;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	401;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	319;"	d
xPSR_N_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	325;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	312;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	323;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	324;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	385;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	400;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	318;"	d
xPSR_N_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	324;"	d
xPSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	337;"	d
xPSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	398;"	d
xPSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	413;"	d
xPSR_Q_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	337;"	d
xPSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	336;"	d
xPSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	397;"	d
xPSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	412;"	d
xPSR_Q_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	336;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	325;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	336;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	343;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	404;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	419;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	331;"	d
xPSR_T_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	343;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	324;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	335;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	342;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	403;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	418;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	330;"	d
xPSR_T_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	342;"	d
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon85
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon96
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon108
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon126
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_cm7.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon145
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_sc000.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon164
xPSR_Type	.\CMSIS_4\CMSIS\Include\core_sc300.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon177
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	322;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	333;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	334;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	395;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	410;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	328;"	d
xPSR_V_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	334;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	321;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	332;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	333;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	394;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	409;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	327;"	d
xPSR_V_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	333;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm0.h	316;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	327;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm3.h	328;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm4.h	389;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_cm7.h	404;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_sc000.h	322;"	d
xPSR_Z_Msk	.\CMSIS_4\CMSIS\Include\core_sc300.h	328;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm0.h	315;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm0plus.h	326;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm3.h	327;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm4.h	388;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_cm7.h	403;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_sc000.h	321;"	d
xPSR_Z_Pos	.\CMSIS_4\CMSIS\Include\core_sc300.h	327;"	d
xSpacing	.\CMSIS_4\CMSIS\Include\arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon34
