#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Dec 29 01:33:03 2018
# Process ID: 19530
# Current directory: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/vivado.log
# Journal file: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source top.tcl
# create_project -force -name top -part xc7a35t-csg324-1
# add_files {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v}
# set_property library work [get_files {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35t-csg324-1
Command: synth_design -top top -part xc7a35t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19533 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1248.297 ; gain = 71.996 ; free physical = 3177 ; free virtual = 6765
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:285]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1127]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1130]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1133]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1216]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1219]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1222]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1305]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1308]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1311]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1394]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1397]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1400]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1483]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1486]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1489]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1572]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1575]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1578]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1661]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1664]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1667]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1750]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1753]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1756]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1811]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1814]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1818]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:1821]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2560]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2560]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2561]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2561]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2570]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2570]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2571]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2571]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10783]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10845]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:7521]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9604]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9677]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9709]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9870]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10174]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10196]
INFO: [Synth 8-155] case statement is not full and has no default [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10286]
INFO: [Synth 8-638] synthesizing module 'PLLE2_BASE' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40130]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_BASE' (1#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40130]
WARNING: [Synth 8-350] instance 'PLLE2_BASE' of module 'PLLE2_BASE' requires 12 connections, but only 10 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10866]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10909]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (3#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504]
WARNING: [Synth 8-350] instance 'IDELAYCTRL' of module 'IDELAYCTRL' requires 3 connections, but only 2 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10909]
INFO: [Synth 8-638] synthesizing module 'BUFR' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (4#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (5#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-638] synthesizing module 'XADC' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (6#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52527]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10973]
WARNING: [Synth 8-350] instance 'XADC' of module 'XADC' requires 24 connections, but only 20 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10958]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10981]
INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (7#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875]
WARNING: [Synth 8-350] instance 'STARTUPE2' of module 'STARTUPE2' requires 13 connections, but only 9 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10981]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (8#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31221]
WARNING: [Synth 8-350] instance 'OSERDESE2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10999]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (9#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284]
WARNING: [Synth 8-350] instance 'OSERDESE2_1' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11027]
WARNING: [Synth 8-350] instance 'OSERDESE2_2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11049]
WARNING: [Synth 8-350] instance 'OSERDESE2_3' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11071]
WARNING: [Synth 8-350] instance 'OSERDESE2_4' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11093]
WARNING: [Synth 8-350] instance 'OSERDESE2_5' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11115]
WARNING: [Synth 8-350] instance 'OSERDESE2_6' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11137]
WARNING: [Synth 8-350] instance 'OSERDESE2_7' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11159]
WARNING: [Synth 8-350] instance 'OSERDESE2_8' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11181]
WARNING: [Synth 8-350] instance 'OSERDESE2_9' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11203]
WARNING: [Synth 8-350] instance 'OSERDESE2_10' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11225]
WARNING: [Synth 8-350] instance 'OSERDESE2_11' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11247]
WARNING: [Synth 8-350] instance 'OSERDESE2_12' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11269]
WARNING: [Synth 8-350] instance 'OSERDESE2_13' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11291]
WARNING: [Synth 8-350] instance 'OSERDESE2_14' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11313]
WARNING: [Synth 8-350] instance 'OSERDESE2_15' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11335]
WARNING: [Synth 8-350] instance 'OSERDESE2_16' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11357]
WARNING: [Synth 8-350] instance 'OSERDESE2_17' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11379]
WARNING: [Synth 8-350] instance 'OSERDESE2_18' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11401]
WARNING: [Synth 8-350] instance 'OSERDESE2_19' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11423]
WARNING: [Synth 8-350] instance 'OSERDESE2_20' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11445]
WARNING: [Synth 8-350] instance 'OSERDESE2_21' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11467]
WARNING: [Synth 8-350] instance 'OSERDESE2_22' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11489]
WARNING: [Synth 8-350] instance 'OSERDESE2_23' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11511]
WARNING: [Synth 8-350] instance 'OSERDESE2_24' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11533]
WARNING: [Synth 8-350] instance 'OSERDESE2_25' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11555]
WARNING: [Synth 8-350] instance 'OSERDESE2_26' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11577]
INFO: [Synth 8-638] synthesizing module 'OBUFTDS' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27501]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFTDS' (10#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27501]
WARNING: [Synth 8-350] instance 'OSERDESE2_27' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11610]
WARNING: [Synth 8-350] instance 'OSERDESE2_28' of module 'OSERDESE2' requires 27 connections, but only 17 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11632]
WARNING: [Synth 8-350] instance 'OSERDESE2_29' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11665]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (11#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25007]
WARNING: [Synth 8-350] instance 'ISERDESE2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11691]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (12#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517]
WARNING: [Synth 8-350] instance 'IDELAYE2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11718]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (13#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655]
WARNING: [Synth 8-350] instance 'OSERDESE2_30' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11741]
WARNING: [Synth 8-350] instance 'ISERDESE2_1' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11767]
WARNING: [Synth 8-350] instance 'IDELAYE2_1' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11794]
WARNING: [Synth 8-350] instance 'OSERDESE2_31' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11817]
WARNING: [Synth 8-350] instance 'ISERDESE2_2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11843]
WARNING: [Synth 8-350] instance 'IDELAYE2_2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11870]
WARNING: [Synth 8-350] instance 'OSERDESE2_32' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11893]
WARNING: [Synth 8-350] instance 'ISERDESE2_3' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11919]
WARNING: [Synth 8-350] instance 'IDELAYE2_3' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11946]
WARNING: [Synth 8-350] instance 'OSERDESE2_33' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11969]
WARNING: [Synth 8-350] instance 'ISERDESE2_4' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:11995]
WARNING: [Synth 8-350] instance 'IDELAYE2_4' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12022]
WARNING: [Synth 8-350] instance 'OSERDESE2_34' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12045]
WARNING: [Synth 8-350] instance 'ISERDESE2_5' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12071]
WARNING: [Synth 8-350] instance 'IDELAYE2_5' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12098]
WARNING: [Synth 8-350] instance 'OSERDESE2_35' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12121]
WARNING: [Synth 8-350] instance 'ISERDESE2_6' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12147]
WARNING: [Synth 8-350] instance 'IDELAYE2_6' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12174]
WARNING: [Synth 8-350] instance 'OSERDESE2_36' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12197]
WARNING: [Synth 8-350] instance 'ISERDESE2_7' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12223]
WARNING: [Synth 8-350] instance 'IDELAYE2_7' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12250]
WARNING: [Synth 8-350] instance 'OSERDESE2_37' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12273]
WARNING: [Synth 8-350] instance 'ISERDESE2_8' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12299]
WARNING: [Synth 8-350] instance 'IDELAYE2_8' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12326]
WARNING: [Synth 8-350] instance 'OSERDESE2_38' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12349]
WARNING: [Synth 8-350] instance 'ISERDESE2_9' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12375]
WARNING: [Synth 8-350] instance 'IDELAYE2_9' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12402]
WARNING: [Synth 8-350] instance 'OSERDESE2_39' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12425]
WARNING: [Synth 8-350] instance 'ISERDESE2_10' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12451]
WARNING: [Synth 8-350] instance 'IDELAYE2_10' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12478]
WARNING: [Synth 8-350] instance 'OSERDESE2_40' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12501]
WARNING: [Synth 8-350] instance 'ISERDESE2_11' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12527]
WARNING: [Synth 8-350] instance 'IDELAYE2_11' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12554]
WARNING: [Synth 8-350] instance 'OSERDESE2_41' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12577]
WARNING: [Synth 8-350] instance 'ISERDESE2_12' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12603]
WARNING: [Synth 8-350] instance 'IDELAYE2_12' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12630]
WARNING: [Synth 8-350] instance 'OSERDESE2_42' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12653]
WARNING: [Synth 8-350] instance 'ISERDESE2_13' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12679]
WARNING: [Synth 8-350] instance 'IDELAYE2_13' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12706]
WARNING: [Synth 8-350] instance 'OSERDESE2_43' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12729]
WARNING: [Synth 8-350] instance 'ISERDESE2_14' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12755]
WARNING: [Synth 8-350] instance 'IDELAYE2_14' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12782]
WARNING: [Synth 8-350] instance 'OSERDESE2_44' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12805]
WARNING: [Synth 8-350] instance 'ISERDESE2_15' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12831]
WARNING: [Synth 8-350] instance 'IDELAYE2_15' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12858]
INFO: [Synth 8-638] synthesizing module 'VexRiscv' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1174]
INFO: [Synth 8-638] synthesizing module 'InstructionCache' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:49]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:327]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:328]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:329]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_hit_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:333]
INFO: [Synth 8-256] done synthesizing module 'InstructionCache' (14#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:49]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:347]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:921]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:922]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_used_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:923]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_dirty_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:924]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:925]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1037]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_hit_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1040]
WARNING: [Synth 8-6014] Unused sequential element victim_counter_value_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1064]
WARNING: [Synth 8-6014] Unused sequential element stageB_loadingDone_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1065]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (15#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:347]
INFO: [Synth 8-226] default block is never used [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2769]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:4129]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:4131]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2574]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2573]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2572]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2601]
INFO: [Synth 8-256] done synthesizing module 'VexRiscv' (16#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:1174]
INFO: [Synth 8-638] synthesizing module 'FDPE' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDPE' (17#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3904]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine0_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3557]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine0_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3558]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine1_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3725]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine1_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3726]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine2_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3893]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine2_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3894]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine3_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4061]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine3_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4062]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine4_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4229]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine4_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4230]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine5_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4397]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine5_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4398]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine6_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4565]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine6_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4566]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine7_cmd_buffer_first_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4733]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_bankmachine7_cmd_buffer_last_n_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4734]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p0_rddata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3043]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p0_wrdata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3041]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p1_rddata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3059]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p1_wrdata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3057]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p2_wrdata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3073]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_dfi_p3_rddata_en_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3091]
WARNING: [Synth 8-6014] Unused sequential element vns_rbank_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9515]
WARNING: [Synth 8-6014] Unused sequential element vns_wbank_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9518]
WARNING: [Synth 8-6014] Unused sequential element soc_leds_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9625]
WARNING: [Synth 8-6014] Unused sequential element soc_eventmanager_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9629]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_ctrl_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9674]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_half_sys8x_taps_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9701]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dly_sel_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9705]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10059]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_command_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10063]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_address_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10070]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_baddress_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10074]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector0_wrdata_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10087]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_command_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10091]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_address_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10098]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_baddress_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10102]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector1_wrdata_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10115]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector2_command_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10119]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector2_address_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10126]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector2_baddress_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10130]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector2_wrdata_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10143]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector3_command_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10147]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector3_address_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10154]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector3_baddress_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10158]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_sdram_phaseinjector3_wrdata_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10171]
WARNING: [Synth 8-6014] Unused sequential element soc_spiflash_bitbang_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10189]
WARNING: [Synth 8-6014] Unused sequential element soc_spiflash_bitbang_en_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10193]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer0_load_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10262]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer0_reload_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10275]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer0_en_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10279]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_timer0_eventmanager_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10283]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_eventmanager_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10310]
WARNING: [Synth 8-6014] Unused sequential element soc_basesoc_uart_phy_re_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10340]
WARNING: [Synth 8-6014] Unused sequential element memdat_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10808]
WARNING: [Synth 8-6014] Unused sequential element memdat_2_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10825]
WARNING: [Synth 8-6014] Unused sequential element memdat_4_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12880]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12894]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12908]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12922]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12936]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12950]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12964]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12978]
INFO: [Synth 8-4471] merging register 'memadr_5_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13042]
INFO: [Synth 8-4471] merging register 'memadr_6_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13052]
INFO: [Synth 8-4471] merging register 'memadr_7_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13062]
INFO: [Synth 8-4471] merging register 'memadr_8_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13072]
INFO: [Synth 8-4471] merging register 'memadr_9_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13082]
INFO: [Synth 8-4471] merging register 'memadr_10_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13092]
INFO: [Synth 8-4471] merging register 'memadr_11_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13102]
INFO: [Synth 8-4471] merging register 'memadr_12_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13112]
INFO: [Synth 8-4471] merging register 'memadr_13_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13122]
INFO: [Synth 8-4471] merging register 'memadr_14_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13132]
INFO: [Synth 8-4471] merging register 'memadr_15_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13142]
INFO: [Synth 8-4471] merging register 'memadr_16_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13152]
INFO: [Synth 8-4471] merging register 'memadr_17_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13162]
INFO: [Synth 8-4471] merging register 'memadr_18_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13172]
INFO: [Synth 8-4471] merging register 'memadr_19_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13182]
WARNING: [Synth 8-6014] Unused sequential element memadr_5_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13042]
WARNING: [Synth 8-6014] Unused sequential element memadr_6_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13052]
WARNING: [Synth 8-6014] Unused sequential element memadr_7_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13062]
WARNING: [Synth 8-6014] Unused sequential element memadr_8_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13072]
WARNING: [Synth 8-6014] Unused sequential element memadr_9_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13082]
WARNING: [Synth 8-6014] Unused sequential element memadr_10_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13092]
WARNING: [Synth 8-6014] Unused sequential element memadr_11_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13102]
WARNING: [Synth 8-6014] Unused sequential element memadr_12_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13112]
WARNING: [Synth 8-6014] Unused sequential element memadr_13_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13122]
WARNING: [Synth 8-6014] Unused sequential element memadr_14_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13132]
WARNING: [Synth 8-6014] Unused sequential element memadr_15_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13142]
WARNING: [Synth 8-6014] Unused sequential element memadr_16_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13152]
WARNING: [Synth 8-6014] Unused sequential element memadr_17_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13162]
WARNING: [Synth 8-6014] Unused sequential element memadr_18_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13172]
WARNING: [Synth 8-6014] Unused sequential element memadr_19_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:13182]
INFO: [Synth 8-4471] merging register 'memadr_1_reg[12:0]' into 'memadr_reg[12:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10797]
INFO: [Synth 8-4471] merging register 'memadr_3_reg[8:0]' into 'memadr_4_reg[8:0]' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p1_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2997]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p2_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3013]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p3_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3029]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_oe_dq_reg' into 'soc_a7ddrphy_oe_dqs_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:7790]
INFO: [Synth 8-4471] merging register 'soc_basesoc_sdram_dfi_p1_cs_n_reg' into 'soc_basesoc_sdram_dfi_p0_cs_n_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3049]
INFO: [Synth 8-4471] merging register 'soc_basesoc_sdram_dfi_p2_cs_n_reg' into 'soc_basesoc_sdram_dfi_p0_cs_n_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3065]
INFO: [Synth 8-4471] merging register 'soc_basesoc_sdram_dfi_p3_cs_n_reg' into 'soc_basesoc_sdram_dfi_p0_cs_n_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3081]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p1_rddata_valid_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2997]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p2_rddata_valid_reg was removed.  [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3013]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'top' (18#1) [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2]
WARNING: [Synth 8-3917] design top has port spiflash_1x_wp driven by constant 1
WARNING: [Synth 8-3917] design top has port spiflash_1x_hold driven by constant 1
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_hit
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_hit
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[11]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[10]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[9]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[8]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[7]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[6]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[5]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[4]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[3]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[2]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[0]
WARNING: [Synth 8-3331] design VexRiscv has unconnected port iBusWishbone_ERR
WARNING: [Synth 8-3331] design VexRiscv has unconnected port dBusWishbone_ERR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1358.836 ; gain = 182.535 ; free physical = 3127 ; free virtual = 6718
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1358.836 ; gain = 182.535 ; free physical = 3147 ; free virtual = 6737
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.xdc]
Finished Parsing XDC File [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.559 ; gain = 0.000 ; free physical = 2812 ; free virtual = 6403
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.559 ; gain = 467.258 ; free physical = 2978 ; free virtual = 6568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:52 . Memory (MB): peak = 1643.559 ; gain = 467.258 ; free physical = 2978 ; free virtual = 6568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 1643.559 ; gain = 467.258 ; free physical = 2977 ; free virtual = 6567
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register '_zz_5_reg' into '_zz_3_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:228]
INFO: [Synth 8-5544] ROM "lineLoader_fire" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "victim_request_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory_DivPlugin_div_result" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_REGFILE_WRITE_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "_zz_310" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3551]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3887]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4055]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4223]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4391]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4559]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:4727]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:3719]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2650]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_1_reg' and it is trimmed from '10' to '8' bits. [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10813]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_3_reg' and it is trimmed from '10' to '8' bits. [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10830]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:5015]
INFO: [Synth 8-5544] ROM "soc_basesoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_source_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "soc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_bus_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_cmd_payload_ras" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_generator_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_sink_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_source_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "soc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_bus_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_cmd_payload_cas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_cmd_payload_ras" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_basesoc_sdram_generator_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_port_wdata_payload_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_a7ddrphy_dqs_serdes_pattern" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_port_cmd_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_ic_reset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_phase_accumulator_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_uart_phy_phase_accumulator_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_cmd_payload_a" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_refresher_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_steerer_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_en1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine0_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine0_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine1_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine1_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine2_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine2_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine3_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine3_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine4_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine4_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine5_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine5_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine6_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine6_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_row_close" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_twtpcon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_trccon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_bankmachine7_trascon_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vns_bankmachine7_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_basesoc_sdram_choose_cmd_grant" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Block RAM mem_1_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:01 . Memory (MB): peak = 1643.559 ; gain = 467.258 ; free physical = 2966 ; free virtual = 6556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 62    
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 59    
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 39    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 58    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 252   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              12K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               4K Bit         RAMs := 16    
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 87    
	   4 Input     32 Bit        Muxes := 7     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 15    
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 72    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 38    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 473   
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 80    
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 57    
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               24 Bit    Registers := 5     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 33    
	                3 Bit    Registers := 53    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 142   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              12K Bit         RAMs := 1     
	               4K Bit         RAMs := 16    
	              176 Bit         RAMs := 8     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 64    
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 37    
	   3 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 316   
	   3 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 80    
	  12 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 18    
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 85    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 61    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 53    
	   4 Input     32 Bit        Muxes := 6     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	  11 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2591]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:2596]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator _zz_24 is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator _zz_26 is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator _zz_25 is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator _zz_27 is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-5546] ROM "soc_spiflash_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "soc_spiflash_sr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top has port spiflash_1x_wp driven by constant 1
WARNING: [Synth 8-3917] design top has port spiflash_1x_hold driven by constant 1
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuBus_rsp_hit
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[22]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[21]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[20]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[19]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[18]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[17]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[16]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[15]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[14]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[13]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[12]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[1]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[0]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_isIoAccess
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowRead
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_allowWrite
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_fetch_mmuBus_rsp_hit
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_decode_pc[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ways_0_datas_reg to conserve power
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 20 bits.
Block RAM mem_1_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalRAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_6) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (FDPE_7) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (soc_basesoc_interface_adr_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (soc_basesoc_interface_adr_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (soc_basesoc_interface_adr_reg[6]) is unused and will be removed from module top.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface2_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface0_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface5_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface2_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface0_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface5_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface2_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface0_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface5_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_request_address_reg[31]' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface2_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface0_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vns_basesoc_interface5_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_bus_wishbone_dat_r_reg[25] )
INFO: [Synth 8-3886] merging instance 'soc_basesoc_adr_offset_r_reg[1]' (FDR) to 'soc_basesoc_interface_adr_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_adr_offset_r_reg[0]' (FDR) to 'soc_basesoc_interface_adr_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[0]' (FD) to 'VexRiscv/_zz_209_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[1]' (FD) to 'VexRiscv/_zz_209_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[2]' (FD) to 'VexRiscv/_zz_209_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[3]' (FD) to 'VexRiscv/_zz_209_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[4]' (FD) to 'VexRiscv/_zz_209_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[5]' (FD) to 'VexRiscv/_zz_209_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[6]' (FD) to 'VexRiscv/_zz_209_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[7]' (FD) to 'VexRiscv/_zz_209_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[8]' (FD) to 'VexRiscv/_zz_209_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[9]' (FD) to 'VexRiscv/_zz_209_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[10]' (FD) to 'VexRiscv/_zz_209_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[11]' (FD) to 'VexRiscv/_zz_209_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[12]' (FD) to 'VexRiscv/_zz_209_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[13]' (FD) to 'VexRiscv/_zz_209_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[14]' (FD) to 'VexRiscv/_zz_209_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[15]' (FD) to 'VexRiscv/_zz_209_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[16]' (FD) to 'VexRiscv/_zz_209_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[17]' (FD) to 'VexRiscv/_zz_209_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[18]' (FD) to 'VexRiscv/_zz_209_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[19]' (FD) to 'VexRiscv/_zz_209_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[20]' (FD) to 'VexRiscv/_zz_209_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[21]' (FD) to 'VexRiscv/_zz_209_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[22]' (FD) to 'VexRiscv/_zz_209_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[23]' (FD) to 'VexRiscv/_zz_209_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[24]' (FD) to 'VexRiscv/_zz_209_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[25]' (FD) to 'VexRiscv/_zz_209_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[26]' (FD) to 'VexRiscv/_zz_209_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[27]' (FD) to 'VexRiscv/_zz_209_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[28]' (FD) to 'VexRiscv/_zz_209_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[29]' (FD) to 'VexRiscv/_zz_209_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[30]' (FD) to 'VexRiscv/_zz_209_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_201_reg[31]' (FD) to 'VexRiscv/_zz_209_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_197_reg[21] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_SRC1_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_BRANCH_CTRL_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[3]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_MANAGMENT_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowUser_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowUser_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_miss_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_ba_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_cmd_payload_a_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/stageA_request_forceUncachedAccess_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_ENV_CTRL_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_request_forceUncachedAccess_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_miss_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_miss_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_allowWrite_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_allowUser_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_allowUser_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/execute_to_memory_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3] )
WARNING: [Synth 8-3332] Sequential element (lineLoader_address_reg[4]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_address_reg[3]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_address_reg[2]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_address_reg[1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_address_reg[0]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_flushFromInterface_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[4]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[3]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[2]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[1]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_physicalAddress_reg[0]) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (lineLoader_hadError_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_miss_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (decodeStage_mmuRsp_allowUser_reg) is unused and will be removed from module InstructionCache.
WARNING: [Synth 8-3332] Sequential element (stageA_request_forceUncachedAccess_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_miss_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_mmuRsp_allowUser_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (_zz_29_reg[4]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (_zz_29_reg[3]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (_zz_29_reg[2]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (_zz_29_reg[1]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (_zz_29_reg[0]) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (stageB_hadMemRspErrorReg_reg) is unused and will be removed from module DataCache.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (decode_to_execute_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[31]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[30]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[29]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[28]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (execute_to_memory_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[31]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[30]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[29]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[28]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[27]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[26]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[25]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[24]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[23]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[22]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[21]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[20]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[19]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[18]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[17]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[16]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[15]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[6]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[5]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[4]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[2]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[1]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_to_writeBack_INSTRUCTION_reg[0]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_mip_MTIP_reg) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_rs1_reg[32]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[64]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[63]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[62]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[61]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[60]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[59]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[58]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[57]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[56]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[55]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[54]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[53]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[52]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[51]) is unused and will be removed from module VexRiscv.
WARNING: [Synth 8-3332] Sequential element (memory_DivPlugin_accumulator_reg[50]) is unused and will be removed from module VexRiscv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (soc_basesoc_sdram_dfi_p1_cas_n_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (soc_basesoc_sdram_dfi_p3_ras_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_bank_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_bank_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_bank_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\soc_basesoc_sdram_dfi_p0_address_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:14 . Memory (MB): peak = 1978.336 ; gain = 802.035 ; free physical = 2542 ; free virtual = 6133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | memadr_reg | 8192x32       | Block RAM      | 
|top         | memadr_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg     | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg      | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | tag_mem_reg          | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | mem_1_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top               | data_mem_grain0_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain1_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain2_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain3_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain4_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain5_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain6_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain7_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain8_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain9_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain10_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain11_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain12_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain13_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain14_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain15_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+-------------------+-----------+----------------------+--------------+
|VexRiscv/dataCache_1 | victim_buffer_reg | Implied   | 8 x 32               | RAM32M x 6   | 
|top                  | storage_reg       | Implied   | 16 x 8               | RAM32M x 2   | 
|top                  | storage_9_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_8_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_7_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_6_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_3_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_5_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_2_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_4_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_1_reg     | Implied   | 16 x 8               | RAM32M x 2   | 
+---------------------+-------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:06 ; elapsed = 00:04:29 . Memory (MB): peak = 2020.336 ; gain = 844.035 ; free physical = 2404 ; free virtual = 5995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'soc_basesoc_sdram_dfi_p2_rddata_en_reg' (FDR) to 'vns_new_master_rdata_valid0_reg'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:49 ; elapsed = 00:05:13 . Memory (MB): peak = 2288.766 ; gain = 1112.465 ; free physical = 2189 ; free virtual = 5780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | ways_0_datas_reg     | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg      | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | way_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top               | tag_mem_reg          | 512 x 24(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | mem_1_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|top               | data_mem_grain0_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain1_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain2_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain3_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain4_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain5_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain6_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain7_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain8_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain9_reg  | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain10_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain11_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain12_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain13_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain14_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|top               | data_mem_grain15_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------+-------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object        | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+-------------------+-----------+----------------------+--------------+
|VexRiscv/dataCache_1 | victim_buffer_reg | Implied   | 8 x 32               | RAM32M x 6   | 
|top                  | storage_reg       | Implied   | 16 x 8               | RAM32M x 2   | 
|top                  | storage_9_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_8_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_7_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_6_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_3_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_5_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_2_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_4_reg     | Implied   | 8 x 22               | RAM32M x 4   | 
|top                  | storage_1_reg     | Implied   | 16 x 8               | RAM32M x 2   | 
+---------------------+-------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'soc_basesoc_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'soc_basesoc_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'soc_basesoc_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'soc_basesoc_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_MEMORY_WR_reg' (FDE) to 'VexRiscv/dataCache_1/stageA_request_wr_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_MEMORY_WR_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_request_wr_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[16]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[17]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[18]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[19]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[20]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[21]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[22]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[12]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_size_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[0]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_reg[1]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[13]' (FDE) to 'VexRiscv/dataCache_1/stageA_request_size_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[24]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[25]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[26]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[27]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[14]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[13]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[12]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[15]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[15]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_tx_fifo_consume_reg_rep[3]' (FDRE) to 'soc_basesoc_uart_tx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_tx_fifo_consume_reg_rep[2]' (FDRE) to 'soc_basesoc_uart_tx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_tx_fifo_consume_reg_rep[1]' (FDRE) to 'soc_basesoc_uart_tx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'soc_basesoc_uart_tx_fifo_consume_reg_rep[0]' (FDRE) to 'soc_basesoc_uart_tx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[8]' (FDE) to 'VexRiscv/_zz_123_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]' (FDE) to 'VexRiscv/_zz_123_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[10]' (FDE) to 'VexRiscv/_zz_123_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[23]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[29]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[28]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[31]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[0]' (FDE) to 'VexRiscv/dataCache_1/stageB_request_address_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_reg[1]' (FDE) to 'VexRiscv/dataCache_1/stageB_request_address_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[30]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[5]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[6]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[7]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_123_reg[11]' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[11]'
INFO: [Synth 8-4480] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/way_tags_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/way_data_symbol0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/way_data_symbol1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/way_data_symbol2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/dataCache_1/way_data_symbol3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tag_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tag_mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance mem_1_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain5_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain6_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain7_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain8_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain9_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain10_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain11_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain12_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain13_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain14_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance data_mem_grain15_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memadr_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:55 ; elapsed = 00:05:20 . Memory (MB): peak = 2317.203 ; gain = 1140.902 ; free physical = 2187 ; free virtual = 5778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:5768]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:7783]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:7782]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9573]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9572]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9573]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9572]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9570]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9569]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9568]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9567]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:9566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3904]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3903]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3902]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3901]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:853]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3906]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:3895]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:2603]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:950]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:950]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:950]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v:950]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12992]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:10777]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12879]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12879]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12879]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12879]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:8309]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12893]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12893]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12893]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12893]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:8389]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12949]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12949]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12949]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12949]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:8709]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12977]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12977]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.v:12977]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:57 ; elapsed = 00:05:21 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2187 ; free virtual = 5778
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:57 ; elapsed = 00:05:21 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2187 ; free virtual = 5778
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:05:22 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2187 ; free virtual = 5778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:57 ; elapsed = 00:05:22 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2187 ; free virtual = 5778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:58 ; elapsed = 00:05:22 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2190 ; free virtual = 5780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:58 ; elapsed = 00:05:22 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2190 ; free virtual = 5780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | vns_new_master_rdata_valid9_reg      | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | soc_a7ddrphy_dfi_p0_rddata_valid_reg | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     7|
|2     |BUFR       |     1|
|3     |CARRY4     |   204|
|4     |DNA_PORT   |     1|
|5     |DSP48E1    |     1|
|6     |DSP48E1_1  |     3|
|7     |IDELAYCTRL |     1|
|8     |IDELAYE2   |    16|
|9     |ISERDESE2  |    16|
|10    |LUT1       |   192|
|11    |LUT2       |   398|
|12    |LUT3       |   822|
|13    |LUT4       |   605|
|14    |LUT5       |   922|
|15    |LUT6       |  1843|
|16    |MUXF7      |    73|
|17    |MUXF8      |     5|
|18    |OSERDESE2  |    45|
|19    |PLLE2_BASE |     1|
|20    |RAM32M     |    42|
|21    |RAMB18E1   |     3|
|22    |RAMB18E1_1 |     4|
|23    |RAMB18E1_2 |     1|
|24    |RAMB18E1_3 |    16|
|25    |RAMB18E1_5 |     1|
|26    |RAMB36E1   |     1|
|27    |RAMB36E1_1 |     8|
|28    |RAMB36E1_2 |     1|
|29    |RAMB36E1_3 |     1|
|30    |RAMB36E1_4 |     1|
|31    |RAMB36E1_5 |     1|
|32    |RAMB36E1_6 |     1|
|33    |RAMB36E1_7 |     1|
|34    |RAMB36E1_8 |     1|
|35    |RAMB36E1_9 |     1|
|36    |SRL16E     |     2|
|37    |STARTUPE2  |     1|
|38    |XADC       |     1|
|39    |FDPE       |     4|
|40    |FDRE       |  3740|
|41    |FDSE       |   113|
|42    |IBUF       |    12|
|43    |IOBUF      |    16|
|44    |OBUF       |    36|
|45    |OBUFDS     |     1|
|46    |OBUFTDS    |     2|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  9168|
|2     |  VexRiscv                 |VexRiscv         |  3963|
|3     |    IBusCachedPlugin_cache |InstructionCache |   541|
|4     |    dataCache_1            |DataCache        |  1572|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:58 ; elapsed = 00:05:22 . Memory (MB): peak = 2317.207 ; gain = 1140.906 ; free physical = 2190 ; free virtual = 5780
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4380 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:47 ; elapsed = 00:04:57 . Memory (MB): peak = 2317.207 ; gain = 856.184 ; free physical = 2253 ; free virtual = 5844
Synthesis Optimization Complete : Time (s): cpu = 00:04:58 ; elapsed = 00:05:23 . Memory (MB): peak = 2317.211 ; gain = 1140.906 ; free physical = 2261 ; free virtual = 5852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.xdc]
Finished Parsing XDC File [/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 34 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
499 Infos, 491 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:08 ; elapsed = 00:05:33 . Memory (MB): peak = 2317.211 ; gain = 1154.281 ; free physical = 2787 ; free virtual = 6378
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 2338.219 ; gain = 21.008 ; free physical = 2498 ; free virtual = 6088
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2338.219 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6088
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2338.219 ; gain = 0.000 ; free physical = 2497 ; free virtual = 6088
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2342.230 ; gain = 4.012 ; free physical = 2495 ; free virtual = 6086

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1150cb96f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1179905c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12766d0cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12766d0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12766d0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102
Ending Logic Optimization Task | Checksum: 12766d0cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2342.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 6102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.117 |
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 23c19a786

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2514.355 ; gain = 0.000 ; free physical = 2496 ; free virtual = 6087
Ending Power Optimization Task | Checksum: 23c19a786

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2514.355 ; gain = 172.125 ; free physical = 2507 ; free virtual = 6098
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2514.355 ; gain = 176.137 ; free physical = 2507 ; free virtual = 6098
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2508 ; free virtual = 6099
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144e9b4c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2508 ; free virtual = 6099
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2509 ; free virtual = 6100

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c6e01477

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2501 ; free virtual = 6092

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 228227ccd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2498 ; free virtual = 6089

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 228227ccd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2498 ; free virtual = 6089
Phase 1 Placer Initialization | Checksum: 228227ccd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2498 ; free virtual = 6089

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e4f0acf0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6085

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e4f0acf0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2494 ; free virtual = 6085

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163c4bc20

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2493 ; free virtual = 6084

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e685db4a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2493 ; free virtual = 6084

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2aec722

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2493 ; free virtual = 6084

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f2aec722

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2493 ; free virtual = 6084

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fc9e9bdb

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2493 ; free virtual = 6084

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 25a676257

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6080

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 252f8acab

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6080

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 205da3322

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6080
Phase 3 Detail Placement | Checksum: 205da3322

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6080

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1111d601f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net sys_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1111d601f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2483 ; free virtual = 6074
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.562. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a34db9c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2482 ; free virtual = 6073
Phase 4.1 Post Commit Optimization | Checksum: a34db9c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2482 ; free virtual = 6073

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a34db9c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2482 ; free virtual = 6073

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a34db9c7

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2484 ; free virtual = 6076

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 191783827

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2484 ; free virtual = 6076
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 191783827

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2484 ; free virtual = 6076
Ending Placer Task | Checksum: 10bd60535

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6082
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2514.363 ; gain = 0.008 ; free physical = 2491 ; free virtual = 6082
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6082
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2491 ; free virtual = 6082
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2483 ; free virtual = 6074
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2490 ; free virtual = 6081
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14852b4a ConstDB: 0 ShapeSum: f750d9eb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11acfa3fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2392 ; free virtual = 5983
Post Restoration Checksum: NetGraph: 50258659 NumContArr: caaa1da2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11acfa3fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2393 ; free virtual = 5984

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11acfa3fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2386 ; free virtual = 5978

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11acfa3fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2386 ; free virtual = 5978
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1510b5625

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2371 ; free virtual = 5962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=-0.470 | THS=-154.754|

Phase 2 Router Initialization | Checksum: 1d507b7c0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2371 ; free virtual = 5962

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a4397460

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1349
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14436a23b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2370 ; free virtual = 5962

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11c4ec75b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2ab2830a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959
Phase 4 Rip-up And Reroute | Checksum: 2ab2830a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2ab2830a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2ab2830a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959
Phase 5 Delay and Skew Optimization | Checksum: 2ab2830a0

Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27c3266bb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.786  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2063709e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959
Phase 6 Post Hold Fix | Checksum: 2063709e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.26899 %
  Global Horizontal Routing Utilization  = 4.08784 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2063709e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2063709e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18d61022e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.786  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18d61022e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2368 ; free virtual = 5959
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2380 ; free virtual = 5971

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2380 ; free virtual = 5971
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                12311        0.024        0.000                      0                12309        0.264        0.000                       0                  4417  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           2.827        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.792        0.000                      0                12296        0.024        0.000                      0                12296        3.750        0.000                       0                  4319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.666        0.000                      0                    1                                                                        
                sys_clk               2.389        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2514.363 ; gain = 0.000 ; free physical = 2369 ; free virtual = 5972
INFO: [Common 17-1381] The checkpoint '/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2518.371 ; gain = 0.004 ; free physical = 2372 ; free virtual = 5966
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
2 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg output VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg output VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg output VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/arty_base_vexriscv/gateware/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Dec 29 01:41:16 2018. For additional details about this file, please refer to the WebTalk help file at /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2518.371 ; gain = 0.000 ; free physical = 2352 ; free virtual = 5949
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0021728B    Dec 29 01:41:14 2018    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 29 01:41:18 2018...
