{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1663471499474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1663471499476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 17 23:24:59 2022 " "Processing started: Sat Sep 17 23:24:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1663471499476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1663471499476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog mixed -c mixed --vector_source=\"C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 1/test/Waveform2.vwf\" --testbench_file=./simulation/qsim/mixed.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog mixed -c mixed --vector_source=\"C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 1/test/Waveform2.vwf\" --testbench_file=./simulation/qsim/mixed.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1663471499476 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "f " "Can't find port \"f\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1663471500279 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "x2 " "Can't find port \"x2\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1663471500280 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "f " "Ignoring output pin \"f\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "Quartus II" 0 -1 1663471500280 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/mixed.vt " "Generated Verilog Test Bench File ./simulation/qsim/mixed.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1663471500281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4509 " "Peak virtual memory: 4509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1663471500347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 17 23:25:00 2022 " "Processing ended: Sat Sep 17 23:25:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1663471500347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1663471500347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1663471500347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1663471500347 ""}
