#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan  8 17:10:16 2021
# Process ID: 12800
# Current directory: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10012 D:\BELGELER\PROJERLER\VVADO\VERLOG\clk_divider_and_counter\clk_divider_and_counter.xpr
# Log file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/vivado.log
# Journal file: D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 724.258 ; gain = 138.938
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: count
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 839.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'count' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/clk_divider.v:23]
	Parameter freq_value bound to: 50000000 - type: integer 
	Parameter freq_value1 bound to: 10000000 - type: integer 
	Parameter freq_value2 bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count' (2#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/sources_1/new/count.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 839.000 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 839.000 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 839.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'counter[4]'. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter[4]'. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_and_counter/clk_divider_and_counter.srcs/constrs_1/new/counter_constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1146.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.004 ; gain = 345.004
8 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.004 ; gain = 345.004
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 18:11:17 2021...
