Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/spec_gcc_002.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3555499 heartbeat IPC: 2.81255 cumulative IPC: 2.81255 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7129019 heartbeat IPC: 2.79836 cumulative IPC: 2.80544 (Simulation time: 0 hr 5 min 24 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10788762 heartbeat IPC: 2.73243 cumulative IPC: 2.78067 (Simulation time: 0 hr 9 min 12 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14349587 heartbeat IPC: 2.80834 cumulative IPC: 2.78754 (Simulation time: 0 hr 12 min 17 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17844333 heartbeat IPC: 2.86144 cumulative IPC: 2.80201 (Simulation time: 0 hr 14 min 53 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17844333 (Simulation time: 0 hr 14 min 53 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 49539332 heartbeat IPC: 0.315507 cumulative IPC: 0.315507 (Simulation time: 0 hr 20 min 50 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 80324748 heartbeat IPC: 0.324829 cumulative IPC: 0.3201 (Simulation time: 0 hr 26 min 58 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 126190903 heartbeat IPC: 0.218026 cumulative IPC: 0.276889 (Simulation time: 0 hr 33 min 9 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 167536602 heartbeat IPC: 0.241863 cumulative IPC: 0.267215 (Simulation time: 0 hr 37 min 54 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 190865855 heartbeat IPC: 0.428646 cumulative IPC: 0.288981 (Simulation time: 0 hr 39 min 48 sec) 
Finished CPU 0 instructions: 50000002 cycles: 173021530 cumulative IPC: 0.288981 (Simulation time: 0 hr 39 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.288981 instructions: 50000002 cycles: 173021530
L1D TOTAL     ACCESS:   18312957  HIT:   13079422  MISS:    5233535
L1D LOAD      ACCESS:    6351702  HIT:    5336392  MISS:    1015310
L1D RFO       ACCESS:    7072516  HIT:    3471968  MISS:    3600548
L1D PREFETCH  ACCESS:    4888739  HIT:    4271062  MISS:     617677
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6371511  ISSUED:    6302062  USEFUL:     457946  USELESS:     159947
L1D AVERAGE MISS LATENCY: 316.935 cycles
L1I TOTAL     ACCESS:   19831474  HIT:   17912750  MISS:    1918724
L1I LOAD      ACCESS:   12047459  HIT:   11955890  MISS:      91569
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7784015  HIT:    5956860  MISS:    1827155
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7912324  ISSUED:    7853771  USEFUL:     743410  USELESS:    1083712
L1I AVERAGE MISS LATENCY: 32.8942 cycles
L2C TOTAL     ACCESS:   11435569  HIT:    6000702  MISS:    5434867
L2C LOAD      ACCESS:     307073  HIT:     126470  MISS:     180603
L2C RFO       ACCESS:    3599064  HIT:      10887  MISS:    3588177
L2C PREFETCH  ACCESS:    3803940  HIT:    2138155  MISS:    1665785
L2C WRITEBACK ACCESS:    3725492  HIT:    3725190  MISS:        302
L2C PREFETCH  REQUESTED:    3259174  ISSUED:    3259054  USEFUL:      38051  USELESS:    1628077
L2C AVERAGE MISS LATENCY: 312.242 cycles
LLC TOTAL     ACCESS:   10260030  HIT:    7094290  MISS:    3165740
LLC LOAD      ACCESS:     180505  HIT:     135159  MISS:      45346
LLC RFO       ACCESS:    3588178  HIT:     951215  MISS:    2636963
LLC PREFETCH  ACCESS:    2818102  HIT:    2334671  MISS:     483431
LLC WRITEBACK ACCESS:    3673245  HIT:    3673245  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     191420  USELESS:     292803
LLC AVERAGE MISS LATENCY: 501.317 cycles
Major fault: 0 Minor fault: 4162
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     845109  ROW_BUFFER_MISS:    2318339
 DBUS_CONGESTED:    4905215
 WQ ROW_BUFFER_HIT:     813506  ROW_BUFFER_MISS:    2030823  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.5987% MPKI: 0.82446 Average ROB Occupancy at Mispredict: 129.654

Branch types
NOT_BRANCH: 39726800 79.4536%
BRANCH_DIRECT_JUMP: 391438 0.782876%
BRANCH_INDIRECT: 62076 0.124152%
BRANCH_CONDITIONAL: 8421539 16.8431%
BRANCH_DIRECT_CALL: 672961 1.34592%
BRANCH_INDIRECT_CALL: 26115 0.05223%
BRANCH_RETURN: 699082 1.39816%
BRANCH_OTHER: 0 0%

