$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module $rootio $end
 $upscope $end
 $scope module decoder3_8_tb $end
  $var wire 32 % WIDTH_IN [31:0] $end
  $var wire 32 & WIDTH_OUT [31:0] $end
  $var wire 8 # Y_out [7:0] $end
  $var wire 3 $ A_in [2:0] $end
  $scope module dut $end
   $var wire 32 % WIDTH_IN [31:0] $end
   $var wire 32 & WIDTH_OUT [31:0] $end
   $var wire 3 $ A_in [2:0] $end
   $var wire 8 # Y_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000001 #
b000 $
b00000000000000000000000000000011 %
b00000000000000000000000000001000 &
#1
#11
b00000010 #
b001 $
#12
#22
b00000100 #
b010 $
#23
#33
b00001000 #
b011 $
#34
#44
b00010000 #
b100 $
#45
#55
b00100000 #
b101 $
#56
#66
b01000000 #
b110 $
#67
#77
b10000000 #
b111 $
#78
