m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/allison/Documents/VHDL_Tutorials/T03
Et04_forlooptb
Z0 w1740322544
!i122 2
Z1 d/home/allison/Documents/VHDL_Tutorials/T04
Z2 8/home/allison/Documents/VHDL_Tutorials/T04/T04_ForLoopTb.vhd
Z3 F/home/allison/Documents/VHDL_Tutorials/T04/T04_ForLoopTb.vhd
l0
L1 1
VR`W6YCm[9k4<E]]j7f]`C0
!s100 A:1E:bE8z=H4HaAE[gZlW0
Z4 OV;C;2020.1;71
32
Z5 !s110 1740322550
!i10b 1
Z6 !s108 1740322550.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/allison/Documents/VHDL_Tutorials/T04/T04_ForLoopTb.vhd|
Z8 !s107 /home/allison/Documents/VHDL_Tutorials/T04/T04_ForLoopTb.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Asim
Z11 DEx4 work 13 t04_forlooptb 0 22 R`W6YCm[9k4<E]]j7f]`C0
!i122 2
l5
L4 10
V0Jnea65dZQX;fI1eKlXNY0
!s100 PN5BSVD2L`oP]m]BNefJ@0
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
