INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ID_EX_2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID_2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu3v
INFO: [VRFC 10-2458] undeclared symbol WB_we, assumed default net type wire [D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v:327]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/forwarding_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/iram2v.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iram2v
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_A
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/stall_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
