<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2018.3 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xcku040_0" gui_info="dashboard1=hw_ila_1[xcku040_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xcku040_0/hw_ila_1/Waveform=ILA_WAVE_1;xcku040_0/hw_ila_1/Status=ILA_STATUS_1;xcku040_0/hw_ila_1/Settings=ILA_SETTINGS_1;xcku040_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;],dashboard2=hw_ila_2[xcku040_0/hw_ila_2/Trigger Setup=ILA_TRIGGER_1;xcku040_0/hw_ila_2/Status=ILA_STATUS_1;xcku040_0/hw_ila_2/Settings=ILA_SETTINGS_1;xcku040_0/hw_ila_2/Capture Setup=ILA_CAPTURE_1;xcku040_0/hw_ila_2/Waveform=ILA_WAVE_1;],dashboard3=hw_ila_3[xcku040_0/hw_ila_3/Status=ILA_STATUS_1;xcku040_0/hw_ila_3/Trigger Setup=ILA_TRIGGER_1;xcku040_0/hw_ila_3/Waveform=ILA_WAVE_1;xcku040_0/hw_ila_3/Settings=ILA_SETTINGS_1;xcku040_0/hw_ila_3/Capture Setup=ILA_CAPTURE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xcku040_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/top.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/top.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="ddr4_test_inst/mem_test_m0/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="ddr4_test_inst/nolabel_line268/mem_new_test_scope" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="ddr4_test_inst/u_aq_axi_master/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="fifo_test_inst/ila_fifo" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="mem_test_m0/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_aq_axi_master/your_instance_name" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[23]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[22]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[21]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[20]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[19]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[18]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[17]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[16]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[15]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[14]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[13]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[12]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[11]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[10]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[63]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[62]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[61]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[60]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[59]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[58]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[57]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[56]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[55]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[54]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[53]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[52]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[51]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[50]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[49]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[48]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[47]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[46]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[45]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[44]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[43]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[42]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[41]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[40]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[39]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[38]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[37]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[36]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[35]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[34]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[33]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[32]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[31]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[30]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[29]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[28]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[27]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[26]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[25]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[24]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[23]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[22]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[21]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[20]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[19]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[18]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[17]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[16]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[15]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[14]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[13]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[12]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[11]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[10]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_finish"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/rd_burst_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq3&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[2:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq3&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.IDLE" value="eq3&apos;b000"/>
        <Option Id="ENUM.MEM_READ" value="eq3&apos;b001"/>
        <Option Id="ENUM.MEM_WRITE" value="eq3&apos;b010"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/state[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/state[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[23]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[22]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[21]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[20]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[19]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[18]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[17]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[16]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[15]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[14]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[13]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[12]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[11]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[10]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[63]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[62]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[61]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[60]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[59]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[58]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[57]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[56]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[55]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[54]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[53]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[52]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[51]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[50]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[49]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[48]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[47]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[46]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[45]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[44]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[43]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[42]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[41]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[40]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[39]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[38]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[37]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[36]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[35]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[34]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[33]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[32]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[31]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[30]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[29]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[28]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[27]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[26]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[25]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[24]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[23]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[22]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[21]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[20]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[19]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[18]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[17]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[16]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[15]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[14]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[13]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[12]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[11]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[10]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_data_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_finish"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[9]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[8]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[7]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[6]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[5]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[4]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[3]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[2]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[1]"/>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/mem_test_m0/wr_burst_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/RD_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[63]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[62]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[61]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[60]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[59]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[58]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[57]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[56]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[55]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[54]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[53]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[52]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[51]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[50]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[49]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[48]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[47]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[46]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[45]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[44]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[43]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[42]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[41]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[40]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[39]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[38]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[37]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[36]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[35]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[34]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[33]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[32]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_FIFO_DATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/RD_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/RD_START"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/WR_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[63]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[62]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[61]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[60]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[59]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[58]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[57]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[56]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[55]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[54]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[53]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[52]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[51]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[50]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[49]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[48]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[47]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[46]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[45]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[44]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[43]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[42]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[41]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[40]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[39]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[38]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[37]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[36]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[35]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[34]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[33]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[32]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_FIFO_DATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[31]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[30]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[29]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[28]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[27]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[26]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[25]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[24]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[23]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[22]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[21]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[20]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[19]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[18]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[17]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[16]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[15]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[14]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[13]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[12]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[11]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[10]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[9]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[8]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[7]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[6]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[5]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[4]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/WR_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/WR_START"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.ENABLE_WRITE" value="eq4&apos;b0001"/>
        <Option Id="ENUM.IDLE" value="eq4&apos;b0000"/>
        <Option Id="ENUM.WAIT_RD_DONE" value="eq4&apos;b0011"/>
        <Option Id="ENUM.WAIT_WR_DONE" value="eq4&apos;b0010"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/nolabel_line268/state[3]"/>
        <net name="ddr4_test_inst/nolabel_line268/state[2]"/>
        <net name="ddr4_test_inst/nolabel_line268/state[1]"/>
        <net name="ddr4_test_inst/nolabel_line268/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/DEBUG[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[63]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[62]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[61]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[60]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[59]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[58]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[57]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[56]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[55]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[54]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[53]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[52]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[51]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[50]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[49]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[48]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[47]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[46]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[45]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[44]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[43]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[42]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[41]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[40]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[39]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[38]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[37]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[36]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[35]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[34]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[33]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[32]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/M_AXI_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_FIFO_AFULL"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_FIFO_FULL"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_READY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/RD_START"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_AEMPTY"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[63]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[62]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[61]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[60]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[59]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[58]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[57]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[56]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[55]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[54]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[53]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[52]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[51]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[50]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[49]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[48]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[47]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[46]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[45]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[44]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[43]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[42]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[41]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[40]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[39]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[38]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[37]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[36]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[35]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[34]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[33]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[32]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_DATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_EMPTY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_FIFO_RE"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[31]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[30]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[29]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[28]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[27]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[26]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[25]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[24]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[23]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[22]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[21]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[20]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[19]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[18]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[17]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[16]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[15]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[14]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[13]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[12]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[11]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[10]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[9]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[8]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[7]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[6]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[5]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[4]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[3]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[2]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[1]"/>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_READY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="ddr4_test_inst/u_aq_axi_master/WR_START"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/full"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/r_data[63]"/>
        <net name="fifo_test_inst/r_data[62]"/>
        <net name="fifo_test_inst/r_data[61]"/>
        <net name="fifo_test_inst/r_data[60]"/>
        <net name="fifo_test_inst/r_data[59]"/>
        <net name="fifo_test_inst/r_data[58]"/>
        <net name="fifo_test_inst/r_data[57]"/>
        <net name="fifo_test_inst/r_data[56]"/>
        <net name="fifo_test_inst/r_data[55]"/>
        <net name="fifo_test_inst/r_data[54]"/>
        <net name="fifo_test_inst/r_data[53]"/>
        <net name="fifo_test_inst/r_data[52]"/>
        <net name="fifo_test_inst/r_data[51]"/>
        <net name="fifo_test_inst/r_data[50]"/>
        <net name="fifo_test_inst/r_data[49]"/>
        <net name="fifo_test_inst/r_data[48]"/>
        <net name="fifo_test_inst/r_data[47]"/>
        <net name="fifo_test_inst/r_data[46]"/>
        <net name="fifo_test_inst/r_data[45]"/>
        <net name="fifo_test_inst/r_data[44]"/>
        <net name="fifo_test_inst/r_data[43]"/>
        <net name="fifo_test_inst/r_data[42]"/>
        <net name="fifo_test_inst/r_data[41]"/>
        <net name="fifo_test_inst/r_data[40]"/>
        <net name="fifo_test_inst/r_data[39]"/>
        <net name="fifo_test_inst/r_data[38]"/>
        <net name="fifo_test_inst/r_data[37]"/>
        <net name="fifo_test_inst/r_data[36]"/>
        <net name="fifo_test_inst/r_data[35]"/>
        <net name="fifo_test_inst/r_data[34]"/>
        <net name="fifo_test_inst/r_data[33]"/>
        <net name="fifo_test_inst/r_data[32]"/>
        <net name="fifo_test_inst/r_data[31]"/>
        <net name="fifo_test_inst/r_data[30]"/>
        <net name="fifo_test_inst/r_data[29]"/>
        <net name="fifo_test_inst/r_data[28]"/>
        <net name="fifo_test_inst/r_data[27]"/>
        <net name="fifo_test_inst/r_data[26]"/>
        <net name="fifo_test_inst/r_data[25]"/>
        <net name="fifo_test_inst/r_data[24]"/>
        <net name="fifo_test_inst/r_data[23]"/>
        <net name="fifo_test_inst/r_data[22]"/>
        <net name="fifo_test_inst/r_data[21]"/>
        <net name="fifo_test_inst/r_data[20]"/>
        <net name="fifo_test_inst/r_data[19]"/>
        <net name="fifo_test_inst/r_data[18]"/>
        <net name="fifo_test_inst/r_data[17]"/>
        <net name="fifo_test_inst/r_data[16]"/>
        <net name="fifo_test_inst/r_data[15]"/>
        <net name="fifo_test_inst/r_data[14]"/>
        <net name="fifo_test_inst/r_data[13]"/>
        <net name="fifo_test_inst/r_data[12]"/>
        <net name="fifo_test_inst/r_data[11]"/>
        <net name="fifo_test_inst/r_data[10]"/>
        <net name="fifo_test_inst/r_data[9]"/>
        <net name="fifo_test_inst/r_data[8]"/>
        <net name="fifo_test_inst/r_data[7]"/>
        <net name="fifo_test_inst/r_data[6]"/>
        <net name="fifo_test_inst/r_data[5]"/>
        <net name="fifo_test_inst/r_data[4]"/>
        <net name="fifo_test_inst/r_data[3]"/>
        <net name="fifo_test_inst/r_data[2]"/>
        <net name="fifo_test_inst/r_data[1]"/>
        <net name="fifo_test_inst/r_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/rd_data_count[10]"/>
        <net name="fifo_test_inst/rd_data_count[9]"/>
        <net name="fifo_test_inst/rd_data_count[8]"/>
        <net name="fifo_test_inst/rd_data_count[7]"/>
        <net name="fifo_test_inst/rd_data_count[6]"/>
        <net name="fifo_test_inst/rd_data_count[5]"/>
        <net name="fifo_test_inst/rd_data_count[4]"/>
        <net name="fifo_test_inst/rd_data_count[3]"/>
        <net name="fifo_test_inst/rd_data_count[2]"/>
        <net name="fifo_test_inst/rd_data_count[1]"/>
        <net name="fifo_test_inst/rd_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq9&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[8:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/rd_data_count[8]"/>
        <net name="fifo_test_inst/rd_data_count[7]"/>
        <net name="fifo_test_inst/rd_data_count[6]"/>
        <net name="fifo_test_inst/rd_data_count[5]"/>
        <net name="fifo_test_inst/rd_data_count[4]"/>
        <net name="fifo_test_inst/rd_data_count[3]"/>
        <net name="fifo_test_inst/rd_data_count[2]"/>
        <net name="fifo_test_inst/rd_data_count[1]"/>
        <net name="fifo_test_inst/rd_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/rd_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/w_data[63]"/>
        <net name="fifo_test_inst/w_data[62]"/>
        <net name="fifo_test_inst/w_data[61]"/>
        <net name="fifo_test_inst/w_data[60]"/>
        <net name="fifo_test_inst/w_data[59]"/>
        <net name="fifo_test_inst/w_data[58]"/>
        <net name="fifo_test_inst/w_data[57]"/>
        <net name="fifo_test_inst/w_data[56]"/>
        <net name="fifo_test_inst/w_data[55]"/>
        <net name="fifo_test_inst/w_data[54]"/>
        <net name="fifo_test_inst/w_data[53]"/>
        <net name="fifo_test_inst/w_data[52]"/>
        <net name="fifo_test_inst/w_data[51]"/>
        <net name="fifo_test_inst/w_data[50]"/>
        <net name="fifo_test_inst/w_data[49]"/>
        <net name="fifo_test_inst/w_data[48]"/>
        <net name="fifo_test_inst/w_data[47]"/>
        <net name="fifo_test_inst/w_data[46]"/>
        <net name="fifo_test_inst/w_data[45]"/>
        <net name="fifo_test_inst/w_data[44]"/>
        <net name="fifo_test_inst/w_data[43]"/>
        <net name="fifo_test_inst/w_data[42]"/>
        <net name="fifo_test_inst/w_data[41]"/>
        <net name="fifo_test_inst/w_data[40]"/>
        <net name="fifo_test_inst/w_data[39]"/>
        <net name="fifo_test_inst/w_data[38]"/>
        <net name="fifo_test_inst/w_data[37]"/>
        <net name="fifo_test_inst/w_data[36]"/>
        <net name="fifo_test_inst/w_data[35]"/>
        <net name="fifo_test_inst/w_data[34]"/>
        <net name="fifo_test_inst/w_data[33]"/>
        <net name="fifo_test_inst/w_data[32]"/>
        <net name="fifo_test_inst/w_data[31]"/>
        <net name="fifo_test_inst/w_data[30]"/>
        <net name="fifo_test_inst/w_data[29]"/>
        <net name="fifo_test_inst/w_data[28]"/>
        <net name="fifo_test_inst/w_data[27]"/>
        <net name="fifo_test_inst/w_data[26]"/>
        <net name="fifo_test_inst/w_data[25]"/>
        <net name="fifo_test_inst/w_data[24]"/>
        <net name="fifo_test_inst/w_data[23]"/>
        <net name="fifo_test_inst/w_data[22]"/>
        <net name="fifo_test_inst/w_data[21]"/>
        <net name="fifo_test_inst/w_data[20]"/>
        <net name="fifo_test_inst/w_data[19]"/>
        <net name="fifo_test_inst/w_data[18]"/>
        <net name="fifo_test_inst/w_data[17]"/>
        <net name="fifo_test_inst/w_data[16]"/>
        <net name="fifo_test_inst/w_data[15]"/>
        <net name="fifo_test_inst/w_data[14]"/>
        <net name="fifo_test_inst/w_data[13]"/>
        <net name="fifo_test_inst/w_data[12]"/>
        <net name="fifo_test_inst/w_data[11]"/>
        <net name="fifo_test_inst/w_data[10]"/>
        <net name="fifo_test_inst/w_data[9]"/>
        <net name="fifo_test_inst/w_data[8]"/>
        <net name="fifo_test_inst/w_data[7]"/>
        <net name="fifo_test_inst/w_data[6]"/>
        <net name="fifo_test_inst/w_data[5]"/>
        <net name="fifo_test_inst/w_data[4]"/>
        <net name="fifo_test_inst/w_data[3]"/>
        <net name="fifo_test_inst/w_data[2]"/>
        <net name="fifo_test_inst/w_data[1]"/>
        <net name="fifo_test_inst/w_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq11&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[10:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq11&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/wr_data_count[10]"/>
        <net name="fifo_test_inst/wr_data_count[9]"/>
        <net name="fifo_test_inst/wr_data_count[8]"/>
        <net name="fifo_test_inst/wr_data_count[7]"/>
        <net name="fifo_test_inst/wr_data_count[6]"/>
        <net name="fifo_test_inst/wr_data_count[5]"/>
        <net name="fifo_test_inst/wr_data_count[4]"/>
        <net name="fifo_test_inst/wr_data_count[3]"/>
        <net name="fifo_test_inst/wr_data_count[2]"/>
        <net name="fifo_test_inst/wr_data_count[1]"/>
        <net name="fifo_test_inst/wr_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq9&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[8:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq9&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/wr_data_count[8]"/>
        <net name="fifo_test_inst/wr_data_count[7]"/>
        <net name="fifo_test_inst/wr_data_count[6]"/>
        <net name="fifo_test_inst/wr_data_count[5]"/>
        <net name="fifo_test_inst/wr_data_count[4]"/>
        <net name="fifo_test_inst/wr_data_count[3]"/>
        <net name="fifo_test_inst/wr_data_count[2]"/>
        <net name="fifo_test_inst/wr_data_count[1]"/>
        <net name="fifo_test_inst/wr_data_count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_3"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="fifo_test_inst/wr_en"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/error"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_addr[23]"/>
        <net name="mem_test_m0/rd_burst_addr[22]"/>
        <net name="mem_test_m0/rd_burst_addr[21]"/>
        <net name="mem_test_m0/rd_burst_addr[20]"/>
        <net name="mem_test_m0/rd_burst_addr[19]"/>
        <net name="mem_test_m0/rd_burst_addr[18]"/>
        <net name="mem_test_m0/rd_burst_addr[17]"/>
        <net name="mem_test_m0/rd_burst_addr[16]"/>
        <net name="mem_test_m0/rd_burst_addr[15]"/>
        <net name="mem_test_m0/rd_burst_addr[14]"/>
        <net name="mem_test_m0/rd_burst_addr[13]"/>
        <net name="mem_test_m0/rd_burst_addr[12]"/>
        <net name="mem_test_m0/rd_burst_addr[11]"/>
        <net name="mem_test_m0/rd_burst_addr[10]"/>
        <net name="mem_test_m0/rd_burst_addr[9]"/>
        <net name="mem_test_m0/rd_burst_addr[8]"/>
        <net name="mem_test_m0/rd_burst_addr[7]"/>
        <net name="mem_test_m0/rd_burst_addr[6]"/>
        <net name="mem_test_m0/rd_burst_addr[5]"/>
        <net name="mem_test_m0/rd_burst_addr[4]"/>
        <net name="mem_test_m0/rd_burst_addr[3]"/>
        <net name="mem_test_m0/rd_burst_addr[2]"/>
        <net name="mem_test_m0/rd_burst_addr[1]"/>
        <net name="mem_test_m0/rd_burst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_data[63]"/>
        <net name="mem_test_m0/rd_burst_data[62]"/>
        <net name="mem_test_m0/rd_burst_data[61]"/>
        <net name="mem_test_m0/rd_burst_data[60]"/>
        <net name="mem_test_m0/rd_burst_data[59]"/>
        <net name="mem_test_m0/rd_burst_data[58]"/>
        <net name="mem_test_m0/rd_burst_data[57]"/>
        <net name="mem_test_m0/rd_burst_data[56]"/>
        <net name="mem_test_m0/rd_burst_data[55]"/>
        <net name="mem_test_m0/rd_burst_data[54]"/>
        <net name="mem_test_m0/rd_burst_data[53]"/>
        <net name="mem_test_m0/rd_burst_data[52]"/>
        <net name="mem_test_m0/rd_burst_data[51]"/>
        <net name="mem_test_m0/rd_burst_data[50]"/>
        <net name="mem_test_m0/rd_burst_data[49]"/>
        <net name="mem_test_m0/rd_burst_data[48]"/>
        <net name="mem_test_m0/rd_burst_data[47]"/>
        <net name="mem_test_m0/rd_burst_data[46]"/>
        <net name="mem_test_m0/rd_burst_data[45]"/>
        <net name="mem_test_m0/rd_burst_data[44]"/>
        <net name="mem_test_m0/rd_burst_data[43]"/>
        <net name="mem_test_m0/rd_burst_data[42]"/>
        <net name="mem_test_m0/rd_burst_data[41]"/>
        <net name="mem_test_m0/rd_burst_data[40]"/>
        <net name="mem_test_m0/rd_burst_data[39]"/>
        <net name="mem_test_m0/rd_burst_data[38]"/>
        <net name="mem_test_m0/rd_burst_data[37]"/>
        <net name="mem_test_m0/rd_burst_data[36]"/>
        <net name="mem_test_m0/rd_burst_data[35]"/>
        <net name="mem_test_m0/rd_burst_data[34]"/>
        <net name="mem_test_m0/rd_burst_data[33]"/>
        <net name="mem_test_m0/rd_burst_data[32]"/>
        <net name="mem_test_m0/rd_burst_data[31]"/>
        <net name="mem_test_m0/rd_burst_data[30]"/>
        <net name="mem_test_m0/rd_burst_data[29]"/>
        <net name="mem_test_m0/rd_burst_data[28]"/>
        <net name="mem_test_m0/rd_burst_data[27]"/>
        <net name="mem_test_m0/rd_burst_data[26]"/>
        <net name="mem_test_m0/rd_burst_data[25]"/>
        <net name="mem_test_m0/rd_burst_data[24]"/>
        <net name="mem_test_m0/rd_burst_data[23]"/>
        <net name="mem_test_m0/rd_burst_data[22]"/>
        <net name="mem_test_m0/rd_burst_data[21]"/>
        <net name="mem_test_m0/rd_burst_data[20]"/>
        <net name="mem_test_m0/rd_burst_data[19]"/>
        <net name="mem_test_m0/rd_burst_data[18]"/>
        <net name="mem_test_m0/rd_burst_data[17]"/>
        <net name="mem_test_m0/rd_burst_data[16]"/>
        <net name="mem_test_m0/rd_burst_data[15]"/>
        <net name="mem_test_m0/rd_burst_data[14]"/>
        <net name="mem_test_m0/rd_burst_data[13]"/>
        <net name="mem_test_m0/rd_burst_data[12]"/>
        <net name="mem_test_m0/rd_burst_data[11]"/>
        <net name="mem_test_m0/rd_burst_data[10]"/>
        <net name="mem_test_m0/rd_burst_data[9]"/>
        <net name="mem_test_m0/rd_burst_data[8]"/>
        <net name="mem_test_m0/rd_burst_data[7]"/>
        <net name="mem_test_m0/rd_burst_data[6]"/>
        <net name="mem_test_m0/rd_burst_data[5]"/>
        <net name="mem_test_m0/rd_burst_data[4]"/>
        <net name="mem_test_m0/rd_burst_data[3]"/>
        <net name="mem_test_m0/rd_burst_data[2]"/>
        <net name="mem_test_m0/rd_burst_data[1]"/>
        <net name="mem_test_m0/rd_burst_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_data_valid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_finish"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_len[9]"/>
        <net name="mem_test_m0/rd_burst_len[8]"/>
        <net name="mem_test_m0/rd_burst_len[7]"/>
        <net name="mem_test_m0/rd_burst_len[6]"/>
        <net name="mem_test_m0/rd_burst_len[5]"/>
        <net name="mem_test_m0/rd_burst_len[4]"/>
        <net name="mem_test_m0/rd_burst_len[3]"/>
        <net name="mem_test_m0/rd_burst_len[2]"/>
        <net name="mem_test_m0/rd_burst_len[1]"/>
        <net name="mem_test_m0/rd_burst_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/rd_burst_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq24&apos;hXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[23:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq24&apos;hXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_addr[23]"/>
        <net name="mem_test_m0/wr_burst_addr[22]"/>
        <net name="mem_test_m0/wr_burst_addr[21]"/>
        <net name="mem_test_m0/wr_burst_addr[20]"/>
        <net name="mem_test_m0/wr_burst_addr[19]"/>
        <net name="mem_test_m0/wr_burst_addr[18]"/>
        <net name="mem_test_m0/wr_burst_addr[17]"/>
        <net name="mem_test_m0/wr_burst_addr[16]"/>
        <net name="mem_test_m0/wr_burst_addr[15]"/>
        <net name="mem_test_m0/wr_burst_addr[14]"/>
        <net name="mem_test_m0/wr_burst_addr[13]"/>
        <net name="mem_test_m0/wr_burst_addr[12]"/>
        <net name="mem_test_m0/wr_burst_addr[11]"/>
        <net name="mem_test_m0/wr_burst_addr[10]"/>
        <net name="mem_test_m0/wr_burst_addr[9]"/>
        <net name="mem_test_m0/wr_burst_addr[8]"/>
        <net name="mem_test_m0/wr_burst_addr[7]"/>
        <net name="mem_test_m0/wr_burst_addr[6]"/>
        <net name="mem_test_m0/wr_burst_addr[5]"/>
        <net name="mem_test_m0/wr_burst_addr[4]"/>
        <net name="mem_test_m0/wr_burst_addr[3]"/>
        <net name="mem_test_m0/wr_burst_addr[2]"/>
        <net name="mem_test_m0/wr_burst_addr[1]"/>
        <net name="mem_test_m0/wr_burst_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_data[63]"/>
        <net name="mem_test_m0/wr_burst_data[62]"/>
        <net name="mem_test_m0/wr_burst_data[61]"/>
        <net name="mem_test_m0/wr_burst_data[60]"/>
        <net name="mem_test_m0/wr_burst_data[59]"/>
        <net name="mem_test_m0/wr_burst_data[58]"/>
        <net name="mem_test_m0/wr_burst_data[57]"/>
        <net name="mem_test_m0/wr_burst_data[56]"/>
        <net name="mem_test_m0/wr_burst_data[55]"/>
        <net name="mem_test_m0/wr_burst_data[54]"/>
        <net name="mem_test_m0/wr_burst_data[53]"/>
        <net name="mem_test_m0/wr_burst_data[52]"/>
        <net name="mem_test_m0/wr_burst_data[51]"/>
        <net name="mem_test_m0/wr_burst_data[50]"/>
        <net name="mem_test_m0/wr_burst_data[49]"/>
        <net name="mem_test_m0/wr_burst_data[48]"/>
        <net name="mem_test_m0/wr_burst_data[47]"/>
        <net name="mem_test_m0/wr_burst_data[46]"/>
        <net name="mem_test_m0/wr_burst_data[45]"/>
        <net name="mem_test_m0/wr_burst_data[44]"/>
        <net name="mem_test_m0/wr_burst_data[43]"/>
        <net name="mem_test_m0/wr_burst_data[42]"/>
        <net name="mem_test_m0/wr_burst_data[41]"/>
        <net name="mem_test_m0/wr_burst_data[40]"/>
        <net name="mem_test_m0/wr_burst_data[39]"/>
        <net name="mem_test_m0/wr_burst_data[38]"/>
        <net name="mem_test_m0/wr_burst_data[37]"/>
        <net name="mem_test_m0/wr_burst_data[36]"/>
        <net name="mem_test_m0/wr_burst_data[35]"/>
        <net name="mem_test_m0/wr_burst_data[34]"/>
        <net name="mem_test_m0/wr_burst_data[33]"/>
        <net name="mem_test_m0/wr_burst_data[32]"/>
        <net name="mem_test_m0/wr_burst_data[31]"/>
        <net name="mem_test_m0/wr_burst_data[30]"/>
        <net name="mem_test_m0/wr_burst_data[29]"/>
        <net name="mem_test_m0/wr_burst_data[28]"/>
        <net name="mem_test_m0/wr_burst_data[27]"/>
        <net name="mem_test_m0/wr_burst_data[26]"/>
        <net name="mem_test_m0/wr_burst_data[25]"/>
        <net name="mem_test_m0/wr_burst_data[24]"/>
        <net name="mem_test_m0/wr_burst_data[23]"/>
        <net name="mem_test_m0/wr_burst_data[22]"/>
        <net name="mem_test_m0/wr_burst_data[21]"/>
        <net name="mem_test_m0/wr_burst_data[20]"/>
        <net name="mem_test_m0/wr_burst_data[19]"/>
        <net name="mem_test_m0/wr_burst_data[18]"/>
        <net name="mem_test_m0/wr_burst_data[17]"/>
        <net name="mem_test_m0/wr_burst_data[16]"/>
        <net name="mem_test_m0/wr_burst_data[15]"/>
        <net name="mem_test_m0/wr_burst_data[14]"/>
        <net name="mem_test_m0/wr_burst_data[13]"/>
        <net name="mem_test_m0/wr_burst_data[12]"/>
        <net name="mem_test_m0/wr_burst_data[11]"/>
        <net name="mem_test_m0/wr_burst_data[10]"/>
        <net name="mem_test_m0/wr_burst_data[9]"/>
        <net name="mem_test_m0/wr_burst_data[8]"/>
        <net name="mem_test_m0/wr_burst_data[7]"/>
        <net name="mem_test_m0/wr_burst_data[6]"/>
        <net name="mem_test_m0/wr_burst_data[5]"/>
        <net name="mem_test_m0/wr_burst_data[4]"/>
        <net name="mem_test_m0/wr_burst_data[3]"/>
        <net name="mem_test_m0/wr_burst_data[2]"/>
        <net name="mem_test_m0/wr_burst_data[1]"/>
        <net name="mem_test_m0/wr_burst_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_data_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_finish"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[9:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq10&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_len[9]"/>
        <net name="mem_test_m0/wr_burst_len[8]"/>
        <net name="mem_test_m0/wr_burst_len[7]"/>
        <net name="mem_test_m0/wr_burst_len[6]"/>
        <net name="mem_test_m0/wr_burst_len[5]"/>
        <net name="mem_test_m0/wr_burst_len[4]"/>
        <net name="mem_test_m0/wr_burst_len[3]"/>
        <net name="mem_test_m0/wr_burst_len[2]"/>
        <net name="mem_test_m0/wr_burst_len[1]"/>
        <net name="mem_test_m0/wr_burst_len[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="mem_test_m0/wr_burst_req"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe18[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/DEBUG[31]"/>
        <net name="u_aq_axi_master/DEBUG[30]"/>
        <net name="u_aq_axi_master/DEBUG[29]"/>
        <net name="u_aq_axi_master/DEBUG[28]"/>
        <net name="u_aq_axi_master/DEBUG[27]"/>
        <net name="u_aq_axi_master/DEBUG[26]"/>
        <net name="u_aq_axi_master/DEBUG[25]"/>
        <net name="u_aq_axi_master/DEBUG[24]"/>
        <net name="u_aq_axi_master/DEBUG[23]"/>
        <net name="u_aq_axi_master/DEBUG[22]"/>
        <net name="u_aq_axi_master/DEBUG[21]"/>
        <net name="u_aq_axi_master/DEBUG[20]"/>
        <net name="u_aq_axi_master/DEBUG[19]"/>
        <net name="u_aq_axi_master/DEBUG[18]"/>
        <net name="u_aq_axi_master/DEBUG[17]"/>
        <net name="u_aq_axi_master/DEBUG[16]"/>
        <net name="u_aq_axi_master/DEBUG[15]"/>
        <net name="u_aq_axi_master/DEBUG[14]"/>
        <net name="u_aq_axi_master/DEBUG[13]"/>
        <net name="u_aq_axi_master/DEBUG[12]"/>
        <net name="u_aq_axi_master/DEBUG[11]"/>
        <net name="u_aq_axi_master/DEBUG[10]"/>
        <net name="u_aq_axi_master/DEBUG[9]"/>
        <net name="u_aq_axi_master/DEBUG[8]"/>
        <net name="u_aq_axi_master/DEBUG[7]"/>
        <net name="u_aq_axi_master/DEBUG[6]"/>
        <net name="u_aq_axi_master/DEBUG[5]"/>
        <net name="u_aq_axi_master/DEBUG[4]"/>
        <net name="u_aq_axi_master/DEBUG[3]"/>
        <net name="u_aq_axi_master/DEBUG[2]"/>
        <net name="u_aq_axi_master/DEBUG[1]"/>
        <net name="u_aq_axi_master/DEBUG[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe16[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/M_AXI_RDATA[63]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[62]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[61]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[60]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[59]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[58]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[57]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[56]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[55]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[54]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[53]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[52]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[51]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[50]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[49]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[48]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[47]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[46]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[45]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[44]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[43]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[42]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[41]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[40]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[39]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[38]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[37]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[36]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[35]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[34]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[33]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[32]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[31]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[30]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[29]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[28]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[27]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[26]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[25]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[24]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[23]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[22]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[21]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[20]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[19]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[18]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[17]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[16]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[15]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[14]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[13]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[12]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[11]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[10]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[9]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[8]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[7]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[6]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[5]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[4]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[3]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[2]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[1]"/>
        <net name="u_aq_axi_master/M_AXI_RDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe13[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/M_AXI_RVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_ADRS[31]"/>
        <net name="u_aq_axi_master/RD_ADRS[30]"/>
        <net name="u_aq_axi_master/RD_ADRS[29]"/>
        <net name="u_aq_axi_master/RD_ADRS[28]"/>
        <net name="u_aq_axi_master/RD_ADRS[27]"/>
        <net name="u_aq_axi_master/RD_ADRS[26]"/>
        <net name="u_aq_axi_master/RD_ADRS[25]"/>
        <net name="u_aq_axi_master/RD_ADRS[24]"/>
        <net name="u_aq_axi_master/RD_ADRS[23]"/>
        <net name="u_aq_axi_master/RD_ADRS[22]"/>
        <net name="u_aq_axi_master/RD_ADRS[21]"/>
        <net name="u_aq_axi_master/RD_ADRS[20]"/>
        <net name="u_aq_axi_master/RD_ADRS[19]"/>
        <net name="u_aq_axi_master/RD_ADRS[18]"/>
        <net name="u_aq_axi_master/RD_ADRS[17]"/>
        <net name="u_aq_axi_master/RD_ADRS[16]"/>
        <net name="u_aq_axi_master/RD_ADRS[15]"/>
        <net name="u_aq_axi_master/RD_ADRS[14]"/>
        <net name="u_aq_axi_master/RD_ADRS[13]"/>
        <net name="u_aq_axi_master/RD_ADRS[12]"/>
        <net name="u_aq_axi_master/RD_ADRS[11]"/>
        <net name="u_aq_axi_master/RD_ADRS[10]"/>
        <net name="u_aq_axi_master/RD_ADRS[9]"/>
        <net name="u_aq_axi_master/RD_ADRS[8]"/>
        <net name="u_aq_axi_master/RD_ADRS[7]"/>
        <net name="u_aq_axi_master/RD_ADRS[6]"/>
        <net name="u_aq_axi_master/RD_ADRS[5]"/>
        <net name="u_aq_axi_master/RD_ADRS[4]"/>
        <net name="u_aq_axi_master/RD_ADRS[3]"/>
        <net name="u_aq_axi_master/RD_ADRS[2]"/>
        <net name="u_aq_axi_master/RD_ADRS[1]"/>
        <net name="u_aq_axi_master/RD_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe17[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe15[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_FIFO_AFULL"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe14[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_FIFO_FULL"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe11[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_LEN[31]"/>
        <net name="u_aq_axi_master/RD_LEN[30]"/>
        <net name="u_aq_axi_master/RD_LEN[29]"/>
        <net name="u_aq_axi_master/RD_LEN[28]"/>
        <net name="u_aq_axi_master/RD_LEN[27]"/>
        <net name="u_aq_axi_master/RD_LEN[26]"/>
        <net name="u_aq_axi_master/RD_LEN[25]"/>
        <net name="u_aq_axi_master/RD_LEN[24]"/>
        <net name="u_aq_axi_master/RD_LEN[23]"/>
        <net name="u_aq_axi_master/RD_LEN[22]"/>
        <net name="u_aq_axi_master/RD_LEN[21]"/>
        <net name="u_aq_axi_master/RD_LEN[20]"/>
        <net name="u_aq_axi_master/RD_LEN[19]"/>
        <net name="u_aq_axi_master/RD_LEN[18]"/>
        <net name="u_aq_axi_master/RD_LEN[17]"/>
        <net name="u_aq_axi_master/RD_LEN[16]"/>
        <net name="u_aq_axi_master/RD_LEN[15]"/>
        <net name="u_aq_axi_master/RD_LEN[14]"/>
        <net name="u_aq_axi_master/RD_LEN[13]"/>
        <net name="u_aq_axi_master/RD_LEN[12]"/>
        <net name="u_aq_axi_master/RD_LEN[11]"/>
        <net name="u_aq_axi_master/RD_LEN[10]"/>
        <net name="u_aq_axi_master/RD_LEN[9]"/>
        <net name="u_aq_axi_master/RD_LEN[8]"/>
        <net name="u_aq_axi_master/RD_LEN[7]"/>
        <net name="u_aq_axi_master/RD_LEN[6]"/>
        <net name="u_aq_axi_master/RD_LEN[5]"/>
        <net name="u_aq_axi_master/RD_LEN[4]"/>
        <net name="u_aq_axi_master/RD_LEN[3]"/>
        <net name="u_aq_axi_master/RD_LEN[2]"/>
        <net name="u_aq_axi_master/RD_LEN[1]"/>
        <net name="u_aq_axi_master/RD_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe12[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_READY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/RD_START"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_ADRS[31]"/>
        <net name="u_aq_axi_master/WR_ADRS[30]"/>
        <net name="u_aq_axi_master/WR_ADRS[29]"/>
        <net name="u_aq_axi_master/WR_ADRS[28]"/>
        <net name="u_aq_axi_master/WR_ADRS[27]"/>
        <net name="u_aq_axi_master/WR_ADRS[26]"/>
        <net name="u_aq_axi_master/WR_ADRS[25]"/>
        <net name="u_aq_axi_master/WR_ADRS[24]"/>
        <net name="u_aq_axi_master/WR_ADRS[23]"/>
        <net name="u_aq_axi_master/WR_ADRS[22]"/>
        <net name="u_aq_axi_master/WR_ADRS[21]"/>
        <net name="u_aq_axi_master/WR_ADRS[20]"/>
        <net name="u_aq_axi_master/WR_ADRS[19]"/>
        <net name="u_aq_axi_master/WR_ADRS[18]"/>
        <net name="u_aq_axi_master/WR_ADRS[17]"/>
        <net name="u_aq_axi_master/WR_ADRS[16]"/>
        <net name="u_aq_axi_master/WR_ADRS[15]"/>
        <net name="u_aq_axi_master/WR_ADRS[14]"/>
        <net name="u_aq_axi_master/WR_ADRS[13]"/>
        <net name="u_aq_axi_master/WR_ADRS[12]"/>
        <net name="u_aq_axi_master/WR_ADRS[11]"/>
        <net name="u_aq_axi_master/WR_ADRS[10]"/>
        <net name="u_aq_axi_master/WR_ADRS[9]"/>
        <net name="u_aq_axi_master/WR_ADRS[8]"/>
        <net name="u_aq_axi_master/WR_ADRS[7]"/>
        <net name="u_aq_axi_master/WR_ADRS[6]"/>
        <net name="u_aq_axi_master/WR_ADRS[5]"/>
        <net name="u_aq_axi_master/WR_ADRS[4]"/>
        <net name="u_aq_axi_master/WR_ADRS[3]"/>
        <net name="u_aq_axi_master/WR_ADRS[2]"/>
        <net name="u_aq_axi_master/WR_ADRS[1]"/>
        <net name="u_aq_axi_master/WR_ADRS[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_DONE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_FIFO_AEMPTY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_FIFO_DATA[63]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[62]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[61]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[60]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[59]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[58]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[57]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[56]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[55]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[54]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[53]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[52]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[51]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[50]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[49]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[48]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[47]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[46]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[45]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[44]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[43]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[42]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[41]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[40]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[39]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[38]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[37]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[36]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[35]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[34]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[33]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[32]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[31]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[30]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[29]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[28]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[27]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[26]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[25]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[24]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[23]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[22]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[21]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[20]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[19]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[18]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[17]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[16]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[15]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[14]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[13]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[12]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[11]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[10]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[9]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[8]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[7]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[6]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[5]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[4]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[3]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[2]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[1]"/>
        <net name="u_aq_axi_master/WR_FIFO_DATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_FIFO_EMPTY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_FIFO_RE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_LEN[31]"/>
        <net name="u_aq_axi_master/WR_LEN[30]"/>
        <net name="u_aq_axi_master/WR_LEN[29]"/>
        <net name="u_aq_axi_master/WR_LEN[28]"/>
        <net name="u_aq_axi_master/WR_LEN[27]"/>
        <net name="u_aq_axi_master/WR_LEN[26]"/>
        <net name="u_aq_axi_master/WR_LEN[25]"/>
        <net name="u_aq_axi_master/WR_LEN[24]"/>
        <net name="u_aq_axi_master/WR_LEN[23]"/>
        <net name="u_aq_axi_master/WR_LEN[22]"/>
        <net name="u_aq_axi_master/WR_LEN[21]"/>
        <net name="u_aq_axi_master/WR_LEN[20]"/>
        <net name="u_aq_axi_master/WR_LEN[19]"/>
        <net name="u_aq_axi_master/WR_LEN[18]"/>
        <net name="u_aq_axi_master/WR_LEN[17]"/>
        <net name="u_aq_axi_master/WR_LEN[16]"/>
        <net name="u_aq_axi_master/WR_LEN[15]"/>
        <net name="u_aq_axi_master/WR_LEN[14]"/>
        <net name="u_aq_axi_master/WR_LEN[13]"/>
        <net name="u_aq_axi_master/WR_LEN[12]"/>
        <net name="u_aq_axi_master/WR_LEN[11]"/>
        <net name="u_aq_axi_master/WR_LEN[10]"/>
        <net name="u_aq_axi_master/WR_LEN[9]"/>
        <net name="u_aq_axi_master/WR_LEN[8]"/>
        <net name="u_aq_axi_master/WR_LEN[7]"/>
        <net name="u_aq_axi_master/WR_LEN[6]"/>
        <net name="u_aq_axi_master/WR_LEN[5]"/>
        <net name="u_aq_axi_master/WR_LEN[4]"/>
        <net name="u_aq_axi_master/WR_LEN[3]"/>
        <net name="u_aq_axi_master/WR_LEN[2]"/>
        <net name="u_aq_axi_master/WR_LEN[1]"/>
        <net name="u_aq_axi_master/WR_LEN[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_READY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_2"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="u_aq_axi_master/WR_START"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
