Reading OpenROAD database at '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/41-openroad-repairantennas/1-diodeinsertion/freq_psc.odb'…
Reading library file at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   freq_psc
Die area:                 ( 0 0 ) ( 51025 61745 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     142
Number of terminals:      13
Number of snets:          2
Number of nets:           107

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 71.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3866.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 443.
[INFO DRT-0033] via shape region query size = 75.
[INFO DRT-0033] met2 shape region query size = 49.
[INFO DRT-0033] via2 shape region query size = 60.
[INFO DRT-0033] met3 shape region query size = 52.
[INFO DRT-0033] via3 shape region query size = 60.
[INFO DRT-0033] met4 shape region query size = 19.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 224 pins.
[INFO DRT-0081]   Complete 65 unique inst patterns.
[INFO DRT-0084]   Complete 54 groups.
#scanned instances     = 142
#unique  instances     = 71
#stdCellGenAp          = 1926
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 1437
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 320
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:01, memory = 137.89 (MB), peak = 137.89 (MB)

[INFO DRT-0157] Number of guides:     606

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 229.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 156.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 80.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 7.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 309 vertical wires in 1 frboxes and 163 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 24 vertical wires in 1 frboxes and 32 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.55 (MB), peak = 139.55 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.55 (MB), peak = 139.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 147.78 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:01, memory = 148.46 (MB).
[INFO DRT-0199]   Number of violations = 14.
Viol/Layer        met1   met3
Metal Spacing        4      2
Short                8      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 511.02 (MB), peak = 511.02 (MB)
Total wire length = 1248 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 639 um.
Total wire length on LAYER met2 = 570 um.
Total wire length on LAYER met3 = 38 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 582.
Up-via summary (total 582):

----------------------
 FR_MASTERSLICE      0
            li1    311
           met1    264
           met2      7
           met3      0
           met4      0
----------------------
                   582


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 521.07 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 522.36 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 522.36 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 524.25 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Metal Spacing        3
Short               17
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 525.30 (MB), peak = 525.30 (MB)
Total wire length = 1250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 647 um.
Total wire length on LAYER met2 = 562 um.
Total wire length on LAYER met3 = 40 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 578.
Up-via summary (total 578):

----------------------
 FR_MASTERSLICE      0
            li1    311
           met1    260
           met2      7
           met3      0
           met4      0
----------------------
                   578


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 525.54 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 525.54 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 525.54 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 525.54 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        1
Short                3
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 528.63 (MB), peak = 528.63 (MB)
Total wire length = 1253 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 641 um.
Total wire length on LAYER met2 = 571 um.
Total wire length on LAYER met3 = 40 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 579.
Up-via summary (total 579):

----------------------
 FR_MASTERSLICE      0
            li1    311
           met1    261
           met2      7
           met3      0
           met4      0
----------------------
                   579


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 528.63 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 528.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 528.63 (MB), peak = 528.63 (MB)
Total wire length = 1250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 626 um.
Total wire length on LAYER met2 = 574 um.
Total wire length on LAYER met3 = 49 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 588.
Up-via summary (total 588):

----------------------
 FR_MASTERSLICE      0
            li1    311
           met1    268
           met2      9
           met3      0
           met4      0
----------------------
                   588


[INFO DRT-0198] Complete detail routing.
Total wire length = 1250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 626 um.
Total wire length on LAYER met2 = 574 um.
Total wire length on LAYER met3 = 49 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 588.
Up-via summary (total 588):

----------------------
 FR_MASTERSLICE      0
            li1    311
           met1    268
           met2      9
           met3      0
           met4      0
----------------------
                   588


[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:03, memory = 528.63 (MB), peak = 528.63 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                28     105.10
  Tap cell                                 16      20.02
  Clock buffer                              4      82.58
  Timing Repair Buffer                     12      80.08
  Inverter                                 19      71.32
  Sequential cell                           9     231.47
  Multi-Input combinational cell           54     410.39
  Total                                   142    1000.96
Writing OpenROAD database to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/43-openroad-detailedrouting/freq_psc.odb'…
Writing netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/43-openroad-detailedrouting/freq_psc.nl.v'…
Writing powered netlist to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/43-openroad-detailedrouting/freq_psc.pnl.v'…
Writing layout to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/43-openroad-detailedrouting/freq_psc.def'…
Writing timing constraints to '/home/nakanomiku/DigitalDesign/freq_psc/runs/RUN_2024-10-28_14-42-45/43-openroad-detailedrouting/freq_psc.sdc'…
