-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lineIntersectsPlane is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    edge_p1_x : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_p1_y : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_p1_z : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_p2_x : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_p2_y : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_p2_z : IN STD_LOGIC_VECTOR (31 downto 0);
    plane : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of lineIntersectsPlane is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

    signal plane_read_reg_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal plane_read_reg_199_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_read_reg_199_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_read_reg_206_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_read_reg_211_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_read_reg_216_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_read_reg_221_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_read_reg_228_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter38_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter39_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_x_read_reg_235_pp0_iter40_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_64_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal PR_z_reg_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal PR_z_reg_242_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal PR_z_reg_242_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_126_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln20_fu_171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln20_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_70_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_y_reg_263 : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_y_reg_263_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_y_reg_263_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_y_reg_263_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal norm_y_reg_263_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i9_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_136_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_reg_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_140_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i1_6_reg_283 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_74_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_i_reg_288_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_78_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_i_reg_294_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_82_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_i_reg_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_86_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_i_reg_305 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_i_reg_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_148_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_i_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_90_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dot_reg_320 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_94_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_i_reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_98_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_reg_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_102_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter25_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter26_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter27_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter28_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter29_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter30_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter31_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter32_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter33_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter34_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter35_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter36_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_reg_335_pp0_iter37_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_i_reg_341 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_110_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_i_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i2_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_156_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_i_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_160_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_i_reg_368 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_70_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln20_fu_168_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_118_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_64_ce : STD_LOGIC;
    signal grp_fu_70_ce : STD_LOGIC;
    signal grp_fu_74_ce : STD_LOGIC;
    signal grp_fu_78_ce : STD_LOGIC;
    signal grp_fu_82_ce : STD_LOGIC;
    signal grp_fu_86_ce : STD_LOGIC;
    signal grp_fu_90_ce : STD_LOGIC;
    signal grp_fu_94_ce : STD_LOGIC;
    signal grp_fu_98_ce : STD_LOGIC;
    signal grp_fu_102_ce : STD_LOGIC;
    signal grp_fu_106_ce : STD_LOGIC;
    signal grp_fu_110_ce : STD_LOGIC;
    signal grp_fu_114_ce : STD_LOGIC;
    signal grp_fu_118_ce : STD_LOGIC;
    signal grp_fu_122_ce : STD_LOGIC;
    signal grp_fu_126_ce : STD_LOGIC;
    signal grp_fu_131_ce : STD_LOGIC;
    signal grp_fu_136_ce : STD_LOGIC;
    signal grp_fu_140_ce : STD_LOGIC;
    signal grp_fu_144_ce : STD_LOGIC;
    signal grp_fu_148_ce : STD_LOGIC;
    signal grp_fu_152_ce : STD_LOGIC;
    signal grp_fu_156_ce : STD_LOGIC;
    signal grp_fu_160_ce : STD_LOGIC;
    signal grp_fu_164_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal edge_p1_x_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_y_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p1_z_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_x_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_y_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_p2_z_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal plane_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (31 downto 0);

    component honeybee_fsub_32nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component honeybee_fadd_32ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component honeybee_fmul_32ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component honeybee_fdiv_32neOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    honeybee_fsub_32nbkb_U1 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => plane_int_reg,
        din1 => plane_int_reg,
        ce => grp_fu_64_ce,
        dout => grp_fu_64_p2);

    honeybee_fsub_32nbkb_U2 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_i_reg_248,
        din1 => grp_fu_70_p1,
        ce => grp_fu_70_ce,
        dout => grp_fu_70_p2);

    honeybee_fsub_32nbkb_U3 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => edge_p2_x_read_reg_216_pp0_iter10_reg,
        din1 => edge_p1_x_read_reg_235_pp0_iter10_reg,
        ce => grp_fu_74_ce,
        dout => grp_fu_74_p2);

    honeybee_fsub_32nbkb_U4 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => edge_p2_y_read_reg_211_pp0_iter10_reg,
        din1 => edge_p1_y_read_reg_228_pp0_iter10_reg,
        ce => grp_fu_78_ce,
        dout => grp_fu_78_p2);

    honeybee_fadd_32ncud_U5 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_i9_reg_272,
        din1 => tmp_i9_reg_272,
        ce => grp_fu_82_ce,
        dout => grp_fu_82_p2);

    honeybee_fadd_32ncud_U6 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_i1_reg_278,
        din1 => tmp_i1_6_reg_283,
        ce => grp_fu_86_ce,
        dout => grp_fu_86_p2);

    honeybee_fadd_32ncud_U7 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_28_i_reg_300,
        din1 => plane_read_reg_199_pp0_iter17_reg,
        ce => grp_fu_90_ce,
        dout => grp_fu_90_p2);

    honeybee_fadd_32ncud_U8 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_15_i_reg_305,
        din1 => edge_p1_z_read_reg_221_pp0_iter17_reg,
        ce => grp_fu_94_ce,
        dout => grp_fu_94_p2);

    honeybee_fadd_32ncud_U9 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_20_i_reg_310,
        din1 => tmp_22_i_reg_315,
        ce => grp_fu_98_ce,
        dout => grp_fu_98_p2);

    honeybee_fsub_32nbkb_U10 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => edge_p2_z_read_reg_206_pp0_iter17_reg,
        din1 => edge_p1_z_read_reg_221_pp0_iter17_reg,
        ce => grp_fu_102_ce,
        dout => grp_fu_102_p2);

    honeybee_fsub_32nbkb_U11 : component honeybee_fsub_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => dot_reg_320,
        din1 => tmp_17_i_reg_325,
        ce => grp_fu_106_ce,
        dout => grp_fu_106_p2);

    honeybee_fadd_32ncud_U12 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_23_i_reg_330,
        din1 => tmp_24_i_reg_335,
        ce => grp_fu_110_ce,
        dout => grp_fu_110_p2);

    honeybee_fadd_32ncud_U13 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_i2_reg_358,
        din1 => edge_p1_x_read_reg_235_pp0_iter40_reg,
        ce => grp_fu_114_ce,
        dout => grp_fu_114_p2);

    honeybee_fadd_32ncud_U14 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_12_i_reg_363,
        din1 => edge_p1_y_read_reg_228_pp0_iter40_reg,
        ce => grp_fu_118_ce,
        dout => grp_fu_118_p2);

    honeybee_fadd_32ncud_U15 : component honeybee_fadd_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_14_i_reg_368,
        din1 => edge_p1_z_read_reg_221_pp0_iter40_reg,
        ce => grp_fu_122_ce,
        dout => grp_fu_122_p2);

    honeybee_fmul_32ndEe_U16 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => PR_z_reg_242,
        din1 => ap_const_lv32_0,
        ce => grp_fu_126_ce,
        dout => grp_fu_126_p2);

    honeybee_fmul_32ndEe_U17 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_y_reg_263,
        din1 => ap_const_lv32_0,
        ce => grp_fu_131_ce,
        dout => grp_fu_131_p2);

    honeybee_fmul_32ndEe_U18 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_y_reg_263,
        din1 => edge_p1_x_read_reg_235_pp0_iter10_reg,
        ce => grp_fu_136_ce,
        dout => grp_fu_136_p2);

    honeybee_fmul_32ndEe_U19 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => norm_y_reg_263,
        din1 => edge_p1_y_read_reg_228_pp0_iter10_reg,
        ce => grp_fu_140_ce,
        dout => grp_fu_140_p2);

    honeybee_fmul_32ndEe_U20 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_19_i_reg_288,
        din1 => norm_y_reg_263_pp0_iter14_reg,
        ce => grp_fu_144_ce,
        dout => grp_fu_144_p2);

    honeybee_fmul_32ndEe_U21 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_21_i_reg_294,
        din1 => norm_y_reg_263_pp0_iter14_reg,
        ce => grp_fu_148_ce,
        dout => grp_fu_148_p2);

    honeybee_fmul_32ndEe_U22 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_19_i_reg_288_pp0_iter37_reg,
        din1 => T_reg_351,
        ce => grp_fu_152_ce,
        dout => grp_fu_152_p2);

    honeybee_fmul_32ndEe_U23 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_21_i_reg_294_pp0_iter37_reg,
        din1 => T_reg_351,
        ce => grp_fu_156_ce,
        dout => grp_fu_156_p2);

    honeybee_fmul_32ndEe_U24 : component honeybee_fmul_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_24_i_reg_335_pp0_iter37_reg,
        din1 => T_reg_351,
        ce => grp_fu_160_ce,
        dout => grp_fu_160_p2);

    honeybee_fdiv_32neOg_U25 : component honeybee_fdiv_32neOg
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_18_i_reg_341,
        din1 => tmp_26_i_reg_346,
        ce => grp_fu_164_ce,
        dout => grp_fu_164_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                PR_z_reg_242 <= grp_fu_64_p2;
                PR_z_reg_242_pp0_iter4_reg <= PR_z_reg_242;
                PR_z_reg_242_pp0_iter5_reg <= PR_z_reg_242_pp0_iter4_reg;
                T_reg_351 <= grp_fu_164_p2;
                dot_reg_320 <= grp_fu_90_p2;
                edge_p1_x_read_reg_235 <= edge_p1_x_int_reg;
                edge_p1_x_read_reg_235_pp0_iter10_reg <= edge_p1_x_read_reg_235_pp0_iter9_reg;
                edge_p1_x_read_reg_235_pp0_iter11_reg <= edge_p1_x_read_reg_235_pp0_iter10_reg;
                edge_p1_x_read_reg_235_pp0_iter12_reg <= edge_p1_x_read_reg_235_pp0_iter11_reg;
                edge_p1_x_read_reg_235_pp0_iter13_reg <= edge_p1_x_read_reg_235_pp0_iter12_reg;
                edge_p1_x_read_reg_235_pp0_iter14_reg <= edge_p1_x_read_reg_235_pp0_iter13_reg;
                edge_p1_x_read_reg_235_pp0_iter15_reg <= edge_p1_x_read_reg_235_pp0_iter14_reg;
                edge_p1_x_read_reg_235_pp0_iter16_reg <= edge_p1_x_read_reg_235_pp0_iter15_reg;
                edge_p1_x_read_reg_235_pp0_iter17_reg <= edge_p1_x_read_reg_235_pp0_iter16_reg;
                edge_p1_x_read_reg_235_pp0_iter18_reg <= edge_p1_x_read_reg_235_pp0_iter17_reg;
                edge_p1_x_read_reg_235_pp0_iter19_reg <= edge_p1_x_read_reg_235_pp0_iter18_reg;
                edge_p1_x_read_reg_235_pp0_iter1_reg <= edge_p1_x_read_reg_235;
                edge_p1_x_read_reg_235_pp0_iter20_reg <= edge_p1_x_read_reg_235_pp0_iter19_reg;
                edge_p1_x_read_reg_235_pp0_iter21_reg <= edge_p1_x_read_reg_235_pp0_iter20_reg;
                edge_p1_x_read_reg_235_pp0_iter22_reg <= edge_p1_x_read_reg_235_pp0_iter21_reg;
                edge_p1_x_read_reg_235_pp0_iter23_reg <= edge_p1_x_read_reg_235_pp0_iter22_reg;
                edge_p1_x_read_reg_235_pp0_iter24_reg <= edge_p1_x_read_reg_235_pp0_iter23_reg;
                edge_p1_x_read_reg_235_pp0_iter25_reg <= edge_p1_x_read_reg_235_pp0_iter24_reg;
                edge_p1_x_read_reg_235_pp0_iter26_reg <= edge_p1_x_read_reg_235_pp0_iter25_reg;
                edge_p1_x_read_reg_235_pp0_iter27_reg <= edge_p1_x_read_reg_235_pp0_iter26_reg;
                edge_p1_x_read_reg_235_pp0_iter28_reg <= edge_p1_x_read_reg_235_pp0_iter27_reg;
                edge_p1_x_read_reg_235_pp0_iter29_reg <= edge_p1_x_read_reg_235_pp0_iter28_reg;
                edge_p1_x_read_reg_235_pp0_iter2_reg <= edge_p1_x_read_reg_235_pp0_iter1_reg;
                edge_p1_x_read_reg_235_pp0_iter30_reg <= edge_p1_x_read_reg_235_pp0_iter29_reg;
                edge_p1_x_read_reg_235_pp0_iter31_reg <= edge_p1_x_read_reg_235_pp0_iter30_reg;
                edge_p1_x_read_reg_235_pp0_iter32_reg <= edge_p1_x_read_reg_235_pp0_iter31_reg;
                edge_p1_x_read_reg_235_pp0_iter33_reg <= edge_p1_x_read_reg_235_pp0_iter32_reg;
                edge_p1_x_read_reg_235_pp0_iter34_reg <= edge_p1_x_read_reg_235_pp0_iter33_reg;
                edge_p1_x_read_reg_235_pp0_iter35_reg <= edge_p1_x_read_reg_235_pp0_iter34_reg;
                edge_p1_x_read_reg_235_pp0_iter36_reg <= edge_p1_x_read_reg_235_pp0_iter35_reg;
                edge_p1_x_read_reg_235_pp0_iter37_reg <= edge_p1_x_read_reg_235_pp0_iter36_reg;
                edge_p1_x_read_reg_235_pp0_iter38_reg <= edge_p1_x_read_reg_235_pp0_iter37_reg;
                edge_p1_x_read_reg_235_pp0_iter39_reg <= edge_p1_x_read_reg_235_pp0_iter38_reg;
                edge_p1_x_read_reg_235_pp0_iter3_reg <= edge_p1_x_read_reg_235_pp0_iter2_reg;
                edge_p1_x_read_reg_235_pp0_iter40_reg <= edge_p1_x_read_reg_235_pp0_iter39_reg;
                edge_p1_x_read_reg_235_pp0_iter4_reg <= edge_p1_x_read_reg_235_pp0_iter3_reg;
                edge_p1_x_read_reg_235_pp0_iter5_reg <= edge_p1_x_read_reg_235_pp0_iter4_reg;
                edge_p1_x_read_reg_235_pp0_iter6_reg <= edge_p1_x_read_reg_235_pp0_iter5_reg;
                edge_p1_x_read_reg_235_pp0_iter7_reg <= edge_p1_x_read_reg_235_pp0_iter6_reg;
                edge_p1_x_read_reg_235_pp0_iter8_reg <= edge_p1_x_read_reg_235_pp0_iter7_reg;
                edge_p1_x_read_reg_235_pp0_iter9_reg <= edge_p1_x_read_reg_235_pp0_iter8_reg;
                edge_p1_y_read_reg_228 <= edge_p1_y_int_reg;
                edge_p1_y_read_reg_228_pp0_iter10_reg <= edge_p1_y_read_reg_228_pp0_iter9_reg;
                edge_p1_y_read_reg_228_pp0_iter11_reg <= edge_p1_y_read_reg_228_pp0_iter10_reg;
                edge_p1_y_read_reg_228_pp0_iter12_reg <= edge_p1_y_read_reg_228_pp0_iter11_reg;
                edge_p1_y_read_reg_228_pp0_iter13_reg <= edge_p1_y_read_reg_228_pp0_iter12_reg;
                edge_p1_y_read_reg_228_pp0_iter14_reg <= edge_p1_y_read_reg_228_pp0_iter13_reg;
                edge_p1_y_read_reg_228_pp0_iter15_reg <= edge_p1_y_read_reg_228_pp0_iter14_reg;
                edge_p1_y_read_reg_228_pp0_iter16_reg <= edge_p1_y_read_reg_228_pp0_iter15_reg;
                edge_p1_y_read_reg_228_pp0_iter17_reg <= edge_p1_y_read_reg_228_pp0_iter16_reg;
                edge_p1_y_read_reg_228_pp0_iter18_reg <= edge_p1_y_read_reg_228_pp0_iter17_reg;
                edge_p1_y_read_reg_228_pp0_iter19_reg <= edge_p1_y_read_reg_228_pp0_iter18_reg;
                edge_p1_y_read_reg_228_pp0_iter1_reg <= edge_p1_y_read_reg_228;
                edge_p1_y_read_reg_228_pp0_iter20_reg <= edge_p1_y_read_reg_228_pp0_iter19_reg;
                edge_p1_y_read_reg_228_pp0_iter21_reg <= edge_p1_y_read_reg_228_pp0_iter20_reg;
                edge_p1_y_read_reg_228_pp0_iter22_reg <= edge_p1_y_read_reg_228_pp0_iter21_reg;
                edge_p1_y_read_reg_228_pp0_iter23_reg <= edge_p1_y_read_reg_228_pp0_iter22_reg;
                edge_p1_y_read_reg_228_pp0_iter24_reg <= edge_p1_y_read_reg_228_pp0_iter23_reg;
                edge_p1_y_read_reg_228_pp0_iter25_reg <= edge_p1_y_read_reg_228_pp0_iter24_reg;
                edge_p1_y_read_reg_228_pp0_iter26_reg <= edge_p1_y_read_reg_228_pp0_iter25_reg;
                edge_p1_y_read_reg_228_pp0_iter27_reg <= edge_p1_y_read_reg_228_pp0_iter26_reg;
                edge_p1_y_read_reg_228_pp0_iter28_reg <= edge_p1_y_read_reg_228_pp0_iter27_reg;
                edge_p1_y_read_reg_228_pp0_iter29_reg <= edge_p1_y_read_reg_228_pp0_iter28_reg;
                edge_p1_y_read_reg_228_pp0_iter2_reg <= edge_p1_y_read_reg_228_pp0_iter1_reg;
                edge_p1_y_read_reg_228_pp0_iter30_reg <= edge_p1_y_read_reg_228_pp0_iter29_reg;
                edge_p1_y_read_reg_228_pp0_iter31_reg <= edge_p1_y_read_reg_228_pp0_iter30_reg;
                edge_p1_y_read_reg_228_pp0_iter32_reg <= edge_p1_y_read_reg_228_pp0_iter31_reg;
                edge_p1_y_read_reg_228_pp0_iter33_reg <= edge_p1_y_read_reg_228_pp0_iter32_reg;
                edge_p1_y_read_reg_228_pp0_iter34_reg <= edge_p1_y_read_reg_228_pp0_iter33_reg;
                edge_p1_y_read_reg_228_pp0_iter35_reg <= edge_p1_y_read_reg_228_pp0_iter34_reg;
                edge_p1_y_read_reg_228_pp0_iter36_reg <= edge_p1_y_read_reg_228_pp0_iter35_reg;
                edge_p1_y_read_reg_228_pp0_iter37_reg <= edge_p1_y_read_reg_228_pp0_iter36_reg;
                edge_p1_y_read_reg_228_pp0_iter38_reg <= edge_p1_y_read_reg_228_pp0_iter37_reg;
                edge_p1_y_read_reg_228_pp0_iter39_reg <= edge_p1_y_read_reg_228_pp0_iter38_reg;
                edge_p1_y_read_reg_228_pp0_iter3_reg <= edge_p1_y_read_reg_228_pp0_iter2_reg;
                edge_p1_y_read_reg_228_pp0_iter40_reg <= edge_p1_y_read_reg_228_pp0_iter39_reg;
                edge_p1_y_read_reg_228_pp0_iter4_reg <= edge_p1_y_read_reg_228_pp0_iter3_reg;
                edge_p1_y_read_reg_228_pp0_iter5_reg <= edge_p1_y_read_reg_228_pp0_iter4_reg;
                edge_p1_y_read_reg_228_pp0_iter6_reg <= edge_p1_y_read_reg_228_pp0_iter5_reg;
                edge_p1_y_read_reg_228_pp0_iter7_reg <= edge_p1_y_read_reg_228_pp0_iter6_reg;
                edge_p1_y_read_reg_228_pp0_iter8_reg <= edge_p1_y_read_reg_228_pp0_iter7_reg;
                edge_p1_y_read_reg_228_pp0_iter9_reg <= edge_p1_y_read_reg_228_pp0_iter8_reg;
                edge_p1_z_read_reg_221 <= edge_p1_z_int_reg;
                edge_p1_z_read_reg_221_pp0_iter10_reg <= edge_p1_z_read_reg_221_pp0_iter9_reg;
                edge_p1_z_read_reg_221_pp0_iter11_reg <= edge_p1_z_read_reg_221_pp0_iter10_reg;
                edge_p1_z_read_reg_221_pp0_iter12_reg <= edge_p1_z_read_reg_221_pp0_iter11_reg;
                edge_p1_z_read_reg_221_pp0_iter13_reg <= edge_p1_z_read_reg_221_pp0_iter12_reg;
                edge_p1_z_read_reg_221_pp0_iter14_reg <= edge_p1_z_read_reg_221_pp0_iter13_reg;
                edge_p1_z_read_reg_221_pp0_iter15_reg <= edge_p1_z_read_reg_221_pp0_iter14_reg;
                edge_p1_z_read_reg_221_pp0_iter16_reg <= edge_p1_z_read_reg_221_pp0_iter15_reg;
                edge_p1_z_read_reg_221_pp0_iter17_reg <= edge_p1_z_read_reg_221_pp0_iter16_reg;
                edge_p1_z_read_reg_221_pp0_iter18_reg <= edge_p1_z_read_reg_221_pp0_iter17_reg;
                edge_p1_z_read_reg_221_pp0_iter19_reg <= edge_p1_z_read_reg_221_pp0_iter18_reg;
                edge_p1_z_read_reg_221_pp0_iter1_reg <= edge_p1_z_read_reg_221;
                edge_p1_z_read_reg_221_pp0_iter20_reg <= edge_p1_z_read_reg_221_pp0_iter19_reg;
                edge_p1_z_read_reg_221_pp0_iter21_reg <= edge_p1_z_read_reg_221_pp0_iter20_reg;
                edge_p1_z_read_reg_221_pp0_iter22_reg <= edge_p1_z_read_reg_221_pp0_iter21_reg;
                edge_p1_z_read_reg_221_pp0_iter23_reg <= edge_p1_z_read_reg_221_pp0_iter22_reg;
                edge_p1_z_read_reg_221_pp0_iter24_reg <= edge_p1_z_read_reg_221_pp0_iter23_reg;
                edge_p1_z_read_reg_221_pp0_iter25_reg <= edge_p1_z_read_reg_221_pp0_iter24_reg;
                edge_p1_z_read_reg_221_pp0_iter26_reg <= edge_p1_z_read_reg_221_pp0_iter25_reg;
                edge_p1_z_read_reg_221_pp0_iter27_reg <= edge_p1_z_read_reg_221_pp0_iter26_reg;
                edge_p1_z_read_reg_221_pp0_iter28_reg <= edge_p1_z_read_reg_221_pp0_iter27_reg;
                edge_p1_z_read_reg_221_pp0_iter29_reg <= edge_p1_z_read_reg_221_pp0_iter28_reg;
                edge_p1_z_read_reg_221_pp0_iter2_reg <= edge_p1_z_read_reg_221_pp0_iter1_reg;
                edge_p1_z_read_reg_221_pp0_iter30_reg <= edge_p1_z_read_reg_221_pp0_iter29_reg;
                edge_p1_z_read_reg_221_pp0_iter31_reg <= edge_p1_z_read_reg_221_pp0_iter30_reg;
                edge_p1_z_read_reg_221_pp0_iter32_reg <= edge_p1_z_read_reg_221_pp0_iter31_reg;
                edge_p1_z_read_reg_221_pp0_iter33_reg <= edge_p1_z_read_reg_221_pp0_iter32_reg;
                edge_p1_z_read_reg_221_pp0_iter34_reg <= edge_p1_z_read_reg_221_pp0_iter33_reg;
                edge_p1_z_read_reg_221_pp0_iter35_reg <= edge_p1_z_read_reg_221_pp0_iter34_reg;
                edge_p1_z_read_reg_221_pp0_iter36_reg <= edge_p1_z_read_reg_221_pp0_iter35_reg;
                edge_p1_z_read_reg_221_pp0_iter37_reg <= edge_p1_z_read_reg_221_pp0_iter36_reg;
                edge_p1_z_read_reg_221_pp0_iter38_reg <= edge_p1_z_read_reg_221_pp0_iter37_reg;
                edge_p1_z_read_reg_221_pp0_iter39_reg <= edge_p1_z_read_reg_221_pp0_iter38_reg;
                edge_p1_z_read_reg_221_pp0_iter3_reg <= edge_p1_z_read_reg_221_pp0_iter2_reg;
                edge_p1_z_read_reg_221_pp0_iter40_reg <= edge_p1_z_read_reg_221_pp0_iter39_reg;
                edge_p1_z_read_reg_221_pp0_iter4_reg <= edge_p1_z_read_reg_221_pp0_iter3_reg;
                edge_p1_z_read_reg_221_pp0_iter5_reg <= edge_p1_z_read_reg_221_pp0_iter4_reg;
                edge_p1_z_read_reg_221_pp0_iter6_reg <= edge_p1_z_read_reg_221_pp0_iter5_reg;
                edge_p1_z_read_reg_221_pp0_iter7_reg <= edge_p1_z_read_reg_221_pp0_iter6_reg;
                edge_p1_z_read_reg_221_pp0_iter8_reg <= edge_p1_z_read_reg_221_pp0_iter7_reg;
                edge_p1_z_read_reg_221_pp0_iter9_reg <= edge_p1_z_read_reg_221_pp0_iter8_reg;
                edge_p2_x_read_reg_216 <= edge_p2_x_int_reg;
                edge_p2_x_read_reg_216_pp0_iter10_reg <= edge_p2_x_read_reg_216_pp0_iter9_reg;
                edge_p2_x_read_reg_216_pp0_iter1_reg <= edge_p2_x_read_reg_216;
                edge_p2_x_read_reg_216_pp0_iter2_reg <= edge_p2_x_read_reg_216_pp0_iter1_reg;
                edge_p2_x_read_reg_216_pp0_iter3_reg <= edge_p2_x_read_reg_216_pp0_iter2_reg;
                edge_p2_x_read_reg_216_pp0_iter4_reg <= edge_p2_x_read_reg_216_pp0_iter3_reg;
                edge_p2_x_read_reg_216_pp0_iter5_reg <= edge_p2_x_read_reg_216_pp0_iter4_reg;
                edge_p2_x_read_reg_216_pp0_iter6_reg <= edge_p2_x_read_reg_216_pp0_iter5_reg;
                edge_p2_x_read_reg_216_pp0_iter7_reg <= edge_p2_x_read_reg_216_pp0_iter6_reg;
                edge_p2_x_read_reg_216_pp0_iter8_reg <= edge_p2_x_read_reg_216_pp0_iter7_reg;
                edge_p2_x_read_reg_216_pp0_iter9_reg <= edge_p2_x_read_reg_216_pp0_iter8_reg;
                edge_p2_y_read_reg_211 <= edge_p2_y_int_reg;
                edge_p2_y_read_reg_211_pp0_iter10_reg <= edge_p2_y_read_reg_211_pp0_iter9_reg;
                edge_p2_y_read_reg_211_pp0_iter1_reg <= edge_p2_y_read_reg_211;
                edge_p2_y_read_reg_211_pp0_iter2_reg <= edge_p2_y_read_reg_211_pp0_iter1_reg;
                edge_p2_y_read_reg_211_pp0_iter3_reg <= edge_p2_y_read_reg_211_pp0_iter2_reg;
                edge_p2_y_read_reg_211_pp0_iter4_reg <= edge_p2_y_read_reg_211_pp0_iter3_reg;
                edge_p2_y_read_reg_211_pp0_iter5_reg <= edge_p2_y_read_reg_211_pp0_iter4_reg;
                edge_p2_y_read_reg_211_pp0_iter6_reg <= edge_p2_y_read_reg_211_pp0_iter5_reg;
                edge_p2_y_read_reg_211_pp0_iter7_reg <= edge_p2_y_read_reg_211_pp0_iter6_reg;
                edge_p2_y_read_reg_211_pp0_iter8_reg <= edge_p2_y_read_reg_211_pp0_iter7_reg;
                edge_p2_y_read_reg_211_pp0_iter9_reg <= edge_p2_y_read_reg_211_pp0_iter8_reg;
                edge_p2_z_read_reg_206 <= edge_p2_z_int_reg;
                edge_p2_z_read_reg_206_pp0_iter10_reg <= edge_p2_z_read_reg_206_pp0_iter9_reg;
                edge_p2_z_read_reg_206_pp0_iter11_reg <= edge_p2_z_read_reg_206_pp0_iter10_reg;
                edge_p2_z_read_reg_206_pp0_iter12_reg <= edge_p2_z_read_reg_206_pp0_iter11_reg;
                edge_p2_z_read_reg_206_pp0_iter13_reg <= edge_p2_z_read_reg_206_pp0_iter12_reg;
                edge_p2_z_read_reg_206_pp0_iter14_reg <= edge_p2_z_read_reg_206_pp0_iter13_reg;
                edge_p2_z_read_reg_206_pp0_iter15_reg <= edge_p2_z_read_reg_206_pp0_iter14_reg;
                edge_p2_z_read_reg_206_pp0_iter16_reg <= edge_p2_z_read_reg_206_pp0_iter15_reg;
                edge_p2_z_read_reg_206_pp0_iter17_reg <= edge_p2_z_read_reg_206_pp0_iter16_reg;
                edge_p2_z_read_reg_206_pp0_iter1_reg <= edge_p2_z_read_reg_206;
                edge_p2_z_read_reg_206_pp0_iter2_reg <= edge_p2_z_read_reg_206_pp0_iter1_reg;
                edge_p2_z_read_reg_206_pp0_iter3_reg <= edge_p2_z_read_reg_206_pp0_iter2_reg;
                edge_p2_z_read_reg_206_pp0_iter4_reg <= edge_p2_z_read_reg_206_pp0_iter3_reg;
                edge_p2_z_read_reg_206_pp0_iter5_reg <= edge_p2_z_read_reg_206_pp0_iter4_reg;
                edge_p2_z_read_reg_206_pp0_iter6_reg <= edge_p2_z_read_reg_206_pp0_iter5_reg;
                edge_p2_z_read_reg_206_pp0_iter7_reg <= edge_p2_z_read_reg_206_pp0_iter6_reg;
                edge_p2_z_read_reg_206_pp0_iter8_reg <= edge_p2_z_read_reg_206_pp0_iter7_reg;
                edge_p2_z_read_reg_206_pp0_iter9_reg <= edge_p2_z_read_reg_206_pp0_iter8_reg;
                norm_y_reg_263 <= grp_fu_70_p2;
                norm_y_reg_263_pp0_iter11_reg <= norm_y_reg_263;
                norm_y_reg_263_pp0_iter12_reg <= norm_y_reg_263_pp0_iter11_reg;
                norm_y_reg_263_pp0_iter13_reg <= norm_y_reg_263_pp0_iter12_reg;
                norm_y_reg_263_pp0_iter14_reg <= norm_y_reg_263_pp0_iter13_reg;
                plane_read_reg_199 <= plane_int_reg;
                plane_read_reg_199_pp0_iter10_reg <= plane_read_reg_199_pp0_iter9_reg;
                plane_read_reg_199_pp0_iter11_reg <= plane_read_reg_199_pp0_iter10_reg;
                plane_read_reg_199_pp0_iter12_reg <= plane_read_reg_199_pp0_iter11_reg;
                plane_read_reg_199_pp0_iter13_reg <= plane_read_reg_199_pp0_iter12_reg;
                plane_read_reg_199_pp0_iter14_reg <= plane_read_reg_199_pp0_iter13_reg;
                plane_read_reg_199_pp0_iter15_reg <= plane_read_reg_199_pp0_iter14_reg;
                plane_read_reg_199_pp0_iter16_reg <= plane_read_reg_199_pp0_iter15_reg;
                plane_read_reg_199_pp0_iter17_reg <= plane_read_reg_199_pp0_iter16_reg;
                plane_read_reg_199_pp0_iter1_reg <= plane_read_reg_199;
                plane_read_reg_199_pp0_iter2_reg <= plane_read_reg_199_pp0_iter1_reg;
                plane_read_reg_199_pp0_iter3_reg <= plane_read_reg_199_pp0_iter2_reg;
                plane_read_reg_199_pp0_iter4_reg <= plane_read_reg_199_pp0_iter3_reg;
                plane_read_reg_199_pp0_iter5_reg <= plane_read_reg_199_pp0_iter4_reg;
                plane_read_reg_199_pp0_iter6_reg <= plane_read_reg_199_pp0_iter5_reg;
                plane_read_reg_199_pp0_iter7_reg <= plane_read_reg_199_pp0_iter6_reg;
                plane_read_reg_199_pp0_iter8_reg <= plane_read_reg_199_pp0_iter7_reg;
                plane_read_reg_199_pp0_iter9_reg <= plane_read_reg_199_pp0_iter8_reg;
                tmp_12_i_reg_363 <= grp_fu_156_p2;
                tmp_14_i_reg_368 <= grp_fu_160_p2;
                tmp_15_i_reg_305 <= grp_fu_86_p2;
                tmp_17_i_reg_325 <= grp_fu_94_p2;
                tmp_18_i_reg_341 <= grp_fu_106_p2;
                tmp_19_i_reg_288 <= grp_fu_74_p2;
                tmp_19_i_reg_288_pp0_iter15_reg <= tmp_19_i_reg_288;
                tmp_19_i_reg_288_pp0_iter16_reg <= tmp_19_i_reg_288_pp0_iter15_reg;
                tmp_19_i_reg_288_pp0_iter17_reg <= tmp_19_i_reg_288_pp0_iter16_reg;
                tmp_19_i_reg_288_pp0_iter18_reg <= tmp_19_i_reg_288_pp0_iter17_reg;
                tmp_19_i_reg_288_pp0_iter19_reg <= tmp_19_i_reg_288_pp0_iter18_reg;
                tmp_19_i_reg_288_pp0_iter20_reg <= tmp_19_i_reg_288_pp0_iter19_reg;
                tmp_19_i_reg_288_pp0_iter21_reg <= tmp_19_i_reg_288_pp0_iter20_reg;
                tmp_19_i_reg_288_pp0_iter22_reg <= tmp_19_i_reg_288_pp0_iter21_reg;
                tmp_19_i_reg_288_pp0_iter23_reg <= tmp_19_i_reg_288_pp0_iter22_reg;
                tmp_19_i_reg_288_pp0_iter24_reg <= tmp_19_i_reg_288_pp0_iter23_reg;
                tmp_19_i_reg_288_pp0_iter25_reg <= tmp_19_i_reg_288_pp0_iter24_reg;
                tmp_19_i_reg_288_pp0_iter26_reg <= tmp_19_i_reg_288_pp0_iter25_reg;
                tmp_19_i_reg_288_pp0_iter27_reg <= tmp_19_i_reg_288_pp0_iter26_reg;
                tmp_19_i_reg_288_pp0_iter28_reg <= tmp_19_i_reg_288_pp0_iter27_reg;
                tmp_19_i_reg_288_pp0_iter29_reg <= tmp_19_i_reg_288_pp0_iter28_reg;
                tmp_19_i_reg_288_pp0_iter30_reg <= tmp_19_i_reg_288_pp0_iter29_reg;
                tmp_19_i_reg_288_pp0_iter31_reg <= tmp_19_i_reg_288_pp0_iter30_reg;
                tmp_19_i_reg_288_pp0_iter32_reg <= tmp_19_i_reg_288_pp0_iter31_reg;
                tmp_19_i_reg_288_pp0_iter33_reg <= tmp_19_i_reg_288_pp0_iter32_reg;
                tmp_19_i_reg_288_pp0_iter34_reg <= tmp_19_i_reg_288_pp0_iter33_reg;
                tmp_19_i_reg_288_pp0_iter35_reg <= tmp_19_i_reg_288_pp0_iter34_reg;
                tmp_19_i_reg_288_pp0_iter36_reg <= tmp_19_i_reg_288_pp0_iter35_reg;
                tmp_19_i_reg_288_pp0_iter37_reg <= tmp_19_i_reg_288_pp0_iter36_reg;
                tmp_20_i_reg_310 <= grp_fu_144_p2;
                tmp_21_i_reg_294 <= grp_fu_78_p2;
                tmp_21_i_reg_294_pp0_iter15_reg <= tmp_21_i_reg_294;
                tmp_21_i_reg_294_pp0_iter16_reg <= tmp_21_i_reg_294_pp0_iter15_reg;
                tmp_21_i_reg_294_pp0_iter17_reg <= tmp_21_i_reg_294_pp0_iter16_reg;
                tmp_21_i_reg_294_pp0_iter18_reg <= tmp_21_i_reg_294_pp0_iter17_reg;
                tmp_21_i_reg_294_pp0_iter19_reg <= tmp_21_i_reg_294_pp0_iter18_reg;
                tmp_21_i_reg_294_pp0_iter20_reg <= tmp_21_i_reg_294_pp0_iter19_reg;
                tmp_21_i_reg_294_pp0_iter21_reg <= tmp_21_i_reg_294_pp0_iter20_reg;
                tmp_21_i_reg_294_pp0_iter22_reg <= tmp_21_i_reg_294_pp0_iter21_reg;
                tmp_21_i_reg_294_pp0_iter23_reg <= tmp_21_i_reg_294_pp0_iter22_reg;
                tmp_21_i_reg_294_pp0_iter24_reg <= tmp_21_i_reg_294_pp0_iter23_reg;
                tmp_21_i_reg_294_pp0_iter25_reg <= tmp_21_i_reg_294_pp0_iter24_reg;
                tmp_21_i_reg_294_pp0_iter26_reg <= tmp_21_i_reg_294_pp0_iter25_reg;
                tmp_21_i_reg_294_pp0_iter27_reg <= tmp_21_i_reg_294_pp0_iter26_reg;
                tmp_21_i_reg_294_pp0_iter28_reg <= tmp_21_i_reg_294_pp0_iter27_reg;
                tmp_21_i_reg_294_pp0_iter29_reg <= tmp_21_i_reg_294_pp0_iter28_reg;
                tmp_21_i_reg_294_pp0_iter30_reg <= tmp_21_i_reg_294_pp0_iter29_reg;
                tmp_21_i_reg_294_pp0_iter31_reg <= tmp_21_i_reg_294_pp0_iter30_reg;
                tmp_21_i_reg_294_pp0_iter32_reg <= tmp_21_i_reg_294_pp0_iter31_reg;
                tmp_21_i_reg_294_pp0_iter33_reg <= tmp_21_i_reg_294_pp0_iter32_reg;
                tmp_21_i_reg_294_pp0_iter34_reg <= tmp_21_i_reg_294_pp0_iter33_reg;
                tmp_21_i_reg_294_pp0_iter35_reg <= tmp_21_i_reg_294_pp0_iter34_reg;
                tmp_21_i_reg_294_pp0_iter36_reg <= tmp_21_i_reg_294_pp0_iter35_reg;
                tmp_21_i_reg_294_pp0_iter37_reg <= tmp_21_i_reg_294_pp0_iter36_reg;
                tmp_22_i_reg_315 <= grp_fu_148_p2;
                tmp_23_i_reg_330 <= grp_fu_98_p2;
                tmp_24_i_reg_335 <= grp_fu_102_p2;
                tmp_24_i_reg_335_pp0_iter22_reg <= tmp_24_i_reg_335;
                tmp_24_i_reg_335_pp0_iter23_reg <= tmp_24_i_reg_335_pp0_iter22_reg;
                tmp_24_i_reg_335_pp0_iter24_reg <= tmp_24_i_reg_335_pp0_iter23_reg;
                tmp_24_i_reg_335_pp0_iter25_reg <= tmp_24_i_reg_335_pp0_iter24_reg;
                tmp_24_i_reg_335_pp0_iter26_reg <= tmp_24_i_reg_335_pp0_iter25_reg;
                tmp_24_i_reg_335_pp0_iter27_reg <= tmp_24_i_reg_335_pp0_iter26_reg;
                tmp_24_i_reg_335_pp0_iter28_reg <= tmp_24_i_reg_335_pp0_iter27_reg;
                tmp_24_i_reg_335_pp0_iter29_reg <= tmp_24_i_reg_335_pp0_iter28_reg;
                tmp_24_i_reg_335_pp0_iter30_reg <= tmp_24_i_reg_335_pp0_iter29_reg;
                tmp_24_i_reg_335_pp0_iter31_reg <= tmp_24_i_reg_335_pp0_iter30_reg;
                tmp_24_i_reg_335_pp0_iter32_reg <= tmp_24_i_reg_335_pp0_iter31_reg;
                tmp_24_i_reg_335_pp0_iter33_reg <= tmp_24_i_reg_335_pp0_iter32_reg;
                tmp_24_i_reg_335_pp0_iter34_reg <= tmp_24_i_reg_335_pp0_iter33_reg;
                tmp_24_i_reg_335_pp0_iter35_reg <= tmp_24_i_reg_335_pp0_iter34_reg;
                tmp_24_i_reg_335_pp0_iter36_reg <= tmp_24_i_reg_335_pp0_iter35_reg;
                tmp_24_i_reg_335_pp0_iter37_reg <= tmp_24_i_reg_335_pp0_iter36_reg;
                tmp_26_i_reg_346 <= grp_fu_110_p2;
                tmp_28_i_reg_300 <= grp_fu_82_p2;
                tmp_i1_6_reg_283 <= grp_fu_140_p2;
                tmp_i1_reg_278 <= grp_fu_136_p2;
                tmp_i2_reg_358 <= grp_fu_152_p2;
                tmp_i9_reg_272 <= grp_fu_131_p2;
                tmp_i_reg_248 <= grp_fu_126_p2;
                xor_ln20_reg_253 <= xor_ln20_fu_171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= grp_fu_114_p2;
                ap_return_1_int_reg <= grp_fu_118_p2;
                ap_return_2_int_reg <= grp_fu_122_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                edge_p1_x_int_reg <= edge_p1_x;
                edge_p1_y_int_reg <= edge_p1_y;
                edge_p1_z_int_reg <= edge_p1_z;
                edge_p2_x_int_reg <= edge_p2_x;
                edge_p2_y_int_reg <= edge_p2_y;
                edge_p2_z_int_reg <= edge_p2_z;
                plane_int_reg <= plane;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(grp_fu_114_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= grp_fu_114_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(grp_fu_118_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= grp_fu_118_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(grp_fu_122_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= grp_fu_122_p2;
        end if; 
    end process;

    bitcast_ln20_fu_168_p1 <= PR_z_reg_242_pp0_iter5_reg;

    grp_fu_102_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_102_ce <= ap_const_logic_1;
        else 
            grp_fu_102_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_106_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_106_ce <= ap_const_logic_1;
        else 
            grp_fu_106_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_110_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_110_ce <= ap_const_logic_1;
        else 
            grp_fu_110_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_114_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_114_ce <= ap_const_logic_1;
        else 
            grp_fu_114_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_118_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_118_ce <= ap_const_logic_1;
        else 
            grp_fu_118_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_122_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_122_ce <= ap_const_logic_1;
        else 
            grp_fu_122_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_126_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_126_ce <= ap_const_logic_1;
        else 
            grp_fu_126_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_131_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_131_ce <= ap_const_logic_1;
        else 
            grp_fu_131_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_136_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_136_ce <= ap_const_logic_1;
        else 
            grp_fu_136_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_140_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_140_ce <= ap_const_logic_1;
        else 
            grp_fu_140_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_144_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_144_ce <= ap_const_logic_1;
        else 
            grp_fu_144_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_148_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_148_ce <= ap_const_logic_1;
        else 
            grp_fu_148_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_152_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_152_ce <= ap_const_logic_1;
        else 
            grp_fu_152_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_156_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_156_ce <= ap_const_logic_1;
        else 
            grp_fu_156_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_160_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_160_ce <= ap_const_logic_1;
        else 
            grp_fu_160_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_164_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_164_ce <= ap_const_logic_1;
        else 
            grp_fu_164_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_64_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_64_ce <= ap_const_logic_1;
        else 
            grp_fu_64_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_70_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_70_ce <= ap_const_logic_1;
        else 
            grp_fu_70_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_70_p1 <= xor_ln20_reg_253;

    grp_fu_74_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_74_ce <= ap_const_logic_1;
        else 
            grp_fu_74_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_78_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_78_ce <= ap_const_logic_1;
        else 
            grp_fu_78_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_82_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_82_ce <= ap_const_logic_1;
        else 
            grp_fu_82_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_86_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_86_ce <= ap_const_logic_1;
        else 
            grp_fu_86_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_90_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_90_ce <= ap_const_logic_1;
        else 
            grp_fu_90_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_94_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_94_ce <= ap_const_logic_1;
        else 
            grp_fu_94_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_98_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_98_ce <= ap_const_logic_1;
        else 
            grp_fu_98_ce <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln20_fu_171_p2 <= (bitcast_ln20_fu_168_p1 xor ap_const_lv32_80000000);
end behav;
