# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 20:47:29  February 18, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ECE559-Constituent-Encoder_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA4F23C7
set_global_assignment -name TOP_LEVEL_ENTITY coder_stack
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:47:29  FEBRUARY 18, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE counter.v
set_global_assignment -name SYSTEMVERILOG_FILE ../CodeBlockSegmentation_restored/CRC_size.sv
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/fifo_tb.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/top_module.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/shiftreg.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/register_2bits.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/register_1bit.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/mux_ip.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/itl_fifo.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/fifo20.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/fifo16.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/enc_fifo.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/data_path_control.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/crc24.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/counter_16bits.v
set_global_assignment -name VERILOG_FILE ../CodeBlockSegmentation_restored/counter_5bits.v
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/RAM2.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/RAM1.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/pi2_small.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/pi2_large.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/pi1_small.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/pi1_large.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/interleaver_fsm.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/interleaver.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/counter2.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/counter1.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/counter_wrapper2.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/counter_wrapper1.v"
set_global_assignment -name VERILOG_FILE "../ECE559_interleaver_new_restored/test_2/interleaver-component-master/counter.v"
set_global_assignment -name VERILOG_FILE my_counter.v
set_global_assignment -name VERILOG_FILE fsm.v
set_global_assignment -name VERILOG_FILE fifo.v
set_global_assignment -name VERILOG_FILE encoder_top.v
set_global_assignment -name VERILOG_FILE delay.v
set_global_assignment -name VERILOG_FILE encoder.v
set_global_assignment -name VERILOG_FILE tailBitsGenerator.v
set_global_assignment -name QIP_FILE mux_4to1_3wide.qip
set_global_assignment -name QIP_FILE mux_2to1_3wide.qip
set_global_assignment -name QIP_FILE compare_2bit.qip
set_global_assignment -name QIP_FILE counter4.qip
set_global_assignment -name VERILOG_FILE fifoFSM.v
set_global_assignment -name VERILOG_FILE coder_stack.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top