INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/TOP_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/main_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/ContadorN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContadorN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'douta' is not allowed [E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv:33]
WARNING: [VRFC 10-3380] identifier 'addr_count_salida' is used before its declaration [E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/divisor_frec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divisor_frec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/EContadorN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EContadorN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/Modulos_utiles/EContadorN_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EContadorN_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
