SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/instruction_cache_controller.sv
TOPLEVEL        = instruction_cache_controller
MODULE          = test_instruction_cache_controller
PYTHONPATH      = /src
RANDOM_SEED     = 1736275973
HASH            = e97ef269d97394d0b7a232bda97a45ddfcc39690
