Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/USER/Desktop/Digital/Lab/Speaker/Demo_isim_beh.exe -prj C:/Users/USER/Desktop/Digital/Lab/Speaker/Demo_beh.prj work.Demo 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/USER/Desktop/Digital/Lab/Speaker/Demo.vhd" into library work
WARNING:HDLCompiler:1369 - "C:/Users/USER/Desktop/Digital/Lab/Speaker/Demo.vhd" Line 91: Possible infinite loop; process does not have a wait statement
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity demo
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/USER/Desktop/Digital/Lab/Speaker/Demo_isim_beh.exe
Fuse Memory Usage: 29508 KB
Fuse CPU Usage: 296 ms
