	</models>
	<layout width="14" height="14"/>
	<device>
		<sizing R_minW_nmos="5726.870117" R_minW_pmos="15491.700195" ipin_mux_trans_size="1.000000"/>
		<timing C_ipin_cblock="1.191000e-14" T_ipin_cblock="1.482000e-10"/>
		<area grid_logic_tile_area="30000.000000"/>
		<chan_width_distr>
			<io width="1.000000"/>
			<x distr="uniform" peak="1.000000"/>
			<y distr="uniform" peak="1.000000"/>
		</chan_width_distr>
		<switch_block type="subset" fs="3"/>
	</device>
	<switchlist>
		<switch type="mux" name="0" R="94.841003" Cin="1.537000e-14" Cout="2.194000e-13" Tdel="6.562000e-11" mux_trans_size="10.000000" buf_size="1"/>
	</switchlist>
	<segmentlist>
		<!-- wire_switch, opin_switch by richie - needed for type='bidir' -->
		<segment freq="1.000000" length="1" type="bidir" Rmetal="11.064550" Cmetal="4.727860e-14">
			<!-- <mux name="0"/> -->
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
			<wire_switch name="0"/>
			<opin_switch name="0"/>
		</segment>
	</segmentlist>
	<complexblocklist>
		<pb_type name="io" capacity="6">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
			<!-- IOs can operate as either inputs or outputs -->
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad">
						<delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
					</direct>
				</interconnect>
			</mode>
			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad">
						<delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>
			<gridlocations>
				<loc type="perimeter" priority="10"/>
			</gridlocations>
		</pb_type>
		<pb_type name="clb">
			<input name="I" num_pins="16" equivalent="false"/>
			<output name="O" num_pins="8" equivalent="false"/>
			<clock name="clk" num_pins="1" equivalent="false"/>
			<!-- Describe basic logic element ifar delay numbers -->
			<pb_type name="ble" num_pb="8">
				<input name="in" num_pins="4"/>
				<input name="CLK" num_pins="1"/>
				<input name="reset" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<clock name="clk" num_pins="1"/>
				<pb_type name="soft_logic" num_pb="1">
					<input name="in" num_pins="4"/>
					<output name="out" num_pins="1"/>
					<mode name="n1_lut4">
						<pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="4" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<!-- LUT timing using delay matrix -->
							<delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">2.690e-10 2.690e-10 2.690e-10 2.690e-10 </delay_matrix>
						</pb_type>
						<interconnect>
							<direct name="direct1" input="soft_logic.in[3:0]" output="lut4[0:0].in[3:0]"/>
							<direct name="direct2" input="lut4[0:0].out" output="soft_logic.out[0:0]"/>
						</interconnect>
					</mode>
				</pb_type>
				<pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
					<input name="D" num_pins="1" port_class="D"/>
					<output name="Q" num_pins="1" port_class="Q"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="ff.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
				</pb_type>
				<pb_type name="ff_custom" blif_model=".latch_custom" num_pb="1" >
					<input name="D" num_pins="1" />
					<input name="clk" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<output name="Q" num_pins="1"/>
					<!--delay_matrix type="max" in_port="counter.D counter.clk counter.reset" out_port="counter.Q">2.69e-10 2.69e-10 2.69e-10 </delay_matrix-->
					<delay_matrix type="max" in_port="ff_custom.D" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="ff_custom.clk" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="ff_custom.reset" out_port="ff_custom.Q">2.69e-10 </delay_matrix>
					<!--clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="counter.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="counter.Q" clock="clk"/-->
				</pb_type>
				<interconnect>
					<!-- Two ff, make ff available to only corresponding luts -->
					<direct name="direct1" input="ble.in" output="soft_logic.in"/>
					<direct name="direct2" input="soft_logic.out" output="ff.D"/>
					<direct name="direct4" input="ble.clk" output="ff.clk"/>
					<direct name="direct5" input="ble.CLK" output="ff_custom.clk"/>
					<direct name="direct6" input="ble.reset" output="ff_custom.reset"/>
					<direct name="direct7" input="soft_logic.out" output="ff_custom.D"/>
					<mux name="mux3" input="ff.Q ff_custom.Q soft_logic.out" output="ble.out"/>
				</interconnect>
			</pb_type>
			<pb_type name="counter8" blif_model=".counter8" num_pb="1" >
					<input name="clk" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<output name="out" num_pins="8"/>
					<delay_matrix type="max" in_port="counter8.clk" out_port="counter8.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
					<delay_matrix type="max" in_port="counter8.reset" out_port="counter8.out">2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>			
			<interconnect>
				<complete name="crossbar" input="clb.I[13:0] ble[7:0].out" output="ble[7:0].in[3:0]"/>
				<complete name="clks" input="clb.clk" output="ble[7:0].clk"/>
				<complete name="clks1" input="clb.I[14]" output="ble[7:0].CLK counter8.clk"/>
				<complete name="clks2" input="clb.I[15]" output="ble[7:0].reset counter8.reset"/>
				<direct name="clbouts" input="ble[7:0].out" output="clb.O"/>
				<direct name="clbouts2" input="counter8.out[7:0]" output="clb.O"/>
			</interconnect>
			<fc_in type="frac">1</fc_in>
			<fc_out type="frac">1</fc_out>
			<pinlocations pattern="custom">
				<loc side="left">clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.O[0] clb.O[4]</loc>
				<loc side="top">clb.I[3] clb.I[7] clb.I[11] clb.I[15] clb.O[3] clb.O[7]</loc>
				<loc side="right">clb.I[2] clb.I[6] clb.I[10] clb.I[14] clb.O[2] clb.O[6]</loc>
				<loc side="bottom">clb.I[1] clb.I[5] clb.I[9] clb.I[13] clb.O[1] clb.O[5]</loc>
			</pinlocations>
			<gridlocations>
				<loc type="fill" priority="1"/>
			</gridlocations>
		</pb_type>
<!-->
CAB
-->
		<pb_type name="cab">
			<input name="I" num_pins="16"/>
			<input name="si" num_pins="4"/>
			<output name="O" num_pins="8"/>
			<output name="so" num_pins="12"/>
			<clock name="gnd" num_pins="1"/>
			<clock name="vdd" num_pins="1"/>
			<pb_type name="fgota" num_pb="2" blif_model=".fgota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--<address name="in" val="1 2"/> -->
				<delay_matrix type="max" in_port="fgota.in" out_port="fgota.out">2.69e-12 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="ota_buf" num_pb="1" blif_model=".ota_buf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ota_buf.in" out_port="ota_buf.out">2.69e-10 </delay_matrix>
			</pb_type>		
			<pb_type name="ota" num_pb="1" blif_model=".ota">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="ota.in" out_port="ota.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="cap" num_pb="4" blif_model=".cap">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="cap.in" out_port="cap.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="c4_blk" num_pb="1" blif_model=".c4_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="c4_blk.in" out_port="c4_blk.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="TIA_blk" num_pb="1" blif_model=".TIA_blk">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="TIA_blk.in" out_port="TIA_blk.out"> 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="Algo_ADC" num_pb="1" blif_model=".Algo_ADC">
				<input name="in" num_pins="5"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_constant max="2.69e-10" in_port="Algo_ADC.in" out_port="Algo_ADC.out"/>
			</pb_type>
			<pb_type name="Nagating_blk" num_pb="1" blif_model=".Nagating_blk">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_matrix type="max" in_port="Nagating_blk.in" out_port="Nagating_blk.out"> 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="speech" num_pb="1" blif_model=".speech">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="2"/>
				<!--clock name="fb" num_pins="1"/>-->
				<delay_constant max="1.667e-9" in_port="speech.in" out_port="speech.out"/>
			</pb_type>
			<pb_type name="ichar_nfet" blif_model=".ichar_nfet" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="ichar_nfet.in" out_port="ichar_nfet.out"/>
			</pb_type>
			<pb_type name="hhneuron" num_pb="1" blif_model=".hhneuron">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="3"/>
				<delay_matrix type="max" in_port="hhneuron.in" out_port="hhneuron.out"> 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10 2.69e-10</delay_matrix>
			</pb_type>
			<pb_type name="nfet" num_pb="2" blif_model=".nfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nfet.in" out_port="nfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="pfet" num_pb="2" blif_model=".pfet">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="pfet.in" out_port="pfet.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="tgate" num_pb="4" blif_model=".tgate">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="tgate.in" out_port="tgate.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="mux4_1" num_pb="1" blif_model=".mux4_1">
				<input name="in" num_pins="8"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="mux4_1.in" out_port="mux4_1.out"/>
			</pb_type>
			<pb_type name="nmirror" num_pb="2" blif_model=".nmirror">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nmirror.in" out_port="nmirror.out">2.69e-10 </delay_matrix>
			</pb_type>	
			<pb_type name="volt_div" blif_model=".volt_div" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="volt_div.in" out_port="volt_div.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="volt_div_fgota" blif_model=".volt_div_fgota" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="volt_div_fgota.in" out_port="volt_div_fgota.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="volswc" num_pb="2" blif_model=".volswc">
				<input name="in" num_pins="8"/>
				<input name="ci" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<output name="co" num_pins="3"/>					
			</pb_type>	
			<pb_type name="lpf" num_pb="1" blif_model=".lpf">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="lpf.in" out_port="lpf.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="nfet_i2v" num_pb="1" blif_model=".nfet_i2v">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="nfet_i2v.in" out_port="nfet_i2v.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="pfet_i2v" num_pb="1" blif_model=".pfet_i2v">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="pfet_i2v.in" out_port="pfet_i2v.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="i2v_pfet_gatefgota" num_pb="1" blif_model=".i2v_pfet_gatefgota">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="i2v_pfet_gatefgota.in" out_port="i2v_pfet_gatefgota.out">2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="mismatch_meas" num_pb="1" blif_model=".mismatch_meas">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="mismatch_meas.in" out_port="mismatch_meas.out">2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
			</pb_type>
			<pb_type name="mmap_local_swc" num_pb="1" blif_model=".mmap_local_swc">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="4"/>
				<delay_constant max="1.667e-9" in_port="mmap_local_swc.in" out_port="mmap_local_swc.out"/>
			</pb_type>
			<pb_type name="h_rect" num_pb="1" blif_model=".h_rect">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="h_rect.in" out_port="h_rect.out">2.69e-10 2.69e-10 </delay_matrix>
			</pb_type> 
			<pb_type name="ramp_fe" num_pb="1" blif_model=".ramp_fe">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="4"/>
				<delay_constant max="1.667e-9" in_port="ramp_fe.in" out_port="ramp_fe.out"/>
				<!--delay_matrix type="max" in_port="ramp_fe.Vbias_p ramp_fe.ota_n" out_port="ramp_fe.ramp_out">2.69e-10 2.69e-10 </delay_matrix-->
			</pb_type>
			<pb_type name="sigma_delta_fe" num_pb="1" blif_model=".sigma_delta_fe">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_matrix type="max" in_port="sigma_delta_fe.in" out_port="sigma_delta_fe.out ">2.69e-10 2.69e-10 2.69e-10 </delay_matrix>
				<!--delay_matrix type="max" in_port="ramp_fe.Vbias_p ramp_fe.ota_n" out_port="ramp_fe.ramp_out">2.69e-10 2.69e-10 </delay_matrix-->
			</pb_type>
			<pb_type name="ladder_filter" num_pb="1" blif_model=".ladder_filter">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="3"/>
				<delay_constant max="1.667e-9" in_port="ladder_filter.in" out_port="ladder_filter.out"/>
			</pb_type>
			<pb_type name="gnd_out" blif_model=".gnd_out" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="gnd_out.in" out_port="gnd_out.out"/>
			</pb_type>
			<pb_type name="vdd_out" blif_model=".vdd_out" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="vdd_out.in" out_port="vdd_out.out"/>
			</pb_type>
			<pb_type name="in2in_x1" blif_model=".in2in_x1" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="in2in_x1.in" out_port="in2in_x1.out"/>
			</pb_type>
			<pb_type name="nmirror_w_bias" blif_model=".nmirror_w_bias" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="nmirror_w_bias.in" out_port="nmirror_w_bias.out"/>
			</pb_type>   
			<pb_type name="fgswc_nmirror_w_bias" blif_model=".fgswc_nmirror_w_bias" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="fgswc_nmirror_w_bias.in" out_port="fgswc_nmirror_w_bias.out"/>
			</pb_type>   
			<pb_type name="in2in_x6" blif_model=".in2in_x6" num_pb="1">
				<input name="in" num_pins="13"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="in2in_x6.in" out_port="in2in_x6.out"/>
			</pb_type>   
			<pb_type name="integrator" blif_model=".integrator" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="integrator.in" out_port="integrator.out"/>
			</pb_type>
			<pb_type name="integrator_nmirror" blif_model=".integrator_nmirror" num_pb="1">
				<input name="in" num_pins="3"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="integrator_nmirror.in" out_port="integrator_nmirror.out"/>
			</pb_type>
			<pb_type name="inv_mcab" blif_model=".inv_mcab" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="inv_mcab.in" out_port="inv_mcab.out"/>
			</pb_type>
			<pb_type name="Hyst_diff" blif_model=".Hyst_diff" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="Hyst_diff.in" out_port="Hyst_diff.out"/>
			</pb_type>
			<pb_type name="Max_detect" blif_model=".Max_detect" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="Max_detect.in" out_port="Max_detect.out"/>
			</pb_type>
			<pb_type name="Min_detect" blif_model=".Min_detect" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="Min_detect.in" out_port="Min_detect.out"/>
			</pb_type>
			<pb_type name="wta_w_bias" blif_model=".wta_w_bias" num_pb="1">
				<input name="in" num_pins="2"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="wta_w_bias.in" out_port="wta_w_bias.out"/>
			</pb_type>
			<pb_type name="hhn" blif_model=".hhn" num_pb="1">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="hhn.in" out_port="hhn.out"/>
			</pb_type>
			<pb_type name="fgswitch" blif_model=".fgswitch" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="fgswitch.in" out_port="fgswitch.out"/>
			</pb_type>
			<pb_type name="common_drain" blif_model=".common_drain" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="common_drain.in" out_port="common_drain.out"/>
			</pb_type>
			<pb_type name="common_drain_nfet" blif_model=".common_drain_nfet" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="common_drain_nfet.in" out_port="common_drain_nfet.out"/>
			</pb_type>
			<pb_type name="hhn_debug" blif_model=".hhn_debug" num_pb="1">
				<input name="in" num_pins="4"/>
				<output name="out" num_pins="3"/>
				<delay_constant max="1.667e-9" in_port="hhn_debug.in" out_port="hhn_debug.out"/>
			</pb_type>
			<pb_type name="vd_2ota" blif_model=".vd_2ota" num_pb="1">
				<input name="in" num_pins="1"/>
				<output name="out" num_pins="1"/>
				<delay_constant max="1.667e-9" in_port="vd_2ota.in" out_port="vd_2ota.out"/>
			</pb_type>
