
*** Running vivado
    with args -log IIR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IIR.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source IIR.tcl -notrace
Command: synth_design -top IIR -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 435.016 ; gain = 95.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IIR' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR.vhd:18]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/control.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/control.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/ROM.vhd:14]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/ROM.vhd:14]
INFO: [Synth 8-638] synthesizing module 'mac' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/mac.vhd:18]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/mult.vhd:20]
	Parameter N bound to: 15 - type: integer 
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/mult.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mult' (3#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/mult.vhd:20]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/reg.vhd:16]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/reg.vhd:16]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controller' (5#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'mac' (6#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/mac.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IIR' (7#1) [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.457 ; gain = 150.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.457 ; gain = 150.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.457 ; gain = 150.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coef" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "ready_mac" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "a0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  x_load |                          0000010 |                              001
                 cf_load |                          0000100 |                              010
               req_pulse |                          0001000 |                              011
                  on_mac |                          0010000 |                              100
                 y_write |                          0100000 |                              101
                    done |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
              start_mult |                               01 |                               01
               wait_mult |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'y_out_reg' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'a0_reg' [C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.srcs/sources_1/imports/Desktop/IIR.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 490.457 ; gain = 150.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               15 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 3     
	   8 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IIR 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 9     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   8 Input     15 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     30 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     30 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "control_inst/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'coeff_ROM_inst/coef_reg[0]' (FD) to 'coeff_ROM_inst/coef_reg[3]'
INFO: [Synth 8-3886] merging instance 'coeff_ROM_inst/coef_reg[1]' (FD) to 'coeff_ROM_inst/coef_reg[11]'
INFO: [Synth 8-3886] merging instance 'coeff_ROM_inst/coef_reg[3]' (FD) to 'coeff_ROM_inst/coef_reg[8]'
INFO: [Synth 8-3886] merging instance 'coeff_ROM_inst/coef_reg[9]' (FD) to 'coeff_ROM_inst/coef_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coeff_ROM_inst/coef_reg[10] )
INFO: [Synth 8-3886] merging instance 'a0_reg[0]' (LD) to 'a0_reg[3]'
INFO: [Synth 8-3886] merging instance 'a0_reg[1]' (LD) to 'a0_reg[11]'
INFO: [Synth 8-3886] merging instance 'a0_reg[3]' (LD) to 'a0_reg[8]'
INFO: [Synth 8-3886] merging instance 'a0_reg[9]' (LD) to 'a0_reg[14]'
INFO: [Synth 8-3886] merging instance 'gain_mult_inst/mn_reg[0]' (FDRE) to 'gain_mult_inst/mn_reg[3]'
INFO: [Synth 8-3886] merging instance 'gain_mult_inst/mn_reg[1]' (FDRE) to 'gain_mult_inst/mn_reg[11]'
INFO: [Synth 8-3886] merging instance 'gain_mult_inst/mn_reg[3]' (FDRE) to 'gain_mult_inst/mn_reg[8]'
INFO: [Synth 8-3886] merging instance 'gain_mult_inst/mn_reg[9]' (FDRE) to 'gain_mult_inst/mn_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a0_reg[10] )
WARNING: [Synth 8-3332] Sequential element (a0_reg[10]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (coeff_ROM_inst/coef_reg[10]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[12]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[11]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[10]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[9]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[8]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[7]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[6]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[5]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[4]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[3]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[2]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[1]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (mac_inst/u_mult/sum_reg[0]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/mn_reg[10]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[12]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[11]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[10]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[9]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[8]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[7]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[6]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[5]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[4]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[3]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[2]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[1]) is unused and will be removed from module IIR.
WARNING: [Synth 8-3332] Sequential element (gain_mult_inst/sum_reg[0]) is unused and will be removed from module IIR.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |     2|
|4     |LUT2   |    81|
|5     |LUT3   |    18|
|6     |LUT4   |    69|
|7     |LUT5   |    40|
|8     |LUT6   |    63|
|9     |FDRE   |   281|
|10    |LD     |    25|
|11    |IBUF   |    17|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   649|
|2     |  coeff_ROM_inst |ROM        |    10|
|3     |  control_inst   |control    |   131|
|4     |  gain_mult_inst |mult       |   144|
|5     |  mac_inst       |mac        |   199|
|6     |    u_ctrl       |controller |    14|
|7     |    u_mult       |mult_0     |   147|
|8     |    u_reg        |\reg       |    30|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 642.301 ; gain = 302.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  LD => LDCE: 25 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 736.910 ; gain = 409.754
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/PVSDRA/prvsdra_lab_2/prvsdra_lab_2.runs/synth_1/IIR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file IIR_utilization_synth.rpt -pb IIR_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 736.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 26 17:21:27 2025...
