#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000275cf90 .scope module, "openmips_min_sopc_tb" "openmips_min_sopc_tb" 2 37;
 .timescale -9 -12;
v0000000002781d80_0 .var "CLOCK_50", 0 0;
v0000000002782280_0 .var "rst", 0 0;
S_00000000026f56a0 .scope module, "openmips_min_sopc0" "openmips_min_sopc" 2 54, 3 42 0, S_000000000275cf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v00000000027807a0_0 .net "clk", 0 0, v0000000002781d80_0;  1 drivers
v0000000002781380_0 .net "inst", 31 0, v0000000002781240_0;  1 drivers
v00000000027814c0_0 .net "inst_addr", 31 0, L_00000000026fd460;  1 drivers
v0000000002780660_0 .net "rom_ce", 0 0, v000000000277fa50_0;  1 drivers
v0000000002782320_0 .net "rst", 0 0, v0000000002782280_0;  1 drivers
S_00000000026f5820 .scope module, "cpu0" "cpu" 3 55, 4 34 0, S_00000000026f56a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "rom_data_i"
    .port_info 3 /OUTPUT 32 "rom_addr_o"
    .port_info 4 /OUTPUT 1 "rom_ce_o"
L_00000000026fd460 .functor BUFZ 32, v000000000277fff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000277f2d0_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277f370_0 .net "ex_aluop_i", 7 0, v000000000277ca00_0;  1 drivers
v000000000277ebf0_0 .net "ex_alusel_i", 2 0, v000000000277d680_0;  1 drivers
v000000000277fcd0_0 .net "ex_reg1_i", 31 0, v000000000277e260_0;  1 drivers
v0000000002780310_0 .net "ex_reg2_i", 31 0, v000000000277cb40_0;  1 drivers
v00000000027803b0_0 .net "ex_wd_i", 4 0, v000000000277db80_0;  1 drivers
v000000000277edd0_0 .net "ex_wd_o", 4 0, v000000000275a060_0;  1 drivers
v000000000277e970_0 .net "ex_wdata_o", 31 0, v000000000275a600_0;  1 drivers
v0000000002780450_0 .net "ex_wreg_i", 0 0, v000000000277d720_0;  1 drivers
v000000000277f910_0 .net "ex_wreg_o", 0 0, v000000000275ad80_0;  1 drivers
v000000000277f870_0 .net "id_aluop_o", 7 0, v000000000275a920_0;  1 drivers
v00000000027804f0_0 .net "id_alusel_o", 2 0, v000000000277d4a0_0;  1 drivers
v000000000277fe10_0 .net "id_inst_i", 31 0, v000000000277cc80_0;  1 drivers
v000000000277e650_0 .net "id_pc_i", 31 0, v000000000277c780_0;  1 drivers
v000000000277ee70_0 .net "id_reg1_o", 31 0, v000000000277d5e0_0;  1 drivers
v000000000277f730_0 .net "id_reg2_o", 31 0, v000000000277d860_0;  1 drivers
v000000000277ff50_0 .net "id_wd_o", 4 0, v000000000277cbe0_0;  1 drivers
v000000000277f410_0 .net "id_wreg_o", 0 0, v000000000277d040_0;  1 drivers
v000000000277e790_0 .net "mem_wd_i", 4 0, v000000000275a100_0;  1 drivers
v000000000277ef10_0 .net "mem_wd_o", 4 0, v000000000277ce60_0;  1 drivers
v000000000277efb0_0 .net "mem_wdata_i", 31 0, v000000000275a240_0;  1 drivers
v000000000277f550_0 .net "mem_wdata_o", 31 0, v000000000277cfa0_0;  1 drivers
v000000000277f7d0_0 .net "mem_wreg_i", 0 0, v000000000275a2e0_0;  1 drivers
v000000000277f690_0 .net "mem_wreg_o", 0 0, v000000000277eab0_0;  1 drivers
v0000000002781420_0 .net "pc", 31 0, v000000000277fff0_0;  1 drivers
v00000000027816a0_0 .net "reg1_addr", 4 0, v000000000277d900_0;  1 drivers
v0000000002780700_0 .net "reg1_data", 31 0, v000000000277f4b0_0;  1 drivers
v0000000002782000_0 .net "reg1_read", 0 0, v000000000277c820_0;  1 drivers
v00000000027812e0_0 .net "reg2_addr", 4 0, v000000000277dcc0_0;  1 drivers
v0000000002781100_0 .net "reg2_data", 31 0, v0000000002780130_0;  1 drivers
v00000000027811a0_0 .net "reg2_read", 0 0, v000000000277d400_0;  1 drivers
v00000000027820a0_0 .net "rom_addr_o", 31 0, L_00000000026fd460;  alias, 1 drivers
v0000000002780980_0 .net "rom_ce_o", 0 0, v000000000277fa50_0;  alias, 1 drivers
v0000000002780fc0_0 .net "rom_data_i", 31 0, v0000000002781240_0;  alias, 1 drivers
v0000000002780f20_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v0000000002782140_0 .net "wb_wd_i", 4 0, v000000000277f9b0_0;  1 drivers
v0000000002781600_0 .net "wb_wdata_i", 31 0, v000000000277f050_0;  1 drivers
v0000000002781740_0 .net "wb_wreg_i", 0 0, v000000000277ed30_0;  1 drivers
S_00000000026a2c30 .scope module, "ex0" "ex" 4 160, 5 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 3 "alusel_i"
    .port_info 2 /INPUT 8 "aluop_i"
    .port_info 3 /INPUT 32 "reg1_i"
    .port_info 4 /INPUT 32 "reg2_i"
    .port_info 5 /INPUT 5 "wd_i"
    .port_info 6 /INPUT 1 "wreg_i"
    .port_info 7 /OUTPUT 5 "wd_o"
    .port_info 8 /OUTPUT 1 "wreg_o"
    .port_info 9 /OUTPUT 32 "wdata_o"
v000000000275a1a0_0 .net "aluop_i", 7 0, v000000000277ca00_0;  alias, 1 drivers
v000000000275aba0_0 .net "alusel_i", 2 0, v000000000277d680_0;  alias, 1 drivers
v000000000275a420_0 .var "logicres", 31 0;
v0000000002759fc0_0 .net "reg1_i", 31 0, v000000000277e260_0;  alias, 1 drivers
v000000000275ae20_0 .net "reg2_i", 31 0, v000000000277cb40_0;  alias, 1 drivers
v000000000275a4c0_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v000000000275a740_0 .var "shiftres", 31 0;
v000000000275aec0_0 .net "wd_i", 4 0, v000000000277db80_0;  alias, 1 drivers
v000000000275a060_0 .var "wd_o", 4 0;
v000000000275a600_0 .var "wdata_o", 31 0;
v000000000275a7e0_0 .net "wreg_i", 0 0, v000000000277d720_0;  alias, 1 drivers
v000000000275ad80_0 .var "wreg_o", 0 0;
E_0000000002757f50 .event edge, v000000000275a4c0_0, v000000000275aba0_0, v000000000275a420_0, v000000000275a740_0;
E_0000000002757310/0 .event edge, v000000000275a4c0_0, v000000000275aec0_0, v000000000275a7e0_0, v000000000275a1a0_0;
E_0000000002757310/1 .event edge, v0000000002759fc0_0, v000000000275ae20_0;
E_0000000002757310 .event/or E_0000000002757310/0, E_0000000002757310/1;
S_00000000026a2db0 .scope module, "ex_mem0" "ex_mem" 4 175, 6 43 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wd"
    .port_info 3 /INPUT 1 "ex_wreg"
    .port_info 4 /INPUT 32 "ex_wdata"
    .port_info 5 /OUTPUT 5 "mem_wd"
    .port_info 6 /OUTPUT 1 "mem_wreg"
    .port_info 7 /OUTPUT 32 "mem_wdata"
v000000000275ace0_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000275a9c0_0 .net "ex_wd", 4 0, v000000000275a060_0;  alias, 1 drivers
v000000000275aa60_0 .net "ex_wdata", 31 0, v000000000275a600_0;  alias, 1 drivers
v000000000275a880_0 .net "ex_wreg", 0 0, v000000000275ad80_0;  alias, 1 drivers
v000000000275a100_0 .var "mem_wd", 4 0;
v000000000275a240_0 .var "mem_wdata", 31 0;
v000000000275a2e0_0 .var "mem_wreg", 0 0;
v000000000275a380_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
E_0000000002757d10 .event posedge, v000000000275ace0_0;
S_00000000027267c0 .scope module, "id0" "id" 4 98, 7 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /INPUT 32 "reg1_data_i"
    .port_info 4 /INPUT 32 "reg2_data_i"
    .port_info 5 /INPUT 32 "mem_wdata_i"
    .port_info 6 /INPUT 5 "mem_wd_i"
    .port_info 7 /INPUT 1 "mem_wreg_i"
    .port_info 8 /INPUT 32 "ex_wdata_i"
    .port_info 9 /INPUT 5 "ex_wd_i"
    .port_info 10 /INPUT 1 "ex_wreg_i"
    .port_info 11 /OUTPUT 8 "aluop_o"
    .port_info 12 /OUTPUT 3 "alusel_o"
    .port_info 13 /OUTPUT 5 "wd_o"
    .port_info 14 /OUTPUT 1 "wreg_o"
    .port_info 15 /OUTPUT 5 "reg2_addr_o"
    .port_info 16 /OUTPUT 1 "reg2_read_o"
    .port_info 17 /OUTPUT 5 "reg1_addr_o"
    .port_info 18 /OUTPUT 1 "reg1_read_o"
    .port_info 19 /OUTPUT 32 "reg1_o"
    .port_info 20 /OUTPUT 32 "reg2_o"
v000000000275a920_0 .var "aluop_o", 7 0;
v000000000277d4a0_0 .var "alusel_o", 2 0;
v000000000277da40_0 .net "ex_wd_i", 4 0, v000000000275a060_0;  alias, 1 drivers
v000000000277de00_0 .net "ex_wdata_i", 31 0, v000000000275a600_0;  alias, 1 drivers
v000000000277e3a0_0 .net "ex_wreg_i", 0 0, v000000000275ad80_0;  alias, 1 drivers
v000000000277e1c0_0 .var "immi", 31 0;
v000000000277e080_0 .net "inst_i", 31 0, v000000000277cc80_0;  alias, 1 drivers
v000000000277dea0_0 .net "mem_wd_i", 4 0, v000000000277ce60_0;  alias, 1 drivers
v000000000277dc20_0 .net "mem_wdata_i", 31 0, v000000000277cfa0_0;  alias, 1 drivers
v000000000277d180_0 .net "mem_wreg_i", 0 0, v000000000277eab0_0;  alias, 1 drivers
v000000000277d0e0_0 .net "op1", 5 0, L_0000000002781ba0;  1 drivers
v000000000277d2c0_0 .net "op2", 4 0, L_0000000002781e20;  1 drivers
v000000000277d540_0 .net "op3", 5 0, L_00000000027823c0;  1 drivers
v000000000277e440_0 .net "op4", 4 0, L_0000000002780d40;  1 drivers
v000000000277d9a0_0 .net "pc_i", 31 0, v000000000277c780_0;  alias, 1 drivers
v000000000277d900_0 .var "reg1_addr_o", 4 0;
v000000000277df40_0 .net "reg1_data_i", 31 0, v000000000277f4b0_0;  alias, 1 drivers
v000000000277d5e0_0 .var "reg1_o", 31 0;
v000000000277c820_0 .var "reg1_read_o", 0 0;
v000000000277dcc0_0 .var "reg2_addr_o", 4 0;
v000000000277dd60_0 .net "reg2_data_i", 31 0, v0000000002780130_0;  alias, 1 drivers
v000000000277d860_0 .var "reg2_o", 31 0;
v000000000277d400_0 .var "reg2_read_o", 0 0;
v000000000277dae0_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v000000000277cbe0_0 .var "wd_o", 4 0;
v000000000277d040_0 .var "wreg_o", 0 0;
E_0000000002757790/0 .event edge, v000000000275a4c0_0, v000000000277c820_0, v000000000275ad80_0, v000000000275a060_0;
E_0000000002757790/1 .event edge, v000000000277d900_0, v000000000275a600_0, v000000000277d180_0, v000000000277dea0_0;
E_0000000002757790/2 .event edge, v000000000277dc20_0, v000000000277df40_0, v000000000277e1c0_0, v000000000277d400_0;
E_0000000002757790/3 .event edge, v000000000277dcc0_0, v000000000277dd60_0;
E_0000000002757790 .event/or E_0000000002757790/0, E_0000000002757790/1, E_0000000002757790/2, E_0000000002757790/3;
E_0000000002757b50/0 .event edge, v000000000275a4c0_0, v000000000277d0e0_0, v000000000277e080_0, v000000000277d540_0;
E_0000000002757b50/1 .event edge, v000000000277d2c0_0;
E_0000000002757b50 .event/or E_0000000002757b50/0, E_0000000002757b50/1;
L_0000000002781ba0 .part v000000000277cc80_0, 26, 6;
L_0000000002781e20 .part v000000000277cc80_0, 6, 5;
L_00000000027823c0 .part v000000000277cc80_0, 0, 6;
L_0000000002780d40 .part v000000000277cc80_0, 16, 5;
S_00000000027253b0 .scope module, "id_ex0" "id_ex" 4 142, 8 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "id_alusel"
    .port_info 3 /INPUT 8 "id_aluop"
    .port_info 4 /INPUT 32 "id_reg1"
    .port_info 5 /INPUT 32 "id_reg2"
    .port_info 6 /INPUT 5 "id_wd"
    .port_info 7 /INPUT 1 "id_wreg"
    .port_info 8 /OUTPUT 3 "ex_alusel"
    .port_info 9 /OUTPUT 8 "ex_aluop"
    .port_info 10 /OUTPUT 32 "ex_reg1"
    .port_info 11 /OUTPUT 32 "ex_reg2"
    .port_info 12 /OUTPUT 5 "ex_wd"
    .port_info 13 /OUTPUT 1 "ex_wreg"
v000000000277e4e0_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277ca00_0 .var "ex_aluop", 7 0;
v000000000277d680_0 .var "ex_alusel", 2 0;
v000000000277e260_0 .var "ex_reg1", 31 0;
v000000000277cb40_0 .var "ex_reg2", 31 0;
v000000000277db80_0 .var "ex_wd", 4 0;
v000000000277d720_0 .var "ex_wreg", 0 0;
v000000000277e300_0 .net "id_aluop", 7 0, v000000000275a920_0;  alias, 1 drivers
v000000000277caa0_0 .net "id_alusel", 2 0, v000000000277d4a0_0;  alias, 1 drivers
v000000000277c640_0 .net "id_reg1", 31 0, v000000000277d5e0_0;  alias, 1 drivers
v000000000277dfe0_0 .net "id_reg2", 31 0, v000000000277d860_0;  alias, 1 drivers
v000000000277d7c0_0 .net "id_wd", 4 0, v000000000277cbe0_0;  alias, 1 drivers
v000000000277d360_0 .net "id_wreg", 0 0, v000000000277d040_0;  alias, 1 drivers
v000000000277e120_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
S_0000000002725530 .scope module, "if_id0" "if_id" 4 90, 9 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "if_pc"
    .port_info 3 /INPUT 32 "if_inst"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_inst"
v000000000277c6e0_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277cc80_0 .var "id_inst", 31 0;
v000000000277c780_0 .var "id_pc", 31 0;
v000000000277c8c0_0 .net "if_inst", 31 0, v0000000002781240_0;  alias, 1 drivers
v000000000277c960_0 .net "if_pc", 31 0, v000000000277fff0_0;  alias, 1 drivers
v000000000277cd20_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
S_000000000107e5c0 .scope module, "mem0" "mem" 4 187, 10 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 5 "wd_i"
    .port_info 2 /INPUT 1 "wreg_i"
    .port_info 3 /INPUT 32 "wdata_i"
    .port_info 4 /OUTPUT 5 "wd_o"
    .port_info 5 /OUTPUT 1 "wreg_o"
    .port_info 6 /OUTPUT 32 "wdata_o"
v000000000277d220_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v000000000277cdc0_0 .net "wd_i", 4 0, v000000000275a100_0;  alias, 1 drivers
v000000000277ce60_0 .var "wd_o", 4 0;
v000000000277cf00_0 .net "wdata_i", 31 0, v000000000275a240_0;  alias, 1 drivers
v000000000277cfa0_0 .var "wdata_o", 31 0;
v000000000277fd70_0 .net "wreg_i", 0 0, v000000000275a2e0_0;  alias, 1 drivers
v000000000277eab0_0 .var "wreg_o", 0 0;
E_0000000002757d50 .event edge, v000000000275a4c0_0, v000000000275a100_0, v000000000275a2e0_0, v000000000275a240_0;
S_000000000107e740 .scope module, "mem_wb0" "mem_wb" 4 199, 11 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "mem_wd"
    .port_info 3 /INPUT 1 "mem_wreg"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /OUTPUT 5 "wb_wd"
    .port_info 6 /OUTPUT 1 "wb_wreg"
    .port_info 7 /OUTPUT 32 "wb_wdata"
v000000000277fb90_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277e6f0_0 .net "mem_wd", 4 0, v000000000277ce60_0;  alias, 1 drivers
v000000000277ea10_0 .net "mem_wdata", 31 0, v000000000277cfa0_0;  alias, 1 drivers
v000000000277e830_0 .net "mem_wreg", 0 0, v000000000277eab0_0;  alias, 1 drivers
v000000000277ec90_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v000000000277f9b0_0 .var "wb_wd", 4 0;
v000000000277f050_0 .var "wb_wdata", 31 0;
v000000000277ed30_0 .var "wb_wreg", 0 0;
S_00000000026fe430 .scope module, "pc_rom0" "pc_rom" 4 84, 12 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /OUTPUT 1 "ce"
v000000000277fa50_0 .var "ce", 0 0;
v0000000002780090_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277fff0_0 .var "pc", 31 0;
v00000000027801d0_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
S_00000000026fe5b0 .scope module, "regfile0" "regfile" 4 126, 13 23 0, S_00000000026f5820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "waddr"
    .port_info 3 /INPUT 32 "wdata"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "raddr1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rdata1"
    .port_info 8 /INPUT 5 "raddr2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rdata2"
v000000000277eb50_0 .net "clk", 0 0, v0000000002781d80_0;  alias, 1 drivers
v000000000277f190_0 .net "raddr1", 4 0, v000000000277d900_0;  alias, 1 drivers
v000000000277f5f0_0 .net "raddr2", 4 0, v000000000277dcc0_0;  alias, 1 drivers
v000000000277f4b0_0 .var "rdata1", 31 0;
v0000000002780130_0 .var "rdata2", 31 0;
v0000000002780270_0 .net "re1", 0 0, v000000000277c820_0;  alias, 1 drivers
v000000000277f0f0_0 .net "re2", 0 0, v000000000277d400_0;  alias, 1 drivers
v000000000277feb0 .array "register", 31 0, 31 0;
v000000000277f230_0 .net "rst", 0 0, v0000000002782280_0;  alias, 1 drivers
v000000000277e8d0_0 .net "waddr", 4 0, v000000000277f9b0_0;  alias, 1 drivers
v000000000277faf0_0 .net "wdata", 31 0, v000000000277f050_0;  alias, 1 drivers
v000000000277fc30_0 .net "we", 0 0, v000000000277ed30_0;  alias, 1 drivers
E_0000000002757b90/0 .event edge, v000000000277d900_0, v000000000277c820_0, v000000000277f9b0_0, v000000000277ed30_0;
v000000000277feb0_0 .array/port v000000000277feb0, 0;
v000000000277feb0_1 .array/port v000000000277feb0, 1;
v000000000277feb0_2 .array/port v000000000277feb0, 2;
E_0000000002757b90/1 .event edge, v000000000277f050_0, v000000000277feb0_0, v000000000277feb0_1, v000000000277feb0_2;
v000000000277feb0_3 .array/port v000000000277feb0, 3;
v000000000277feb0_4 .array/port v000000000277feb0, 4;
v000000000277feb0_5 .array/port v000000000277feb0, 5;
v000000000277feb0_6 .array/port v000000000277feb0, 6;
E_0000000002757b90/2 .event edge, v000000000277feb0_3, v000000000277feb0_4, v000000000277feb0_5, v000000000277feb0_6;
v000000000277feb0_7 .array/port v000000000277feb0, 7;
v000000000277feb0_8 .array/port v000000000277feb0, 8;
v000000000277feb0_9 .array/port v000000000277feb0, 9;
v000000000277feb0_10 .array/port v000000000277feb0, 10;
E_0000000002757b90/3 .event edge, v000000000277feb0_7, v000000000277feb0_8, v000000000277feb0_9, v000000000277feb0_10;
v000000000277feb0_11 .array/port v000000000277feb0, 11;
v000000000277feb0_12 .array/port v000000000277feb0, 12;
v000000000277feb0_13 .array/port v000000000277feb0, 13;
v000000000277feb0_14 .array/port v000000000277feb0, 14;
E_0000000002757b90/4 .event edge, v000000000277feb0_11, v000000000277feb0_12, v000000000277feb0_13, v000000000277feb0_14;
v000000000277feb0_15 .array/port v000000000277feb0, 15;
v000000000277feb0_16 .array/port v000000000277feb0, 16;
v000000000277feb0_17 .array/port v000000000277feb0, 17;
v000000000277feb0_18 .array/port v000000000277feb0, 18;
E_0000000002757b90/5 .event edge, v000000000277feb0_15, v000000000277feb0_16, v000000000277feb0_17, v000000000277feb0_18;
v000000000277feb0_19 .array/port v000000000277feb0, 19;
v000000000277feb0_20 .array/port v000000000277feb0, 20;
v000000000277feb0_21 .array/port v000000000277feb0, 21;
v000000000277feb0_22 .array/port v000000000277feb0, 22;
E_0000000002757b90/6 .event edge, v000000000277feb0_19, v000000000277feb0_20, v000000000277feb0_21, v000000000277feb0_22;
v000000000277feb0_23 .array/port v000000000277feb0, 23;
v000000000277feb0_24 .array/port v000000000277feb0, 24;
v000000000277feb0_25 .array/port v000000000277feb0, 25;
v000000000277feb0_26 .array/port v000000000277feb0, 26;
E_0000000002757b90/7 .event edge, v000000000277feb0_23, v000000000277feb0_24, v000000000277feb0_25, v000000000277feb0_26;
v000000000277feb0_27 .array/port v000000000277feb0, 27;
v000000000277feb0_28 .array/port v000000000277feb0, 28;
v000000000277feb0_29 .array/port v000000000277feb0, 29;
v000000000277feb0_30 .array/port v000000000277feb0, 30;
E_0000000002757b90/8 .event edge, v000000000277feb0_27, v000000000277feb0_28, v000000000277feb0_29, v000000000277feb0_30;
v000000000277feb0_31 .array/port v000000000277feb0, 31;
E_0000000002757b90/9 .event edge, v000000000277feb0_31, v000000000277dcc0_0, v000000000277d400_0;
E_0000000002757b90 .event/or E_0000000002757b90/0, E_0000000002757b90/1, E_0000000002757b90/2, E_0000000002757b90/3, E_0000000002757b90/4, E_0000000002757b90/5, E_0000000002757b90/6, E_0000000002757b90/7, E_0000000002757b90/8, E_0000000002757b90/9;
S_00000000026d6e60 .scope module, "inst_rom0" "inst_rom" 3 65, 14 35 0, S_00000000026f56a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ce"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "inst"
v0000000002781ec0_0 .net "addr", 31 0, L_00000000026fd460;  alias, 1 drivers
v00000000027821e0_0 .net "ce", 0 0, v000000000277fa50_0;  alias, 1 drivers
v0000000002781240_0 .var "inst", 31 0;
v00000000027817e0 .array "inst_mem", 50 0, 31 0;
v00000000027817e0_0 .array/port v00000000027817e0, 0;
v00000000027817e0_1 .array/port v00000000027817e0, 1;
E_0000000002757990/0 .event edge, v000000000277fa50_0, v00000000027820a0_0, v00000000027817e0_0, v00000000027817e0_1;
v00000000027817e0_2 .array/port v00000000027817e0, 2;
v00000000027817e0_3 .array/port v00000000027817e0, 3;
v00000000027817e0_4 .array/port v00000000027817e0, 4;
v00000000027817e0_5 .array/port v00000000027817e0, 5;
E_0000000002757990/1 .event edge, v00000000027817e0_2, v00000000027817e0_3, v00000000027817e0_4, v00000000027817e0_5;
v00000000027817e0_6 .array/port v00000000027817e0, 6;
v00000000027817e0_7 .array/port v00000000027817e0, 7;
v00000000027817e0_8 .array/port v00000000027817e0, 8;
v00000000027817e0_9 .array/port v00000000027817e0, 9;
E_0000000002757990/2 .event edge, v00000000027817e0_6, v00000000027817e0_7, v00000000027817e0_8, v00000000027817e0_9;
v00000000027817e0_10 .array/port v00000000027817e0, 10;
v00000000027817e0_11 .array/port v00000000027817e0, 11;
v00000000027817e0_12 .array/port v00000000027817e0, 12;
v00000000027817e0_13 .array/port v00000000027817e0, 13;
E_0000000002757990/3 .event edge, v00000000027817e0_10, v00000000027817e0_11, v00000000027817e0_12, v00000000027817e0_13;
v00000000027817e0_14 .array/port v00000000027817e0, 14;
v00000000027817e0_15 .array/port v00000000027817e0, 15;
v00000000027817e0_16 .array/port v00000000027817e0, 16;
v00000000027817e0_17 .array/port v00000000027817e0, 17;
E_0000000002757990/4 .event edge, v00000000027817e0_14, v00000000027817e0_15, v00000000027817e0_16, v00000000027817e0_17;
v00000000027817e0_18 .array/port v00000000027817e0, 18;
v00000000027817e0_19 .array/port v00000000027817e0, 19;
v00000000027817e0_20 .array/port v00000000027817e0, 20;
v00000000027817e0_21 .array/port v00000000027817e0, 21;
E_0000000002757990/5 .event edge, v00000000027817e0_18, v00000000027817e0_19, v00000000027817e0_20, v00000000027817e0_21;
v00000000027817e0_22 .array/port v00000000027817e0, 22;
v00000000027817e0_23 .array/port v00000000027817e0, 23;
v00000000027817e0_24 .array/port v00000000027817e0, 24;
v00000000027817e0_25 .array/port v00000000027817e0, 25;
E_0000000002757990/6 .event edge, v00000000027817e0_22, v00000000027817e0_23, v00000000027817e0_24, v00000000027817e0_25;
v00000000027817e0_26 .array/port v00000000027817e0, 26;
v00000000027817e0_27 .array/port v00000000027817e0, 27;
v00000000027817e0_28 .array/port v00000000027817e0, 28;
v00000000027817e0_29 .array/port v00000000027817e0, 29;
E_0000000002757990/7 .event edge, v00000000027817e0_26, v00000000027817e0_27, v00000000027817e0_28, v00000000027817e0_29;
v00000000027817e0_30 .array/port v00000000027817e0, 30;
v00000000027817e0_31 .array/port v00000000027817e0, 31;
v00000000027817e0_32 .array/port v00000000027817e0, 32;
v00000000027817e0_33 .array/port v00000000027817e0, 33;
E_0000000002757990/8 .event edge, v00000000027817e0_30, v00000000027817e0_31, v00000000027817e0_32, v00000000027817e0_33;
v00000000027817e0_34 .array/port v00000000027817e0, 34;
v00000000027817e0_35 .array/port v00000000027817e0, 35;
v00000000027817e0_36 .array/port v00000000027817e0, 36;
v00000000027817e0_37 .array/port v00000000027817e0, 37;
E_0000000002757990/9 .event edge, v00000000027817e0_34, v00000000027817e0_35, v00000000027817e0_36, v00000000027817e0_37;
v00000000027817e0_38 .array/port v00000000027817e0, 38;
v00000000027817e0_39 .array/port v00000000027817e0, 39;
v00000000027817e0_40 .array/port v00000000027817e0, 40;
v00000000027817e0_41 .array/port v00000000027817e0, 41;
E_0000000002757990/10 .event edge, v00000000027817e0_38, v00000000027817e0_39, v00000000027817e0_40, v00000000027817e0_41;
v00000000027817e0_42 .array/port v00000000027817e0, 42;
v00000000027817e0_43 .array/port v00000000027817e0, 43;
v00000000027817e0_44 .array/port v00000000027817e0, 44;
v00000000027817e0_45 .array/port v00000000027817e0, 45;
E_0000000002757990/11 .event edge, v00000000027817e0_42, v00000000027817e0_43, v00000000027817e0_44, v00000000027817e0_45;
v00000000027817e0_46 .array/port v00000000027817e0, 46;
v00000000027817e0_47 .array/port v00000000027817e0, 47;
v00000000027817e0_48 .array/port v00000000027817e0, 48;
v00000000027817e0_49 .array/port v00000000027817e0, 49;
E_0000000002757990/12 .event edge, v00000000027817e0_46, v00000000027817e0_47, v00000000027817e0_48, v00000000027817e0_49;
v00000000027817e0_50 .array/port v00000000027817e0, 50;
E_0000000002757990/13 .event edge, v00000000027817e0_50;
E_0000000002757990 .event/or E_0000000002757990/0, E_0000000002757990/1, E_0000000002757990/2, E_0000000002757990/3, E_0000000002757990/4, E_0000000002757990/5, E_0000000002757990/6, E_0000000002757990/7, E_0000000002757990/8, E_0000000002757990/9, E_0000000002757990/10, E_0000000002757990/11, E_0000000002757990/12, E_0000000002757990/13;
    .scope S_00000000026fe430;
T_0 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000277fa50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277fff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000027801d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277fff0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000277fff0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000000000277fff0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002725530;
T_1 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000277cd20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277c780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277cc80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000277c960_0;
    %assign/vec4 v000000000277c780_0, 0;
    %load/vec4 v000000000277c8c0_0;
    %assign/vec4 v000000000277cc80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027267c0;
T_2 ;
    %wait E_0000000002757b50;
    %load/vec4 v000000000277dae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277d900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277dcc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000277d0e0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000000000277e080_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000000000277e080_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 38, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000000000277e080_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 37, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000000000277e1c0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000000000277cbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277e1c0_0, 0;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 36, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 38, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 39, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 37, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000000000277d540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 3, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v000000000277d540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277dcc0_0, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v000000000277d2c0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000000000277e1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %pushi/vec4 7, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000000000277d540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277dcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000000000277d540_0;
    %pad/u 8;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000275a920_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000277d4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277c820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000277d400_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000000000277d900_0, 0;
    %load/vec4 v000000000277e080_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000000000277dcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d040_0, 0;
T_2.16 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027267c0;
T_3 ;
    %wait E_0000000002757790;
    %load/vec4 v000000000277dae0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277d5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277d860_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000277c820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000000000277e3a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277da40_0;
    %load/vec4 v000000000277d900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000000000277de00_0;
    %assign/vec4 v000000000277d5e0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000000000277d180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277dea0_0;
    %load/vec4 v000000000277d900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000000000277dc20_0;
    %assign/vec4 v000000000277d5e0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000000000277df40_0;
    %assign/vec4 v000000000277d5e0_0, 0;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000000000277e1c0_0;
    %assign/vec4 v000000000277d5e0_0, 0;
T_3.3 ;
    %load/vec4 v000000000277d400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v000000000277e3a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277da40_0;
    %load/vec4 v000000000277dcc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v000000000277de00_0;
    %assign/vec4 v000000000277d860_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v000000000277d180_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277dea0_0;
    %load/vec4 v000000000277dcc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v000000000277dc20_0;
    %assign/vec4 v000000000277d860_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v000000000277dd60_0;
    %assign/vec4 v000000000277d860_0, 0;
T_3.13 ;
T_3.11 ;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000000000277e1c0_0;
    %assign/vec4 v000000000277d860_0, 0;
T_3.9 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000026fe5b0;
T_4 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000277f230_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000277fc30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277e8d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000277faf0_0;
    %load/vec4 v000000000277e8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000277feb0, 0, 4;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000026fe5b0;
T_5 ;
    %wait E_0000000002757b90;
    %load/vec4 v000000000277f190_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0000000002780270_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277f4b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000277f190_0;
    %load/vec4 v000000000277e8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277fc30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000277faf0_0;
    %assign/vec4 v000000000277f4b0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000277f190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000277feb0, 4;
    %assign/vec4 v000000000277f4b0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v000000000277f5f0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v000000000277f0f0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002780130_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000000000277f5f0_0;
    %load/vec4 v000000000277e8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000277fc30_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v000000000277faf0_0;
    %assign/vec4 v0000000002780130_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000000000277f5f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000277feb0, 4;
    %assign/vec4 v0000000002780130_0, 0;
T_5.7 ;
T_5.5 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027253b0;
T_6 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000277e120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000277d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000277ca00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277e260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277cb40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277db80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277d720_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000277caa0_0;
    %assign/vec4 v000000000277d680_0, 0;
    %load/vec4 v000000000277e300_0;
    %assign/vec4 v000000000277ca00_0, 0;
    %load/vec4 v000000000277c640_0;
    %assign/vec4 v000000000277e260_0, 0;
    %load/vec4 v000000000277dfe0_0;
    %assign/vec4 v000000000277cb40_0, 0;
    %load/vec4 v000000000277d7c0_0;
    %assign/vec4 v000000000277db80_0, 0;
    %load/vec4 v000000000277d360_0;
    %assign/vec4 v000000000277d720_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000026a2c30;
T_7 ;
    %wait E_0000000002757310;
    %load/vec4 v000000000275a4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000275a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000275ad80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000275aec0_0;
    %assign/vec4 v000000000275a060_0, 0;
    %load/vec4 v000000000275a7e0_0;
    %assign/vec4 v000000000275ad80_0, 0;
    %load/vec4 v000000000275a1a0_0;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000275a420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000275a740_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0000000002759fc0_0;
    %load/vec4 v000000000275ae20_0;
    %or;
    %assign/vec4 v000000000275a420_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0000000002759fc0_0;
    %load/vec4 v000000000275ae20_0;
    %and;
    %assign/vec4 v000000000275a420_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0000000002759fc0_0;
    %load/vec4 v000000000275ae20_0;
    %xor;
    %assign/vec4 v000000000275a420_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0000000002759fc0_0;
    %load/vec4 v000000000275ae20_0;
    %or;
    %inv;
    %assign/vec4 v000000000275a420_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000000000275ae20_0;
    %load/vec4 v0000000002759fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000000000275a740_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000000000275ae20_0;
    %load/vec4 v0000000002759fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v000000000275a740_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v000000000275ae20_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0000000002759fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000000002759fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v000000000275ae20_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %xor;
    %load/vec4 v000000000275ae20_0;
    %load/vec4 v0000000002759fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %assign/vec4 v000000000275a740_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000026a2c30;
T_8 ;
    %wait E_0000000002757f50;
    %load/vec4 v000000000275a4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000275a600_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000275aba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000275a600_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000000000275a420_0;
    %assign/vec4 v000000000275a600_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000000000275a740_0;
    %assign/vec4 v000000000275a600_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000026a2db0;
T_9 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000275a380_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000275a240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000275a100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000275a2e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000275aa60_0;
    %assign/vec4 v000000000275a240_0, 0;
    %load/vec4 v000000000275a9c0_0;
    %assign/vec4 v000000000275a100_0, 0;
    %load/vec4 v000000000275a880_0;
    %assign/vec4 v000000000275a2e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000000000107e5c0;
T_10 ;
    %wait E_0000000002757d50;
    %load/vec4 v000000000277d220_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277ce60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277eab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277cfa0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000277cdc0_0;
    %assign/vec4 v000000000277ce60_0, 0;
    %load/vec4 v000000000277fd70_0;
    %assign/vec4 v000000000277eab0_0, 0;
    %load/vec4 v000000000277cf00_0;
    %assign/vec4 v000000000277cfa0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000107e740;
T_11 ;
    %wait E_0000000002757d10;
    %load/vec4 v000000000277ec90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000277f050_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000277f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000277ed30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000000000277ea10_0;
    %assign/vec4 v000000000277f050_0, 0;
    %load/vec4 v000000000277e6f0_0;
    %assign/vec4 v000000000277f9b0_0, 0;
    %load/vec4 v000000000277e830_0;
    %assign/vec4 v000000000277ed30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000026d6e60;
T_12 ;
    %vpi_call 14 46 "$readmemh", "inst_rom.data", v00000000027817e0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000026d6e60;
T_13 ;
    %wait E_0000000002757990;
    %load/vec4 v00000000027821e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002781240_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000002781ec0_0;
    %parti/s 18, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000000027817e0, 4;
    %assign/vec4 v0000000002781240_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000275cf90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002781d80_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v0000000002781d80_0;
    %inv;
    %store/vec4 v0000000002781d80_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_000000000275cf90;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002782280_0, 0, 1;
    %delay 195000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002782280_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 51 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000000000275cf90;
T_16 ;
    %vpi_call 2 85 "$monitor", "%d\012regs[0]\011=\011%h\012regs[2]\011=\011%h\012regs[5]\011=\011%h\012regs[7]\011=\011%h\012regs[8]\011=\011%h\012", $stime, &A<v000000000277feb0, 0>, &A<v000000000277feb0, 2>, &A<v000000000277feb0, 5>, &A<v000000000277feb0, 7>, &A<v000000000277feb0, 8>, " " {0 0 0};
    %vpi_call 2 93 "$dumpfile", "openmips_min_sopc_tb.vcd" {0 0 0};
    %vpi_call 2 94 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000026f56a0 {0 0 0};
    %delay 800000, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "openmips_min_sopc_tb.v";
    "./openmips_min_sopc.v";
    "./cpu.v";
    "./ex.v";
    "./ex_mem.v";
    "./id.v";
    "./id_ex.v";
    "./if_id.v";
    "./mem.v";
    "./mem_wb.v";
    "./pc.v";
    "./regfile.v";
    "./inst_rom.v";
