homepage: https://github.com/cocreature/riscv-isa#readme
changelog-type: markdown
hash: f998732d08cb67e2d7b6f80b6f9240caedc65e4297d1d90ca87758e78a247e73
test-bench-deps:
  base: -any
  hspec: -any
  riscv-isa: -any
  QuickCheck: -any
maintainer: value
synopsis: Haskell representation of the RISC-V instruction set architecture
changelog: ! "# 0.1.0.0\n* Add deserialization support\n* `Show`, `Eq` and `Ord` instances
  for all types\n* Test-suite for checking that deserializing is the inverse of\n
  \ serialization\n* Various bugfixes\n\n# 0.0.2.0\n* Fix various errors in the Haskell
  ISA representation\n* Add serialization support\n\n# 0.0.1.0\nInitial release\n"
basic-deps:
  base: ! '>=4.8 && <5'
  mtl: ! '>=2.2 && <2.3'
  QuickCheck: ! '>=2.8 && <2.10'
all-versions:
- 0.0.1.0
- 0.0.2.0
- 0.1.0.0
author: Moritz Kiefer
latest: 0.1.0.0
description-type: markdown
description: ! '# Haskell representation of the RISC-V instruction set architecture


  [![Build Status](https://travis-ci.com/cocreature/riscv-isa.svg?token=k5tv9VjJ9pj7ynzqQyjR&branch=master)](https://travis-ci.com/cocreature/riscv-isa)

'
license-name: BSD-3-Clause
