C Z6.4+po+poprlx+porlxp
"PodWW Wse PodWRPRlx FreRlxRlx PodWRRlxP Fre"
Cycle=Fre PodWW Wse PodWRPRlx FreRlxRlx PodWRRlxP
Relax=
Safe=Fre Wse PodWW PodWR FreRlxRlx
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Ws Fr Fr
Orig=PodWW Wse PodWRPRlx FreRlxRlx PodWRRlxP Fre

{}

P0 (volatile int* y,volatile int* x) {
  *x = 1;
  *y = 1;
}

P1 (atomic_int* z,volatile int* y) {
  *y = 2;
  int r0 = atomic_load_explicit(z,memory_order_relaxed);
}

P2 (atomic_int* z,volatile int* x) {
  atomic_store_explicit(z,1,memory_order_relaxed);
  int r0 = *x;
}

exists
(y=2 /\ 1:r0=0 /\ 2:r0=0)
