Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu May  9 12:49:07 2019
| Host         : LAB-SCI-214-17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_top_control_sets_placed.rpt
| Design       : computer_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |            8 |
| No           | No                    | Yes                    |              16 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-------------------------------+------------------+------------------+----------------+
|    Clock Signal   |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-------------------------------+------------------+------------------+----------------+
|  clk_div_BUFG[27] |                               |                  |                1 |              2 |
|  clk_div_BUFG[27] |                               | reset_IBUF       |                3 |             16 |
|  CLKM_IBUF_BUFG   |                               |                  |                7 |             56 |
|  clk_div_BUFG[27] | mips1/mips1/dp/pcreg/we3      |                  |                8 |            128 |
|  clk_div_BUFG[27] | mips1/mips1/dp/pcreg/regWrite |                  |               32 |            512 |
+-------------------+-------------------------------+------------------+------------------+----------------+


