v 20000220
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0 0
pin1=2
}
T 360 3000 9 8 1 0 0 0
J
P 2000 3000 1700 3000 1
{
T 1800 3050 5 8 1 1 0 0
pin2=10
}
T 1340 3000 9 8 1 0 0 0
CLK
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0 0
pin3=3
}
T 360 2600 9 8 1 0 0 0
K
P 2000 2600 1700 2600 1
{
T 1800 2650 5 8 1 1 0 0
pin4=15
}
T 1440 2600 9 8 1 0 0 0
Q0
P 0 2200 300 2200 1
{
T 100 2250 5 8 1 1 0 0
pin5=4
}
T 360 2200 9 8 1 0 0 0
P0
P 2000 2200 1700 2200 1
{
T 1800 2250 5 8 1 1 0 0
pin6=14
}
T 1440 2200 9 8 1 0 0 0
Q1
P 0 1800 300 1800 1
{
T 100 1850 5 8 1 1 0 0
pin7=5
}
T 360 1800 9 8 1 0 0 0
P1
P 2000 1800 1700 1800 1
{
T 1800 1850 5 8 1 1 0 0
pin8=13
}
T 1440 1800 9 8 1 0 0 0
Q2
P 0 1400 300 1400 1
{
T 100 1450 5 8 1 1 0 0
pin9=6
}
T 360 1400 9 8 1 0 0 0
P2
P 2000 1400 1700 1400 1
{
T 1800 1450 5 8 1 1 0 0
pin10=12
}
T 1440 1400 9 8 1 0 0 0
Q3
P 0 1000 300 1000 1
{
T 100 1050 5 8 1 1 0 0
pin11=7
}
T 360 1000 9 8 1 0 0 0
P3
P 2000 1000 1700 1000 1
{
T 1800 1050 5 8 1 1 0 0
pin12=11
}
T 1340 1000 9 8 1 0 0 0
/Q3
P 0 600 300 600 1
{
T 100 650 5 8 1 1 0 0
pin13=9
}
T 360 600 9 8 1 0 0 0
LOAD
P 0 200 300 200 1
{
T 100 250 5 8 1 1 0 0
pin14=1
}
T 360 200 9 8 1 0 0 0
RST
B 300 0 1400 3300 3
T 2100 3340 5 10 0 0 0 0
device=74195
T 2100 3140 5 10 0 0 0 0
footprint=DIP16
T 300 3340 9 10 1 0 0 0
74195
T 1700 3400 8 10 1 1 0 6
uref=U?
