<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="82500001fs"></ZoomEndTime>
      <Cursor1Time time="34300000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="108"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="33" />
   <wvobject type="logic" fp_name="/testbench/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/pc">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/writedata">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dataadr">
      <obj_property name="ElementShortName">dataadr[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataadr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/memwrite">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/imem/a">
      <obj_property name="ElementShortName">a[5:0]</obj_property>
      <obj_property name="ObjectShortName">a[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/imem/rd">
      <obj_property name="ElementShortName">rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/imem/RAM">
      <obj_property name="ElementShortName">RAM[63:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">RAM[63:0][31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/instr">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/memwrite">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/aluout">
      <obj_property name="ElementShortName">aluout[31:0]</obj_property>
      <obj_property name="ObjectShortName">aluout[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/writedata">
      <obj_property name="ElementShortName">writedata[31:0]</obj_property>
      <obj_property name="ObjectShortName">writedata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/readdata">
      <obj_property name="ElementShortName">readdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">readdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/memtoreg">
      <obj_property name="ElementShortName">memtoreg</obj_property>
      <obj_property name="ObjectShortName">memtoreg</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/alusrc">
      <obj_property name="ElementShortName">alusrc</obj_property>
      <obj_property name="ObjectShortName">alusrc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/regdst">
      <obj_property name="ElementShortName">regdst</obj_property>
      <obj_property name="ObjectShortName">regdst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/regwrite">
      <obj_property name="ElementShortName">regwrite</obj_property>
      <obj_property name="ObjectShortName">regwrite</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/jump">
      <obj_property name="ElementShortName">jump</obj_property>
      <obj_property name="ObjectShortName">jump</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/pcsrc">
      <obj_property name="ElementShortName">pcsrc</obj_property>
      <obj_property name="ObjectShortName">pcsrc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/zero">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/alucontrol">
      <obj_property name="ElementShortName">alucontrol[2:0]</obj_property>
      <obj_property name="ObjectShortName">alucontrol[2:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/dp/rf/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/testbench/dut/mips/dp/rf/we3">
      <obj_property name="ElementShortName">we3</obj_property>
      <obj_property name="ObjectShortName">we3</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/ra1">
      <obj_property name="ElementShortName">ra1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ra1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/ra2">
      <obj_property name="ElementShortName">ra2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ra2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/wa3">
      <obj_property name="ElementShortName">wa3[4:0]</obj_property>
      <obj_property name="ObjectShortName">wa3[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/wd3">
      <obj_property name="ElementShortName">wd3[31:0]</obj_property>
      <obj_property name="ObjectShortName">wd3[31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/rd1">
      <obj_property name="ElementShortName">rd1[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/rd2">
      <obj_property name="ElementShortName">rd2[31:0]</obj_property>
      <obj_property name="ObjectShortName">rd2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/testbench/dut/mips/dp/rf/rf">
      <obj_property name="ElementShortName">rf[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">rf[31:0][31:0]</obj_property>
   </wvobject>
</wave_config>
