/* bench 19686.3.0 7a2ee91c17c6 */
/* bench 19686.3.1 363d0452832e */
/* bench 19686.3.2 5f79bb557fff */
/* bench 19686.3.3 0b80b15d6f62 */
/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __IP30_COMMON_H
/* bench 17627.1.0 5ebfe3cece6a */
/* bench 17627.1.1 d2ca4d13e1de */
/* bench 17627.1.2 62cd548cca2f */
/* bench 17627.1.3 f16245c2ef12 */
/* bench 17627.1.4 77ae30bf5032 */
/* bench 17627.1.5 528754f4429a */
#define __IP30_COMMON_H

/*
/* bench 15464.0.0 ddf438404534 */
/* bench 15464.0.1 d32fba337e8c */
/* bench 15464.0.2 089c805b47cb */
/* bench 15464.0.3 3cb48c54c105 */
/* bench 15464.0.4 79b856c6e1bd */
/* bench 15464.0.5 7951a674ed28 */
/* bench 15464.0.6 719fe0f88b81 */
/* bench 15464.0.7 74379a4aecd2 */
 * ACFail is wired via BaseIO BRIDGE slot #7.
 */
#define IP30_POWER_IRQ		HEART_L2_INT_POWER_BTN

#define IP30_HEART_L0_IRQ	(MIPS_CPU_IRQ_BASE + 2)
#define IP30_HEART_L1_IRQ	(MIPS_CPU_IRQ_BASE + 3)
#define IP30_HEART_L2_IRQ	(MIPS_CPU_IRQ_BASE + 4)
#define IP30_HEART_TIMER_IRQ	(MIPS_CPU_IRQ_BASE + 5)
#define IP30_HEART_ERR_IRQ	(MIPS_CPU_IRQ_BASE + 6)

extern void __init ip30_install_ipi(void);
extern struct plat_smp_ops ip30_smp_ops;
extern void __init ip30_per_cpu_init(void);

#endif /* __IP30_COMMON_H */
