INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enriq/Downloads/Introduction to VLSI Design - 16-bit RISC Processor/Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/parameter.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enriq/Downloads/Introduction to VLSI Design - 16-bit RISC Processor/Introduction to VLSI Design - 16-bit RISC Processor.srcs/sources_1/new/parameter.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/enriq/Downloads/Introduction to VLSI Design - 16-bit RISC Processor/Introduction to VLSI Design - 16-bit RISC Processor.srcs/sim_1/new/16-bit RISC Processor Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_Risc_16_bit
