{
    "code": "module TopModule (\n    input  logic clk,           // Clock signal, positive edge-triggered\n    input  logic async_reset,   // Asynchronous reset, active high\n    input  logic d,             // Data input\n    output logic q              // D flip-flop output\n);\n\nalways @(posedge clk or posedge async_reset) begin\n    if (async_reset) begin\n        q <= 1'b0;  // Reset state\n    end else begin\n        q <= d;     // Capture data input\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 1
}