#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 26 08:26:58 2021
# Process ID: 20888
# Current directory: C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1
# Command line: vivado.exe -log dig_clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dig_clock.tcl
# Log file: C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1/dig_clock.vds
# Journal file: C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dig_clock.tcl -notrace
Command: synth_design -top dig_clock -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 359.547 ; gain = 97.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dig_clock' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clk_en' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv:23]
	Parameter N bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_en' (1#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/clk_en.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Edge_detection' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:23]
WARNING: [Synth 8-3848] Net pos_edge in module/entity Edge_detection does not have driver. [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'Edge_detection' (2#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/Edge_detection.sv:23]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv:23]
	Parameter MAX_SEC bound to: 59 - type: integer 
	Parameter MAX_MIN bound to: 59 - type: integer 
	Parameter MAX_COUNT bound to: 25000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer' (3#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/timer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-20888-LAPTOP-GSKICBGM/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (4#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1/.Xil/Vivado-20888-LAPTOP-GSKICBGM/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'scan' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'scan' (5#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv:23]
INFO: [Synth 8-6157] synthesizing module 'analyze2a_to_g' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'analyze2a_to_g' (6#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/analyze2a_to_g.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dig_clock' (7#1) [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv:3]
WARNING: [Synth 8-3331] design Edge_detection has unconnected port pos_edge
WARNING: [Synth 8-3331] design Edge_detection has unconnected port clk
WARNING: [Synth 8-3331] design Edge_detection has unconnected port reset
WARNING: [Synth 8-3331] design Edge_detection has unconnected port i_btn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.664 ; gain = 151.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.664 ; gain = 151.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.664 ; gain = 151.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'U3'
Parsing XDC File [c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'U4'
Finished Parsing XDC File [c:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'U4'
Parsing XDC File [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
Finished Parsing XDC File [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/constrs_1/new/dig_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dig_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dig_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 746.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "r_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clkAfterEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "r_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'decimalTime_reg' [C:/Users/86150/Desktop/dig_clock/dig_clock.srcs/sources_1/new/scan.sv:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 9     
Module scan 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/r_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/clkAfterEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U2/min" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design dig_clock has unconnected port i_start
INFO: [Synth 8-3886] merging instance 'U2/sec_reg[6]' (FDE) to 'U2/sec_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 746.043 ; gain = 484.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 763.410 ; gain = 501.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U2/state_reg) is unused and will be removed from module dig_clock.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U2/r_cnt_reg[17] )
INFO: [Synth 8-3886] merging instance 'U2/min_reg[0]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[1]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[2]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[3]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[4]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[5]' (FDRE) to 'U2/min_reg[7]'
INFO: [Synth 8-3886] merging instance 'U2/min_reg[6]' (FDRE) to 'U2/min_reg[7]'
WARNING: [Synth 8-3332] Sequential element (U2/min_reg[7]) is unused and will be removed from module dig_clock.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |     8|
|5     |LUT1         |     3|
|6     |LUT2         |     3|
|7     |LUT3         |     2|
|8     |LUT4         |    14|
|9     |LUT5         |    36|
|10    |LUT6         |    12|
|11    |FDRE         |    43|
|12    |FDSE         |     1|
|13    |LD           |     4|
|14    |IBUF         |     2|
|15    |OBUF         |    12|
+------+-------------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   157|
|2     |  U0     |clk_en         |    83|
|3     |  U2     |timer          |    19|
|4     |  U5     |scan           |    23|
|5     |  U6     |analyze2a_to_g |     1|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 764.559 ; gain = 170.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 764.559 ; gain = 502.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 764.559 ; gain = 514.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/86150/Desktop/dig_clock/dig_clock.runs/synth_1/dig_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dig_clock_utilization_synth.rpt -pb dig_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 764.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 26 08:27:50 2021...
