module Contador(
					input clk, input clr_n, 
					input [5:0] in,
					output [5:0] out);
					
reg [5:0] cont; 
reg [5:0] out);

always @ (posedge clk)
	begin
		if (clr_n)
			begin
			out <= cont;
			cont <= cont + 6'd1;
			end
			
			else
				begin
				cont <= 6'd0;
				end
	end
	
	endmodule
	