{"metadata":{"orig_nbformat":4,"language_info":{"name":"scala","version":"2.12.10","mimetype":"text/x-scala","file_extension":".scala","nbconvert_exporter":"script","codemirror_mode":"text/x-scala"},"kernelspec":{"name":"scala","display_name":"Scala","language":"scala"}},"nbformat_minor":5,"nbformat":4,"cells":[{"cell_type":"markdown","source":"# Open-Source Formal Verification for Chisel\n\nIn this notebook, we illustrate some of the new formal verification features that are the topic of our [WOSET 2021 paper](https://woset-workshop.github.io/WOSET2021.html#article-3).\n\nFirst we download the latest [Chisel](https://github.com/chipsalliance/chisel3) and [chiseltest](https://github.com/ucb-bar/chisel-testers2) snapshot release from the Sonatypes package repository:","metadata":{},"id":"a1d53420-f4ae-442b-beb8-f1668c65cbef"},{"cell_type":"code","source":"interp.repositories() ++= Seq(\n  coursierapi.MavenRepository.of(\"https://oss.sonatype.org/content/repositories/snapshots\")\n)","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"bfc7fbdf-a40f-4b46-82d1-bd5c9aeaa719"},{"cell_type":"code","source":"import $ivy.`edu.berkeley.cs::chisel3:3.5-SNAPSHOT`\nimport $ivy.`edu.berkeley.cs::chiseltest:0.5-SNAPSHOT`","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"0c60ef20-d084-4cdb-84a1-76d96fa97aa8"},{"cell_type":"code","source":"import chisel3._\nimport chisel3.stage._\nimport firrtl.options.Dependency\nimport firrtl.stage.RunFirrtlTransformAnnotation","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"8cc4045b-24d3-4093-bc20-2e026272e752"},{"cell_type":"markdown","source":"Now we can declare a simple Chisel module:","metadata":{},"id":"46bad1c4-2954-49a0-af3c-0195483c8c4b"},{"cell_type":"code","source":"class KeepMax(width: Int) extends Module {\n  val in = IO(Input(UInt(width.W)))\n  val out = IO(Output(UInt(width.W)))\n\n  val max = RegInit(0.U(width.W))\n  when (in > max) {\n    max := in\n  }\n  out := max\n    \n  // get the value of io.out from 1 cycle in the past\n  val firstCycle = RegInit(true.B)\n  firstCycle := false.B\n  when(!firstCycle) {\n    assert(out >= RegNext(out))\n  }\n}","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"b03d920f-24b9-4c66-9bc3-32f651e08868"},{"cell_type":"markdown","source":"## Compilation Flow\nChisel is a Scala library for RTL circuits. These circuits can be exported into HiFirrtl which represents a static RTL circuit with high level Chisel features like memories, bundles and vectors. The firrtl compiler lowers these features to a more simple LoFirrtl representation which can then be exported to Verilog.","metadata":{},"id":"09598744-4cf3-4649-a47e-545aec5c65fb"},{"cell_type":"code","source":"val compiler = new ChiselStage\nval genKeepMax = ChiselGeneratorAnnotation(() => new KeepMax(8))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"3ef5ec25-24d1-48da-ad59-0c0ecf98cc1f"},{"cell_type":"code","source":"// compile to optimized low firrtl\ncompiler.execute(Array(\"-E\", \"low-opt\"), Seq(genKeepMax))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"5aa5cfb6-89dc-45f5-b4f8-9fb45f7b7ebf"},{"cell_type":"markdown","source":"Go ahead and inspect the new `KeepMax.opt.lo.fir` file that was generated in the root directory. We can see how the `assert` is represented as a native firrtl statement with two input: enable and predicate.\n\n```\nassert(clock, geq(out, REG), and(not(firstCycle), not(reset)), \"\") : assert\n```\n\nThe `assert` statement is triggered on every rising edge of the `clock` signal. It is only enabled when it is not the `firstCycle` and when `reset` is not active. If that is the case, then it will check that `out` is greater or equal to the value of the delay register (`REG`) that was inserted by `RegNext(out)`.\n\nThere is also a `printf` statement which gets added by the `chisel3.assert` function. This statement will be ignored by our formal tools. It is useful in simulation and since we are going to use a simulator to replay the counter example that a formal tool might provide to us, it will also be useful to debug the failure of a formal check.","metadata":{},"id":"951eeb19-75f0-4e2f-b0c0-b47b5a3c575f"},{"cell_type":"markdown","source":"## Compilation to Verilog\nLoFirrtl is normally compiled down to a simple subset of the (System)Verilog standard which works with a wide range of synthesis and verification tools. Thus we could compile our fomral property down to a concurrent assertion which works with both [Verilator](https://github.com/verilator/verilator/) as well as [SymbiYosys](https://github.com/YosysHQ/SymbiYosys).","metadata":{},"id":"634f1248-9564-4907-b79a-b7e99995557b"},{"cell_type":"code","source":"// compile to system verilog\ncompiler.execute(Array(\"-E\", \"sverilog\"), Seq(genKeepMax))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"abc173b4-e777-4602-80b0-1905260c95c6"},{"cell_type":"code","source":"// generate SMTLib using yosys from SystemVerilog\nos.proc(\"yosys\", \"-p\", \"read_verilog -sv KeepMax.sv ; proc ; write_smt2 KeepMax.smt2\").call(stdout = os.Inherit, stderr = os.Inherit)","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"c40c00cc-6621-412b-9695-17369367a6cb"},{"cell_type":"markdown","source":"Have a look at the new `KeepMax.sv` and `KeepMax.smt2` files.","metadata":{},"id":"1c3e030d-50e5-4057-a560-28de120e57b8"},{"cell_type":"markdown","source":"## Modelling Undefined Values and Compiling Directly to SMTLib2 and Btor2\n\nThere are some situations where the result of a Chisel circuit is undefined. The most straight forward way to create an arbitrary value is to use the `DontCare` construct.\nBy default the compiler will often replace abirary values with concrete values that will help it optimize the circuit. For formal verification however, we want these\narbitrary values to be treated in an \"adverserial\" manner, meaning the solver is free to choose a value that will make a property fail.\nFor this purpose we added a new `DefRandom` statement and passes to model arbitrary values to the firrtl compiler.","metadata":{},"id":"459c8b81-9307-49e9-b12e-fbf02b7f0556"},{"cell_type":"code","source":"// since `a` is assigned an arbitrary value, the assertion will fail, no matter what value we compare against\nclass InvalidSignalIs(value: Int) extends Module {\n  val a = Wire(UInt(2.W))\n  a := DontCare\n  assert(a === value.U)\n}","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"c3939943-f976-4404-aca4-26fbdc6822e9"},{"cell_type":"code","source":"// We expect the assertion to fail, however, when we compile this example to optimized firrtl, we end up with an `asert(true)`.\n// The reason why this happens is that the compiler will opportunistically assign `a` to zero and thus the assertion is always true.\ncompiler.emitFirrtl(new InvalidSignalIs(0), Array(\"-E\", \"low-opt\"))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"c077754a-bf53-4340-ae64-6e8de31ab923"},{"cell_type":"code","source":"// When we compare to a different value, we get the expected `assert(false)`:\ncompiler.emitFirrtl(new InvalidSignalIs(1), Array(\"-E\", \"low-opt\"))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"97d59647-cdff-4d1b-8c98-32a7f71f67e2"},{"cell_type":"code","source":"// We can use our new `InvalidToRandom` pass to replace all `DontCare` expressions with \"random\" inputs before the compiler starts optimizing:\nimport firrtl.backends.experimental.smt.random._\nimport firrtl.backends.experimental.smt._\n\ncompiler.emitFirrtl(new InvalidSignalIs(1), Array(\"-E\", \"low-opt\"), Seq(RunFirrtlTransformAnnotation(Dependency(InvalidToRandomPass))))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"242b7aa1-eb0e-43dd-9fda-6bc1520bdc5d"},{"cell_type":"code","source":"// the firrtl SMT backend will model the random signal as an inpupt\nval r = compiler.execute(Array(\"-E\", \"experimental-smt2\"), Seq(ChiselGeneratorAnnotation(() => new InvalidSignalIs(1)), RunFirrtlTransformAnnotation(Dependency(InvalidToRandomPass))))\nr.collectFirst { case TransitionSystemAnnotation(s) => s }.get.serialize","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"68d3643e-c57b-4514-81a9-52684301aaca"},{"cell_type":"code","source":"// the common transition system representation can be serialized as SMTLib2 (in a yosys derived encoding) or btor2 file by selecting the desired emitter (`-E`)\ncompiler.execute(Array(\"-E\", \"experimental-smt2\", \"-E\", \"experimental-btor2\"), Seq(ChiselGeneratorAnnotation(() => new InvalidSignalIs(1)), RunFirrtlTransformAnnotation(Dependency(InvalidToRandomPass))))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"cda6d4f8-2e84-4721-bbcd-6f4f17592ba9"},{"cell_type":"markdown","source":"Have a look at the `InvalidSignal.btor2` and `InvalidSignal.smt2` files the we generated and compare them to the internal Transition System representation that we printed out above.\nWe tried our best to keep signal names and annotations alive throughout the translation process.\n\nTransition System:\n```\nInvalidSignalIs\ninput reset : bv<1>\ninput a_invalid : bv<2>\nnode a_invalid_cond : bv<1> = 1'b1\noutput a_invalid.en : bv<1> = a_invalid_cond\nnode a : bv<2> = ite(a_invalid_cond, a_invalid, 2'b0)\nnode _T : bv<1> = eq(a, zext(1'b1, 1))\nnode _T_1 : bv<1> = reset[0]\nnode _T_2 : bv<1> = eq(_T_1, 1'b0)\nnode _T_3 : bv<1> = eq(_T, 1'b0)\nbad assert : bv<1> = not(implies(_T_2, _T))\n```\n\n[botr2](https://link.springer.com/content/pdf/10.1007%2F978-3-319-96145-3_32.pdf) encoding:\n```\n; BTOR description generated by firrtl 1.5-SNAPSHOT for module InvalidSignalIs.\n1 sort bitvec 1\n2 input 1 reset\n3 sort bitvec 2\n4 input 3 a_invalid\n5 one 1\n6 output 5 ; a_invalid.en\n7 zero 3\n8 ite 3 5 4 7\n9 one 1\n10 uext 3 9 1\n11 eq 1 8 10 ; @[cmd18.sc 4:12] @[cmd18.sc 4:9]\n12 zero 1\n13 eq 1 2 12 ; @[cmd18.sc 4:9]\n14 zero 1\n15 eq 1 11 14 ; @[cmd18.sc 4:9]\n16 implies 1 13 11\n17 not 1 16\n18 bad 17 ; assert @[cmd18.sc 4:9]\n```","metadata":{},"id":"f6ad2901-1bae-4ba2-ab40-e57adc302a88"},{"cell_type":"code","source":"// Now that we have seen a very simple example translated, let us generate the btor2 description of our KeepMax circuit once using yosys and once directly from the firrtl compiler:\ncompiler.execute(Array(\"-E\", \"sverilog\"), Seq(genKeepMax))\nos.proc(\"yosys\", \"-p\", \"read_verilog -sv KeepMax.sv ; proc ; write_btor KeepMax.yo.btor2\").call(stdout = os.Inherit, stderr = os.Inherit)\ncompiler.execute(Array(\"-E\", \"experimental-btor2\"), Seq(genKeepMax))","metadata":{"trusted":true},"execution_count":null,"outputs":[],"id":"9bf8e80a-5601-469a-83ad-9f593cc36ae5"},{"cell_type":"markdown","source":"Have a look at the newly created `KeepMax.yo.btor2` (Chisel -> firrtl -> Verilog -> yosys -> btor2) and `KeepMax.btor2` (Chisel -> firrtl -> btor2).\nThey should be fairly similar since the `KeepMax` circuit is not relying on any undefined/arbitrary values in Chisel.","metadata":{},"id":"7b2cb2d9-e581-4860-9bf2-055d438fa871"},{"cell_type":"code","source":"","metadata":{},"execution_count":null,"outputs":[],"id":"42565675-b626-49ac-80ca-b22c1a38b472"}]}