
*** Running vivado
    with args -log wrc_board_quabo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrc_board_quabo.tcl


****** Vivado v2018.3_AR71948 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source wrc_board_quabo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.runs/synth_2'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/Software/Vivado/install/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top wrc_board_quabo -part xc7z030ffg676-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3349 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1456.996 ; gain = 67.859 ; free physical = 11066 ; free virtual = 34087
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wrc_board_quabo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wrc_board_quabo.vhd:188]
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-113] binding component instance 'STARTUPE2_FOR_QB' to cell 'STARTUPE2' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wrc_board_quabo.vhd:298]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_fabric_iface bound to: 1 - type: integer 
	Parameter g_streamers_op_mode bound to: 2'b10 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:68]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:120]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:121]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:123]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:124]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wr_quabo_pkg.vhd:125]
INFO: [Synth 8-3491] module 'xwrc_board_quabo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:56' bound to instance 'cmp_xwrc_board_quabo' of component 'xwrc_board_quabo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wrc_board_quabo.vhd:353]
INFO: [Synth 8-638] synthesizing module 'xwrc_board_quabo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:253]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_fabric_iface bound to: 1 - type: integer 
	Parameter g_streamers_op_mode bound to: 32'sb00000000000000000000000000000010 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:95]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:198]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:199]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:205]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:206]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:207]
	Parameter g_fpga_family bound to: kintex7 - type: string 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_use_default_plls bound to: 1 - type: bool 
	Parameter g_gtp_enable_ch0 bound to: 0 - type: integer 
	Parameter g_gtp_enable_ch1 bound to: 1 - type: integer 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xwrc_platform_xilinx' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:53' bound to instance 'cmp_xwrc_platform' of component 'xwrc_platform_xilinx' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xwrc_platform_xilinx' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:148]
	Parameter g_fpga_family bound to: kintex7 - type: string 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_use_default_plls bound to: 1 - type: bool 
	Parameter g_gtp_enable_ch0 bound to: 0 - type: integer 
	Parameter g_gtp_enable_ch1 bound to: 1 - type: integer 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'cmp_sys_clk_pll' to cell 'MMCME2_ADV' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:378]
INFO: [Synth 8-113] binding component instance 'cmp_clk_sys_buf_o' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:477]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 50.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'cmp_dmtd_clk_pll' to cell 'MMCME2_ADV' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:486]
INFO: [Synth 8-113] binding component instance 'cmp_clk_dmtd_buf_i' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:537]
INFO: [Synth 8-113] binding component instance 'cmp_clk_dmtd_buf_o' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:543]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 100.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.005000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:558]
INFO: [Synth 8-113] binding component instance 'cmp_clk_ext_buf_i' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:604]
INFO: [Synth 8-113] binding component instance 'cmp_clk_ext_buf_fb' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:612]
INFO: [Synth 8-113] binding component instance 'cmp_clk_ext_buf_o' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:618]
	Parameter g_width bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'gc_extend_pulse' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:51' bound to instance 'cmp_extend_ext_reset' of component 'gc_extend_pulse' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:623]
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse' (1#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'cmp_gtp_dedicated_clk' to cell 'IBUFDS_GTE2' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:1015]
INFO: [Synth 8-113] binding component instance 'cmp_clk_sys_buf_i' to cell 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:1028]
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'wr_gtx_phy_family7' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:57' bound to instance 'cmp_gtx' of component 'wr_gtx_phy_family7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'wr_gtx_phy_family7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:119]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_EdgeDet_rst_i' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:286]
INFO: [Synth 8-638] synthesizing module 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'gc_sync_ffs' (2#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
INFO: [Synth 8-3491] module 'BUFG' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609' bound to instance 'U_BUF_TxOutClk' of component 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:310]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-3491] module 'BUFG' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609' bound to instance 'U_BUF_RxRecClk' of component 'BUFG' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:318]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100001101100100001100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'whiterabbit_gtxe2_channel_wrapper_GT' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:72' bound to instance 'U_GTX_INST' of component 'WHITERABBIT_GTXE2_CHANNEL_WRAPPER_GT' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:328]
INFO: [Synth 8-638] synthesizing module 'whiterabbit_gtxe2_channel_wrapper_GT' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:167]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001000000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b00 
	Parameter RX_CM_TRIM bound to: 3'b000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806410508 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'whiterabbit_gtxe2_channel_wrapper_GT' (4#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd:167]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_target bound to: kintex7 - type: string 
INFO: [Synth 8-3491] module 'gtp_bitslide' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd:48' bound to instance 'U_Bitslide' of component 'gtp_bitslide' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:419]
INFO: [Synth 8-638] synthesizing module 'gtp_bitslide' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd:87]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_target bound to: kintex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'gtp_bitslide' (5#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'wr_gtx_phy_family7' (6#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'xwrc_platform_xilinx' (7#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:148]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'cmp_arst_edge' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:350]
	Parameter g_clocks bound to: 2 - type: integer 
	Parameter g_logdelay bound to: 4 - type: integer 
	Parameter g_syncdepth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gc_reset' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_reset.vhd:33' bound to instance 'cmp_rstlogic_reset' of component 'gc_reset' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:366]
INFO: [Synth 8-638] synthesizing module 'gc_reset' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_reset.vhd:45]
	Parameter g_clocks bound to: 2 - type: integer 
	Parameter g_logdelay bound to: 4 - type: integer 
	Parameter g_syncdepth bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_reset' (8#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_reset.vhd:45]
	Parameter g_invert_sclk bound to: 0 - type: bool 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'spec_serial_dac_arb' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd:36' bound to instance 'cmp_dac_arb' of component 'spec_serial_dac_arb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:387]
INFO: [Synth 8-638] synthesizing module 'spec_serial_dac_arb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd:57]
	Parameter g_invert_sclk bound to: 0 - type: bool 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_data_bits bound to: 16 - type: integer 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_cs_select bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'spec_serial_dac' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd:50' bound to instance 'U_DAC' of component 'spec_serial_dac' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd:101]
INFO: [Synth 8-638] synthesizing module 'spec_serial_dac' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd:81]
	Parameter g_num_data_bits bound to: 16 - type: integer 
	Parameter g_num_extra_bits bound to: 8 - type: integer 
	Parameter g_num_cs_select bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'spec_serial_dac' (9#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'spec_serial_dac_arb' (10#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_dacs/spec_serial_dac_arb.vhd:57]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_fabric_iface bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:126]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:182]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:183]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:185]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:186]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/wr_board_pkg.vhd:187]
INFO: [Synth 8-3491] module 'xwrc_board_common' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:50' bound to instance 'cmp_board_common' of component 'xwrc_board_common' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:407]
INFO: [Synth 8-638] synthesizing module 'xwrc_board_common' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:260]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 0 - type: integer 
	Parameter g_diag_ver bound to: 0 - type: integer 
	Parameter g_diag_ro_size bound to: 0 - type: integer 
	Parameter g_diag_rw_size bound to: 0 - type: integer 
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_fabric_iface bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:93]
WARNING: [Synth 8-506] null port 'aux_diag_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:204]
WARNING: [Synth 8-506] null port 'aux_diag_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:205]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:211]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:212]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:213]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:388]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:479]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:480]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:481]
INFO: [Synth 8-3491] module 'xwr_core' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:71' bound to instance 'cmp_xwr_core' of component 'xwr_core' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:324]
INFO: [Synth 8-638] synthesizing module 'xwr_core' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:271]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_ep_rxbuf_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:114]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:248]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:250]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:252]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:541]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:713]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:714]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrcore_pkg.vhd:715]
INFO: [Synth 8-3491] module 'wr_core' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:72' bound to instance 'WRPC' of component 'wr_core' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:274]
INFO: [Synth 8-638] synthesizing module 'wr_core' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:309]
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_with_external_clock_input bound to: 1 - type: bool 
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_aux_clks bound to: 0 - type: integer 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_dpram_initf bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dpram_size bound to: 32768 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_aux_sdb bound to: 477'b000000000000000000000001000000010011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000101000000000000000000000000000000010010000000010010000001100001010101010111010100100010110101010000011001010111001001101001011100000110100000101101010000010111010101111000010101110100001000100000001000000010000000100000 
	Parameter g_softpll_enable_debugger bound to: 0 - type: bool 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'clk_aux_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:115]
WARNING: [Synth 8-506] null port 'tm_dac_wr_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:283]
WARNING: [Synth 8-506] null port 'tm_clk_aux_lock_en_i' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:285]
WARNING: [Synth 8-506] null port 'tm_clk_aux_locked_o' ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:287]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_reset_refclk' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:542]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_reset_dmtd' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:551]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_reset_ext' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:560]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_reset_rxclk' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:569]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_reset_txclk' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:578]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'xwr_pps_gen' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd:50' bound to instance 'PPS_GEN' of component 'xwr_pps_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:590]
INFO: [Synth 8-638] synthesizing module 'xwr_pps_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd:85]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'wr_pps_gen' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:51' bound to instance 'WRAPPED_PPSGEN' of component 'wr_pps_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd:124]
INFO: [Synth 8-638] synthesizing module 'wr_pps_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:97]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-3491] module 'wb_slave_adapter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:42' bound to instance 'U_Adapter' of component 'wb_slave_adapter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:215]
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter' (11#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_pps_refclk' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:239]
INFO: [Synth 8-3491] module 'pps_gen_wb' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd:17' bound to instance 'Uwb_slave' of component 'pps_gen_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:462]
INFO: [Synth 8-638] synthesizing module 'pps_gen_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd:75]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'pps_gen_wb' (12#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/pps_gen_wb.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'wr_pps_gen' (13#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/wr_pps_gen.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'xwr_pps_gen' (14#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_pps_gen/xwr_pps_gen.vhd:85]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-3491] module 'xwr_softpll_ng' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd:45' bound to instance 'U_SOFTPLL' of component 'xwr_softpll_ng' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:627]
INFO: [Synth 8-638] synthesizing module 'xwr_softpll_ng' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd:137]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-3491] module 'wr_softpll_ng' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:50' bound to instance 'U_Wrapped_Softpll' of component 'wr_softpll_ng' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd:191]
INFO: [Synth 8-638] synthesizing module 'wr_softpll_ng' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:161]
	Parameter g_tag_bits bound to: 22 - type: integer 
	Parameter g_num_ref_inputs bound to: 1 - type: integer 
	Parameter g_num_outputs bound to: 1 - type: integer 
	Parameter g_with_debug_fifo bound to: 0 - type: bool 
	Parameter g_with_ext_clock_input bound to: 1 - type: bool 
	Parameter g_reverse_dmtds bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_ext_clock_rate bound to: 10000000 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-3491] module 'wb_slave_adapter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:42' bound to instance 'U_Adapter' of component 'wb_slave_adapter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:332]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'gc_frequency_meter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:38' bound to instance 'U_Meas_DMTD_Freq' of component 'gc_frequency_meter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:355]
INFO: [Synth 8-638] synthesizing module 'gc_frequency_meter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:56]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'gc_pulse_synchronizer' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:46' bound to instance 'U_Sync_Gate' of component 'gc_pulse_synchronizer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:99]
INFO: [Synth 8-638] synthesizing module 'gc_pulse_synchronizer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_pulse_synchronizer' (15#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_frequency_meter' (16#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:56]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'gc_frequency_meter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:38' bound to instance 'U_Meas_REF_Freq' of component 'gc_frequency_meter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:368]
	Parameter g_with_internal_timebase bound to: 0 - type: bool 
	Parameter g_clk_sys_freq bound to: 1 - type: integer 
	Parameter g_counter_bits bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'gc_frequency_meter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd:38' bound to instance 'U_Meas_EXT_Freq' of component 'gc_frequency_meter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:381]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'dmtd_with_deglitcher' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:51' bound to instance 'DMTD_REF' of component 'dmtd_with_deglitcher' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:397]
INFO: [Synth 8-638] synthesizing module 'dmtd_with_deglitcher' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:127]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_chipscope bound to: 0 - type: bool 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:139]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_Resync_Pulse' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:158]
INFO: [Synth 8-3491] module 'gc_pulse_synchronizer' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:46' bound to instance 'U_Sync_Start_Pulse' of component 'gc_pulse_synchronizer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:167]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_Resync_Done' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:176]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_tag_strobe' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:329]
	Parameter g_width bound to: 3000 - type: integer 
INFO: [Synth 8-3491] module 'gc_extend_pulse' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:51' bound to instance 'U_Extend_Debug_Pulses' of component 'gc_extend_pulse' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:342]
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse__parameterized1' (16#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'dmtd_with_deglitcher' (17#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:127]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'dmtd_with_deglitcher' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:51' bound to instance 'DMTD_FB' of component 'dmtd_with_deglitcher' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:429]
	Parameter g_counter_bits bound to: 22 - type: integer 
	Parameter g_divide_input_by_2 bound to: 0 - type: bool 
	Parameter g_reverse bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'dmtd_with_deglitcher' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:51' bound to instance 'U_DMTD_EXT' of component 'dmtd_with_deglitcher' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:470]
	Parameter g_counter_width bound to: 28 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_in_clock_rate bound to: 10000000 - type: integer 
	Parameter g_sample_rate bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'spll_aligner' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd:38' bound to instance 'U_Aligner_EXT' of component 'spll_aligner' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:498]
INFO: [Synth 8-638] synthesizing module 'spll_aligner' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd:65]
	Parameter g_counter_width bound to: 28 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_in_clock_rate bound to: 10000000 - type: integer 
	Parameter g_sample_rate bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'gc_pulse_synchronizer2' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd:46' bound to instance 'U_sync_sampling' of component 'gc_pulse_synchronizer2' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd:152]
INFO: [Synth 8-638] synthesizing module 'gc_pulse_synchronizer2' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'gc_pulse_synchronizer2' (18#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'spll_aligner' (19#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_aligner.vhd:65]
	Parameter g_with_debug_fifo bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'spll_wb_slave' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:21' bound to instance 'U_WB_SLAVE' of component 'spll_wb_slave' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:570]
INFO: [Synth 8-638] synthesizing module 'spll_wb_slave' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:43]
	Parameter g_with_debug_fifo bound to: 0 - type: integer 
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_usedw_size bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'wbgen2_fifo_sync' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:36' bound to instance 'spll_trr_INST' of component 'wbgen2_fifo_sync' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:834]
INFO: [Synth 8-638] synthesizing module 'wbgen2_fifo_sync' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:66]
	Parameter g_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_usedw_size bound to: 5 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_sync_fifo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:32' bound to instance 'wrapped_fifo' of component 'generic_sync_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:111]
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'inferred_sync_fifo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:31' bound to instance 'U_Inferred_FIFO' of component 'inferred_sync_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:101]
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:39' bound to instance 'U_FIFO_Ram' of component 'generic_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:87]
INFO: [Synth 8-638] synthesizing module 'generic_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram_sameclock' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:38' bound to instance 'U_RAM_SC' of component 'generic_dpram_sameclock' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:185]
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock' (20#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram' (21#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo' (22#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo' (23#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'wbgen2_fifo_sync' (24#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd:66]
	Parameter g_num_interrupts bound to: 1 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 0 - type: integer 
	Parameter g_irq02_mode bound to: 0 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'wbgen2_eic' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:37' bound to instance 'eic_irq_controller_inst' of component 'wbgen2_eic' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:859]
INFO: [Synth 8-638] synthesizing module 'wbgen2_eic' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
	Parameter g_num_interrupts bound to: 1 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 0 - type: integer 
	Parameter g_irq02_mode bound to: 0 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wbgen2_eic' (25#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
WARNING: [Synth 8-3848] Net spll_dfr_host_out_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:51]
WARNING: [Synth 8-3848] Net spll_dfr_host_usedw_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:70]
WARNING: [Synth 8-3848] Net spll_dfr_host_full_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:68]
WARNING: [Synth 8-3848] Net spll_dfr_host_empty_int in module/entity spll_wb_slave does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'spll_wb_slave' (26#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/spll_wb_slave.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muxed_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'wr_softpll_ng' (27#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/wr_softpll_ng.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'xwr_softpll_ng' (28#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_softpll_ng/xwr_softpll_ng.vhd:137]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:683]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:685]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'xwr_endpoint' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd:46' bound to instance 'U_Endpoint' of component 'xwr_endpoint' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:712]
INFO: [Synth 8-638] synthesizing module 'xwr_endpoint' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd:278]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_records_for_phy bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'wr_endpoint' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:56' bound to instance 'U_Wrapped_Endpoint' of component 'wr_endpoint' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd:302]
INFO: [Synth 8-638] synthesizing module 'wr_endpoint' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:311]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_force_gap_length bound to: 0 - type: integer 
	Parameter g_tx_runt_padding bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_pcs_16bit bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_flow_control bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_leds bound to: 1 - type: bool 
	Parameter g_with_dmtd bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_use_new_rxcrc bound to: 1 - type: bool 
	Parameter g_use_new_txcrc bound to: 0 - type: bool 
	Parameter g_with_stop_traffic bound to: 0 - type: bool 
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_16bit bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ep_1000basex_pcs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:58' bound to instance 'U_PCS_1000BASEX' of component 'ep_1000basex_pcs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:471]
INFO: [Synth 8-638] synthesizing module 'ep_1000basex_pcs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:202]
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_16bit bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ep_tx_pcs_16bit' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:59' bound to instance 'U_TX_PCS' of component 'ep_tx_pcs_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:266]
INFO: [Synth 8-638] synthesizing module 'ep_tx_pcs_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:124]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_pcs_busy_o' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:175]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_pcs_error_o' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:184]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_an_tx_en' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:193]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_mcr_reset' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:202]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_power_down' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:213]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'generic_async_fifo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:31' bound to instance 'U_TX_FIFO' of component 'generic_async_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:256]
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'inferred_async_fifo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:32' bound to instance 'U_Inferred_FIFO' of component 'inferred_async_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 1 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 1 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 20 - type: integer 
	Parameter g_almost_full_threshold bound to: 100 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'gc_sync_register' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:38' bound to instance 'U_Sync1' of component 'gc_sync_register' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:188]
INFO: [Synth 8-638] synthesizing module 'gc_sync_register' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:52]
	Parameter g_width bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'gc_sync_register' (29#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:52]
	Parameter g_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'gc_sync_register' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_register.vhd:38' bound to instance 'U_Sync2' of component 'gc_sync_register' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:197]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_Empty' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:222]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_Full' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:231]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_AlmostFull' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:285]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_AlmostEmpty' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo' (30#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo' (31#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_pcs_16bit' (32#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_pcs_16bit.vhd:124]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ep_rx_pcs_16bit' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:53' bound to instance 'U_RX_PCS' of component 'ep_rx_pcs_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:296]
INFO: [Synth 8-638] synthesizing module 'ep_rx_pcs_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:118]
	Parameter g_simulation bound to: 0 - type: bool 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_pcs_busy' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:217]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_an_rx_enable' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:228]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_mcr_reset' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:239]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_power_down' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:250]
INFO: [Synth 8-3491] module 'ep_sync_detect_16bit' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect_16bit.vhd:50' bound to instance 'U_SYNC_DET' of component 'ep_sync_detect_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:268]
INFO: [Synth 8-638] synthesizing module 'ep_sync_detect_16bit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect_16bit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'ep_sync_detect_16bit' (33#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_sync_detect_16bit.vhd:73]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_los' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:280]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_an_rx_ready' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:711]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_an_idle_match' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:722]
	Parameter g_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gc_extend_pulse' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:51' bound to instance 'U_ext_rmon_1' of component 'gc_extend_pulse' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:733]
INFO: [Synth 8-638] synthesizing module 'gc_extend_pulse__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gc_extend_pulse__parameterized3' (33#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:66]
	Parameter g_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'gc_extend_pulse' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd:51' bound to instance 'U_ext_rmon_2' of component 'gc_extend_pulse' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:742]
WARNING: [Synth 8-3848] Net pcs_fab_o[addr] in module/entity ep_rx_pcs_16bit does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_pcs_16bit' (34#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_pcs_16bit.vhd:118]
INFO: [Synth 8-3491] module 'ep_pcs_tbi_mdio_wb' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd:17' bound to instance 'U_MDIO_WB' of component 'ep_pcs_tbi_mdio_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:429]
INFO: [Synth 8-638] synthesizing module 'ep_pcs_tbi_mdio_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'ep_pcs_tbi_mdio_wb' (35#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd:88]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ep_autonegotiation' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd:49' bound to instance 'U_AUTONEGOTIATION' of component 'ep_autonegotiation' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:482]
INFO: [Synth 8-638] synthesizing module 'ep_autonegotiation' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd:87]
	Parameter g_simulation bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ep_autonegotiation' (36#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd:87]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_tx_underrun' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:573]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_rx_overrun' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:584]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_rx_inv_code' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:595]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_rx_sync_lost' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'ep_1000basex_pcs' (37#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_1000basex_pcs.vhd:202]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
	Parameter g_use_new_crc bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ep_tx_path' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd:48' bound to instance 'U_Tx_Path' of component 'ep_tx_path' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:541]
INFO: [Synth 8-638] synthesizing module 'ep_tx_path' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd:146]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_inj_ctrl bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
	Parameter g_use_new_crc bound to: 0 - type: bool 
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ep_tx_header_processor' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:52' bound to instance 'U_Header_Processor' of component 'ep_tx_header_processor' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd:173]
INFO: [Synth 8-638] synthesizing module 'ep_tx_header_processor' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:136]
	Parameter g_with_packet_injection bound to: 0 - type: bool 
	Parameter g_with_timestamper bound to: 1 - type: bool 
	Parameter g_force_gap_length bound to: 0 - type: integer 
	Parameter g_runt_padding bound to: 1 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element stored_status_reg[is_hp] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element stored_status_reg[has_crc] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element stored_status_reg[error] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element stored_status_reg[tag_me] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element stored_status_reg[match_class] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_header_processor' (38#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_header_processor.vhd:136]
	Parameter g_use_new_crc bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ep_tx_crc_inserter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd:49' bound to instance 'U_Insert_CRC' of component 'ep_tx_crc_inserter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd:302]
INFO: [Synth 8-638] synthesizing module 'ep_tx_crc_inserter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd:65]
	Parameter g_use_new_crc bound to: 0 - type: bool 
	Parameter g_polynomial bound to: 32'b00000100110000010001110110110111 
	Parameter g_init_value bound to: 32'b11111111111111111111111111111111 
	Parameter g_residue bound to: 32'b00111000111110110010001010000100 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 1 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'gc_crc_gen' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:57' bound to instance 'U_tx_crc_generator' of component 'gc_crc_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd:104]
INFO: [Synth 8-638] synthesizing module 'gc_crc_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
	Parameter g_polynomial bound to: 79764919 - type: integer 
	Parameter g_init_value bound to: -1 - type: integer 
	Parameter g_residue bound to: 955982468 - type: integer 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 1 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'gc_crc_gen' (39#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_crc_inserter' (40#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_crc_inserter.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'ep_tx_path' (41#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_tx_path.vhd:146]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ep_rx_path' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:63' bound to instance 'U_Rx_Path' of component 'ep_rx_path' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:600]
INFO: [Synth 8-638] synthesizing module 'ep_rx_path' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:116]
	Parameter g_with_vlans bound to: 0 - type: bool 
	Parameter g_with_dpi_classifier bound to: 1 - type: bool 
	Parameter g_with_rtu bound to: 0 - type: bool 
	Parameter g_with_rx_buffer bound to: 1 - type: bool 
	Parameter g_with_early_match bound to: 0 - type: bool 
	Parameter g_rx_buffer_size bound to: 1024 - type: integer 
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'ep_packet_filter' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:48' bound to instance 'U_packet_filter' of component 'ep_packet_filter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ep_packet_filter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:68]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_sync_pfcr0_enable' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:170]
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:39' bound to instance 'U_microcode_ram' of component 'generic_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:194]
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 1 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram_dualclock' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd:38' bound to instance 'U_RAM_DC' of component 'generic_dpram_dualclock' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:211]
INFO: [Synth 8-638] synthesizing module 'generic_dpram_dualclock' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd:75]
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_dualclock' (42#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized1' (42#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:39' bound to instance 'U_backlog_ram' of component 'generic_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:216]
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'generic_dpram_sameclock' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:38' bound to instance 'U_RAM_SC' of component 'generic_dpram_sameclock' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:185]
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_size bound to: 64 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized1' (42#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized3' (42#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:277]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:120]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:120]
INFO: [Synth 8-3491] module 'gc_pulse_synchronizer' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd:46' bound to instance 'U_Sync_Done' of component 'gc_pulse_synchronizer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:363]
INFO: [Synth 8-256] done synthesizing module 'ep_packet_filter' (43#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_packet_filter.vhd:68]
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-3491] module 'gc_sync_ffs' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:43' bound to instance 'U_Sync_Rst_match_buff' of component 'gc_sync_ffs' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:253]
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'generic_shiftreg_fifo' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:52' bound to instance 'U_match_buffer' of component 'generic_shiftreg_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:260]
INFO: [Synth 8-638] synthesizing module 'generic_shiftreg_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gc_shiftreg' declared at '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:8' bound to instance 'U_SRLx' of component 'gc_shiftreg' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:104]
INFO: [Synth 8-638] synthesizing module 'gc_shiftreg' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:23]
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRLC32E' declared at '/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849' bound to instance 'U_SRLC32' of component 'SRLC32E' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:44]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (44#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-256] done synthesizing module 'gc_shiftreg' (45#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd:23]
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_shiftreg_fifo' (46#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_almostfull_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_clock_alignment_fifo' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd:72]
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_almostfull_threshold bound to: 112 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_async_fifo__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inferred_async_fifo__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 128 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_rd_empty bound to: 1 - type: bool 
	Parameter g_with_rd_full bound to: 0 - type: bool 
	Parameter g_with_rd_almost_empty bound to: 0 - type: bool 
	Parameter g_with_rd_almost_full bound to: 0 - type: bool 
	Parameter g_with_rd_count bound to: 0 - type: bool 
	Parameter g_with_wr_empty bound to: 0 - type: bool 
	Parameter g_with_wr_full bound to: 1 - type: bool 
	Parameter g_with_wr_almost_empty bound to: 0 - type: bool 
	Parameter g_with_wr_almost_full bound to: 1 - type: bool 
	Parameter g_with_wr_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 112 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_width bound to: 8 - type: integer 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'inferred_async_fifo__parameterized1' (46#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'generic_async_fifo__parameterized1' (46#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ep_clock_alignment_fifo' (47#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_clock_alignment_fifo.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ep_rx_oob_insert' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_oob_insert.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_oob_insert' (48#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_oob_insert.vhd:59]
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_crc_size_check' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_crc_size_check.vhd:69]
	Parameter g_use_new_crc bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_rx_crc_size_check' (49#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_crc_size_check.vhd:69]
	Parameter g_with_rtu bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rtu_header_extract' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rtu_header_extract.vhd:69]
	Parameter g_with_rtu bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ep_rtu_header_extract' (50#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rtu_header_extract.vhd:69]
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_fc bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_buffer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd:72]
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_fc bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd:208]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 896 - type: integer 
	Parameter g_almost_full_threshold bound to: 1021 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized5' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized3' (50#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized5' (50#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized1' (50#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized1' (50#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_buffer' (51#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_buffer.vhd:72]
INFO: [Synth 8-638] synthesizing module 'ep_rx_status_reg_insert' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_status_reg_insert.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_status_reg_insert' (52#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_status_reg_insert.vhd:64]
	Parameter g_ignore_ack bound to: 1 - type: bool 
	Parameter g_cyc_on_stall bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ep_rx_wb_master' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd:70]
	Parameter g_ignore_ack bound to: 1 - type: bool 
	Parameter g_cyc_on_stall bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element ack_count_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd:102]
WARNING: [Synth 8-6014] Unused sequential element enter_idle_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element stat_reg[error] was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_wb_master' (53#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_wb_master.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'ep_rx_path' (54#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_rx_path.vhd:116]
	Parameter g_timestamp_bits_r bound to: 28 - type: integer 
	Parameter g_timestamp_bits_f bound to: 4 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_timestamping_unit' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd:137]
	Parameter g_timestamp_bits_r bound to: 28 - type: integer 
	Parameter g_timestamp_bits_f bound to: 4 - type: integer 
	Parameter g_ref_clock_rate bound to: 62500000 - type: integer 
	Parameter g_num_bits_r bound to: 28 - type: integer 
	Parameter g_num_bits_f bound to: 4 - type: integer 
	Parameter g_init_value bound to: 0 - type: integer 
	Parameter g_max_value bound to: 62499999 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_ts_counter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_ts_counter.vhd:91]
	Parameter g_num_bits_r bound to: 28 - type: integer 
	Parameter g_num_bits_f bound to: 4 - type: integer 
	Parameter g_init_value bound to: 0 - type: integer 
	Parameter g_max_value bound to: 62499999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ep_ts_counter' (55#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_ts_counter.vhd:91]
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-638] synthesizing module 'gc_sync_ffs__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-256] done synthesizing module 'gc_sync_ffs__parameterized3' (55#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd:62]
	Parameter g_sync_edge bound to: negative - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
	Parameter g_sync_edge bound to: positive - type: string 
INFO: [Synth 8-256] done synthesizing module 'ep_timestamping_unit' (56#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_timestamping_unit.vhd:137]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'ep_wishbone_controller' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_wishbone_controller.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ep_wishbone_controller' (57#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_wishbone_controller.vhd:40]
	Parameter g_blink_period_log2 bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ep_leds_controller' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_leds_controller.vhd:60]
	Parameter g_blink_period_log2 bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ep_leds_controller' (58#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_leds_controller.vhd:60]
	Parameter g_sync_edge bound to: negative - type: string 
	Parameter g_sync_edge bound to: negative - type: string 
INFO: [Synth 8-256] done synthesizing module 'wr_endpoint' (59#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/wr_endpoint.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'xwr_endpoint' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/xwr_endpoint.vhd:278]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'xwr_mini_nic' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/xwr_mini_nic.vhd:85]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'wr_mini_nic' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd:126]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_tx_fifo_size bound to: 1024 - type: integer 
	Parameter g_rx_fifo_size bound to: 2048 - type: integer 
	Parameter g_buffer_little_endian bound to: 0 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized3' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized3' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized5' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized5' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 1024 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized5' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 18 - type: integer 
	Parameter g_size bound to: 2048 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized5' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized7' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized5' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized5' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'minic_wb_slave' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/minic_wb_slave.vhd:47]
	Parameter g_num_interrupts bound to: 3 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 3 - type: integer 
	Parameter g_irq02_mode bound to: 3 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wbgen2_eic__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
	Parameter g_num_interrupts bound to: 3 - type: integer 
	Parameter g_irq00_mode bound to: 3 - type: integer 
	Parameter g_irq01_mode bound to: 3 - type: integer 
	Parameter g_irq02_mode bound to: 3 - type: integer 
	Parameter g_irq03_mode bound to: 0 - type: integer 
	Parameter g_irq04_mode bound to: 0 - type: integer 
	Parameter g_irq05_mode bound to: 0 - type: integer 
	Parameter g_irq06_mode bound to: 0 - type: integer 
	Parameter g_irq07_mode bound to: 0 - type: integer 
	Parameter g_irq08_mode bound to: 0 - type: integer 
	Parameter g_irq09_mode bound to: 0 - type: integer 
	Parameter g_irq0a_mode bound to: 0 - type: integer 
	Parameter g_irq0b_mode bound to: 0 - type: integer 
	Parameter g_irq0c_mode bound to: 0 - type: integer 
	Parameter g_irq0d_mode bound to: 0 - type: integer 
	Parameter g_irq0e_mode bound to: 0 - type: integer 
	Parameter g_irq0f_mode bound to: 0 - type: integer 
	Parameter g_irq10_mode bound to: 0 - type: integer 
	Parameter g_irq11_mode bound to: 0 - type: integer 
	Parameter g_irq12_mode bound to: 0 - type: integer 
	Parameter g_irq13_mode bound to: 0 - type: integer 
	Parameter g_irq14_mode bound to: 0 - type: integer 
	Parameter g_irq15_mode bound to: 0 - type: integer 
	Parameter g_irq16_mode bound to: 0 - type: integer 
	Parameter g_irq17_mode bound to: 0 - type: integer 
	Parameter g_irq18_mode bound to: 0 - type: integer 
	Parameter g_irq19_mode bound to: 0 - type: integer 
	Parameter g_irq1a_mode bound to: 0 - type: integer 
	Parameter g_irq1b_mode bound to: 0 - type: integer 
	Parameter g_irq1c_mode bound to: 0 - type: integer 
	Parameter g_irq1d_mode bound to: 0 - type: integer 
	Parameter g_irq1e_mode bound to: 0 - type: integer 
	Parameter g_irq1f_mode bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wbgen2_eic__parameterized1' (60#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'minic_wb_slave' (61#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/minic_wb_slave.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'wr_mini_nic' (62#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/wr_mini_nic.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'xwr_mini_nic' (63#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_mini_nic/xwr_mini_nic.vhd:85]
	Parameter g_profile bound to: medium_icache - type: string 
	Parameter g_reset_vector bound to: 32'b00000000000000000000000000000000 
	Parameter g_sdb_address bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_lm32' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:19]
	Parameter g_profile bound to: medium_icache - type: string 
	Parameter g_reset_vector bound to: 0 - type: integer 
	Parameter g_sdb_address bound to: 0 - type: integer 
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_top_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:51961]
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_cpu_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:53357]
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter sdb_address bound to: 0 - type: integer 
	Parameter icache_associativity bound to: 1 - type: integer 
	Parameter icache_sets bound to: 256 - type: integer 
	Parameter icache_bytes_per_line bound to: 16 - type: integer 
	Parameter icache_base_address bound to: 0 - type: integer 
	Parameter icache_limit bound to: 2147483647 - type: integer 
	Parameter dcache_associativity bound to: 1 - type: integer 
	Parameter dcache_sets bound to: 512 - type: integer 
	Parameter dcache_bytes_per_line bound to: 16 - type: integer 
	Parameter dcache_base_address bound to: 0 - type: integer 
	Parameter dcache_limit bound to: 0 - type: integer 
	Parameter watchpoints bound to: 0 - type: integer 
	Parameter breakpoints bound to: 0 - type: integer 
	Parameter interrupts bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:54220]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'lm32_instruction_unit_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:61600]
	Parameter eba_reset bound to: 0 - type: integer 
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter eba_reset_minus_4 bound to: -4 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lm32_icache_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59233]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 256 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 2147483647 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_set_width bound to: 8 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
	Parameter addr_set_lsb bound to: 4 - type: integer 
	Parameter addr_set_msb bound to: 11 - type: integer 
	Parameter addr_tag_lsb bound to: 12 - type: integer 
	Parameter addr_tag_msb bound to: 30 - type: integer 
	Parameter addr_tag_width bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lm32_ram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
	Parameter data_width bound to: 32 - type: integer 
	Parameter address_width bound to: 10 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized9' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized7' (63#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized9' (63#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram' (64#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_ram' (65#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lm32_ram__parameterized0' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
	Parameter data_width bound to: 20 - type: integer 
	Parameter address_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized11' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized9' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 20 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized9' (65#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized11' (65#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram__parameterized1' (65#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_ram__parameterized0' (65#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd:26]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59656]
INFO: [Synth 8-155] case statement is not full and has no default [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59587]
INFO: [Synth 8-6155] done synthesizing module 'lm32_icache_medium_icache' (66#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:59233]
INFO: [Synth 8-6155] done synthesizing module 'lm32_instruction_unit_medium_icache' (67#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:61600]
INFO: [Synth 8-6157] synthesizing module 'lm32_decoder_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:58113]
INFO: [Synth 8-6155] done synthesizing module 'lm32_decoder_medium_icache' (68#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:58113]
INFO: [Synth 8-6157] synthesizing module 'lm32_load_store_unit_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:56883]
	Parameter associativity bound to: 1 - type: integer 
	Parameter sets bound to: 512 - type: integer 
	Parameter bytes_per_line bound to: 16 - type: integer 
	Parameter base_address bound to: 0 - type: integer 
	Parameter limit bound to: 0 - type: integer 
	Parameter addr_offset_width bound to: 2 - type: integer 
	Parameter addr_offset_lsb bound to: 2 - type: integer 
	Parameter addr_offset_msb bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lm32_load_store_unit_medium_icache' (69#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:56883]
INFO: [Synth 8-6157] synthesizing module 'lm32_adder' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v:35]
INFO: [Synth 8-6157] synthesizing module 'lm32_addsub' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v:34]
INFO: [Synth 8-6155] done synthesizing module 'lm32_addsub' (70#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v:34]
INFO: [Synth 8-6155] done synthesizing module 'lm32_adder' (71#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v:35]
INFO: [Synth 8-6157] synthesizing module 'lm32_logic_op' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v:35]
INFO: [Synth 8-6155] done synthesizing module 'lm32_logic_op' (72#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v:35]
INFO: [Synth 8-6157] synthesizing module 'lm32_shifter' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'lm32_shifter' (73#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v:35]
INFO: [Synth 8-6157] synthesizing module 'lm32_multiplier' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:35]
INFO: [Synth 8-6155] done synthesizing module 'lm32_multiplier' (74#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:35]
INFO: [Synth 8-6157] synthesizing module 'lm32_interrupt_medium_icache' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:63663]
	Parameter interrupts bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lm32_interrupt_medium_icache' (75#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:63663]
INFO: [Synth 8-638] synthesizing module 'lm32_dp_ram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd:24]
	Parameter addr_width bound to: 5 - type: integer 
	Parameter addr_depth bound to: 32 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_simple_dpram__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized13' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized11' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: write_first - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized11' (75#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized13' (75#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'generic_simple_dpram__parameterized3' (75#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lm32_dp_ram' (76#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd:24]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:55091]
INFO: [Synth 8-6155] done synthesizing module 'lm32_cpu_medium_icache' (77#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:53357]
INFO: [Synth 8-6155] done synthesizing module 'lm32_top_medium_icache' (78#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v:51961]
WARNING: [Synth 8-6014] Unused sequential element inst_addr_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:761]
WARNING: [Synth 8-6014] Unused sequential element inst_length_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:763]
WARNING: [Synth 8-6014] Unused sequential element data_addr_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:799]
WARNING: [Synth 8-6014] Unused sequential element data_length_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:801]
INFO: [Synth 8-256] done synthesizing module 'xwb_lm32' (79#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd:19]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_must_have_init_file bound to: 1 - type: bool 
	Parameter g_slave1_interface_mode bound to: 1'b1 
	Parameter g_slave2_interface_mode bound to: 1'b1 
	Parameter g_slave1_granularity bound to: 1'b0 
	Parameter g_slave2_granularity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xwb_dpram' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd:72]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_must_have_init_file bound to: 1 - type: bool 
	Parameter g_slave1_interface_mode bound to: 1'b1 
	Parameter g_slave2_interface_mode bound to: 1'b1 
	Parameter g_slave1_granularity bound to: 1'b0 
	Parameter g_slave2_granularity bound to: 1'b1 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized2' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized2' (79#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized4' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized4' (79#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_with_byte_enable bound to: 1 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized15' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_with_byte_enable bound to: 1 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_split' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd:94]
	Parameter g_size bound to: 32768 - type: integer 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: /home/wei/Desktop/wrc_phy16_no_arp_sdb.bram - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_split' (80#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized15' (80#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'xwb_dpram' (81#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd:72]
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_cntr_period bound to: 62500 - type: integer 
	Parameter g_mem_words bound to: 32768 - type: integer 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrc_periph' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd:106]
	Parameter g_board_name bound to: CLB2 - type: string 
	Parameter g_flash_secsz_kb bound to: 256 - type: integer 
	Parameter g_flash_sdbfs_baddr bound to: 6291456 - type: integer 
	Parameter g_phys_uart bound to: 1 - type: bool 
	Parameter g_virtual_uart bound to: 1 - type: bool 
	Parameter g_cntr_period bound to: 62500 - type: integer 
	Parameter g_mem_words bound to: 32768 - type: integer 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_diag_id bound to: 1 - type: integer 
	Parameter g_diag_ver bound to: 2 - type: integer 
	Parameter g_diag_ro_size bound to: 20 - type: integer 
	Parameter g_diag_rw_size bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wrc_syscon_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_syscon_wb.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'wrc_syscon_wb' (82#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_syscon_wb.vhd:38]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwb_simple_uart' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd:74]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_simple_uart' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd:78]
	Parameter g_with_virtual_uart bound to: 1 - type: bool 
	Parameter g_with_physical_uart bound to: 1 - type: bool 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_vuart_fifo_size bound to: 1024 - type: integer 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'simple_uart_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'simple_uart_wb' (83#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd:40]
	Parameter g_baud_acc_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd:50]
	Parameter g_baud_acc_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (84#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd:50]
INFO: [Synth 8-638] synthesizing module 'uart_async_tx' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:51]
INFO: [Synth 8-226] default block is never used [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'uart_async_tx' (85#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd:51]
INFO: [Synth 8-638] synthesizing module 'uart_async_rx' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'uart_async_rx' (86#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd:53]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized7' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_show_ahead bound to: 0 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 0 - type: bool 
	Parameter g_with_almost_full bound to: 0 - type: bool 
	Parameter g_with_count bound to: 1 - type: bool 
	Parameter g_almost_empty_threshold bound to: 0 - type: integer 
	Parameter g_almost_full_threshold bound to: 0 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized17' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized13' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_size bound to: 1024 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized13' (86#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized17' (86#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized7' (86#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized7' (86#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'wb_simple_uart' (87#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'xwb_simple_uart' (88#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd:74]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_onewire_master' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd:41]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wb_onewire_master' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd:71]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_num_ports bound to: 2 - type: integer 
	Parameter g_ow_btp_normal bound to: 5.0 - type: string 
	Parameter g_ow_btp_overdrive bound to: 1.0 - type: string 
	Parameter g_CDR_N bound to: 4 - type: integer 
	Parameter g_CDR_O bound to: 0 - type: integer 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized6' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized6' (88#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter BTP_N bound to: 5.0 - type: string 
	Parameter BTP_O bound to: 1.0 - type: string 
	Parameter OWN bound to: 2 - type: integer 
	Parameter CDR_N bound to: 4 - type: integer 
	Parameter CDR_O bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sockit_owm' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v:55]
	Parameter OVD_E bound to: 1 - type: integer 
	Parameter CDR_E bound to: 1 - type: integer 
	Parameter BDW bound to: 32 - type: integer 
	Parameter OWN bound to: 2 - type: integer 
	Parameter BAW bound to: 1 - type: integer 
	Parameter BTP_N bound to: 5.0 - type: string 
	Parameter BTP_O bound to: 1.0 - type: string 
	Parameter T_RSTH_N bound to: 96 - type: integer 
	Parameter T_RSTL_N bound to: 96 - type: integer 
	Parameter T_RSTP_N bound to: 15 - type: integer 
	Parameter T_DAT0_N bound to: 12 - type: integer 
	Parameter T_DAT1_N bound to: 1 - type: integer 
	Parameter T_BITS_N bound to: 3 - type: integer 
	Parameter T_RCVR_N bound to: 1 - type: integer 
	Parameter T_IDLE_N bound to: 200 - type: integer 
	Parameter T_RSTH_O bound to: 48 - type: integer 
	Parameter T_RSTL_O bound to: 48 - type: integer 
	Parameter T_RSTP_O bound to: 10 - type: integer 
	Parameter T_DAT0_O bound to: 6 - type: integer 
	Parameter T_DAT1_O bound to: 1 - type: integer 
	Parameter T_BITS_O bound to: 2 - type: integer 
	Parameter T_RCVR_O bound to: 2 - type: integer 
	Parameter T_IDLE_O bound to: 96 - type: integer 
	Parameter CDR_N bound to: 4 - type: integer 
	Parameter CDR_O bound to: 0 - type: integer 
	Parameter PDW bound to: 24 - type: integer 
	Parameter CDW bound to: 16 - type: integer 
	Parameter SDW bound to: 2 - type: integer 
	Parameter TDW bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sockit_owm' (89#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v:55]
INFO: [Synth 8-256] done synthesizing module 'wb_onewire_master' (90#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'xwb_onewire_master' (91#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd:41]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'xwr_diags_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd:60]
	Parameter g_interface_mode bound to: 1'b1 
	Parameter g_address_granularity bound to: 1'b0 
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wrc_diags_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_diags_wb.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'wrc_diags_wb' (92#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_diags_wb.vhd:39]
WARNING: [Synth 8-3848] Net wb_out[err] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd:81]
WARNING: [Synth 8-3848] Net wb_out[rty] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd:81]
WARNING: [Synth 8-3848] Net wb_out[int] in module/entity xwr_diags_wb does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'xwr_diags_wb' (93#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwrc_diags_wb.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'wrc_periph' (94#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wrc_periph.vhd:106]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b0 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized8' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b1 
	Parameter g_master_granularity bound to: 1'b0 
	Parameter g_slave_use_struct bound to: 0 - type: bool 
	Parameter g_slave_mode bound to: 1'b1 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized8' (94#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 2 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 32'b00000000000000110000000000000000 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_sdb_crossbar' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 2 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 196608 - type: integer 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 3 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'sdb_rom' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_layout bound to: 1024'b0000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001111111111110000000000000000000000000000000000000000000000000000011001010001111011101111000010110001100110000000000000000000000000000000000100100000000100100000010100010001010101110100001000110100001011010100001001110010011010010110010001100111011001010010110101000111010100110100100100100000001000000010000000100000001000000000001000000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 3 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
WARNING: [Synth 8-5639] ignoring null variable initialization [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd:2079]
INFO: [Synth 8-256] done synthesizing module 'sdb_rom' (95#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b000000000000001100000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter g_mask bound to: 96'b000000000000001111111111000000000000000000000011111100000000000000000000000000100000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 3 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b000000000000001100000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter g_mask bound to: 96'b000000000000001111111111000000000000000000000011111100000000000000000000000000100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar' (96#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 2 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter g_mask bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 2 - type: integer 
	Parameter g_num_slaves bound to: 3 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter g_mask bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized1' (96#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'xwb_sdb_crossbar' (97#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 9 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 32'b00000000000000000000110000000000 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'xwb_sdb_crossbar__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 9 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_wraparound bound to: 1 - type: bool 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_sdb_addr bound to: 3072 - type: integer 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 1 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
INFO: [Synth 8-638] synthesizing module 'sdb_rom__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_layout bound to: 4608'b000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100011111111000000000000000000000000000000000000000000000000110011100100001001110111100111000101010001000110000000000000000000000000000000010010000000010111000001000010010001010111010100100010110101010000011001010111001001101001011100000110100000101101010101110101001001010000010000110010110101000100010010010100000101000111000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000111111111110000000000000000000000000000000000000000000000001100111001000010011101111001110001010100010001010000000000000000000000000000000100100000000100100000011000010101010101110101001000101101010100000110010101110010011010010111000001101000001011010100000101110101011110000101011101000010001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001101111111100000000000000000000000000000000000000000000000011001110010000100111011110011100010101000100001100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001100101011100100110100101110000011010000010110100110001010101110110100101110010011001010010000000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000000000000000000000010111111111000000000000000000000000000000000000000000000000110011100100001011100010110100010011110100000100000000000000000000000000000000010010000000010010000000110000010101010111010100100010110101010000011001010111001001101001011100000110100000101101010101010100000101010010010101000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100111111110000000000000000000000000000000000000000000000001100111001000010111111110000011111111100010001110000000000000000000000000000000100100000000100100000001100000101010101110101001000101101010100000110010101110010011010010111000001101000001011010101001101111001011100110110001101101111011011100010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000111111111100000000000000000000000000000000000000000000000011001110010000101101111000001101100011001110110100000000000000000000000000000001001000000001001000000011000001010101011101010010001011010101000001010000010100110010110101000111011001010110111001100101011100100110000101110100011011110111001000100000001000000010000000000001000000000000000000000001000000010000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000110011100100001001100101000101011000110111000000000000000000000000000000000000100010000000010010000000110000010101010111010100100010110101010011011011110110011001110100001011010101000001001100010011000010000000100000001000000010000000100000001000000010000000100000000000010000000000000000000000010000000100000000000000000000000000000111000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000001100111001000010011001010000110000101101010011110000000000000000000000000000001000100000000100100001000100010110010101110101001000101101010001010110111001100100011100000110111101101001011011100111010000100000001000000010000000100000001000000010000000100000001000000000000100000000000000000000000100000001000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000011001110010000101010101100101000011000110011101000000000000000000000000000000001001000000001001000000011000001010101011101010010001011010100110101101001011011100110100100101101010011100100100101000011001000000010000000100000001000000010000000100000001000000010000000000001 
	Parameter g_masters bound to: 1 - type: integer 
	Parameter g_bus_end bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter g_sdb_name bound to: WB4-Crossbar-GSI    - type: string 
WARNING: [Synth 8-5639] ignoring null variable initialization [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd:2079]
INFO: [Synth 8-256] done synthesizing module 'sdb_rom__parameterized1' (97#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd:19]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 10 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 320'b00000000000000000000110000000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter g_mask bound to: 320'b00000000000000000000110000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized3' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 1 - type: integer 
	Parameter g_num_slaves bound to: 10 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 320'b00000000000000000000110000000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000010000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter g_mask bound to: 320'b00000000000000000000110000000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000000000000000000000001111000000000000000000000000000011110000000000000000000000000000111100000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized3' (97#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 9 - type: integer 
	Parameter g_num_slaves bound to: 1 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 32'b11111111111111111111111111111111 
	Parameter g_mask bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'xwb_crossbar__parameterized5' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
	Parameter g_num_masters bound to: 9 - type: integer 
	Parameter g_num_slaves bound to: 1 - type: integer 
	Parameter g_registered bound to: 1 - type: bool 
	Parameter g_address bound to: 32'b11111111111111111111111111111111 
	Parameter g_mask bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'xwb_crossbar__parameterized5' (97#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'xwb_sdb_crossbar__parameterized1' (97#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd:30]
	Parameter g_muxed_ports bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwrf_mux' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd:76]
	Parameter g_muxed_ports bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM mux_snk_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM mux_src_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element sel_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'xwrf_mux' (98#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwrf_mux.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'wr_core' (99#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/wr_core.vhd:309]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:304]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:424]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:425]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:426]
INFO: [Synth 8-256] done synthesizing module 'xwr_core' (100#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wrc_core/xwr_core.vhd:271]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:353]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:426]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:427]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:428]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_stats_cnt_width bound to: 50 - type: integer 
	Parameter g_stats_acc_width bound to: 64 - type: integer 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwr_streamers' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd:172]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_tx_streamer_params bound to: 161'b00000000000000000000000000100000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000100000000001 
	Parameter g_rx_streamer_params bound to: 97'b0000000000000000000000000010000000000000000000000000000100000000100000000000000000000000000010000 
	Parameter g_stats_cnt_width bound to: 50 - type: integer 
	Parameter g_stats_acc_width bound to: 64 - type: integer 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_tx_buffer_size bound to: 256 - type: integer 
	Parameter g_tx_threshold bound to: 128 - type: integer 
	Parameter g_tx_max_words_per_frame bound to: 256 - type: integer 
	Parameter g_tx_timeout bound to: 1024 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sim_startup_cnt bound to: 6250 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xtx_streamer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:144]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_tx_buffer_size bound to: 256 - type: integer 
	Parameter g_tx_threshold bound to: 128 - type: integer 
	Parameter g_tx_max_words_per_frame bound to: 256 - type: integer 
	Parameter g_tx_timeout bound to: 1024 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_simulation bound to: 0 - type: integer 
	Parameter g_sim_startup_cnt bound to: 6250 - type: integer 
	Parameter g_polynomial bound to: 16'b0001000000100001 
	Parameter g_init_value bound to: 16'b1111111111111111 
	Parameter g_residue bound to: 16'b0000000000000000 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 0 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'gc_crc_gen__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
	Parameter g_polynomial bound to: 16'b0001000000100001 
	Parameter g_init_value bound to: 16'b1111111111111111 
	Parameter g_residue bound to: 16'b0000000000000000 
	Parameter g_data_width bound to: 16 - type: integer 
	Parameter g_half_width bound to: 8 - type: integer 
	Parameter g_sync_reset bound to: 1 - type: integer 
	Parameter g_dual_width bound to: 0 - type: integer 
	Parameter g_registered_match_output bound to: 0 - type: bool 
	Parameter g_registered_crc_output bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'gc_crc_gen__parameterized1' (100#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/common/gc_crc_gen.vhd:93]
INFO: [Synth 8-638] synthesizing module 'xwb_fabric_source' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:63]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_shiftreg_fifo__parameterized1' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_shiftreg_fifo__parameterized1' (100#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:73]
WARNING: [Synth 8-3848] Net err_status[is_hp] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[has_smac] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[has_crc] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:77]
WARNING: [Synth 8-3848] Net err_status[match_class] in module/entity xwb_fabric_source does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'xwb_fabric_source' (101#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_source.vhd:63]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_sync_fifo__parameterized9' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'inferred_sync_fifo__parameterized9' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_show_ahead bound to: 1 - type: bool 
	Parameter g_with_empty bound to: 1 - type: bool 
	Parameter g_with_full bound to: 1 - type: bool 
	Parameter g_with_almost_empty bound to: 1 - type: bool 
	Parameter g_with_almost_full bound to: 1 - type: bool 
	Parameter g_with_count bound to: 0 - type: bool 
	Parameter g_almost_empty_threshold bound to: 128 - type: integer 
	Parameter g_almost_full_threshold bound to: 254 - type: integer 
	Parameter g_register_flag_outputs bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram__parameterized19' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_dual_clock bound to: 0 - type: bool 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'generic_dpram_sameclock__parameterized15' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
	Parameter g_data_width bound to: 33 - type: integer 
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_with_byte_enable bound to: 0 - type: bool 
	Parameter g_addr_conflict_resolution bound to: dont_care - type: string 
	Parameter g_init_file bound to: none - type: string 
	Parameter g_fail_if_file_not_found bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'generic_dpram_sameclock__parameterized15' (101#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'generic_dpram__parameterized19' (101#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'inferred_sync_fifo__parameterized9' (101#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'generic_sync_fifo__parameterized9' (101#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd:70]
INFO: [Synth 8-638] synthesizing module 'pulse_stamper' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/pulse_stamper.vhd:69]
	Parameter g_ref_clk_rate bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulse_stamper' (102#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/pulse_stamper.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element seq_no_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:563]
WARNING: [Synth 8-6014] Unused sequential element tag_valid_latched_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element fsm_escape_enable_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element fsm_escape_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:571]
INFO: [Synth 8-256] done synthesizing module 'xtx_streamer' (103#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:144]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_buffer_size bound to: 256 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_expected_words_number bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrx_streamer_light' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:140]
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_buffer_size bound to: 256 - type: integer 
	Parameter g_escape_code_disable bound to: 1 - type: bool 
	Parameter g_expected_words_number bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xwb_fabric_sink' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_sink.vhd:70]
	Parameter g_data_width bound to: 22 - type: integer 
	Parameter g_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xwb_fabric_sink' (104#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/fabric/xwb_fabric_sink.vhd:70]
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dropping_buffer' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/dropping_buffer.vhd:66]
	Parameter g_size bound to: 256 - type: integer 
	Parameter g_data_width bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dropping_buffer' (105#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/dropping_buffer.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xrx_stream_l_fsm' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/new/xrx_stream_l_fsm.vhd:58]
INFO: [Synth 8-638] synthesizing module 'delay_six_cyc' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/delay_six_cyc.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'delay_six_cyc' (106#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/delay_six_cyc.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element dvalid_tmp_reg was removed.  [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/new/xrx_stream_l_fsm.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'xrx_stream_l_fsm' (107#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/new/xrx_stream_l_fsm.vhd:58]
WARNING: [Synth 8-3848] Net rx_lost_frames_cnt_o in module/entity xrx_streamer_light does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:126]
WARNING: [Synth 8-3848] Net rx_frame_p1_o in module/entity xrx_streamer_light does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'xrx_streamer_light' (108#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sources_1/imports/wr_streamers/xrx_streamer_light.vhd:140]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrtx_streamers_stats' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xrtx_streamers_stats.vhd:116]
	Parameter g_streamers_op_mode bound to: 2 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
	Parameter g_cnt_width bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xtx_streamers_stats' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamers_stats.vhd:72]
	Parameter g_cnt_width bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xtx_streamers_stats' (109#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamers_stats.vhd:72]
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xrx_streamers_stats' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xrx_streamers_stats.vhd:85]
	Parameter g_cnt_width bound to: 50 - type: integer 
	Parameter g_acc_width bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xrx_streamers_stats' (110#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xrx_streamers_stats.vhd:85]
WARNING: [Synth 8-3919] null assignment ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xrtx_streamers_stats.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'xrtx_streamers_stats' (111#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xrtx_streamers_stats.vhd:116]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'wb_slave_adapter__parameterized10' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
	Parameter g_master_use_struct bound to: 1 - type: bool 
	Parameter g_master_mode bound to: 1'b0 
	Parameter g_master_granularity bound to: 1'b1 
	Parameter g_slave_use_struct bound to: 1 - type: bool 
	Parameter g_slave_mode bound to: 1'b0 
	Parameter g_slave_granularity bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'wb_slave_adapter__parameterized10' (111#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd:96]
INFO: [Synth 8-638] synthesizing module 'wr_streamers_wb' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/wr_streamers_wb.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'wr_streamers_wb' (112#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/wr_streamers_wb.vhd:39]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[err] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd:180]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[rty] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd:180]
WARNING: [Synth 8-3848] Net wb_regs_slave_out[int] in module/entity xwr_streamers does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'xwr_streamers' (113#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xwr_streamers.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'xwrc_board_common' (114#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/common/xwrc_board_common.vhd:260]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:438]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:489]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:490]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:492]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:493]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:494]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[ack] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[err] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[rty] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[stall] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[int] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_aux_master_i[dat] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:300]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[ack] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[stall] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[err] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_src_i[rty] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:295]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[adr] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[dat] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[cyc] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[stb] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[we] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
WARNING: [Synth 8-3848] Net wrc_frabic_snk_i[sel] in module/entity xwrc_board_quabo does not have driver. [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:297]
INFO: [Synth 8-256] done synthesizing module 'xwrc_board_quabo' (115#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/xwrc_board_quabo.vhd:253]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'cmp_ibugds_extref' to cell 'IBUFGDS' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wrc_board_quabo.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'wrc_board_quabo' (116#1) [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/board/quabo/wrc_board_quabo.vhd:188]
WARNING: [Synth 8-3331] design xwb_fabric_sink has unconnected port snk_i[sel][1]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[14]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[13]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[12]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[11]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[10]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[9]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[8]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[7]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[6]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[5]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[4]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[3]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[2]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[1]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_lost_frames_cnt_o[0]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_frame_p1_o
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port clk_ref_i
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_time_valid_i
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[39]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[38]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[37]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[36]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[35]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[34]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[33]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[32]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[31]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[30]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[29]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[28]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[27]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[26]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[25]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[24]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[23]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[22]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[21]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[20]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[19]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[18]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[17]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[16]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[15]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[14]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[13]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[12]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[11]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[10]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[9]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[8]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[7]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[6]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[5]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[4]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[3]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[2]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[1]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_tai_i[0]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[27]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[26]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[25]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[24]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[23]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[22]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[21]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[20]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[19]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[18]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[17]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[16]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[15]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[14]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[13]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[12]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[11]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[10]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[9]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[8]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[7]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[6]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[5]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[4]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[3]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[2]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[1]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port tm_cycles_i[0]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_dreq_i
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][15]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][14]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][13]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][12]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][11]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][10]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][9]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][8]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][7]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][6]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][5]
WARNING: [Synth 8-3331] design xrx_streamer_light has unconnected port rx_streamer_cfg_i[ethertype][4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:52 ; elapsed = 00:02:54 . Memory (MB): peak = 2404.566 ; gain = 1015.430 ; free physical = 10561 ; free virtual = 33673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:53 ; elapsed = 00:02:56 . Memory (MB): peak = 2404.566 ; gain = 1015.430 ; free physical = 10571 ; free virtual = 33741
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd:149]
INFO: [Synth 8-5544] ROM "pointer_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pointer_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd:203]
INFO: [Synth 8-4471] merging register 'tx_frame_p1_o_reg' into 'fsm_out_reg[eof]' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:567]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:311]
INFO: [Synth 8-5546] ROM "tx_timeout_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xtx_streamer'
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pending_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait_data |                              001 |                               10
                load_dac |                              010 |                               01
               wait_done |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spec_serial_dac_arb'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           wait_stable_0 |                              001 |                               00
               wait_edge |                              010 |                               01
                got_edge |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dmtd_with_deglitcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               an_enable |                         00000001 |                              000
              an_restart |                         00000010 |                              001
       an_ability_detect |                         00000100 |                              010
   an_acknowledge_detect |                         00001000 |                              100
 an_complete_acknowledge |                         00010000 |                              101
          an_idle_detect |                         00100000 |                              110
              an_link_ok |                         01000000 |                              111
      an_disable_link_ok |                         10000000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_autonegotiation'
WARNING: [Synth 8-327] inferring latch for variable 'consistency_match_reg' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_endpoint/ep_autonegotiation.vhd:161]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           tx_comma_idle |                             0000 |                             0000
                 tx_cr12 |                             0001 |                             0010
                 tx_cr34 |                             0010 |                             0011
         tx_spd_preamble |                             0011 |                             0100
             tx_preamble |                             0100 |                             0110
                  tx_sfd |                             0101 |                             0111
                 tx_data |                             0110 |                             0101
            tx_gen_error |                             0111 |                             1010
               tx_extend |                             1000 |                             1001
                  tx_epd |                             1001 |                             1000
                  tx_cal |                             1010 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'ep_tx_pcs_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                      00000000001 |                             0000
                cd_acq_1 |                      00000000010 |                             0001
                cd_acq_2 |                      00000000100 |                             0010
                cd_acq_3 |                      00000001000 |                             0011
         sync_acquired_1 |                      00000010000 |                             0100
         sync_acquired_2 |                      00000100000 |                             0101
        sync_acquired_2a |                      00001000000 |                             1000
         sync_acquired_3 |                      00010000000 |                             0110
        sync_acquired_3a |                      00100000000 |                             1001
         sync_acquired_4 |                      01000000000 |                             0111
        sync_acquired_4a |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_sync_detect_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              rx_noframe |                              000 |                              000
                   rx_cr |                              001 |                              001
         rx_spd_preamble |                              010 |                              010
              rx_payload |                              011 |                              011
               rx_extend |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'ep_rx_pcs_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   oob_1 |                               00 |                               01
                   oob_2 |                               01 |                               10
                oob_idle |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_ts_supported.oob_state_reg' using encoding 'sequential' in module 'ep_tx_header_processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                wait_crc |                            00010 |                              001
                 embed_1 |                            00100 |                              010
                 embed_2 |                            01000 |                              011
                 embed_3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_tx_crc_inserter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           st_wait_frame |                              001 |                               00
                 st_data |                              010 |                               01
                  st_oob |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_rx_crc_size_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_frame |                              001 |                               00
               wait_mbuf |                              010 |                               01
              gen_status |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ep_rx_status_reg_insert'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    data |                              001 |                              001
             throw_error |                              010 |                              100
            finish_cycle |                              011 |                              011
                  iSTATE |                              100 |                              111
             flush_stall |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ep_rx_wb_master'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 tx_idle |                              000 |                              000
               tx_status |                              001 |                              001
               tx_packet |                              010 |                              010
                tx_flush |                              011 |                              011
           tx_end_packet |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ntx_state_reg' using encoding 'sequential' in module 'wr_mini_nic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           rx_wait_frame |                              001 |                               00
                rx_frame |                              010 |                               01
                 rx_full |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nrx_state_reg' using encoding 'one-hot' in module 'wr_mini_nic'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                             0001 |                             0001
                 iSTATE0 |                             0100 |                             0100
                 iSTATE2 |                             0010 |                             0010
                 iSTATE1 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'lm32_icache_medium_icache'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_writefirst.ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram3_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                    0000000000001 |                             0000
                 iSTATE6 |                    0000000000010 |                             0001
                 iSTATE0 |                    0000000000100 |                             0100
                 iSTATE9 |                    0000000001000 |                             1000
                 iSTATE8 |                    0000000010000 |                             1001
                 iSTATE5 |                    0000000100000 |                             1010
                 iSTATE4 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000010000000 |                             1100
                 iSTATE1 |                    0000100000000 |                             1101
                iSTATE11 |                    0001000000000 |                             1110
                iSTATE10 |                    0010000000000 |                             1111
                 iSTATE2 |                    0100000000000 |                             0010
                  iSTATE |                    1000000000000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_async_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                       0000000001 |                             0000
                 iSTATE6 |                       0000000010 |                             1000
                 iSTATE5 |                       0000000100 |                             1001
                 iSTATE2 |                       0000001000 |                             1010
                 iSTATE0 |                       0000010000 |                             1011
                 iSTATE1 |                       0000100000 |                             1100
                  iSTATE |                       0001000000 |                             1101
                 iSTATE8 |                       0010000000 |                             1110
                 iSTATE7 |                       0100000000 |                             1111
                 iSTATE3 |                       1000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_async_rx'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               dmux_wait |                             0001 |                               00
             dmux_status |                             0010 |                               01
            dmux_payload |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'demux_reg' using encoding 'one-hot' in module 'xwrf_mux'
INFO: [Synth 8-3971] The signal gen_without_byte_enable_readfirst.ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                             0000
                     sof |                           000010 |                             0001
              eth_header |                           000100 |                             0010
            frame_seq_id |                           001000 |                             0011
                 payload |                           010000 |                             0101
                     eof |                           100000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'xtx_streamer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:08 ; elapsed = 00:03:10 . Memory (MB): peak = 2424.492 ; gain = 1035.355 ; free physical = 8620 ; free virtual = 31910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |wr_core__GB0          |           1|     26702|
|2     |wr_core__GB1          |           1|     15026|
|3     |xwr_streamers         |           1|     11939|
|4     |xwrc_board_quabo__GC0 |           1|      1747|
|5     |wrc_board_quabo__GC0  |           1|        11|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   4 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     28 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 24    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 15    
	   2 Input     31 Bit         XORs := 32    
	   2 Input     29 Bit         XORs := 1     
	   2 Input     28 Bit         XORs := 5     
	   2 Input     15 Bit         XORs := 32    
	   2 Input      7 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 69    
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 9     
	   7 Input      1 Bit         XORs := 10    
	   8 Input      1 Bit         XORs := 9     
	   9 Input      1 Bit         XORs := 7     
	  14 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               50 Bit    Registers := 5     
	               40 Bit    Registers := 6     
	               36 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 79    
	               29 Bit    Registers := 9     
	               28 Bit    Registers := 27    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 46    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 1024  
+---RAMs : 
	             256K Bit         RAMs := 4     
	              36K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              18K Bit         RAMs := 2     
	               8K Bit         RAMs := 3     
	               5K Bit         RAMs := 1     
	               2K Bit         RAMs := 3     
	             1024 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 5     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 3     
	 257 Input     32 Bit        Muxes := 1     
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 50    
	   4 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 12    
	   2 Input     28 Bit        Muxes := 12    
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   6 Input     24 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 7     
	   3 Input     18 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 44    
	  11 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 2     
	   8 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   8 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 1     
	  14 Input     10 Bit        Muxes := 1     
	  32 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  35 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 11    
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 48    
	   3 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 8     
	  17 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 71    
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 494   
	   3 Input      1 Bit        Muxes := 56    
	   5 Input      1 Bit        Muxes := 58    
	   8 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 24    
	  10 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 44    
	  19 Input      1 Bit        Muxes := 23    
	  25 Input      1 Bit        Muxes := 18    
	  14 Input      1 Bit        Muxes := 9     
	  32 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 3     
	  35 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sdb_rom__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module xwb_crossbar__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 9     
+---Registers : 
	                1 Bit    Registers := 2     
Module xwb_crossbar__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module sdb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
Module xwb_crossbar 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 4     
Module xwb_crossbar__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_dpram_sameclock__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lm32_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module generic_dpram_sameclock__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module lm32_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module lm32_icache_medium_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module lm32_instruction_unit_medium_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lm32_decoder_medium_icache 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module lm32_load_store_unit_medium_icache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module lm32_addsub 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lm32_shifter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module lm32_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
Module lm32_interrupt_medium_icache 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module generic_dpram_sameclock__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module generic_dpram_sameclock__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module lm32_cpu_medium_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module xwb_lm32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pps_gen_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 89    
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   8 Input      1 Bit        Muxes := 11    
Module wr_pps_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 3     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 2     
Module ep_pcs_tbi_mdio_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 7     
Module ep_autonegotiation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
Module gc_sync_ffs__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_register__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module gc_sync_register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module gc_sync_ffs__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module inferred_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ep_tx_pcs_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 14    
Module gc_sync_ffs__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ep_sync_detect_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 11    
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 3     
Module gc_sync_ffs__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_extend_pulse__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gc_extend_pulse__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ep_rx_pcs_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 32    
Module ep_1000basex_pcs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ep_tx_header_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module gc_crc_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ep_tx_crc_inserter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module gc_sync_register__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module gc_sync_register__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module gc_sync_ffs__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module inferred_async_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ep_clock_alignment_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ep_rx_oob_insert 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ep_rx_crc_size_check 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
	   3 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 9     
	   7 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 5     
	   9 Input      1 Bit         XORs := 7     
	  14 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 13    
Module ep_rx_status_reg_insert 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ep_rx_wb_master 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 10    
Module gc_sync_ffs__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module generic_dpram_dualclock 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module generic_dpram_sameclock__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module gc_pulse_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ep_packet_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module gc_sync_ffs__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module generic_shiftreg_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_dpram_sameclock__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module inferred_sync_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ep_rx_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module ep_rx_path 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ep_ts_counter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ep_timestamping_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ep_wishbone_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 42    
+---Muxes : 
	  19 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 14    
Module gc_sync_ffs__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ep_leds_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module wr_endpoint 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gc_pulse_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_frequency_meter__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module gc_pulse_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_frequency_meter__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module gc_pulse_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_frequency_meter 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module generic_dpram_sameclock 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module inferred_sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wbgen2_eic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module spll_wb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	  25 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 17    
Module gc_sync_ffs__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_pulse_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_extend_pulse__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dmtd_with_deglitcher__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module gc_sync_ffs__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_pulse_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_extend_pulse__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dmtd_with_deglitcher__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module gc_sync_ffs__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_pulse_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_extend_pulse__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module dmtd_with_deglitcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module gc_pulse_synchronizer2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module spll_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 3     
+---XORs : 
	   2 Input     29 Bit         XORs := 1     
	   2 Input     28 Bit         XORs := 5     
+---Registers : 
	               28 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module wr_softpll_ng 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module generic_dpram_sameclock__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module inferred_sync_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_dpram_sameclock__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module inferred_sync_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module wbgen2_eic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module minic_wb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  14 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 7     
Module wr_mini_nic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input     18 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 6     
Module gc_sync_ffs__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module generic_dpram_split 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---RAMs : 
	             256K Bit         RAMs := 4     
Module xwb_dpram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module wrc_syscon_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 48    
+---Muxes : 
	  32 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 7     
Module simple_uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module uart_async_tx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
Module uart_async_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
Module generic_dpram_sameclock__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module inferred_sync_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wb_simple_uart 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module sockit_owm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module wb_onewire_master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module wrc_diags_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  21 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module wrc_periph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module gc_sync_ffs__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_sync_ffs__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xwrf_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 3     
Module gc_sync_ffs__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module pulse_stamper 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module xtx_streamers_stats 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
Module xrx_streamers_stats 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	               50 Bit    Registers := 4     
	               28 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xrtx_streamers_stats 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_streamers_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	  35 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  35 Input      1 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module gc_crc_gen__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_shiftreg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xwb_fabric_source 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_dpram_sameclock__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module inferred_sync_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pulse_stamper__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module xtx_streamer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   8 Input     15 Bit        Muxes := 1     
	   6 Input     15 Bit        Muxes := 1     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 14    
Module generic_shiftreg_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xwb_fabric_sink 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module dropping_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               34 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module delay_six_cyc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 12    
Module xrx_stream_l_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 11    
Module xrx_streamer_light 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xwr_streamers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 24    
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module gc_sync_ffs__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gtp_bitslide 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input     24 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 9     
Module wr_gtx_phy_family7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module gc_extend_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gc_sync_ffs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module gc_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module spec_serial_dac 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module spec_serial_dac_arb 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'b0_reg[15:0]' into 'b0_reg[15:0]' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:91]
INFO: [Synth 8-4471] merging register 'a0_reg[15:0]' into 'a0_reg[15:0]' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v:89]
DSP Report: Generating DSP c00, operation Mode is: A2*B2.
DSP Report: register b0_reg is absorbed into DSP c00.
DSP Report: register a0_reg is absorbed into DSP c00.
DSP Report: operator c00 is absorbed into DSP c00.
DSP Report: Generating DSP d1_reg, operation Mode is: (A2*B2)'.
DSP Report: register b1_reg is absorbed into DSP d1_reg.
DSP Report: register a0_reg is absorbed into DSP d1_reg.
DSP Report: register d1_reg is absorbed into DSP d1_reg.
DSP Report: operator d10 is absorbed into DSP d1_reg.
DSP Report: Generating DSP result10, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register b0_reg is absorbed into DSP result10.
DSP Report: register a1_reg is absorbed into DSP result10.
DSP Report: register e1_reg is absorbed into DSP result10.
DSP Report: operator e10 is absorbed into DSP result10.
DSP Report: operator result10 is absorbed into DSP result10.
INFO: [Synth 8-5545] ROM "ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ns_overflow" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "width_cntr" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pps_out_int" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "match_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "overflow_o" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_cal_pulse_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cnt_expired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resync_p_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resync_p_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "resync_p_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ref_div_p" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ntx_timeout_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram0_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5544] ROM "next_bit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cntr_overflow" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ser_count_reg[7:0]' into 'ser_count_reg[7:0]' [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/wr_streamers/xtx_streamer.vhd:572]
INFO: [Synth 8-5546] ROM "word_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_timeout_hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pending_write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_writefirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_writefirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_writefirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_writefirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "gen_without_byte_enable_readfirst.ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5784] Optimized 4 bits of RAM "gen_without_byte_enable_readfirst.ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 28 bits.
INFO: [Synth 8-5583] The signal gen_without_byte_enable_readfirst.ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
INFO: [Synth 8-3971] The signal ram1_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram2_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram3_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram0_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_without_byte_enable_readfirst.ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_rx_en_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/w_result_sel_load_x_reg' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_x_reg'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/sign_extend_x_reg' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/direction_x_reg' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/\q_data_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/sync_done_o_reg)
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[0]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[1]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_x_reg[2]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_reg[0][17]' (FDE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/q_data_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[0]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/size_x_reg[1]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/logic_op_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/\sreg_reg[has_crc] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[9]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[10]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[11]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[15]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[0]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[1]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[2]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[3]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[4]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/an_tx_val_o_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/\an_tx_val_o_reg[6] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_reg[0]' (FDSE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_cti_o_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/\wb_out_reg[err] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/\src_out_int_reg[sel][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_RX_Wishbone_Master/\src_out_int_reg[we] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/ep_ctrl_reg)
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[0]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[0]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[1]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[1]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[2]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[2]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[3]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[3]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[4]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[4]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[5]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[5]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[6]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[6]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[7]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[7]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[8]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[8]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[9]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[9]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[10]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[10]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[11]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[11]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[12]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[12]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[13]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[13]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[14]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[14]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[15]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[15]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[16]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[16]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[17]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[17]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[18]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[18]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[19]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[19]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[20]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[20]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[21]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[21]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[22]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[22]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[23]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[23]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[24]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[24]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[25]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_rom_reg[25]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_rom_reg[30]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[25]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[26]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[26]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[27]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[27]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[28]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[28]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[29]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[29]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[30]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_SECONDARY_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[30]' (FD) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/WB_CON/rom/r_flag_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_SECONDARY_CON/rom/\r_flag_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/rom/\r_flag_reg[31] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_reg[0]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_reg[1]' (FDRE) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/i_adr_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/\gen_profile_medium_icache.U_Wrapped_LM32 /cpu/instruction_unit/\i_adr_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[7]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[7]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[7]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/\q_data_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[6]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[6]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[6]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_MDIO_WB/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[5]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_ref_dmtds[0].DMTD_REF /U_Sync_Start_Pulse/d_p_d0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_with_ext_clock_input.U_DMTD_EXT /U_Sync_Start_Pulse/d_p_d0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_feedback_dmtds[0].DMTD_FB /U_Sync_Start_Pulse/d_p_d0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_ref_dmtds[0].DMTD_REF /U_Sync_Start_Pulse/in_ext_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_with_ext_clock_input.U_DMTD_EXT /U_Sync_Start_Pulse/in_ext_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\gen_feedback_dmtds[0].DMTD_FB /U_Sync_Start_Pulse/in_ext_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/DIAGS/WRAPPED_DIAGS/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/DIAGS/WRAPPED_DIAGS/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/SYSCON/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/SYSCON/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/ack_sreg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[8]' (FDC) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/ack_sreg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/\irq_i_d0_reg[2] )
INFO: [Synth 8-3886] merging instance 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_reg[2]' (FDR) to 'cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/U_SOFTPLL/U_Wrapped_Softpll/tag_src_pre_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/\tag_src_pre_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\rddata_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/eic_irq_controller_inst/\irq_pending_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/U_WB_Slave/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/DIAGS/WRAPPED_DIAGS/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/U_WB_SLAVE/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/\ack_sreg_reg[9] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_demux_reg[3]) is unused and will be removed from module xwrf_mux.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_WB/\ack_sreg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /\gen_rx.U_RX /p_fsm/drop_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_4/\latency_acc_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /\gen_rx.U_RX /p_fsm/first_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /\latency_max_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /\latency_min_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cmp_xwrc_board_quabo/cmp_board_common/\gen_wr_streamers.cmp_xwr_streamers /U_STATS/\gen_rx_stats.U_RX_STATS /i_0/\rcvd_frame_cnt_reg[16] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module generic_dpram_sameclock__parameterized15 due to constant propagation
Removed 1 RAM instances from module generic_dpram_sameclock__parameterized15 due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:14 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8075 ; free virtual = 31467
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                      | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_dpram_sameclock__parameterized7:                                                         | gen_without_byte_enable_writefirst.ram_reg | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized9:                                                         | gen_without_byte_enable_writefirst.ram_reg | 256 x 20(WRITE_FIRST)  | W | R | 256 x 20(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized11:                                                        | gen_without_byte_enable_writefirst.ram_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized11:                                                        | gen_without_byte_enable_writefirst.ram_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inferred_async_fifo:                                                                             | mem_reg                                    | 128 x 18(NO_CHANGE)    | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inferred_async_fifo__parameterized1:                                                             | mem_reg                                    | 128 x 18(NO_CHANGE)    | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generic_dpram_dualclock:                                                                         | gen_without_byte_enable_readfirst.ram_reg  | 64 x 36(READ_FIRST)    | W | R | 64 x 36(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized1:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 64 x 16(READ_FIRST)    | W | R | 64 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock__parameterized3:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock:                                                                         | gen_without_byte_enable_readfirst.ram_reg  | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized3:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock__parameterized5:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 2 K x 18(READ_FIRST)   | W | R | 2 K x 18(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_split:                                                                             | ram1_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_split:                                                                             | ram2_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_split:                                                                             | ram3_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/\gen_splitram.U_RAM_SPLIT  | ram0_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_sameclock__parameterized13:                                                        | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|dropping_buffer:                                                                                 | mem_reg                                    | 256 x 34(READ_FIRST)   | W |   | 256 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lm32_multiplier | A2*B2         | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|lm32_multiplier | (A2*B2)'      | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|lm32_multiplier | PCIN+(A2*B2)' | 16     | 16     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_writefirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_writefirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_writefirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_writefirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/i_7/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_0/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_1/ram1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_2/ram2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_3/ram3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/i_0/ram0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_without_byte_enable_readfirst.ram_reg to conserve power
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/i_1/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/i_0/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/i_4/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |wr_core__GB0          |           1|     14728|
|2     |wr_core__GB1          |           1|      9101|
|3     |xwr_streamers         |           1|      3635|
|4     |xwrc_board_quabo__GC0 |           1|       772|
|5     |wrc_board_quabo__GC0  |           1|        11|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:14 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8072 ; free virtual = 31465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                      | RTL Object                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generic_dpram_sameclock__parameterized7:                                                         | gen_without_byte_enable_writefirst.ram_reg | 1 K x 32(WRITE_FIRST)  | W | R | 1 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized9:                                                         | gen_without_byte_enable_writefirst.ram_reg | 256 x 20(WRITE_FIRST)  | W | R | 256 x 20(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized11:                                                        | gen_without_byte_enable_writefirst.ram_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized11:                                                        | gen_without_byte_enable_writefirst.ram_reg | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inferred_async_fifo:                                                                             | mem_reg                                    | 128 x 18(NO_CHANGE)    | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inferred_async_fifo__parameterized1:                                                             | mem_reg                                    | 128 x 18(NO_CHANGE)    | W |   | 128 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generic_dpram_dualclock:                                                                         | gen_without_byte_enable_readfirst.ram_reg  | 64 x 36(READ_FIRST)    | W | R | 64 x 36(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized1:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 64 x 16(READ_FIRST)    | W | R | 64 x 16(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock__parameterized3:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock:                                                                         | gen_without_byte_enable_readfirst.ram_reg  | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_sameclock__parameterized3:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 18(READ_FIRST)   | W | R | 1 K x 18(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|generic_dpram_sameclock__parameterized5:                                                         | gen_without_byte_enable_readfirst.ram_reg  | 2 K x 18(READ_FIRST)   | W | R | 2 K x 18(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|generic_dpram_split:                                                                             | ram1_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_split:                                                                             | ram2_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_split:                                                                             | ram3_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/\gen_splitram.U_RAM_SPLIT  | ram0_reg                                   | 32 K x 8(READ_FIRST)   | W | R | 32 K x 8(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|generic_dpram_sameclock__parameterized13:                                                        | gen_without_byte_enable_readfirst.ram_reg  | 1 K x 8(READ_FIRST)    | W | R | 1 K x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
|dropping_buffer:                                                                                 | mem_reg                                    | 256 x 34(READ_FIRST)   | W |   | 256 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------------------------------------------------------------------------+--------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |wr_core__GB0          |           1|     14728|
|2     |wr_core__GB1          |           1|      9101|
|3     |xwr_streamers         |           1|      3635|
|4     |xwrc_board_quabo__GC0 |           1|       772|
|5     |wrc_board_quabo__GC0  |           1|        11|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_0/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/reg_1/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_microcode_ram/gen_dual_clk.U_RAM_DC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_trr_INST/wrapped_fifo/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:09 ; elapsed = 00:04:19 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8052 ; free virtual = 31485
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5396] Clock pin D has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/modules/timing/dmtd_with_deglitcher.vhd:206]
WARNING: [Synth 8-5410] Found another clock driver \gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_i :O [/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/platform/xilinx/xwrc_platform_xilinx.vhd:537]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:10 ; elapsed = 00:04:20 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8050 ; free virtual = 31483
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:10 ; elapsed = 00:04:20 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8050 ; free virtual = 31483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:10 ; elapsed = 00:04:21 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8050 ; free virtual = 31483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ep_tx_pcs_16bit | fifo_clear_n_d4_reg         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pulse_stamper   | rst_from_sync_reg           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|delay_six_cyc   | data_o_reg[15]              | 6      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|delay_six_cyc   | valid_o_reg                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gc_reset        | syncs[0].shifters_reg[0][0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |    10|
|2     |CARRY4        |   307|
|3     |DSP48E1       |     3|
|4     |GTXE2_CHANNEL |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |   267|
|7     |LUT2          |  1548|
|8     |LUT3          |   922|
|9     |LUT4          |  1000|
|10    |LUT5          |  1316|
|11    |LUT6          |  2495|
|12    |MMCME2_ADV    |     3|
|13    |MUXF7         |   252|
|14    |MUXF8         |    30|
|15    |RAMB18E1      |     7|
|16    |RAMB36E1      |    39|
|17    |SRL16E        |    20|
|18    |SRLC32E       |    54|
|19    |STARTUPE2     |     1|
|20    |FDCE          |  2279|
|21    |FDC_1         |    12|
|22    |FDPE          |    13|
|23    |FDRE          |  4068|
|24    |FDSE          |   134|
|25    |IBUF          |    10|
|26    |IBUFGDS       |     1|
|27    |IOBUF         |     3|
|28    |OBUF          |    11|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+--------------------------------------------+------+
|      |Instance                                                                                       |Module                                      |Cells |
+------+-----------------------------------------------------------------------------------------------+--------------------------------------------+------+
|1     |top                                                                                            |                                            | 14807|
|2     |  cmp_xwrc_board_quabo                                                                         |xwrc_board_quabo                            | 14774|
|3     |    cmp_board_common                                                                           |xwrc_board_common                           | 14310|
|4     |      cmp_xwr_core                                                                             |xwr_core                                    | 12392|
|5     |        WRPC                                                                                   |wr_core                                     | 12392|
|6     |          WB_SECONDARY_CON                                                                     |xwb_sdb_crossbar__parameterized1            |   697|
|7     |            rom                                                                                |sdb_rom__parameterized1                     |   186|
|8     |            crossbar                                                                           |xwb_crossbar__parameterized3                |   511|
|9     |          WB_CON                                                                               |xwb_sdb_crossbar                            |   279|
|10    |            rom                                                                                |sdb_rom                                     |    64|
|11    |            crossbar                                                                           |xwb_crossbar                                |   215|
|12    |          LM32_CORE                                                                            |xwb_lm32                                    |  2666|
|13    |            \gen_profile_medium_icache.U_Wrapped_LM32                                          |lm32_top_medium_icache                      |  2539|
|14    |              cpu                                                                              |lm32_cpu_medium_icache                      |  2539|
|15    |                instruction_unit                                                               |lm32_instruction_unit_medium_icache         |   568|
|16    |                  icache                                                                       |lm32_icache_medium_icache                   |   233|
|17    |                    \memories[0].way_0_data_ram                                                |lm32_ram                                    |    66|
|18    |                      ram                                                                      |generic_simple_dpram                        |     1|
|19    |                        true_dp                                                                |generic_dpram__parameterized9               |     1|
|20    |                          \gen_single_clk.U_RAM_SC                                             |generic_dpram_sameclock__parameterized7     |     1|
|21    |                    \memories[0].way_0_tag_ram                                                 |lm32_ram__parameterized0                    |    42|
|22    |                      ram                                                                      |generic_simple_dpram__parameterized1        |     1|
|23    |                        true_dp                                                                |generic_dpram__parameterized11              |     1|
|24    |                          \gen_single_clk.U_RAM_SC                                             |generic_dpram_sameclock__parameterized9     |     1|
|25    |                decoder                                                                        |lm32_decoder_medium_icache                  |    75|
|26    |                load_store_unit                                                                |lm32_load_store_unit_medium_icache          |   250|
|27    |                adder                                                                          |lm32_adder                                  |   117|
|28    |                  addsub                                                                       |lm32_addsub                                 |   116|
|29    |                logic_op                                                                       |lm32_logic_op                               |    32|
|30    |                shifter                                                                        |lm32_shifter                                |   165|
|31    |                multiplier                                                                     |lm32_multiplier                             |    56|
|32    |                interrupt_unit                                                                 |lm32_interrupt_medium_icache                |    89|
|33    |                reg_0                                                                          |lm32_dp_ram__1                              |     1|
|34    |                  ram                                                                          |generic_simple_dpram__parameterized3__1     |     1|
|35    |                    true_dp                                                                    |generic_dpram__parameterized13__1           |     1|
|36    |                      \gen_single_clk.U_RAM_SC                                                 |generic_dpram_sameclock__parameterized11__1 |     1|
|37    |                reg_1                                                                          |lm32_dp_ram                                 |     1|
|38    |                  ram                                                                          |generic_simple_dpram__parameterized3        |     1|
|39    |                    true_dp                                                                    |generic_dpram__parameterized13              |     1|
|40    |                      \gen_single_clk.U_RAM_SC                                                 |generic_dpram_sameclock__parameterized11    |     1|
|41    |          PPS_GEN                                                                              |xwr_pps_gen                                 |   783|
|42    |            WRAPPED_PPSGEN                                                                     |wr_pps_gen                                  |   783|
|43    |              U_Adapter                                                                        |wb_slave_adapter__2                         |     1|
|44    |              U_Sync_pps_refclk                                                                |gc_sync_ffs__31                             |     5|
|45    |              Uwb_slave                                                                        |pps_gen_wb                                  |   365|
|46    |          U_Endpoint                                                                           |xwr_endpoint                                |  3280|
|47    |            U_Wrapped_Endpoint                                                                 |wr_endpoint                                 |  3280|
|48    |              U_PCS_1000BASEX                                                                  |ep_1000basex_pcs                            |   998|
|49    |                U_MDIO_WB                                                                      |ep_pcs_tbi_mdio_wb                          |   135|
|50    |                U_AUTONEGOTIATION                                                              |ep_autonegotiation                          |    97|
|51    |                U_sync_tx_underrun                                                             |gc_sync_ffs__27                             |     4|
|52    |                U_sync_rx_overrun                                                              |gc_sync_ffs__28                             |     4|
|53    |                U_sync_rx_inv_code                                                             |gc_sync_ffs__29                             |     4|
|54    |                U_sync_rx_sync_lost                                                            |gc_sync_ffs__30                             |     4|
|55    |                \gen_16bit.U_TX_PCS                                                            |ep_tx_pcs_16bit                             |   350|
|56    |                  U_sync_pcs_busy_o                                                            |gc_sync_ffs__22                             |     5|
|57    |                  U_sync_pcs_error_o                                                           |gc_sync_ffs__23                             |     6|
|58    |                  U_sync_an_tx_en                                                              |gc_sync_ffs__24                             |     5|
|59    |                  U_sync_mcr_reset                                                             |gc_sync_ffs__25                             |     4|
|60    |                  U_sync_power_down                                                            |gc_sync_ffs__26                             |     4|
|61    |                  U_TX_FIFO                                                                    |generic_async_fifo                          |   194|
|62    |                    U_Inferred_FIFO                                                            |inferred_async_fifo                         |   194|
|63    |                      U_Sync1                                                                  |gc_sync_register__3                         |    17|
|64    |                      U_Sync2                                                                  |gc_sync_register                            |    17|
|65    |                      U_Sync_Empty                                                             |gc_sync_ffs__18                             |     4|
|66    |                      U_Sync_Full                                                              |gc_sync_ffs__19                             |     4|
|67    |                      U_Sync_AlmostFull                                                        |gc_sync_ffs__20                             |     4|
|68    |                      U_Sync_AlmostEmpty                                                       |gc_sync_ffs__21                             |     4|
|69    |                \gen_16bit.U_RX_PCS                                                            |ep_rx_pcs_16bit                             |   389|
|70    |                  U_sync_pcs_busy                                                              |gc_sync_ffs__11                             |     4|
|71    |                  U_sync_an_rx_enable                                                          |gc_sync_ffs__12                             |     5|
|72    |                  U_sync_mcr_reset                                                             |gc_sync_ffs__13                             |     4|
|73    |                  U_sync_power_down                                                            |gc_sync_ffs__14                             |     4|
|74    |                  U_SYNC_DET                                                                   |ep_sync_detect_16bit                        |    45|
|75    |                  U_sync_los                                                                   |gc_sync_ffs__15                             |     6|
|76    |                  U_sync_an_rx_ready                                                           |gc_sync_ffs__16                             |     5|
|77    |                  U_sync_an_idle_match                                                         |gc_sync_ffs__17                             |     5|
|78    |                  U_ext_rmon_1                                                                 |gc_extend_pulse__parameterized3__1          |     8|
|79    |                  U_ext_rmon_2                                                                 |gc_extend_pulse__parameterized3             |     8|
|80    |              U_Tx_Path                                                                        |ep_tx_path                                  |   537|
|81    |                U_Header_Processor                                                             |ep_tx_header_processor                      |   282|
|82    |                U_Insert_CRC                                                                   |ep_tx_crc_inserter                          |   255|
|83    |                  \gen_old_crc.U_tx_crc_generator                                              |gc_crc_gen                                  |   186|
|84    |              U_Rx_Path                                                                        |ep_rx_path                                  |  1141|
|85    |                U_Rx_Clock_Align_FIFO                                                          |ep_clock_alignment_fifo                     |   221|
|86    |                  U_FIFO                                                                       |generic_async_fifo__parameterized1          |   192|
|87    |                    U_Inferred_FIFO                                                            |inferred_async_fifo__parameterized1         |   192|
|88    |                      U_Sync1                                                                  |gc_sync_register__1                         |    17|
|89    |                      U_Sync2                                                                  |gc_sync_register__2                         |    17|
|90    |                      U_Sync_Empty                                                             |gc_sync_ffs__6                              |     4|
|91    |                      U_Sync_Full                                                              |gc_sync_ffs__7                              |     4|
|92    |                      U_Sync_AlmostFull                                                        |gc_sync_ffs__8                              |     4|
|93    |                      U_Sync_AlmostEmpty                                                       |gc_sync_ffs__9                              |     4|
|94    |                U_Insert_OOB                                                                   |ep_rx_oob_insert                            |    21|
|95    |                U_crc_size_checker                                                             |ep_rx_crc_size_check                        |   273|
|96    |                U_Gen_Status                                                                   |ep_rx_status_reg_insert                     |    42|
|97    |                U_RX_Wishbone_Master                                                           |ep_rx_wb_master                             |    83|
|98    |                \gen_with_packet_filter.U_packet_filter                                        |ep_packet_filter                            |   289|
|99    |                  U_sync_pfcr0_enable                                                          |gc_sync_ffs__5                              |     4|
|100   |                  U_microcode_ram                                                              |generic_dpram__parameterized1               |     1|
|101   |                    \gen_dual_clk.U_RAM_DC                                                     |generic_dpram_dualclock                     |     1|
|102   |                  U_backlog_ram                                                                |generic_dpram__parameterized3               |     1|
|103   |                    \gen_single_clk.U_RAM_SC                                                   |generic_dpram_sameclock__parameterized1     |     1|
|104   |                  U_Sync_Done                                                                  |gc_pulse_synchronizer__1                    |    15|
|105   |                \gen_with_match_buff.U_Sync_Rst_match_buff                                     |gc_sync_ffs__10                             |     4|
|106   |                \gen_with_match_buff.U_match_buffer                                            |generic_shiftreg_fifo                       |    32|
|107   |                  \gen_sregs[0].U_SRLx                                                         |gc_shiftreg__1                              |     1|
|108   |                  \gen_sregs[1].U_SRLx                                                         |gc_shiftreg__2                              |     1|
|109   |                  \gen_sregs[2].U_SRLx                                                         |gc_shiftreg__3                              |     1|
|110   |                  \gen_sregs[3].U_SRLx                                                         |gc_shiftreg__4                              |     1|
|111   |                  \gen_sregs[4].U_SRLx                                                         |gc_shiftreg__5                              |     1|
|112   |                  \gen_sregs[5].U_SRLx                                                         |gc_shiftreg__6                              |     1|
|113   |                  \gen_sregs[6].U_SRLx                                                         |gc_shiftreg__7                              |     1|
|114   |                  \gen_sregs[7].U_SRLx                                                         |gc_shiftreg__8                              |     1|
|115   |                  \gen_sregs[8].U_SRLx                                                         |gc_shiftreg__9                              |     1|
|116   |                  \gen_sregs[9].U_SRLx                                                         |gc_shiftreg__10                             |     1|
|117   |                  \gen_sregs[10].U_SRLx                                                        |gc_shiftreg__11                             |     1|
|118   |                \gen_with_rx_buffer.U_Rx_Buffer                                                |ep_rx_buffer                                |   173|
|119   |                  BUF_FIFO                                                                     |generic_sync_fifo__parameterized1           |   108|
|120   |                    U_Inferred_FIFO                                                            |inferred_sync_fifo__parameterized1          |   108|
|121   |                      U_FIFO_Ram                                                               |generic_dpram__parameterized5__1            |     1|
|122   |                        \gen_single_clk.U_RAM_SC                                               |generic_dpram_sameclock__parameterized3__1  |     1|
|123   |              U_EP_TSU                                                                         |ep_timestamping_unit                        |   265|
|124   |                U_counter                                                                      |ep_ts_counter                               |    47|
|125   |                sync_ffs_tx_r                                                                  |gc_sync_ffs__1                              |     6|
|126   |                sync_ffs_rx_r                                                                  |gc_sync_ffs__2                              |     6|
|127   |                sync_ffs_tx_f                                                                  |gc_sync_ffs__parameterized3__1              |     6|
|128   |                sync_ffs_rx_f                                                                  |gc_sync_ffs__parameterized3__2              |     6|
|129   |                tx_done_gen                                                                    |gc_sync_ffs__3                              |     6|
|130   |                rx_done_gen                                                                    |gc_sync_ffs__4                              |     6|
|131   |              U_Slave_adapter                                                                  |wb_slave_adapter__1                         |     1|
|132   |              U_WB_SLAVE                                                                       |ep_wishbone_controller                      |   326|
|133   |              rmon_event_tx                                                                    |gc_sync_ffs__parameterized3__3              |     4|
|134   |              rmon_event_rx                                                                    |gc_sync_ffs__parameterized3                 |     4|
|135   |          U_SOFTPLL                                                                            |xwr_softpll_ng                              |  1792|
|136   |            U_Wrapped_Softpll                                                                  |wr_softpll_ng                               |  1792|
|137   |              U_Adapter                                                                        |wb_slave_adapter                            |     1|
|138   |              U_Meas_DMTD_Freq                                                                 |gc_frequency_meter__1                       |   108|
|139   |                \gen_external_timebase.U_Sync_Gate                                             |gc_pulse_synchronizer__5                    |    15|
|140   |              U_Meas_REF_Freq                                                                  |gc_frequency_meter__2                       |   108|
|141   |                \gen_external_timebase.U_Sync_Gate                                             |gc_pulse_synchronizer__6                    |    15|
|142   |              U_Meas_EXT_Freq                                                                  |gc_frequency_meter                          |   108|
|143   |                \gen_external_timebase.U_Sync_Gate                                             |gc_pulse_synchronizer                       |    15|
|144   |              U_WB_SLAVE                                                                       |spll_wb_slave                               |   276|
|145   |                spll_trr_INST                                                                  |wbgen2_fifo_sync                            |    51|
|146   |                  wrapped_fifo                                                                 |generic_sync_fifo                           |    51|
|147   |                    U_Inferred_FIFO                                                            |inferred_sync_fifo                          |    51|
|148   |                      U_FIFO_Ram                                                               |generic_dpram                               |     1|
|149   |                        \gen_single_clk.U_RAM_SC                                               |generic_dpram_sameclock                     |     1|
|150   |                eic_irq_controller_inst                                                        |wbgen2_eic                                  |    12|
|151   |              \gen_ref_dmtds[0].DMTD_REF                                                       |dmtd_with_deglitcher__1                     |   187|
|152   |                U_Sync_Resync_Pulse                                                            |gc_sync_ffs__41                             |     4|
|153   |                U_Sync_Resync_Done                                                             |gc_sync_ffs__40                             |     4|
|154   |                U_sync_tag_strobe                                                              |gc_sync_ffs__39                             |     6|
|155   |              \gen_feedback_dmtds[0].DMTD_FB                                                   |dmtd_with_deglitcher__2                     |   191|
|156   |                U_Sync_Resync_Pulse                                                            |gc_sync_ffs__44                             |     4|
|157   |                U_Sync_Resync_Done                                                             |gc_sync_ffs__43                             |     4|
|158   |                U_sync_tag_strobe                                                              |gc_sync_ffs__42                             |     6|
|159   |              \gen_with_ext_clock_input.U_DMTD_EXT                                             |dmtd_with_deglitcher                        |   187|
|160   |                U_Sync_Resync_Pulse                                                            |gc_sync_ffs__32                             |     4|
|161   |                U_Sync_Resync_Done                                                             |gc_sync_ffs__33                             |     4|
|162   |                U_sync_tag_strobe                                                              |gc_sync_ffs__34                             |     6|
|163   |              \gen_with_ext_clock_input.U_Aligner_EXT                                          |spll_aligner                                |   425|
|164   |                U_sync_sampling                                                                |gc_pulse_synchronizer2                      |    16|
|165   |          MINI_NIC                                                                             |xwr_mini_nic                                |   652|
|166   |            U_Wrapped_Minic                                                                    |wr_mini_nic                                 |   652|
|167   |              TX_FIFO                                                                          |generic_sync_fifo__parameterized3           |    68|
|168   |                U_Inferred_FIFO                                                                |inferred_sync_fifo__parameterized3          |    68|
|169   |                  U_FIFO_Ram                                                                   |generic_dpram__parameterized5               |     1|
|170   |                    \gen_single_clk.U_RAM_SC                                                   |generic_dpram_sameclock__parameterized3     |     1|
|171   |              RX_FIFO                                                                          |generic_sync_fifo__parameterized5           |   123|
|172   |                U_Inferred_FIFO                                                                |inferred_sync_fifo__parameterized5          |   123|
|173   |                  U_FIFO_Ram                                                                   |generic_dpram__parameterized7               |     1|
|174   |                    \gen_single_clk.U_RAM_SC                                                   |generic_dpram_sameclock__parameterized5     |     1|
|175   |              U_Slave_Adapter                                                                  |wb_slave_adapter__5                         |     1|
|176   |              U_WB_Slave                                                                       |minic_wb_slave                              |   204|
|177   |                eic_irq_controller_inst                                                        |wbgen2_eic__parameterized1                  |    25|
|178   |          U_sync_reset_txclk                                                                   |gc_sync_ffs__35                             |     4|
|179   |          DPRAM                                                                                |xwb_dpram                                   |    43|
|180   |            U_DPRAM                                                                            |generic_dpram__parameterized15              |    36|
|181   |              \gen_splitram.U_RAM_SPLIT                                                        |generic_dpram_split                         |    36|
|182   |          PERIPH                                                                               |wrc_periph                                  |  2040|
|183   |            SYSCON                                                                             |wrc_syscon_wb                               |   897|
|184   |            UART                                                                               |xwb_simple_uart                             |   332|
|185   |              U_Wrapped_UART                                                                   |wb_simple_uart                              |   332|
|186   |                U_Adapter                                                                      |wb_slave_adapter__4                         |     1|
|187   |                U_WB_SLAVE                                                                     |simple_uart_wb                              |    59|
|188   |                \gen_phys_uart.U_BAUD_GEN                                                      |uart_baud_gen                               |    48|
|189   |                \gen_phys_uart.U_TX                                                            |uart_async_tx                               |    38|
|190   |                \gen_phys_uart.U_RX                                                            |uart_async_rx                               |    49|
|191   |                \gen_vuart.U_VUART_FIFO                                                        |generic_sync_fifo__parameterized7           |    95|
|192   |                  U_Inferred_FIFO                                                              |inferred_sync_fifo__parameterized7          |    95|
|193   |                    U_FIFO_Ram                                                                 |generic_dpram__parameterized17              |     1|
|194   |                      \gen_single_clk.U_RAM_SC                                                 |generic_dpram_sameclock__parameterized13    |     1|
|195   |            ONEWIRE                                                                            |xwb_onewire_master                          |   214|
|196   |              U_Wrapped_1W                                                                     |wb_onewire_master                           |   214|
|197   |                U_Slave_adapter                                                                |wb_slave_adapter__parameterized6            |     1|
|198   |                Wrapped_1wire                                                                  |sockit_owm                                  |   176|
|199   |            DIAGS                                                                              |xwr_diags_wb                                |   288|
|200   |              U_Adapter                                                                        |wb_slave_adapter__3                         |     1|
|201   |              WRAPPED_DIAGS                                                                    |wrc_diags_wb                                |   287|
|202   |          U_sync_reset_rxclk                                                                   |gc_sync_ffs__36                             |     4|
|203   |          U_sync_reset_ext                                                                     |gc_sync_ffs__37                             |     4|
|204   |          U_sync_reset_dmtd                                                                    |gc_sync_ffs__38                             |     4|
|205   |          U_WBP_Mux                                                                            |xwrf_mux                                    |   135|
|206   |          U_Sync_reset_refclk                                                                  |gc_sync_ffs__45                             |     4|
|207   |      \gen_wr_streamers.cmp_xwr_streamers                                                      |xwr_streamers                               |  1918|
|208   |        U_STATS                                                                                |xrtx_streamers_stats                        |   334|
|209   |          U_Reset_Timestamper                                                                  |pulse_stamper                               |   154|
|210   |          \gen_tx_stats.U_TX_STATS                                                             |xtx_streamers_stats                         |   169|
|211   |          \gen_rx_stats.U_RX_STATS                                                             |xrx_streamers_stats                         |     5|
|212   |        U_WB                                                                                   |wr_streamers_wb                             |   688|
|213   |        \gen_tx.U_TX                                                                           |xtx_streamer                                |   240|
|214   |          U_Fab_Source                                                                         |xwb_fabric_source                           |    51|
|215   |            U_FIFO                                                                             |generic_shiftreg_fifo__parameterized1       |    43|
|216   |              \gen_sregs[0].U_SRLx                                                             |gc_shiftreg__12                             |     1|
|217   |              \gen_sregs[1].U_SRLx                                                             |gc_shiftreg__13                             |     1|
|218   |              \gen_sregs[2].U_SRLx                                                             |gc_shiftreg__14                             |     1|
|219   |              \gen_sregs[3].U_SRLx                                                             |gc_shiftreg__15                             |     1|
|220   |              \gen_sregs[4].U_SRLx                                                             |gc_shiftreg__16                             |     1|
|221   |              \gen_sregs[5].U_SRLx                                                             |gc_shiftreg__17                             |     1|
|222   |              \gen_sregs[6].U_SRLx                                                             |gc_shiftreg__18                             |     1|
|223   |              \gen_sregs[7].U_SRLx                                                             |gc_shiftreg__19                             |     1|
|224   |              \gen_sregs[8].U_SRLx                                                             |gc_shiftreg__20                             |     1|
|225   |              \gen_sregs[9].U_SRLx                                                             |gc_shiftreg__21                             |     1|
|226   |              \gen_sregs[10].U_SRLx                                                            |gc_shiftreg__22                             |     1|
|227   |              \gen_sregs[11].U_SRLx                                                            |gc_shiftreg__23                             |     1|
|228   |              \gen_sregs[12].U_SRLx                                                            |gc_shiftreg__24                             |     1|
|229   |              \gen_sregs[13].U_SRLx                                                            |gc_shiftreg__25                             |     1|
|230   |              \gen_sregs[14].U_SRLx                                                            |gc_shiftreg__26                             |     1|
|231   |              \gen_sregs[15].U_SRLx                                                            |gc_shiftreg__27                             |     1|
|232   |              \gen_sregs[16].U_SRLx                                                            |gc_shiftreg__28                             |     1|
|233   |              \gen_sregs[17].U_SRLx                                                            |gc_shiftreg__29                             |     1|
|234   |              \gen_sregs[18].U_SRLx                                                            |gc_shiftreg__30                             |     1|
|235   |              \gen_sregs[19].U_SRLx                                                            |gc_shiftreg__31                             |     1|
|236   |              \gen_sregs[20].U_SRLx                                                            |gc_shiftreg__32                             |     1|
|237   |              \gen_sregs[21].U_SRLx                                                            |gc_shiftreg                                 |     1|
|238   |          U_TX_Buffer                                                                          |generic_sync_fifo__parameterized9           |    23|
|239   |            U_Inferred_FIFO                                                                    |inferred_sync_fifo__parameterized9          |    23|
|240   |        \gen_rx.U_RX                                                                           |xrx_streamer_light                          |   368|
|241   |          U_Fabric_Sink                                                                        |xwb_fabric_sink                             |    76|
|242   |            U_FIFO                                                                             |generic_shiftreg_fifo__parameterized1__1    |    42|
|243   |              \gen_sregs[0].U_SRLx                                                             |gc_shiftreg__54                             |     1|
|244   |              \gen_sregs[1].U_SRLx                                                             |gc_shiftreg__53                             |     1|
|245   |              \gen_sregs[2].U_SRLx                                                             |gc_shiftreg__52                             |     1|
|246   |              \gen_sregs[3].U_SRLx                                                             |gc_shiftreg__51                             |     1|
|247   |              \gen_sregs[4].U_SRLx                                                             |gc_shiftreg__50                             |     1|
|248   |              \gen_sregs[5].U_SRLx                                                             |gc_shiftreg__49                             |     1|
|249   |              \gen_sregs[6].U_SRLx                                                             |gc_shiftreg__48                             |     1|
|250   |              \gen_sregs[7].U_SRLx                                                             |gc_shiftreg__47                             |     1|
|251   |              \gen_sregs[8].U_SRLx                                                             |gc_shiftreg__46                             |     1|
|252   |              \gen_sregs[9].U_SRLx                                                             |gc_shiftreg__45                             |     1|
|253   |              \gen_sregs[10].U_SRLx                                                            |gc_shiftreg__44                             |     1|
|254   |              \gen_sregs[11].U_SRLx                                                            |gc_shiftreg__43                             |     1|
|255   |              \gen_sregs[12].U_SRLx                                                            |gc_shiftreg__42                             |     1|
|256   |              \gen_sregs[13].U_SRLx                                                            |gc_shiftreg__41                             |     1|
|257   |              \gen_sregs[14].U_SRLx                                                            |gc_shiftreg__40                             |     1|
|258   |              \gen_sregs[15].U_SRLx                                                            |gc_shiftreg__39                             |     1|
|259   |              \gen_sregs[16].U_SRLx                                                            |gc_shiftreg__38                             |     1|
|260   |              \gen_sregs[17].U_SRLx                                                            |gc_shiftreg__37                             |     1|
|261   |              \gen_sregs[18].U_SRLx                                                            |gc_shiftreg__36                             |     1|
|262   |              \gen_sregs[19].U_SRLx                                                            |gc_shiftreg__35                             |     1|
|263   |              \gen_sregs[21].U_SRLx                                                            |gc_shiftreg__33                             |     1|
|264   |          U_Output_FIFO                                                                        |dropping_buffer                             |    58|
|265   |          p_fsm                                                                                |xrx_stream_l_fsm                            |   230|
|266   |            U_delay_six_cyc                                                                    |delay_six_cyc                               |    74|
|267   |    cmp_xwrc_platform                                                                          |xwrc_platform_xilinx                        |   261|
|268   |      \gen_phy_kintex7.cmp_gtx                                                                 |wr_gtx_phy_family7                          |   220|
|269   |        U_EdgeDet_rst_i                                                                        |gc_sync_ffs__46                             |     5|
|270   |        U_GTX_INST                                                                             |whiterabbit_gtxe2_channel_wrapper_GT        |     1|
|271   |        U_Bitslide                                                                             |gtp_bitslide                                |   137|
|272   |      \gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_extend_ext_reset  |gc_extend_pulse                             |    28|
|273   |    cmp_arst_edge                                                                              |gc_sync_ffs                                 |     5|
|274   |    cmp_rstlogic_reset                                                                         |gc_reset                                    |    14|
|275   |    cmp_dac_arb                                                                                |spec_serial_dac_arb                         |   183|
|276   |      U_DAC                                                                                    |spec_serial_dac                             |    99|
+------+-----------------------------------------------------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:10 ; elapsed = 00:04:21 . Memory (MB): peak = 2428.578 ; gain = 1039.441 ; free physical = 8050 ; free virtual = 31484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:10 ; elapsed = 00:04:24 . Memory (MB): peak = 2432.488 ; gain = 1043.352 ; free physical = 10090 ; free virtual = 33524
Synthesis Optimization Complete : Time (s): cpu = 00:04:10 ; elapsed = 00:04:24 . Memory (MB): peak = 2432.488 ; gain = 1043.352 ; free physical = 10090 ; free virtual = 33524
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2476.602 ; gain = 0.000 ; free physical = 10027 ; free virtual = 33475
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 12 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
1004 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:31 . Memory (MB): peak = 2476.602 ; gain = 1087.605 ; free physical = 10095 ; free virtual = 33544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2476.602 ; gain = 0.000 ; free physical = 10095 ; free virtual = 33544
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/wr_cores_panoseti/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.runs/synth_2/wrc_board_quabo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrc_board_quabo_utilization_synth.rpt -pb wrc_board_quabo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 16:05:44 2019...
