m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code
vCORDIC
Z1 !s110 1492518539
!i10b 1
!s100 [:K[fOGLJJHbY8>WOX2U10
I]6LfFUZjoWHROXUEd20XI3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1492518486
8C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic.v
FC:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic.v
L0 6
Z3 OP;L;10.4a;61
r1
!s85 0
31
!s108 1492518538.000000
!s107 C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic.v|
!s101 -O0
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@c@o@r@d@i@c
vcordic_testbench
R1
!i10b 1
!s100 YH1EQDMVdd4af]:nM7_<X2
I5N@S<=<XiUn1odHeV8GNI0
R2
R0
w1492518529
8C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic_testbench.v
FC:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic_testbench.v
L0 7
R3
r1
!s85 0
31
!s108 1492518539.000000
!s107 C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/keita/Documents/Github/Architecture/CORDIC/Verilog_Code/cordic_testbench.v|
!s101 -O0
!i113 1
R4
