
BlackScreen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b47c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e14  0800b61c  0800b61c  0000c61c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c430  0800c430  0000e160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c430  0800c430  0000d430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c438  0800c438  0000e160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c438  0800c438  0000d438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c43c  0800c43c  0000d43c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800c440  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001738  20000160  0800c5a0  0000e160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001898  0800c5a0  0000e898  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019e7e  00000000  00000000  0000e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000423e  00000000  00000000  0002800e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0002c250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000123a  00000000  00000000  0002d9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bb24  00000000  00000000  0002ec32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f2d5  00000000  00000000  0004a756  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f57e  00000000  00000000  00069a2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108fa9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000685c  00000000  00000000  00108fec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  0010f848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b604 	.word	0x0800b604

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0800b604 	.word	0x0800b604

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <UP_initprotocol>:
_work casts;
int16_t value=9999;
_eProtocolo estadoProtocolo;
_sDato *datosComLib;

void UP_initprotocol(_sDato *datosCom,uint8_t ringbuff){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	70fb      	strb	r3, [r7, #3]

		datosCom->bufferRx = malloc(ringbuff);
 80005b8:	78fb      	ldrb	r3, [r7, #3]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a fb7a 	bl	800acb4 <malloc>
 80005c0:	4603      	mov	r3, r0
 80005c2:	461a      	mov	r2, r3
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	609a      	str	r2, [r3, #8]
	    datosCom->bufferTx = malloc(ringbuff);
 80005c8:	78fb      	ldrb	r3, [r7, #3]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f00a fb72 	bl	800acb4 <malloc>
 80005d0:	4603      	mov	r3, r0
 80005d2:	461a      	mov	r2, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	60da      	str	r2, [r3, #12]
	    datosComLib=datosCom;
 80005d8:	4a03      	ldr	r2, [pc, #12]	@ (80005e8 <UP_initprotocol+0x3c>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6013      	str	r3, [r2, #0]

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000184 	.word	0x20000184

080005ec <UP_sendInfo>:

void UP_sendInfo(uint8_t bufferAux[],uint8_t bytes){
 80005ec:	b490      	push	{r4, r7}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	70fb      	strb	r3, [r7, #3]

    uint8_t bufAux[30], indiceAux=0,cks=0,i=0;
 80005f8:	2300      	movs	r3, #0
 80005fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80005fe:	2300      	movs	r3, #0
 8000600:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000604:	2300      	movs	r3, #0
 8000606:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

    bufAux[indiceAux++]='U';
 800060a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800060e:	1c5a      	adds	r2, r3, #1
 8000610:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000614:	3330      	adds	r3, #48	@ 0x30
 8000616:	443b      	add	r3, r7
 8000618:	2255      	movs	r2, #85	@ 0x55
 800061a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='N';
 800061e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000622:	1c5a      	adds	r2, r3, #1
 8000624:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000628:	3330      	adds	r3, #48	@ 0x30
 800062a:	443b      	add	r3, r7
 800062c:	224e      	movs	r2, #78	@ 0x4e
 800062e:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='E';
 8000632:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000636:	1c5a      	adds	r2, r3, #1
 8000638:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 800063c:	3330      	adds	r3, #48	@ 0x30
 800063e:	443b      	add	r3, r7
 8000640:	2245      	movs	r2, #69	@ 0x45
 8000642:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]='R';
 8000646:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000650:	3330      	adds	r3, #48	@ 0x30
 8000652:	443b      	add	r3, r7
 8000654:	2252      	movs	r2, #82	@ 0x52
 8000656:	f803 2c24 	strb.w	r2, [r3, #-36]

    bufAux[indiceAux++]=bytes;
 800065a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000664:	3330      	adds	r3, #48	@ 0x30
 8000666:	443b      	add	r3, r7
 8000668:	78fa      	ldrb	r2, [r7, #3]
 800066a:	f803 2c24 	strb.w	r2, [r3, #-36]
    bufAux[indiceAux++]=':';
 800066e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000672:	1c5a      	adds	r2, r3, #1
 8000674:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8000678:	3330      	adds	r3, #48	@ 0x30
 800067a:	443b      	add	r3, r7
 800067c:	223a      	movs	r2, #58	@ 0x3a
 800067e:	f803 2c24 	strb.w	r2, [r3, #-36]

    for(i=0; i<bytes-1; i++)
 8000682:	2300      	movs	r3, #0
 8000684:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000688:	e012      	b.n	80006b0 <UP_sendInfo+0xc4>
        bufAux[indiceAux++] = bufferAux[i];
 800068a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800068e:	687a      	ldr	r2, [r7, #4]
 8000690:	441a      	add	r2, r3
 8000692:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000696:	1c59      	adds	r1, r3, #1
 8000698:	f887 102f 	strb.w	r1, [r7, #47]	@ 0x2f
 800069c:	7812      	ldrb	r2, [r2, #0]
 800069e:	3330      	adds	r3, #48	@ 0x30
 80006a0:	443b      	add	r3, r7
 80006a2:	f803 2c24 	strb.w	r2, [r3, #-36]
    for(i=0; i<bytes-1; i++)
 80006a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006aa:	3301      	adds	r3, #1
 80006ac:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006b0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80006b4:	78fb      	ldrb	r3, [r7, #3]
 80006b6:	3b01      	subs	r3, #1
 80006b8:	429a      	cmp	r2, r3
 80006ba:	dbe6      	blt.n	800068a <UP_sendInfo+0x9e>

    cks=0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    for(i=0 ;i<indiceAux;i++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80006c8:	e022      	b.n	8000710 <UP_sendInfo+0x124>
        cks^= bufAux[i];
 80006ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80006ce:	3330      	adds	r3, #48	@ 0x30
 80006d0:	443b      	add	r3, r7
 80006d2:	f813 2c24 	ldrb.w	r2, [r3, #-36]
 80006d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80006da:	4053      	eors	r3, r2
 80006dc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        datosComLib->bufferTx[datosComLib->indexWriteTx++]=bufAux[i];
 80006e0:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 80006e4:	4b19      	ldr	r3, [pc, #100]	@ (800074c <UP_sendInfo+0x160>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	68d8      	ldr	r0, [r3, #12]
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <UP_sendInfo+0x160>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	795a      	ldrb	r2, [r3, #5]
 80006f0:	1c54      	adds	r4, r2, #1
 80006f2:	b2e4      	uxtb	r4, r4
 80006f4:	715c      	strb	r4, [r3, #5]
 80006f6:	4613      	mov	r3, r2
 80006f8:	4403      	add	r3, r0
 80006fa:	f101 0230 	add.w	r2, r1, #48	@ 0x30
 80006fe:	443a      	add	r2, r7
 8000700:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000704:	701a      	strb	r2, [r3, #0]
    for(i=0 ;i<indiceAux;i++){
 8000706:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800070a:	3301      	adds	r3, #1
 800070c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8000710:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000714:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000718:	429a      	cmp	r2, r3
 800071a:	d3d6      	bcc.n	80006ca <UP_sendInfo+0xde>
    }
     datosComLib->bufferTx[datosComLib->indexWriteTx++]=cks;
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <UP_sendInfo+0x160>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	68d9      	ldr	r1, [r3, #12]
 8000722:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <UP_sendInfo+0x160>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	795a      	ldrb	r2, [r3, #5]
 8000728:	1c50      	adds	r0, r2, #1
 800072a:	b2c0      	uxtb	r0, r0
 800072c:	7158      	strb	r0, [r3, #5]
 800072e:	4613      	mov	r3, r2
 8000730:	440b      	add	r3, r1
 8000732:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000736:	701a      	strb	r2, [r3, #0]

     datosComLib->bytesTosend=indiceAux;
 8000738:	4b04      	ldr	r3, [pc, #16]	@ (800074c <UP_sendInfo+0x160>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000740:	741a      	strb	r2, [r3, #16]

}
 8000742:	bf00      	nop
 8000744:	3730      	adds	r7, #48	@ 0x30
 8000746:	46bd      	mov	sp, r7
 8000748:	bc90      	pop	{r4, r7}
 800074a:	4770      	bx	lr
 800074c:	20000184 	.word	0x20000184

08000750 <UP_decodeHeader>:

void UP_decodeHeader(_sDato *datosComLib){
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

    static uint8_t nBytes=0;

    uint8_t indexWriteRxCopy=datosComLib->indexWriteRx;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	78db      	ldrb	r3, [r3, #3]
 800075c:	73fb      	strb	r3, [r7, #15]

    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 800075e:	e0e2      	b.n	8000926 <UP_decodeHeader+0x1d6>
    {
        switch (estadoProtocolo) {
 8000760:	4b76      	ldr	r3, [pc, #472]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b06      	cmp	r3, #6
 8000766:	f200 80d7 	bhi.w	8000918 <UP_decodeHeader+0x1c8>
 800076a:	a201      	add	r2, pc, #4	@ (adr r2, 8000770 <UP_decodeHeader+0x20>)
 800076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000770:	0800078d 	.word	0x0800078d
 8000774:	080007b5 	.word	0x080007b5
 8000778:	080007e9 	.word	0x080007e9
 800077c:	0800081d 	.word	0x0800081d
 8000780:	08000851 	.word	0x08000851
 8000784:	08000879 	.word	0x08000879
 8000788:	080008bb 	.word	0x080008bb
            case START:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='U'){
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689a      	ldr	r2, [r3, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	1c59      	adds	r1, r3, #1
 8000796:	b2c8      	uxtb	r0, r1
 8000798:	6879      	ldr	r1, [r7, #4]
 800079a:	7108      	strb	r0, [r1, #4]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b55      	cmp	r3, #85	@ 0x55
 80007a2:	f040 80bd 	bne.w	8000920 <UP_decodeHeader+0x1d0>
                    estadoProtocolo=HEADER_1;
 80007a6:	4b65      	ldr	r3, [pc, #404]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx=0;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2200      	movs	r2, #0
 80007b0:	709a      	strb	r2, [r3, #2]
                }
                break;
 80007b2:	e0b5      	b.n	8000920 <UP_decodeHeader+0x1d0>
            case HEADER_1:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='N')
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	689a      	ldr	r2, [r3, #8]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	791b      	ldrb	r3, [r3, #4]
 80007bc:	1c59      	adds	r1, r3, #1
 80007be:	b2c8      	uxtb	r0, r1
 80007c0:	6879      	ldr	r1, [r7, #4]
 80007c2:	7108      	strb	r0, [r1, #4]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b4e      	cmp	r3, #78	@ 0x4e
 80007ca:	d103      	bne.n	80007d4 <UP_decodeHeader+0x84>
                   estadoProtocolo=HEADER_2;
 80007cc:	4b5b      	ldr	r3, [pc, #364]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007ce:	2202      	movs	r2, #2
 80007d0:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80007d2:	e0a8      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	791b      	ldrb	r3, [r3, #4]
 80007d8:	3b01      	subs	r3, #1
 80007da:	b2da      	uxtb	r2, r3
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80007e0:	4b56      	ldr	r3, [pc, #344]	@ (800093c <UP_decodeHeader+0x1ec>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
                break;
 80007e6:	e09e      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case HEADER_2:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='E')
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689a      	ldr	r2, [r3, #8]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	791b      	ldrb	r3, [r3, #4]
 80007f0:	1c59      	adds	r1, r3, #1
 80007f2:	b2c8      	uxtb	r0, r1
 80007f4:	6879      	ldr	r1, [r7, #4]
 80007f6:	7108      	strb	r0, [r1, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	2b45      	cmp	r3, #69	@ 0x45
 80007fe:	d103      	bne.n	8000808 <UP_decodeHeader+0xb8>
                    estadoProtocolo=HEADER_3;
 8000800:	4b4e      	ldr	r3, [pc, #312]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000802:	2203      	movs	r2, #3
 8000804:	701a      	strb	r2, [r3, #0]
                else{
                    datosComLib->indexReadRx--;
                   estadoProtocolo=START;
                }
                break;
 8000806:	e08e      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	3b01      	subs	r3, #1
 800080e:	b2da      	uxtb	r2, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	711a      	strb	r2, [r3, #4]
                   estadoProtocolo=START;
 8000814:	4b49      	ldr	r3, [pc, #292]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000816:	2200      	movs	r2, #0
 8000818:	701a      	strb	r2, [r3, #0]
                break;
 800081a:	e084      	b.n	8000926 <UP_decodeHeader+0x1d6>
			case HEADER_3:
				if (datosComLib->bufferRx[datosComLib->indexReadRx++]=='R')
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	689a      	ldr	r2, [r3, #8]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	791b      	ldrb	r3, [r3, #4]
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	b2c8      	uxtb	r0, r1
 8000828:	6879      	ldr	r1, [r7, #4]
 800082a:	7108      	strb	r0, [r1, #4]
 800082c:	4413      	add	r3, r2
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b52      	cmp	r3, #82	@ 0x52
 8000832:	d103      	bne.n	800083c <UP_decodeHeader+0xec>
					estadoProtocolo=NBYTES;
 8000834:	4b41      	ldr	r3, [pc, #260]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000836:	2204      	movs	r2, #4
 8000838:	701a      	strb	r2, [r3, #0]
				else{
					datosComLib->indexReadRx--;
				    estadoProtocolo=START;
				}
            break;
 800083a:	e074      	b.n	8000926 <UP_decodeHeader+0x1d6>
					datosComLib->indexReadRx--;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	791b      	ldrb	r3, [r3, #4]
 8000840:	3b01      	subs	r3, #1
 8000842:	b2da      	uxtb	r2, r3
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	711a      	strb	r2, [r3, #4]
				    estadoProtocolo=START;
 8000848:	4b3c      	ldr	r3, [pc, #240]	@ (800093c <UP_decodeHeader+0x1ec>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
            break;
 800084e:	e06a      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case NBYTES:
                datosComLib->indexStart=datosComLib->indexReadRx;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	791a      	ldrb	r2, [r3, #4]
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	705a      	strb	r2, [r3, #1]
                nBytes=datosComLib->bufferRx[datosComLib->indexReadRx++];
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	689a      	ldr	r2, [r3, #8]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	1c59      	adds	r1, r3, #1
 8000862:	b2c8      	uxtb	r0, r1
 8000864:	6879      	ldr	r1, [r7, #4]
 8000866:	7108      	strb	r0, [r1, #4]
 8000868:	4413      	add	r3, r2
 800086a:	781a      	ldrb	r2, [r3, #0]
 800086c:	4b34      	ldr	r3, [pc, #208]	@ (8000940 <UP_decodeHeader+0x1f0>)
 800086e:	701a      	strb	r2, [r3, #0]
                estadoProtocolo=TOKEN;
 8000870:	4b32      	ldr	r3, [pc, #200]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000872:	2205      	movs	r2, #5
 8000874:	701a      	strb	r2, [r3, #0]
                break;
 8000876:	e056      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case TOKEN:
                if (datosComLib->bufferRx[datosComLib->indexReadRx++]==':'){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	791b      	ldrb	r3, [r3, #4]
 8000880:	1c59      	adds	r1, r3, #1
 8000882:	b2c8      	uxtb	r0, r1
 8000884:	6879      	ldr	r1, [r7, #4]
 8000886:	7108      	strb	r0, [r1, #4]
 8000888:	4413      	add	r3, r2
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2b3a      	cmp	r3, #58	@ 0x3a
 800088e:	d10a      	bne.n	80008a6 <UP_decodeHeader+0x156>
                   estadoProtocolo=PAYLOAD;
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <UP_decodeHeader+0x1ec>)
 8000892:	2206      	movs	r2, #6
 8000894:	701a      	strb	r2, [r3, #0]
                    datosComLib->cheksumRx ='U'^'N'^'E'^'R'^ nBytes^':';
 8000896:	4b2a      	ldr	r3, [pc, #168]	@ (8000940 <UP_decodeHeader+0x1f0>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	709a      	strb	r2, [r3, #2]
                }
                else{
                    datosComLib->indexReadRx--;
                    estadoProtocolo=START;
                }
                break;
 80008a4:	e03f      	b.n	8000926 <UP_decodeHeader+0x1d6>
                    datosComLib->indexReadRx--;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	711a      	strb	r2, [r3, #4]
                    estadoProtocolo=START;
 80008b2:	4b22      	ldr	r3, [pc, #136]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
                break;
 80008b8:	e035      	b.n	8000926 <UP_decodeHeader+0x1d6>
            case PAYLOAD:
                if (nBytes>1){
 80008ba:	4b21      	ldr	r3, [pc, #132]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d90f      	bls.n	80008e2 <UP_decodeHeader+0x192>
                    datosComLib->cheksumRx ^= datosComLib->bufferRx[datosComLib->indexReadRx++];
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	689a      	ldr	r2, [r3, #8]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	791b      	ldrb	r3, [r3, #4]
 80008ca:	1c59      	adds	r1, r3, #1
 80008cc:	b2c8      	uxtb	r0, r1
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	7108      	strb	r0, [r1, #4]
 80008d2:	4413      	add	r3, r2
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	789b      	ldrb	r3, [r3, #2]
 80008da:	4053      	eors	r3, r2
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	709a      	strb	r2, [r3, #2]
                }
                nBytes--;
 80008e2:	4b17      	ldr	r3, [pc, #92]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	4b15      	ldr	r3, [pc, #84]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008ec:	701a      	strb	r2, [r3, #0]
                if(nBytes<=0){
 80008ee:	4b14      	ldr	r3, [pc, #80]	@ (8000940 <UP_decodeHeader+0x1f0>)
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d116      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    estadoProtocolo=START;
 80008f6:	4b11      	ldr	r3, [pc, #68]	@ (800093c <UP_decodeHeader+0x1ec>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	701a      	strb	r2, [r3, #0]
                    if(datosComLib->cheksumRx == datosComLib->bufferRx[datosComLib->indexReadRx]){
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	789a      	ldrb	r2, [r3, #2]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	7909      	ldrb	r1, [r1, #4]
 8000908:	440b      	add	r3, r1
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	d109      	bne.n	8000924 <UP_decodeHeader+0x1d4>
                    	UP_decodeData(datosComLib);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f000 f817 	bl	8000944 <UP_decodeData>
                    }
                }

                break;
 8000916:	e005      	b.n	8000924 <UP_decodeHeader+0x1d4>
            default:
                estadoProtocolo=START;
 8000918:	4b08      	ldr	r3, [pc, #32]	@ (800093c <UP_decodeHeader+0x1ec>)
 800091a:	2200      	movs	r2, #0
 800091c:	701a      	strb	r2, [r3, #0]
                break;
 800091e:	e002      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000920:	bf00      	nop
 8000922:	e000      	b.n	8000926 <UP_decodeHeader+0x1d6>
                break;
 8000924:	bf00      	nop
    while (datosComLib->indexReadRx!=indexWriteRxCopy)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	791b      	ldrb	r3, [r3, #4]
 800092a:	7bfa      	ldrb	r2, [r7, #15]
 800092c:	429a      	cmp	r2, r3
 800092e:	f47f af17 	bne.w	8000760 <UP_decodeHeader+0x10>
        }
    }
}
 8000932:	bf00      	nop
 8000934:	bf00      	nop
 8000936:	3710      	adds	r7, #16
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	20000180 	.word	0x20000180
 8000940:	20000188 	.word	0x20000188

08000944 <UP_decodeData>:

void UP_decodeData(_sDato *datosComLib){
 8000944:	b580      	push	{r7, lr}
 8000946:	b088      	sub	sp, #32
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]

    uint8_t bufAux[20], indiceAux=0,bytes=0;
 800094c:	2300      	movs	r3, #0
 800094e:	77bb      	strb	r3, [r7, #30]
 8000950:	2300      	movs	r3, #0
 8000952:	77fb      	strb	r3, [r7, #31]

    switch (datosComLib->bufferRx[datosComLib->indexStart+2])//CMD EN LA POSICION 2
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	785b      	ldrb	r3, [r3, #1]
 800095c:	3302      	adds	r3, #2
 800095e:	4413      	add	r3, r2
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2bf2      	cmp	r3, #242	@ 0xf2
 8000964:	d01f      	beq.n	80009a6 <UP_decodeData+0x62>
 8000966:	2bf2      	cmp	r3, #242	@ 0xf2
 8000968:	dc46      	bgt.n	80009f8 <UP_decodeData+0xb4>
 800096a:	2bf1      	cmp	r3, #241	@ 0xf1
 800096c:	d010      	beq.n	8000990 <UP_decodeData+0x4c>
 800096e:	2bf1      	cmp	r3, #241	@ 0xf1
 8000970:	dc42      	bgt.n	80009f8 <UP_decodeData+0xb4>
 8000972:	2b00      	cmp	r3, #0
 8000974:	d020      	beq.n	80009b8 <UP_decodeData+0x74>
 8000976:	2bf0      	cmp	r3, #240	@ 0xf0
 8000978:	d13e      	bne.n	80009f8 <UP_decodeData+0xb4>
    {
    case ALIVE:

        bufAux[indiceAux++]=ALIVE;
 800097a:	7fbb      	ldrb	r3, [r7, #30]
 800097c:	1c5a      	adds	r2, r3, #1
 800097e:	77ba      	strb	r2, [r7, #30]
 8000980:	3320      	adds	r3, #32
 8000982:	443b      	add	r3, r7
 8000984:	22f0      	movs	r2, #240	@ 0xf0
 8000986:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;//aca debo darle CMD+CKS+PAYLOAD
 800098a:	2302      	movs	r3, #2
 800098c:	77fb      	strb	r3, [r7, #31]

    break;
 800098e:	e03e      	b.n	8000a0e <UP_decodeData+0xca>
    case FIRMWARE:

		bufAux[indiceAux++]=FIRMWARE;
 8000990:	7fbb      	ldrb	r3, [r7, #30]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	77ba      	strb	r2, [r7, #30]
 8000996:	3320      	adds	r3, #32
 8000998:	443b      	add	r3, r7
 800099a:	22f1      	movs	r2, #241	@ 0xf1
 800099c:	f803 2c18 	strb.w	r2, [r3, #-24]
		bytes=0x02;
 80009a0:	2302      	movs	r3, #2
 80009a2:	77fb      	strb	r3, [r7, #31]

    break;
 80009a4:	e033      	b.n	8000a0e <UP_decodeData+0xca>

    case TEXT:

		bufAux[indiceAux++]=TEXT;
 80009a6:	7fbb      	ldrb	r3, [r7, #30]
 80009a8:	1c5a      	adds	r2, r3, #1
 80009aa:	77ba      	strb	r2, [r7, #30]
 80009ac:	3320      	adds	r3, #32
 80009ae:	443b      	add	r3, r7
 80009b0:	22f2      	movs	r2, #242	@ 0xf2
 80009b2:	f803 2c18 	strb.w	r2, [r3, #-24]
//		bytes=;

    break;
 80009b6:	e02a      	b.n	8000a0e <UP_decodeData+0xca>

    case ENGINES:
    	bufAux[indiceAux++]=ENGINES;
 80009b8:	7fbb      	ldrb	r3, [r7, #30]
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	77ba      	strb	r2, [r7, #30]
 80009be:	3320      	adds	r3, #32
 80009c0:	443b      	add	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	f803 2c18 	strb.w	r2, [r3, #-24]

    	casts.u8[0]=datosComLib->bufferRx[datosComLib->indexStart+3];
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	689a      	ldr	r2, [r3, #8]
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	3303      	adds	r3, #3
 80009d2:	4413      	add	r3, r2
 80009d4:	781a      	ldrb	r2, [r3, #0]
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <UP_decodeData+0xe0>)
 80009d8:	701a      	strb	r2, [r3, #0]
    	casts.u8[1]=datosComLib->bufferRx[datosComLib->indexStart+4];
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	785b      	ldrb	r3, [r3, #1]
 80009e2:	3304      	adds	r3, #4
 80009e4:	4413      	add	r3, r2
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ea:	705a      	strb	r2, [r3, #1]

    	value = casts.i16[0]; //ver aca que pasa para recuperar el valor de la velocidad
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <UP_decodeData+0xe0>)
 80009ee:	f9b3 2000 	ldrsh.w	r2, [r3]
 80009f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <UP_decodeData+0xe4>)
 80009f4:	801a      	strh	r2, [r3, #0]

    break;
 80009f6:	e00a      	b.n	8000a0e <UP_decodeData+0xca>
    default:

        bufAux[indiceAux++]=0xFF;
 80009f8:	7fbb      	ldrb	r3, [r7, #30]
 80009fa:	1c5a      	adds	r2, r3, #1
 80009fc:	77ba      	strb	r2, [r7, #30]
 80009fe:	3320      	adds	r3, #32
 8000a00:	443b      	add	r3, r7
 8000a02:	22ff      	movs	r2, #255	@ 0xff
 8000a04:	f803 2c18 	strb.w	r2, [r3, #-24]
        bytes=0x02;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	77fb      	strb	r3, [r7, #31]

    break;
 8000a0c:	bf00      	nop
    }

    UP_sendInfo(bufAux,bytes);
 8000a0e:	7ffa      	ldrb	r2, [r7, #31]
 8000a10:	f107 0308 	add.w	r3, r7, #8
 8000a14:	4611      	mov	r1, r2
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fde8 	bl	80005ec <UP_sendInfo>
}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	2000017c 	.word	0x2000017c
 8000a28:	20000000 	.word	0x20000000

08000a2c <UP_datafromUSB>:

void UP_datafromUSB(uint8_t *buf, uint16_t length) {
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	460b      	mov	r3, r1
 8000a36:	807b      	strh	r3, [r7, #2]

  uint16_t i;

  for (i = 0; i < length; i++) {
 8000a38:	2300      	movs	r3, #0
 8000a3a:	81fb      	strh	r3, [r7, #14]
 8000a3c:	e016      	b.n	8000a6c <UP_datafromUSB+0x40>
	datosComLib->bufferRx[datosComLib->indexWriteRx] = buf[i];
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	687a      	ldr	r2, [r7, #4]
 8000a42:	441a      	add	r2, r3
 8000a44:	4b0f      	ldr	r3, [pc, #60]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	490e      	ldr	r1, [pc, #56]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a4c:	6809      	ldr	r1, [r1, #0]
 8000a4e:	78c9      	ldrb	r1, [r1, #3]
 8000a50:	b2c9      	uxtb	r1, r1
 8000a52:	440b      	add	r3, r1
 8000a54:	7812      	ldrb	r2, [r2, #0]
 8000a56:	701a      	strb	r2, [r3, #0]
	datosComLib->indexWriteRx++;
 8000a58:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <UP_datafromUSB+0x58>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	78da      	ldrb	r2, [r3, #3]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	3201      	adds	r2, #1
 8000a62:	b2d2      	uxtb	r2, r2
 8000a64:	70da      	strb	r2, [r3, #3]
  for (i = 0; i < length; i++) {
 8000a66:	89fb      	ldrh	r3, [r7, #14]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	81fb      	strh	r3, [r7, #14]
 8000a6c:	89fa      	ldrh	r2, [r7, #14]
 8000a6e:	887b      	ldrh	r3, [r7, #2]
 8000a70:	429a      	cmp	r2, r3
 8000a72:	d3e4      	bcc.n	8000a3e <UP_datafromUSB+0x12>
  }
}
 8000a74:	bf00      	nop
 8000a76:	bf00      	nop
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	20000184 	.word	0x20000184

08000a88 <en_InitENG>:
 *      Author: Baccon
 */
#include "engines.h"
#include "stdlib.h"

void en_InitENG(_sEng *engines,uint16_t maxSpeed){
 8000a88:	b480      	push	{r7}
 8000a8a:	b083      	sub	sp, #12
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	807b      	strh	r3, [r7, #2]

	engines->estado=FREE;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2202      	movs	r2, #2
 8000a98:	709a      	strb	r2, [r3, #2]
	engines->speed=0;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	801a      	strh	r2, [r3, #0]
	engines->maxSpeed=maxSpeed;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	887a      	ldrh	r2, [r7, #2]
 8000aa4:	809a      	strh	r2, [r3, #4]

}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <HAL_ADC_ConvCpltCallback>:
//void I2C_1_Abstract_Mem_Read_Blocking(uint16_t Dev_Address, uint8_t Mem_Adress, uint8_t Mem_AddSize, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b088      	sub	sp, #32
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]

	uint8_t u=0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	77fb      	strb	r3, [r7, #31]
	char palabra[18];

	for(u=0;u<NUM_CHANNELS;u++){
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	77fb      	strb	r3, [r7, #31]
 8000ac4:	e00c      	b.n	8000ae0 <HAL_ADC_ConvCpltCallback+0x2c>

//		casts.u16[0]=adcBuffer[u];
		sprintf(&palabra[0],"Channel %d:%i\n",u,adcBuffer[u]);
 8000ac6:	7ffa      	ldrb	r2, [r7, #31]
 8000ac8:	7ffb      	ldrb	r3, [r7, #31]
 8000aca:	490b      	ldr	r1, [pc, #44]	@ (8000af8 <HAL_ADC_ConvCpltCallback+0x44>)
 8000acc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000ad0:	f107 000c 	add.w	r0, r7, #12
 8000ad4:	4909      	ldr	r1, [pc, #36]	@ (8000afc <HAL_ADC_ConvCpltCallback+0x48>)
 8000ad6:	f00a f9a3 	bl	800ae20 <siprintf>
	for(u=0;u<NUM_CHANNELS;u++){
 8000ada:	7ffb      	ldrb	r3, [r7, #31]
 8000adc:	3301      	adds	r3, #1
 8000ade:	77fb      	strb	r3, [r7, #31]
 8000ae0:	7ffb      	ldrb	r3, [r7, #31]
 8000ae2:	2b07      	cmp	r3, #7
 8000ae4:	d9ef      	bls.n	8000ac6 <HAL_ADC_ConvCpltCallback+0x12>
//		memcpy(datosComSerie.bufferTx,palabra,sizeof(palabra));
//		datosComSerie.indexWriteTx  += sizeof(palabra);
	}
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aea:	4805      	ldr	r0, [pc, #20]	@ (8000b00 <HAL_ADC_ConvCpltCallback+0x4c>)
 8000aec:	f002 fa67 	bl	8002fbe <HAL_GPIO_TogglePin>
}
 8000af0:	bf00      	nop
 8000af2:	3720      	adds	r7, #32
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	2000032c 	.word	0x2000032c
 8000afc:	0800b61c 	.word	0x0800b61c
 8000b00:	40020800 	.word	0x40020800

08000b04 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM11) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
		task10ms();
 8000b16:	f000 f807 	bl	8000b28 <task10ms>
	}
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40014800 	.word	0x40014800

08000b28 <task10ms>:

void task10ms(){
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0

	static uint8_t ticker=0;

	if(!SISINIT){
 8000b2c:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <task10ms+0x6c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d10e      	bne.n	8000b58 <task10ms+0x30>
		if(HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 5000) == HAL_OK){
 8000b3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2178      	movs	r1, #120	@ 0x78
 8000b42:	4815      	ldr	r0, [pc, #84]	@ (8000b98 <task10ms+0x70>)
 8000b44:	f002 fd92 	bl	800366c <HAL_I2C_IsDeviceReady>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d104      	bne.n	8000b58 <task10ms+0x30>

			SISINIT=TRUE;
 8000b4e:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <task10ms+0x6c>)
 8000b50:	7813      	ldrb	r3, [r2, #0]
 8000b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b56:	7013      	strb	r3, [r2, #0]
		}
	}
	if(ticker%10==0){
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <task10ms+0x74>)
 8000b5a:	781a      	ldrb	r2, [r3, #0]
 8000b5c:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <task10ms+0x78>)
 8000b5e:	fba3 1302 	umull	r1, r3, r3, r2
 8000b62:	08d9      	lsrs	r1, r3, #3
 8000b64:	460b      	mov	r3, r1
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	440b      	add	r3, r1
 8000b6a:	005b      	lsls	r3, r3, #1
 8000b6c:	1ad3      	subs	r3, r2, r3
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d107      	bne.n	8000b84 <task10ms+0x5c>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000b74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b78:	480a      	ldr	r0, [pc, #40]	@ (8000ba4 <task10ms+0x7c>)
 8000b7a:	f002 fa20 	bl	8002fbe <HAL_GPIO_TogglePin>
		ticker=0;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	@ (8000b9c <task10ms+0x74>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
	}
	ticker++;
 8000b84:	4b05      	ldr	r3, [pc, #20]	@ (8000b9c <task10ms+0x74>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	4b03      	ldr	r3, [pc, #12]	@ (8000b9c <task10ms+0x74>)
 8000b8e:	701a      	strb	r2, [r3, #0]
}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	2000033c 	.word	0x2000033c
 8000b98:	200001d4 	.word	0x200001d4
 8000b9c:	2000034e 	.word	0x2000034e
 8000ba0:	cccccccd 	.word	0xcccccccd
 8000ba4:	40020800 	.word	0x40020800

08000ba8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bac:	f001 f838 	bl	8001c20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f87a 	bl	8000ca8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 fa26 	bl	8001004 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bb8:	f000 fa04 	bl	8000fc4 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8000bbc:	f009 fafc 	bl	800a1b8 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8000bc0:	f000 f95a 	bl	8000e78 <MX_TIM3_Init>
  MX_TIM11_Init();
 8000bc4:	f000 f9da 	bl	8000f7c <MX_TIM11_Init>
  MX_ADC1_Init();
 8000bc8:	f000 f8d6 	bl	8000d78 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000bcc:	f000 f926 	bl	8000e1c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000bd0:	4829      	ldr	r0, [pc, #164]	@ (8000c78 <main+0xd0>)
 8000bd2:	f005 f851 	bl	8005c78 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 8000bd6:	4829      	ldr	r0, [pc, #164]	@ (8000c7c <main+0xd4>)
 8000bd8:	f005 f84e 	bl	8005c78 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000bdc:	2104      	movs	r1, #4
 8000bde:	4826      	ldr	r0, [pc, #152]	@ (8000c78 <main+0xd0>)
 8000be0:	f005 f906 	bl	8005df0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000be4:	2100      	movs	r1, #0
 8000be6:	4824      	ldr	r0, [pc, #144]	@ (8000c78 <main+0xd0>)
 8000be8:	f005 f902 	bl	8005df0 <HAL_TIM_PWM_Start>

  Display_Set_I2C_Master_Transmit(&I2C_1_Abstract_Master_Transmit, &I2C_1_Abstract_Master_Transmit_Blocking);
 8000bec:	4924      	ldr	r1, [pc, #144]	@ (8000c80 <main+0xd8>)
 8000bee:	4825      	ldr	r0, [pc, #148]	@ (8000c84 <main+0xdc>)
 8000bf0:	f000 fda4 	bl	800173c <Display_Set_I2C_Master_Transmit>

  HAL_Delay(10);
 8000bf4:	200a      	movs	r0, #10
 8000bf6:	f001 f885 	bl	8001d04 <HAL_Delay>
  SSD1306_Init();
 8000bfa:	f000 fb11 	bl	8001220 <SSD1306_Init>
  HAL_Delay(100);
 8000bfe:	2064      	movs	r0, #100	@ 0x64
 8000c00:	f001 f880 	bl	8001d04 <HAL_Delay>

  CDC_AttachRxData(&UP_datafromUSB);
 8000c04:	4820      	ldr	r0, [pc, #128]	@ (8000c88 <main+0xe0>)
 8000c06:	f009 fc2b 	bl	800a460 <CDC_AttachRxData>
  myFlags.allFlags=0;
 8000c0a:	4b20      	ldr	r3, [pc, #128]	@ (8000c8c <main+0xe4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
  UP_initprotocol(&datosComSerie,(uint8_t)RINGBUFFER);
 8000c10:	2100      	movs	r1, #0
 8000c12:	481f      	ldr	r0, [pc, #124]	@ (8000c90 <main+0xe8>)
 8000c14:	f7ff fcca 	bl	80005ac <UP_initprotocol>
  en_InitENG(&motorL, (uint16_t)htim3.Instance->ARR);
 8000c18:	4b17      	ldr	r3, [pc, #92]	@ (8000c78 <main+0xd0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1e:	b29b      	uxth	r3, r3
 8000c20:	4619      	mov	r1, r3
 8000c22:	481c      	ldr	r0, [pc, #112]	@ (8000c94 <main+0xec>)
 8000c24:	f7ff ff30 	bl	8000a88 <en_InitENG>
  en_InitENG(&motorR, (uint16_t)htim3.Instance->ARR);
 8000c28:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <main+0xd0>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	4619      	mov	r1, r3
 8000c32:	4819      	ldr	r0, [pc, #100]	@ (8000c98 <main+0xf0>)
 8000c34:	f7ff ff28 	bl	8000a88 <en_InitENG>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	UP_comunicationsTask(&datosComSerie);
 8000c38:	4815      	ldr	r0, [pc, #84]	@ (8000c90 <main+0xe8>)
 8000c3a:	f000 fa6f 	bl	800111c <UP_comunicationsTask>
	SSD1306_Clear();
 8000c3e:	f000 fcf4 	bl	800162a <SSD1306_Clear>
		SSD1306_GotoXY(10,20);
 8000c42:	2114      	movs	r1, #20
 8000c44:	200a      	movs	r0, #10
 8000c46:	f000 fc37 	bl	80014b8 <SSD1306_GotoXY>
			SSD1306_Puts("MAYER", &Font_11x18, WHITE);
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4913      	ldr	r1, [pc, #76]	@ (8000c9c <main+0xf4>)
 8000c4e:	4814      	ldr	r0, [pc, #80]	@ (8000ca0 <main+0xf8>)
 8000c50:	f000 fcc6 	bl	80015e0 <SSD1306_Puts>
			SSD1306_GotoXY(15,40);
 8000c54:	2128      	movs	r1, #40	@ 0x28
 8000c56:	200f      	movs	r0, #15
 8000c58:	f000 fc2e 	bl	80014b8 <SSD1306_GotoXY>
			SSD1306_Puts("GAY", &Font_11x18, WHITE);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	490f      	ldr	r1, [pc, #60]	@ (8000c9c <main+0xf4>)
 8000c60:	4810      	ldr	r0, [pc, #64]	@ (8000ca4 <main+0xfc>)
 8000c62:	f000 fcbd 	bl	80015e0 <SSD1306_Puts>
			SSD1306_UpdateScreen();
 8000c66:	f000 fb81 	bl	800136c <SSD1306_UpdateScreen>
			HAL_Delay(10000);
 8000c6a:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000c6e:	f001 f849 	bl	8001d04 <HAL_Delay>
	UP_comunicationsTask(&datosComSerie);
 8000c72:	bf00      	nop
 8000c74:	e7e0      	b.n	8000c38 <main+0x90>
 8000c76:	bf00      	nop
 8000c78:	20000288 	.word	0x20000288
 8000c7c:	200002d0 	.word	0x200002d0
 8000c80:	080011e5 	.word	0x080011e5
 8000c84:	080011b1 	.word	0x080011b1
 8000c88:	08000a2d 	.word	0x08000a2d
 8000c8c:	2000033c 	.word	0x2000033c
 8000c90:	20000318 	.word	0x20000318
 8000c94:	20000340 	.word	0x20000340
 8000c98:	20000348 	.word	0x20000348
 8000c9c:	20000004 	.word	0x20000004
 8000ca0:	0800b62c 	.word	0x0800b62c
 8000ca4:	0800b634 	.word	0x0800b634

08000ca8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b094      	sub	sp, #80	@ 0x50
 8000cac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cae:	f107 0320 	add.w	r3, r7, #32
 8000cb2:	2230      	movs	r2, #48	@ 0x30
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f00a f8d4 	bl	800ae64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cbc:	f107 030c 	add.w	r3, r7, #12
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60bb      	str	r3, [r7, #8]
 8000cd0:	4b27      	ldr	r3, [pc, #156]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd4:	4a26      	ldr	r2, [pc, #152]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cda:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cdc:	4b24      	ldr	r3, [pc, #144]	@ (8000d70 <SystemClock_Config+0xc8>)
 8000cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ce4:	60bb      	str	r3, [r7, #8]
 8000ce6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	4b21      	ldr	r3, [pc, #132]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a20      	ldr	r2, [pc, #128]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cf2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cf6:	6013      	str	r3, [r2, #0]
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d74 <SystemClock_Config+0xcc>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d04:	2301      	movs	r3, #1
 8000d06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d08:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d0e:	2302      	movs	r3, #2
 8000d10:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d12:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000d18:	2319      	movs	r3, #25
 8000d1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000d1c:	23c0      	movs	r3, #192	@ 0xc0
 8000d1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d24:	2304      	movs	r3, #4
 8000d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d28:	f107 0320 	add.w	r3, r7, #32
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f004 fb0f 	bl	8005350 <HAL_RCC_OscConfig>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d001      	beq.n	8000d3c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000d38:	f000 fa6c 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d3c:	230f      	movs	r3, #15
 8000d3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d40:	2302      	movs	r3, #2
 8000d42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d52:	f107 030c 	add.w	r3, r7, #12
 8000d56:	2103      	movs	r1, #3
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f004 fd71 	bl	8005840 <HAL_RCC_ClockConfig>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000d64:	f000 fa56 	bl	8001214 <Error_Handler>
  }
}
 8000d68:	bf00      	nop
 8000d6a:	3750      	adds	r7, #80	@ 0x50
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40023800 	.word	0x40023800
 8000d74:	40007000 	.word	0x40007000

08000d78 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7e:	463b      	mov	r3, r7
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d8a:	4b21      	ldr	r3, [pc, #132]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d8c:	4a21      	ldr	r2, [pc, #132]	@ (8000e14 <MX_ADC1_Init+0x9c>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d90:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d96:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d98:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000d9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000daa:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000db2:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dba:	4a17      	ldr	r2, [pc, #92]	@ (8000e18 <MX_ADC1_Init+0xa0>)
 8000dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dd4:	2201      	movs	r2, #1
 8000dd6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dd8:	480d      	ldr	r0, [pc, #52]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dda:	f000 ffb7 	bl	8001d4c <HAL_ADC_Init>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000de4:	f000 fa16 	bl	8001214 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000de8:	2301      	movs	r3, #1
 8000dea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df4:	463b      	mov	r3, r7
 8000df6:	4619      	mov	r1, r3
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <MX_ADC1_Init+0x98>)
 8000dfa:	f001 f90f 	bl	800201c <HAL_ADC_ConfigChannel>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000e04:	f000 fa06 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	2000018c 	.word	0x2000018c
 8000e14:	40012000 	.word	0x40012000
 8000e18:	0f000001 	.word	0x0f000001

08000e1c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e22:	4a13      	ldr	r2, [pc, #76]	@ (8000e70 <MX_I2C1_Init+0x54>)
 8000e24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000e26:	4b11      	ldr	r3, [pc, #68]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <MX_I2C1_Init+0x58>)
 8000e2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e38:	4b0c      	ldr	r3, [pc, #48]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000e3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e40:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000e46:	4b09      	ldr	r3, [pc, #36]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e4c:	4b07      	ldr	r3, [pc, #28]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e58:	4804      	ldr	r0, [pc, #16]	@ (8000e6c <MX_I2C1_Init+0x50>)
 8000e5a:	f002 f8cb 	bl	8002ff4 <HAL_I2C_Init>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d001      	beq.n	8000e68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000e64:	f000 f9d6 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	200001d4 	.word	0x200001d4
 8000e70:	40005400 	.word	0x40005400
 8000e74:	00061a80 	.word	0x00061a80

08000e78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08e      	sub	sp, #56	@ 0x38
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e8c:	f107 0320 	add.w	r3, r7, #32
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
 8000ea4:	615a      	str	r2, [r3, #20]
 8000ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ea8:	4b32      	ldr	r3, [pc, #200]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eaa:	4a33      	ldr	r2, [pc, #204]	@ (8000f78 <MX_TIM3_Init+0x100>)
 8000eac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000eae:	4b31      	ldr	r3, [pc, #196]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8000eba:	4b2e      	ldr	r3, [pc, #184]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ebc:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec2:	4b2c      	ldr	r3, [pc, #176]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ece:	4829      	ldr	r0, [pc, #164]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000ed0:	f004 fe82 	bl	8005bd8 <HAL_TIM_Base_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000eda:	f000 f99b 	bl	8001214 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ede:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ee4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4822      	ldr	r0, [pc, #136]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000eec:	f005 f9e2 	bl	80062b4 <HAL_TIM_ConfigClockSource>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000ef6:	f000 f98d 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000efa:	481e      	ldr	r0, [pc, #120]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000efc:	f004 ff1e 	bl	8005d3c <HAL_TIM_PWM_Init>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000f06:	f000 f985 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	4619      	mov	r1, r3
 8000f18:	4816      	ldr	r0, [pc, #88]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f1a:	f005 fd8d 	bl	8006a38 <HAL_TIMEx_MasterConfigSynchronization>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000f24:	f000 f976 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f28:	2360      	movs	r3, #96	@ 0x60
 8000f2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f30:	2300      	movs	r3, #0
 8000f32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	480d      	ldr	r0, [pc, #52]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f40:	f005 f8f6 	bl	8006130 <HAL_TIM_PWM_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000f4a:	f000 f963 	bl	8001214 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2204      	movs	r2, #4
 8000f52:	4619      	mov	r1, r3
 8000f54:	4807      	ldr	r0, [pc, #28]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f56:	f005 f8eb 	bl	8006130 <HAL_TIM_PWM_ConfigChannel>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000f60:	f000 f958 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000f64:	4803      	ldr	r0, [pc, #12]	@ (8000f74 <MX_TIM3_Init+0xfc>)
 8000f66:	f000 fd4d 	bl	8001a04 <HAL_TIM_MspPostInit>

}
 8000f6a:	bf00      	nop
 8000f6c:	3738      	adds	r7, #56	@ 0x38
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000288 	.word	0x20000288
 8000f78:	40000400 	.word	0x40000400

08000f7c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000f80:	4b0e      	ldr	r3, [pc, #56]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f82:	4a0f      	ldr	r2, [pc, #60]	@ (8000fc0 <MX_TIM11_Init+0x44>)
 8000f84:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 95;
 8000f86:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f88:	225f      	movs	r2, #95	@ 0x5f
 8000f8a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 9999;
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f94:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000f98:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000fa6:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <MX_TIM11_Init+0x40>)
 8000fa8:	f004 fe16 	bl	8005bd8 <HAL_TIM_Base_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000fb2:	f000 f92f 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200002d0 	.word	0x200002d0
 8000fc0:	40014800 	.word	0x40014800

08000fc4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	607b      	str	r3, [r7, #4]
 8000fce:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fd4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <MX_DMA_Init+0x3c>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	2100      	movs	r1, #0
 8000fea:	200c      	movs	r0, #12
 8000fec:	f001 fb29 	bl	8002642 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ff0:	200c      	movs	r0, #12
 8000ff2:	f001 fb42 	bl	800267a <HAL_NVIC_EnableIRQ>

}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800

08001004 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b3b      	ldr	r3, [pc, #236]	@ (800110c <MX_GPIO_Init+0x108>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a3a      	ldr	r2, [pc, #232]	@ (800110c <MX_GPIO_Init+0x108>)
 8001024:	f043 0304 	orr.w	r3, r3, #4
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b38      	ldr	r3, [pc, #224]	@ (800110c <MX_GPIO_Init+0x108>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	4b34      	ldr	r3, [pc, #208]	@ (800110c <MX_GPIO_Init+0x108>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a33      	ldr	r2, [pc, #204]	@ (800110c <MX_GPIO_Init+0x108>)
 8001040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b31      	ldr	r3, [pc, #196]	@ (800110c <MX_GPIO_Init+0x108>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	4b2d      	ldr	r3, [pc, #180]	@ (800110c <MX_GPIO_Init+0x108>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a2c      	ldr	r2, [pc, #176]	@ (800110c <MX_GPIO_Init+0x108>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b2a      	ldr	r3, [pc, #168]	@ (800110c <MX_GPIO_Init+0x108>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	4b26      	ldr	r3, [pc, #152]	@ (800110c <MX_GPIO_Init+0x108>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a25      	ldr	r2, [pc, #148]	@ (800110c <MX_GPIO_Init+0x108>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b23      	ldr	r3, [pc, #140]	@ (800110c <MX_GPIO_Init+0x108>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	607b      	str	r3, [r7, #4]
 8001088:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001090:	481f      	ldr	r0, [pc, #124]	@ (8001110 <MX_GPIO_Init+0x10c>)
 8001092:	f001 ff7b 	bl	8002f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Out2_2_Pin|Out2_1_Pin|Out1_2_Pin, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 800109c:	481d      	ldr	r0, [pc, #116]	@ (8001114 <MX_GPIO_Init+0x110>)
 800109e:	f001 ff75 	bl	8002f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Out1_1_GPIO_Port, Out1_1_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	481c      	ldr	r0, [pc, #112]	@ (8001118 <MX_GPIO_Init+0x114>)
 80010a8:	f001 ff70 	bl	8002f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4812      	ldr	r0, [pc, #72]	@ (8001110 <MX_GPIO_Init+0x10c>)
 80010c6:	f001 fddd 	bl	8002c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : Out2_2_Pin Out2_1_Pin Out1_2_Pin */
  GPIO_InitStruct.Pin = Out2_2_Pin|Out2_1_Pin|Out1_2_Pin;
 80010ca:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 80010ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	480c      	ldr	r0, [pc, #48]	@ (8001114 <MX_GPIO_Init+0x110>)
 80010e4:	f001 fdce 	bl	8002c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : Out1_1_Pin */
  GPIO_InitStruct.Pin = Out1_1_Pin;
 80010e8:	2308      	movs	r3, #8
 80010ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2300      	movs	r3, #0
 80010f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Out1_1_GPIO_Port, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	@ (8001118 <MX_GPIO_Init+0x114>)
 8001100:	f001 fdc0 	bl	8002c84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001104:	bf00      	nop
 8001106:	3728      	adds	r7, #40	@ 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40023800 	.word	0x40023800
 8001110:	40020800 	.word	0x40020800
 8001114:	40020000 	.word	0x40020000
 8001118:	40020400 	.word	0x40020400

0800111c <UP_comunicationsTask>:

/* USER CODE BEGIN 4 */
void UP_comunicationsTask(_sDato *datosCom){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

	if(datosCom->indexReadRx!=datosCom->indexWriteRx ){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	791a      	ldrb	r2, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	78db      	ldrb	r3, [r3, #3]
 800112c:	b2db      	uxtb	r3, r3
 800112e:	429a      	cmp	r2, r3
 8001130:	d007      	beq.n	8001142 <UP_comunicationsTask+0x26>
		UP_decodeHeader(datosCom);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fb0c 	bl	8000750 <UP_decodeHeader>
		datosCom->indexReadRx=datosCom->indexWriteRx;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	78db      	ldrb	r3, [r3, #3]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	711a      	strb	r2, [r3, #4]
	}

	if(datosCom->indexReadTx!=datosCom->indexWriteTx ){
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	799a      	ldrb	r2, [r3, #6]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	795b      	ldrb	r3, [r3, #5]
 800114a:	429a      	cmp	r2, r3
 800114c:	d02b      	beq.n	80011a6 <UP_comunicationsTask+0x8a>

		if(datosCom->indexWriteTx > datosCom->indexReadTx){
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	795a      	ldrb	r2, [r3, #5]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	799b      	ldrb	r3, [r3, #6]
 8001156:	429a      	cmp	r2, r3
 8001158:	d908      	bls.n	800116c <UP_comunicationsTask+0x50>
				datosCom->bytesTosend = datosCom->indexWriteTx - datosCom->indexReadTx;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	795a      	ldrb	r2, [r3, #5]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	799b      	ldrb	r3, [r3, #6]
 8001162:	1ad3      	subs	r3, r2, r3
 8001164:	b2da      	uxtb	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	741a      	strb	r2, [r3, #16]
 800116a:	e006      	b.n	800117a <UP_comunicationsTask+0x5e>
		    }else{
		    	datosCom->bytesTosend =  sizeof(datosCom->bufferRx) - datosCom->indexReadTx;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	799b      	ldrb	r3, [r3, #6]
 8001170:	f1c3 0304 	rsb	r3, r3, #4
 8001174:	b2da      	uxtb	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	741a      	strb	r2, [r3, #16]
		    }
		    if(CDC_Transmit_FS(&datosCom->bufferTx[datosCom->indexReadTx], datosCom->bytesTosend) == USBD_OK){
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	7992      	ldrb	r2, [r2, #6]
 8001182:	441a      	add	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	7c1b      	ldrb	r3, [r3, #16]
 8001188:	4619      	mov	r1, r3
 800118a:	4610      	mov	r0, r2
 800118c:	f009 f930 	bl	800a3f0 <CDC_Transmit_FS>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d107      	bne.n	80011a6 <UP_comunicationsTask+0x8a>
		    	datosCom->indexReadTx += datosCom->bytesTosend;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	799a      	ldrb	r2, [r3, #6]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	7c1b      	ldrb	r3, [r3, #16]
 800119e:	4413      	add	r3, r2
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	719a      	strb	r2, [r3, #6]
		    }
	}
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <I2C_1_Abstract_Master_Transmit>:

void I2C_1_Abstract_Master_Transmit(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af04      	add	r7, sp, #16
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	80fb      	strh	r3, [r7, #6]
 80011bc:	4613      	mov	r3, r2
 80011be:	80bb      	strh	r3, [r7, #4]
//	HAL_I2C_Mem_Write_DMA(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size);
	HAL_I2C_Mem_Write(&hi2c1, Dev_Address, 0x40, 1, p_Data, _Size, 10);
 80011c0:	88f9      	ldrh	r1, [r7, #6]
 80011c2:	230a      	movs	r3, #10
 80011c4:	9302      	str	r3, [sp, #8]
 80011c6:	88bb      	ldrh	r3, [r7, #4]
 80011c8:	9301      	str	r3, [sp, #4]
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2301      	movs	r3, #1
 80011d0:	2240      	movs	r2, #64	@ 0x40
 80011d2:	4803      	ldr	r0, [pc, #12]	@ (80011e0 <I2C_1_Abstract_Master_Transmit+0x30>)
 80011d4:	f002 f950 	bl	8003478 <HAL_I2C_Mem_Write>
}
 80011d8:	bf00      	nop
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200001d4 	.word	0x200001d4

080011e4 <I2C_1_Abstract_Master_Transmit_Blocking>:

void I2C_1_Abstract_Master_Transmit_Blocking(uint16_t Dev_Address, uint8_t *p_Data, uint16_t _Size, uint32_t _Timeout){
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	4603      	mov	r3, r0
 80011f0:	81fb      	strh	r3, [r7, #14]
 80011f2:	4613      	mov	r3, r2
 80011f4:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, Dev_Address, p_Data, _Size, _Timeout);
 80011f6:	89ba      	ldrh	r2, [r7, #12]
 80011f8:	89f9      	ldrh	r1, [r7, #14]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	4613      	mov	r3, r2
 8001200:	68ba      	ldr	r2, [r7, #8]
 8001202:	4803      	ldr	r0, [pc, #12]	@ (8001210 <I2C_1_Abstract_Master_Transmit_Blocking+0x2c>)
 8001204:	f002 f83a 	bl	800327c <HAL_I2C_Master_Transmit>
}
 8001208:	bf00      	nop
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200001d4 	.word	0x200001d4

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <Error_Handler+0x8>

08001220 <SSD1306_Init>:
        }
    }
}

void SSD1306_Init()
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0

	SSD1306_WRITECOMMAND(0xAE);
 8001224:	22ae      	movs	r2, #174	@ 0xae
 8001226:	2100      	movs	r1, #0
 8001228:	2078      	movs	r0, #120	@ 0x78
 800122a:	f000 fa6b 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 800122e:	2220      	movs	r2, #32
 8001230:	2100      	movs	r1, #0
 8001232:	2078      	movs	r0, #120	@ 0x78
 8001234:	f000 fa66 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001238:	2210      	movs	r2, #16
 800123a:	2100      	movs	r1, #0
 800123c:	2078      	movs	r0, #120	@ 0x78
 800123e:	f000 fa61 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0);
 8001242:	22b0      	movs	r2, #176	@ 0xb0
 8001244:	2100      	movs	r1, #0
 8001246:	2078      	movs	r0, #120	@ 0x78
 8001248:	f000 fa5c 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8);
 800124c:	22c8      	movs	r2, #200	@ 0xc8
 800124e:	2100      	movs	r1, #0
 8001250:	2078      	movs	r0, #120	@ 0x78
 8001252:	f000 fa57 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	2078      	movs	r0, #120	@ 0x78
 800125c:	f000 fa52 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10);
 8001260:	2210      	movs	r2, #16
 8001262:	2100      	movs	r1, #0
 8001264:	2078      	movs	r0, #120	@ 0x78
 8001266:	f000 fa4d 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40);
 800126a:	2240      	movs	r2, #64	@ 0x40
 800126c:	2100      	movs	r1, #0
 800126e:	2078      	movs	r0, #120	@ 0x78
 8001270:	f000 fa48 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81);
 8001274:	2281      	movs	r2, #129	@ 0x81
 8001276:	2100      	movs	r1, #0
 8001278:	2078      	movs	r0, #120	@ 0x78
 800127a:	f000 fa43 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800127e:	22ff      	movs	r2, #255	@ 0xff
 8001280:	2100      	movs	r1, #0
 8001282:	2078      	movs	r0, #120	@ 0x78
 8001284:	f000 fa3e 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1);
 8001288:	22a1      	movs	r2, #161	@ 0xa1
 800128a:	2100      	movs	r1, #0
 800128c:	2078      	movs	r0, #120	@ 0x78
 800128e:	f000 fa39 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6);
 8001292:	22a6      	movs	r2, #166	@ 0xa6
 8001294:	2100      	movs	r1, #0
 8001296:	2078      	movs	r0, #120	@ 0x78
 8001298:	f000 fa34 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8);
 800129c:	22a8      	movs	r2, #168	@ 0xa8
 800129e:	2100      	movs	r1, #0
 80012a0:	2078      	movs	r0, #120	@ 0x78
 80012a2:	f000 fa2f 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F);
 80012a6:	223f      	movs	r2, #63	@ 0x3f
 80012a8:	2100      	movs	r1, #0
 80012aa:	2078      	movs	r0, #120	@ 0x78
 80012ac:	f000 fa2a 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4);
 80012b0:	22a4      	movs	r2, #164	@ 0xa4
 80012b2:	2100      	movs	r1, #0
 80012b4:	2078      	movs	r0, #120	@ 0x78
 80012b6:	f000 fa25 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3);
 80012ba:	22d3      	movs	r2, #211	@ 0xd3
 80012bc:	2100      	movs	r1, #0
 80012be:	2078      	movs	r0, #120	@ 0x78
 80012c0:	f000 fa20 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2100      	movs	r1, #0
 80012c8:	2078      	movs	r0, #120	@ 0x78
 80012ca:	f000 fa1b 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5);
 80012ce:	22d5      	movs	r2, #213	@ 0xd5
 80012d0:	2100      	movs	r1, #0
 80012d2:	2078      	movs	r0, #120	@ 0x78
 80012d4:	f000 fa16 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0);
 80012d8:	22f0      	movs	r2, #240	@ 0xf0
 80012da:	2100      	movs	r1, #0
 80012dc:	2078      	movs	r0, #120	@ 0x78
 80012de:	f000 fa11 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9);
 80012e2:	22d9      	movs	r2, #217	@ 0xd9
 80012e4:	2100      	movs	r1, #0
 80012e6:	2078      	movs	r0, #120	@ 0x78
 80012e8:	f000 fa0c 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22);
 80012ec:	2222      	movs	r2, #34	@ 0x22
 80012ee:	2100      	movs	r1, #0
 80012f0:	2078      	movs	r0, #120	@ 0x78
 80012f2:	f000 fa07 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA);
 80012f6:	22da      	movs	r2, #218	@ 0xda
 80012f8:	2100      	movs	r1, #0
 80012fa:	2078      	movs	r0, #120	@ 0x78
 80012fc:	f000 fa02 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001300:	2212      	movs	r2, #18
 8001302:	2100      	movs	r1, #0
 8001304:	2078      	movs	r0, #120	@ 0x78
 8001306:	f000 f9fd 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB);
 800130a:	22db      	movs	r2, #219	@ 0xdb
 800130c:	2100      	movs	r1, #0
 800130e:	2078      	movs	r0, #120	@ 0x78
 8001310:	f000 f9f8 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20);
 8001314:	2220      	movs	r2, #32
 8001316:	2100      	movs	r1, #0
 8001318:	2078      	movs	r0, #120	@ 0x78
 800131a:	f000 f9f3 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D);
 800131e:	228d      	movs	r2, #141	@ 0x8d
 8001320:	2100      	movs	r1, #0
 8001322:	2078      	movs	r0, #120	@ 0x78
 8001324:	f000 f9ee 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14);
 8001328:	2214      	movs	r2, #20
 800132a:	2100      	movs	r1, #0
 800132c:	2078      	movs	r0, #120	@ 0x78
 800132e:	f000 f9e9 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF);
 8001332:	22af      	movs	r2, #175	@ 0xaf
 8001334:	2100      	movs	r1, #0
 8001336:	2078      	movs	r0, #120	@ 0x78
 8001338:	f000 f9e4 	bl	8001704 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800133c:	222e      	movs	r2, #46	@ 0x2e
 800133e:	2100      	movs	r1, #0
 8001340:	2078      	movs	r0, #120	@ 0x78
 8001342:	f000 f9df 	bl	8001704 <ssd1306_I2C_Write>

	SSD1306_Fill(BLACK);
 8001346:	2000      	movs	r0, #0
 8001348:	f000 f83e 	bl	80013c8 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 800134c:	f000 f80e 	bl	800136c <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 8001350:	4b05      	ldr	r3, [pc, #20]	@ (8001368 <SSD1306_Init+0x148>)
 8001352:	2200      	movs	r2, #0
 8001354:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001356:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <SSD1306_Init+0x148>)
 8001358:	2200      	movs	r2, #0
 800135a:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 800135c:	4b02      	ldr	r3, [pc, #8]	@ (8001368 <SSD1306_Init+0x148>)
 800135e:	2201      	movs	r2, #1
 8001360:	715a      	strb	r2, [r3, #5]
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000758 	.word	0x20000758

0800136c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
	uint8_t m;
	for(m=0; m<8; m++)
 8001372:	2300      	movs	r3, #0
 8001374:	71fb      	strb	r3, [r7, #7]
 8001376:	e01d      	b.n	80013b4 <SSD1306_UpdateScreen+0x48>
	{
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	3b50      	subs	r3, #80	@ 0x50
 800137c:	b2db      	uxtb	r3, r3
 800137e:	461a      	mov	r2, r3
 8001380:	2100      	movs	r1, #0
 8001382:	2078      	movs	r0, #120	@ 0x78
 8001384:	f000 f9be 	bl	8001704 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001388:	2200      	movs	r2, #0
 800138a:	2100      	movs	r1, #0
 800138c:	2078      	movs	r0, #120	@ 0x78
 800138e:	f000 f9b9 	bl	8001704 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001392:	2210      	movs	r2, #16
 8001394:	2100      	movs	r1, #0
 8001396:	2078      	movs	r0, #120	@ 0x78
 8001398:	f000 f9b4 	bl	8001704 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	01db      	lsls	r3, r3, #7
 80013a0:	4a08      	ldr	r2, [pc, #32]	@ (80013c4 <SSD1306_UpdateScreen+0x58>)
 80013a2:	441a      	add	r2, r3
 80013a4:	2380      	movs	r3, #128	@ 0x80
 80013a6:	2140      	movs	r1, #64	@ 0x40
 80013a8:	2078      	movs	r0, #120	@ 0x78
 80013aa:	f000 f947 	bl	800163c <ssd1306_I2C_WriteMulti>
	for(m=0; m<8; m++)
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	3301      	adds	r3, #1
 80013b2:	71fb      	strb	r3, [r7, #7]
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b07      	cmp	r3, #7
 80013b8:	d9de      	bls.n	8001378 <SSD1306_UpdateScreen+0xc>
	}
}
 80013ba:	bf00      	nop
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000350 	.word	0x20000350

080013c8 <SSD1306_Fill>:
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	memset(SSD1306_Buffer, (color == BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <SSD1306_Fill+0x14>
 80013d8:	2300      	movs	r3, #0
 80013da:	e000      	b.n	80013de <SSD1306_Fill+0x16>
 80013dc:	23ff      	movs	r3, #255	@ 0xff
 80013de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80013e2:	4619      	mov	r1, r3
 80013e4:	4803      	ldr	r0, [pc, #12]	@ (80013f4 <SSD1306_Fill+0x2c>)
 80013e6:	f009 fd3d 	bl	800ae64 <memset>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000350 	.word	0x20000350

080013f8 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
 8001402:	460b      	mov	r3, r1
 8001404:	80bb      	strh	r3, [r7, #4]
 8001406:	4613      	mov	r3, r2
 8001408:	70fb      	strb	r3, [r7, #3]
	if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT){
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	2b7f      	cmp	r3, #127	@ 0x7f
 800140e:	d848      	bhi.n	80014a2 <SSD1306_DrawPixel+0xaa>
 8001410:	88bb      	ldrh	r3, [r7, #4]
 8001412:	2b3f      	cmp	r3, #63	@ 0x3f
 8001414:	d845      	bhi.n	80014a2 <SSD1306_DrawPixel+0xaa>
		return;
	}

	if(SSD1306.Inverted){
 8001416:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <SSD1306_DrawPixel+0xb8>)
 8001418:	791b      	ldrb	r3, [r3, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d006      	beq.n	800142c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf0c      	ite	eq
 8001424:	2301      	moveq	r3, #1
 8001426:	2300      	movne	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	70fb      	strb	r3, [r7, #3]
	}

	if(color == WHITE){
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d11a      	bne.n	8001468 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001432:	88fa      	ldrh	r2, [r7, #6]
 8001434:	88bb      	ldrh	r3, [r7, #4]
 8001436:	08db      	lsrs	r3, r3, #3
 8001438:	b298      	uxth	r0, r3
 800143a:	4603      	mov	r3, r0
 800143c:	01db      	lsls	r3, r3, #7
 800143e:	4413      	add	r3, r2
 8001440:	4a1c      	ldr	r2, [pc, #112]	@ (80014b4 <SSD1306_DrawPixel+0xbc>)
 8001442:	5cd3      	ldrb	r3, [r2, r3]
 8001444:	b25a      	sxtb	r2, r3
 8001446:	88bb      	ldrh	r3, [r7, #4]
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	2101      	movs	r1, #1
 800144e:	fa01 f303 	lsl.w	r3, r1, r3
 8001452:	b25b      	sxtb	r3, r3
 8001454:	4313      	orrs	r3, r2
 8001456:	b259      	sxtb	r1, r3
 8001458:	88fa      	ldrh	r2, [r7, #6]
 800145a:	4603      	mov	r3, r0
 800145c:	01db      	lsls	r3, r3, #7
 800145e:	4413      	add	r3, r2
 8001460:	b2c9      	uxtb	r1, r1
 8001462:	4a14      	ldr	r2, [pc, #80]	@ (80014b4 <SSD1306_DrawPixel+0xbc>)
 8001464:	54d1      	strb	r1, [r2, r3]
 8001466:	e01d      	b.n	80014a4 <SSD1306_DrawPixel+0xac>
	}else{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001468:	88fa      	ldrh	r2, [r7, #6]
 800146a:	88bb      	ldrh	r3, [r7, #4]
 800146c:	08db      	lsrs	r3, r3, #3
 800146e:	b298      	uxth	r0, r3
 8001470:	4603      	mov	r3, r0
 8001472:	01db      	lsls	r3, r3, #7
 8001474:	4413      	add	r3, r2
 8001476:	4a0f      	ldr	r2, [pc, #60]	@ (80014b4 <SSD1306_DrawPixel+0xbc>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	b25a      	sxtb	r2, r3
 800147c:	88bb      	ldrh	r3, [r7, #4]
 800147e:	f003 0307 	and.w	r3, r3, #7
 8001482:	2101      	movs	r1, #1
 8001484:	fa01 f303 	lsl.w	r3, r1, r3
 8001488:	b25b      	sxtb	r3, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	b25b      	sxtb	r3, r3
 800148e:	4013      	ands	r3, r2
 8001490:	b259      	sxtb	r1, r3
 8001492:	88fa      	ldrh	r2, [r7, #6]
 8001494:	4603      	mov	r3, r0
 8001496:	01db      	lsls	r3, r3, #7
 8001498:	4413      	add	r3, r2
 800149a:	b2c9      	uxtb	r1, r1
 800149c:	4a05      	ldr	r2, [pc, #20]	@ (80014b4 <SSD1306_DrawPixel+0xbc>)
 800149e:	54d1      	strb	r1, [r2, r3]
 80014a0:	e000      	b.n	80014a4 <SSD1306_DrawPixel+0xac>
		return;
 80014a2:	bf00      	nop
	}
}
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	20000758 	.word	0x20000758
 80014b4:	20000350 	.word	0x20000350

080014b8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	460a      	mov	r2, r1
 80014c2:	80fb      	strh	r3, [r7, #6]
 80014c4:	4613      	mov	r3, r2
 80014c6:	80bb      	strh	r3, [r7, #4]
	SSD1306.CurrentX = x;
 80014c8:	4a05      	ldr	r2, [pc, #20]	@ (80014e0 <SSD1306_GotoXY+0x28>)
 80014ca:	88fb      	ldrh	r3, [r7, #6]
 80014cc:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80014ce:	4a04      	ldr	r2, [pc, #16]	@ (80014e0 <SSD1306_GotoXY+0x28>)
 80014d0:	88bb      	ldrh	r3, [r7, #4]
 80014d2:	8053      	strh	r3, [r2, #2]
}
 80014d4:	bf00      	nop
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr
 80014e0:	20000758 	.word	0x20000758

080014e4 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	6039      	str	r1, [r7, #0]
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	4613      	mov	r3, r2
 80014f2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	if(SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) || SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)){
 80014f4:	4b39      	ldr	r3, [pc, #228]	@ (80015dc <SSD1306_Putc+0xf8>)
 80014f6:	881b      	ldrh	r3, [r3, #0]
 80014f8:	461a      	mov	r2, r3
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	4413      	add	r3, r2
 8001500:	2b7f      	cmp	r3, #127	@ 0x7f
 8001502:	dc07      	bgt.n	8001514 <SSD1306_Putc+0x30>
 8001504:	4b35      	ldr	r3, [pc, #212]	@ (80015dc <SSD1306_Putc+0xf8>)
 8001506:	885b      	ldrh	r3, [r3, #2]
 8001508:	461a      	mov	r2, r3
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	785b      	ldrb	r3, [r3, #1]
 800150e:	4413      	add	r3, r2
 8001510:	2b3f      	cmp	r3, #63	@ 0x3f
 8001512:	dd01      	ble.n	8001518 <SSD1306_Putc+0x34>
		return 0;
 8001514:	2300      	movs	r3, #0
 8001516:	e05d      	b.n	80015d4 <SSD1306_Putc+0xf0>
	}

	for(i=0; i<Font->FontHeight; i++){
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	e04b      	b.n	80015b6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	3b20      	subs	r3, #32
 8001526:	6839      	ldr	r1, [r7, #0]
 8001528:	7849      	ldrb	r1, [r1, #1]
 800152a:	fb01 f303 	mul.w	r3, r1, r3
 800152e:	4619      	mov	r1, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	440b      	add	r3, r1
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	60fb      	str	r3, [r7, #12]
		for(j=0; j<Font->FontWidth; j++){
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	e030      	b.n	80015a4 <SSD1306_Putc+0xc0>
			if((b << j) & 0x8000){
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d010      	beq.n	8001574 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001552:	4b22      	ldr	r3, [pc, #136]	@ (80015dc <SSD1306_Putc+0xf8>)
 8001554:	881a      	ldrh	r2, [r3, #0]
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	b29b      	uxth	r3, r3
 800155a:	4413      	add	r3, r2
 800155c:	b298      	uxth	r0, r3
 800155e:	4b1f      	ldr	r3, [pc, #124]	@ (80015dc <SSD1306_Putc+0xf8>)
 8001560:	885a      	ldrh	r2, [r3, #2]
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	b29b      	uxth	r3, r3
 8001566:	4413      	add	r3, r2
 8001568:	b29b      	uxth	r3, r3
 800156a:	79ba      	ldrb	r2, [r7, #6]
 800156c:	4619      	mov	r1, r3
 800156e:	f7ff ff43 	bl	80013f8 <SSD1306_DrawPixel>
 8001572:	e014      	b.n	800159e <SSD1306_Putc+0xba>
			}else{
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001574:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <SSD1306_Putc+0xf8>)
 8001576:	881a      	ldrh	r2, [r3, #0]
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	b29b      	uxth	r3, r3
 800157c:	4413      	add	r3, r2
 800157e:	b298      	uxth	r0, r3
 8001580:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <SSD1306_Putc+0xf8>)
 8001582:	885a      	ldrh	r2, [r3, #2]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	b29b      	uxth	r3, r3
 8001588:	4413      	add	r3, r2
 800158a:	b299      	uxth	r1, r3
 800158c:	79bb      	ldrb	r3, [r7, #6]
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf0c      	ite	eq
 8001592:	2301      	moveq	r3, #1
 8001594:	2300      	movne	r3, #0
 8001596:	b2db      	uxtb	r3, r3
 8001598:	461a      	mov	r2, r3
 800159a:	f7ff ff2d 	bl	80013f8 <SSD1306_DrawPixel>
		for(j=0; j<Font->FontWidth; j++){
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	3301      	adds	r3, #1
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	461a      	mov	r2, r3
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d3c8      	bcc.n	8001542 <SSD1306_Putc+0x5e>
	for(i=0; i<Font->FontHeight; i++){
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	785b      	ldrb	r3, [r3, #1]
 80015ba:	461a      	mov	r2, r3
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	4293      	cmp	r3, r2
 80015c0:	d3ad      	bcc.n	800151e <SSD1306_Putc+0x3a>
			}
		}
	}
	SSD1306.CurrentX += Font->FontWidth;
 80015c2:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <SSD1306_Putc+0xf8>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	7812      	ldrb	r2, [r2, #0]
 80015ca:	4413      	add	r3, r2
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	4b03      	ldr	r3, [pc, #12]	@ (80015dc <SSD1306_Putc+0xf8>)
 80015d0:	801a      	strh	r2, [r3, #0]
	return ch;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000758 	.word	0x20000758

080015e0 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	60f8      	str	r0, [r7, #12]
 80015e8:	60b9      	str	r1, [r7, #8]
 80015ea:	4613      	mov	r3, r2
 80015ec:	71fb      	strb	r3, [r7, #7]
	while(*str)
 80015ee:	e012      	b.n	8001616 <SSD1306_Puts+0x36>
	{
		if(SSD1306_Putc(*str, Font, color) != *str){
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	79fa      	ldrb	r2, [r7, #7]
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff73 	bl	80014e4 <SSD1306_Putc>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d002      	beq.n	8001610 <SSD1306_Puts+0x30>
			return *str;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	e008      	b.n	8001622 <SSD1306_Puts+0x42>
		}
		str++;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	3301      	adds	r3, #1
 8001614:	60fb      	str	r3, [r7, #12]
	while(*str)
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d1e8      	bne.n	80015f0 <SSD1306_Puts+0x10>
	}
	return *str;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	781b      	ldrb	r3, [r3, #0]
}
 8001622:	4618      	mov	r0, r3
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <SSD1306_Clear>:
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
    }
}

void SSD1306_Clear(void)
{
 800162a:	b580      	push	{r7, lr}
 800162c:	af00      	add	r7, sp, #0
	SSD1306_Fill(0);
 800162e:	2000      	movs	r0, #0
 8001630:	f7ff feca 	bl	80013c8 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001634:	f7ff fe9a 	bl	800136c <SSD1306_UpdateScreen>
}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}

0800163c <ssd1306_I2C_WriteMulti>:
	SSD1306_WRITECOMMAND(0x8D);
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b0c5      	sub	sp, #276	@ 0x114
 8001640:	af00      	add	r7, sp, #0
 8001642:	4604      	mov	r4, r0
 8001644:	4608      	mov	r0, r1
 8001646:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800164a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800164e:	600a      	str	r2, [r1, #0]
 8001650:	4619      	mov	r1, r3
 8001652:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001656:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800165a:	4622      	mov	r2, r4
 800165c:	701a      	strb	r2, [r3, #0]
 800165e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001662:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001666:	4602      	mov	r2, r0
 8001668:	701a      	strb	r2, [r3, #0]
 800166a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800166e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001672:	460a      	mov	r2, r1
 8001674:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8001676:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800167a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800167e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001682:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001686:	7812      	ldrb	r2, [r2, #0]
 8001688:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 800168a:	2300      	movs	r3, #0
 800168c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001690:	e015      	b.n	80016be <ssd1306_I2C_WriteMulti+0x82>
		dt[i+1] = data[i];
 8001692:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001696:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800169a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	441a      	add	r2, r3
 80016a2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016a6:	3301      	adds	r3, #1
 80016a8:	7811      	ldrb	r1, [r2, #0]
 80016aa:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016ae:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80016b2:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80016b4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016b8:	3301      	adds	r3, #1
 80016ba:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80016be:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016c8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80016cc:	8812      	ldrh	r2, [r2, #0]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d8df      	bhi.n	8001692 <ssd1306_I2C_WriteMulti+0x56>
	I2C_Master_Transmit(address, dt, count+1);
 80016d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001700 <ssd1306_I2C_WriteMulti+0xc4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016da:	f2a2 1209 	subw	r2, r2, #265	@ 0x109
 80016de:	7812      	ldrb	r2, [r2, #0]
 80016e0:	b290      	uxth	r0, r2
 80016e2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80016e6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80016ea:	8812      	ldrh	r2, [r2, #0]
 80016ec:	3201      	adds	r2, #1
 80016ee:	b292      	uxth	r2, r2
 80016f0:	f107 010c 	add.w	r1, r7, #12
 80016f4:	4798      	blx	r3
}
 80016f6:	bf00      	nop
 80016f8:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd90      	pop	{r4, r7, pc}
 8001700:	20000750 	.word	0x20000750

08001704 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data){
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b085      	sub	sp, #20
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
 800170e:	460b      	mov	r3, r1
 8001710:	71bb      	strb	r3, [r7, #6]
 8001712:	4613      	mov	r3, r2
 8001714:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001716:	79bb      	ldrb	r3, [r7, #6]
 8001718:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800171a:	797b      	ldrb	r3, [r7, #5]
 800171c:	737b      	strb	r3, [r7, #13]
	I2C_Master_Transmit_Blocking(address, dt, 2, 10);
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <ssd1306_I2C_Write+0x34>)
 8001720:	681c      	ldr	r4, [r3, #0]
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	b298      	uxth	r0, r3
 8001726:	f107 010c 	add.w	r1, r7, #12
 800172a:	230a      	movs	r3, #10
 800172c:	2202      	movs	r2, #2
 800172e:	47a0      	blx	r4
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	bd90      	pop	{r4, r7, pc}
 8001738:	20000754 	.word	0x20000754

0800173c <Display_Set_I2C_Master_Transmit>:

void Display_Set_I2C_Master_Transmit(void (*Master_Transmit)(uint16_t DevAddress, uint8_t *pData, uint16_t Size),void (*Master_Transmit_Blocking)(uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)){
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
	I2C_Master_Transmit = Master_Transmit;
 8001746:	4a06      	ldr	r2, [pc, #24]	@ (8001760 <Display_Set_I2C_Master_Transmit+0x24>)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6013      	str	r3, [r2, #0]
	I2C_Master_Transmit_Blocking = Master_Transmit_Blocking;
 800174c:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <Display_Set_I2C_Master_Transmit+0x28>)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	6013      	str	r3, [r2, #0]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000750 	.word	0x20000750
 8001764:	20000754 	.word	0x20000754

08001768 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	607b      	str	r3, [r7, #4]
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <HAL_MspInit+0x4c>)
 8001774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001776:	4a0f      	ldr	r2, [pc, #60]	@ (80017b4 <HAL_MspInit+0x4c>)
 8001778:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800177c:	6453      	str	r3, [r2, #68]	@ 0x44
 800177e:	4b0d      	ldr	r3, [pc, #52]	@ (80017b4 <HAL_MspInit+0x4c>)
 8001780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001782:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	603b      	str	r3, [r7, #0]
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <HAL_MspInit+0x4c>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001792:	4a08      	ldr	r2, [pc, #32]	@ (80017b4 <HAL_MspInit+0x4c>)
 8001794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001798:	6413      	str	r3, [r2, #64]	@ 0x40
 800179a:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_MspInit+0x4c>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a2:	603b      	str	r3, [r7, #0]
 80017a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800

080017b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a28      	ldr	r2, [pc, #160]	@ (8001878 <HAL_ADC_MspInit+0xc0>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d149      	bne.n	800186e <HAL_ADC_MspInit+0xb6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b27      	ldr	r3, [pc, #156]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 80017e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017e2:	4a26      	ldr	r2, [pc, #152]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 80017e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80017ea:	4b24      	ldr	r3, [pc, #144]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 80017ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b20      	ldr	r3, [pc, #128]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a1f      	ldr	r2, [pc, #124]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b1d      	ldr	r3, [pc, #116]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	4b19      	ldr	r3, [pc, #100]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a18      	ldr	r2, [pc, #96]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b16      	ldr	r3, [pc, #88]	@ (800187c <HAL_ADC_MspInit+0xc4>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 800182e:	23fe      	movs	r3, #254	@ 0xfe
 8001830:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001832:	2303      	movs	r3, #3
 8001834:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183a:	f107 0314 	add.w	r3, r7, #20
 800183e:	4619      	mov	r1, r3
 8001840:	480f      	ldr	r0, [pc, #60]	@ (8001880 <HAL_ADC_MspInit+0xc8>)
 8001842:	f001 fa1f 	bl	8002c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001846:	2301      	movs	r3, #1
 8001848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800184a:	2303      	movs	r3, #3
 800184c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	4619      	mov	r1, r3
 8001858:	480a      	ldr	r0, [pc, #40]	@ (8001884 <HAL_ADC_MspInit+0xcc>)
 800185a:	f001 fa13 	bl	8002c84 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	2012      	movs	r0, #18
 8001864:	f000 feed 	bl	8002642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001868:	2012      	movs	r0, #18
 800186a:	f000 ff06 	bl	800267a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800186e:	bf00      	nop
 8001870:	3728      	adds	r7, #40	@ 0x28
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40012000 	.word	0x40012000
 800187c:	40023800 	.word	0x40023800
 8001880:	40020000 	.word	0x40020000
 8001884:	40020400 	.word	0x40020400

08001888 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	@ 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a2f      	ldr	r2, [pc, #188]	@ (8001964 <HAL_I2C_MspInit+0xdc>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d158      	bne.n	800195c <HAL_I2C_MspInit+0xd4>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018b4:	f043 0302 	orr.w	r3, r3, #2
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b2b      	ldr	r3, [pc, #172]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018c6:	23c0      	movs	r3, #192	@ 0xc0
 80018c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ca:	2312      	movs	r3, #18
 80018cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d2:	2303      	movs	r3, #3
 80018d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018d6:	2304      	movs	r3, #4
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	4822      	ldr	r0, [pc, #136]	@ (800196c <HAL_I2C_MspInit+0xe4>)
 80018e2:	f001 f9cf 	bl	8002c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80018f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001968 <HAL_I2C_MspInit+0xe0>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8001902:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001904:	4a1b      	ldr	r2, [pc, #108]	@ (8001974 <HAL_I2C_MspInit+0xec>)
 8001906:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8001908:	4b19      	ldr	r3, [pc, #100]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 800190a:	2200      	movs	r2, #0
 800190c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800190e:	4b18      	ldr	r3, [pc, #96]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001910:	2240      	movs	r2, #64	@ 0x40
 8001912:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001914:	4b16      	ldr	r3, [pc, #88]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800191a:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 800191c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001920:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001922:	4b13      	ldr	r3, [pc, #76]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001924:	2200      	movs	r2, #0
 8001926:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001928:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 800192a:	2200      	movs	r2, #0
 800192c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001930:	2200      	movs	r2, #0
 8001932:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001934:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001936:	2200      	movs	r2, #0
 8001938:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800193a:	4b0d      	ldr	r3, [pc, #52]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 800193c:	2200      	movs	r2, #0
 800193e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001940:	480b      	ldr	r0, [pc, #44]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001942:	f000 feb5 	bl	80026b0 <HAL_DMA_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <HAL_I2C_MspInit+0xc8>
    {
      Error_Handler();
 800194c:	f7ff fc62 	bl	8001214 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a07      	ldr	r2, [pc, #28]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001954:	635a      	str	r2, [r3, #52]	@ 0x34
 8001956:	4a06      	ldr	r2, [pc, #24]	@ (8001970 <HAL_I2C_MspInit+0xe8>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	@ 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40005400 	.word	0x40005400
 8001968:	40023800 	.word	0x40023800
 800196c:	40020400 	.word	0x40020400
 8001970:	20000228 	.word	0x20000228
 8001974:	40026028 	.word	0x40026028

08001978 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a1c      	ldr	r2, [pc, #112]	@ (80019f8 <HAL_TIM_Base_MspInit+0x80>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d116      	bne.n	80019b8 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
 800198e:	4b1b      	ldr	r3, [pc, #108]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	4a1a      	ldr	r2, [pc, #104]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6413      	str	r3, [r2, #64]	@ 0x40
 800199a:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	201d      	movs	r0, #29
 80019ac:	f000 fe49 	bl	8002642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019b0:	201d      	movs	r0, #29
 80019b2:	f000 fe62 	bl	800267a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 80019b6:	e01a      	b.n	80019ee <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a10      	ldr	r2, [pc, #64]	@ (8001a00 <HAL_TIM_Base_MspInit+0x88>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d115      	bne.n	80019ee <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	4a0c      	ldr	r2, [pc, #48]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <HAL_TIM_Base_MspInit+0x84>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2100      	movs	r1, #0
 80019e2:	201a      	movs	r0, #26
 80019e4:	f000 fe2d 	bl	8002642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80019e8:	201a      	movs	r0, #26
 80019ea:	f000 fe46 	bl	800267a <HAL_NVIC_EnableIRQ>
}
 80019ee:	bf00      	nop
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40000400 	.word	0x40000400
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40014800 	.word	0x40014800

08001a04 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b088      	sub	sp, #32
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <HAL_TIM_MspPostInit+0x68>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d11d      	bne.n	8001a62 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	4b11      	ldr	r3, [pc, #68]	@ (8001a70 <HAL_TIM_MspPostInit+0x6c>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	4a10      	ldr	r2, [pc, #64]	@ (8001a70 <HAL_TIM_MspPostInit+0x6c>)
 8001a30:	f043 0302 	orr.w	r3, r3, #2
 8001a34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a36:	4b0e      	ldr	r3, [pc, #56]	@ (8001a70 <HAL_TIM_MspPostInit+0x6c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	60bb      	str	r3, [r7, #8]
 8001a40:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Eng2PWM_Pin|Eng1PWM_Pin;
 8001a42:	2330      	movs	r3, #48	@ 0x30
 8001a44:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a46:	2302      	movs	r3, #2
 8001a48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001a52:	2302      	movs	r3, #2
 8001a54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a56:	f107 030c 	add.w	r3, r7, #12
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4805      	ldr	r0, [pc, #20]	@ (8001a74 <HAL_TIM_MspPostInit+0x70>)
 8001a5e:	f001 f911 	bl	8002c84 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001a62:	bf00      	nop
 8001a64:	3720      	adds	r7, #32
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40000400 	.word	0x40000400
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020400 	.word	0x40020400

08001a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <NMI_Handler+0x4>

08001a80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <HardFault_Handler+0x4>

08001a88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a8c:	bf00      	nop
 8001a8e:	e7fd      	b.n	8001a8c <MemManage_Handler+0x4>

08001a90 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a94:	bf00      	nop
 8001a96:	e7fd      	b.n	8001a94 <BusFault_Handler+0x4>

08001a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a9c:	bf00      	nop
 8001a9e:	e7fd      	b.n	8001a9c <UsageFault_Handler+0x4>

08001aa0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ace:	f000 f8f9 	bl	8001cc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	bd80      	pop	{r7, pc}
	...

08001ad8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <DMA1_Stream1_IRQHandler+0x10>)
 8001ade:	f000 fe95 	bl	800280c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000228 	.word	0x20000228

08001aec <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <ADC_IRQHandler+0x10>)
 8001af2:	f000 f96e 	bl	8001dd2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	2000018c 	.word	0x2000018c

08001b00 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001b06:	f004 fa23 	bl	8005f50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200002d0 	.word	0x200002d0

08001b14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <TIM3_IRQHandler+0x10>)
 8001b1a:	f004 fa19 	bl	8005f50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000288 	.word	0x20000288

08001b28 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001b2c:	4802      	ldr	r0, [pc, #8]	@ (8001b38 <OTG_FS_IRQHandler+0x10>)
 8001b2e:	f002 fb00 	bl	8004132 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	2000104c 	.word	0x2000104c

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	@ (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	@ (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f009 f992 	bl	800ae94 <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	@ (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	@ (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20020000 	.word	0x20020000
 8001b9c:	00000400 	.word	0x00000400
 8001ba0:	20000760 	.word	0x20000760
 8001ba4:	20001898 	.word	0x20001898

08001ba8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <SystemInit+0x20>)
 8001bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <SystemInit+0x20>)
 8001bb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bd0:	f7ff ffea 	bl	8001ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bd4:	480c      	ldr	r0, [pc, #48]	@ (8001c08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bd6:	490d      	ldr	r1, [pc, #52]	@ (8001c0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001c10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bdc:	e002      	b.n	8001be4 <LoopCopyDataInit>

08001bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001be2:	3304      	adds	r3, #4

08001be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be8:	d3f9      	bcc.n	8001bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bea:	4a0a      	ldr	r2, [pc, #40]	@ (8001c14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bec:	4c0a      	ldr	r4, [pc, #40]	@ (8001c18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bf0:	e001      	b.n	8001bf6 <LoopFillZerobss>

08001bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf4:	3204      	adds	r2, #4

08001bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf8:	d3fb      	bcc.n	8001bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bfa:	f009 f951 	bl	800aea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bfe:	f7fe ffd3 	bl	8000ba8 <main>
  bx  lr    
 8001c02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c0c:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8001c10:	0800c440 	.word	0x0800c440
  ldr r2, =_sbss
 8001c14:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001c18:	20001898 	.word	0x20001898

08001c1c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c1c:	e7fe      	b.n	8001c1c <DMA1_Stream0_IRQHandler>
	...

08001c20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c24:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_Init+0x40>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a0d      	ldr	r2, [pc, #52]	@ (8001c60 <HAL_Init+0x40>)
 8001c2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c30:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_Init+0x40>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_Init+0x40>)
 8001c36:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c3c:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <HAL_Init+0x40>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a07      	ldr	r2, [pc, #28]	@ (8001c60 <HAL_Init+0x40>)
 8001c42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c48:	2003      	movs	r0, #3
 8001c4a:	f000 fcef 	bl	800262c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c4e:	200f      	movs	r0, #15
 8001c50:	f000 f808 	bl	8001c64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c54:	f7ff fd88 	bl	8001768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023c00 	.word	0x40023c00

08001c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c6c:	4b12      	ldr	r3, [pc, #72]	@ (8001cb8 <HAL_InitTick+0x54>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	4b12      	ldr	r3, [pc, #72]	@ (8001cbc <HAL_InitTick+0x58>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	4619      	mov	r1, r3
 8001c76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 fd07 	bl	8002696 <HAL_SYSTICK_Config>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e00e      	b.n	8001cb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2b0f      	cmp	r3, #15
 8001c96:	d80a      	bhi.n	8001cae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca0:	f000 fccf 	bl	8002642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ca4:	4a06      	ldr	r2, [pc, #24]	@ (8001cc0 <HAL_InitTick+0x5c>)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001caa:	2300      	movs	r3, #0
 8001cac:	e000      	b.n	8001cb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	2000000c 	.word	0x2000000c
 8001cbc:	20000014 	.word	0x20000014
 8001cc0:	20000010 	.word	0x20000010

08001cc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_IncTick+0x20>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <HAL_IncTick+0x24>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	4a04      	ldr	r2, [pc, #16]	@ (8001ce8 <HAL_IncTick+0x24>)
 8001cd6:	6013      	str	r3, [r2, #0]
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000014 	.word	0x20000014
 8001ce8:	20000764 	.word	0x20000764

08001cec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  return uwTick;
 8001cf0:	4b03      	ldr	r3, [pc, #12]	@ (8001d00 <HAL_GetTick+0x14>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	20000764 	.word	0x20000764

08001d04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d0c:	f7ff ffee 	bl	8001cec <HAL_GetTick>
 8001d10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d1c:	d005      	beq.n	8001d2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <HAL_Delay+0x44>)
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	4413      	add	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d2a:	bf00      	nop
 8001d2c:	f7ff ffde 	bl	8001cec <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d8f7      	bhi.n	8001d2c <HAL_Delay+0x28>
  {
  }
}
 8001d3c:	bf00      	nop
 8001d3e:	bf00      	nop
 8001d40:	3710      	adds	r7, #16
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20000014 	.word	0x20000014

08001d4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d54:	2300      	movs	r3, #0
 8001d56:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e033      	b.n	8001dca <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d109      	bne.n	8001d7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff fd24 	bl	80017b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	f003 0310 	and.w	r3, r3, #16
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d118      	bne.n	8001dbc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001d92:	f023 0302 	bic.w	r3, r3, #2
 8001d96:	f043 0202 	orr.w	r2, r3, #2
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 fa6e 	bl	8002280 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f023 0303 	bic.w	r3, r3, #3
 8001db2:	f043 0201 	orr.w	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	641a      	str	r2, [r3, #64]	@ 0x40
 8001dba:	e001      	b.n	8001dc0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	f003 0320 	and.w	r3, r3, #32
 8001e00:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d049      	beq.n	8001e9c <HAL_ADC_IRQHandler+0xca>
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d046      	beq.n	8001e9c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d105      	bne.n	8001e26 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d12b      	bne.n	8001e8c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d127      	bne.n	8001e8c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d006      	beq.n	8001e58 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d119      	bne.n	8001e8c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f022 0220 	bic.w	r2, r2, #32
 8001e66:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d105      	bne.n	8001e8c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f7fe fe11 	bl	8000ab4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f06f 0212 	mvn.w	r2, #18
 8001e9a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0304 	and.w	r3, r3, #4
 8001ea2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eaa:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d057      	beq.n	8001f62 <HAL_ADC_IRQHandler+0x190>
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d054      	beq.n	8001f62 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	f003 0310 	and.w	r3, r3, #16
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d105      	bne.n	8001ed0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d139      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d006      	beq.n	8001efa <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689b      	ldr	r3, [r3, #8]
 8001ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d12b      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d124      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d11d      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d119      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f2c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d105      	bne.n	8001f52 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f043 0201 	orr.w	r2, r3, #1
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 fa90 	bl	8002478 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f06f 020c 	mvn.w	r2, #12
 8001f60:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f70:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d017      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0x1d6>
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d014      	beq.n	8001fa8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d10d      	bne.n	8001fa8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	f000 f82a 	bl	8001ff2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f06f 0201 	mvn.w	r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f003 0320 	and.w	r3, r3, #32
 8001fae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001fb6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d015      	beq.n	8001fea <HAL_ADC_IRQHandler+0x218>
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d012      	beq.n	8001fea <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc8:	f043 0202 	orr.w	r2, r3, #2
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f06f 0220 	mvn.w	r2, #32
 8001fd8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f813 	bl	8002006 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0220 	mvn.w	r2, #32
 8001fe8:	601a      	str	r2, [r3, #0]
  }
}
 8001fea:	bf00      	nop
 8001fec:	3718      	adds	r7, #24
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr

08002006 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
	...

0800201c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800201c:	b480      	push	{r7}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002026:	2300      	movs	r3, #0
 8002028:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002030:	2b01      	cmp	r3, #1
 8002032:	d101      	bne.n	8002038 <HAL_ADC_ConfigChannel+0x1c>
 8002034:	2302      	movs	r3, #2
 8002036:	e113      	b.n	8002260 <HAL_ADC_ConfigChannel+0x244>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2201      	movs	r2, #1
 800203c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b09      	cmp	r3, #9
 8002046:	d925      	bls.n	8002094 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	68d9      	ldr	r1, [r3, #12]
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	b29b      	uxth	r3, r3
 8002054:	461a      	mov	r2, r3
 8002056:	4613      	mov	r3, r2
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4413      	add	r3, r2
 800205c:	3b1e      	subs	r3, #30
 800205e:	2207      	movs	r2, #7
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	43da      	mvns	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	400a      	ands	r2, r1
 800206c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68d9      	ldr	r1, [r3, #12]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	689a      	ldr	r2, [r3, #8]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	b29b      	uxth	r3, r3
 800207e:	4618      	mov	r0, r3
 8002080:	4603      	mov	r3, r0
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4403      	add	r3, r0
 8002086:	3b1e      	subs	r3, #30
 8002088:	409a      	lsls	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	60da      	str	r2, [r3, #12]
 8002092:	e022      	b.n	80020da <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	6919      	ldr	r1, [r3, #16]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	b29b      	uxth	r3, r3
 80020a0:	461a      	mov	r2, r3
 80020a2:	4613      	mov	r3, r2
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	4413      	add	r3, r2
 80020a8:	2207      	movs	r2, #7
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43da      	mvns	r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	400a      	ands	r2, r1
 80020b6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	6919      	ldr	r1, [r3, #16]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	4618      	mov	r0, r3
 80020ca:	4603      	mov	r3, r0
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4403      	add	r3, r0
 80020d0:	409a      	lsls	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	2b06      	cmp	r3, #6
 80020e0:	d824      	bhi.n	800212c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	4613      	mov	r3, r2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	3b05      	subs	r3, #5
 80020f4:	221f      	movs	r2, #31
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	400a      	ands	r2, r1
 8002102:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	b29b      	uxth	r3, r3
 8002110:	4618      	mov	r0, r3
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	3b05      	subs	r3, #5
 800211e:	fa00 f203 	lsl.w	r2, r0, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	430a      	orrs	r2, r1
 8002128:	635a      	str	r2, [r3, #52]	@ 0x34
 800212a:	e04c      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b0c      	cmp	r3, #12
 8002132:	d824      	bhi.n	800217e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	3b23      	subs	r3, #35	@ 0x23
 8002146:	221f      	movs	r2, #31
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	43da      	mvns	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	400a      	ands	r2, r1
 8002154:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	b29b      	uxth	r3, r3
 8002162:	4618      	mov	r0, r3
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	3b23      	subs	r3, #35	@ 0x23
 8002170:	fa00 f203 	lsl.w	r2, r0, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	631a      	str	r2, [r3, #48]	@ 0x30
 800217c:	e023      	b.n	80021c6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685a      	ldr	r2, [r3, #4]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	3b41      	subs	r3, #65	@ 0x41
 8002190:	221f      	movs	r2, #31
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43da      	mvns	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	400a      	ands	r2, r1
 800219e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	4618      	mov	r0, r3
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	3b41      	subs	r3, #65	@ 0x41
 80021ba:	fa00 f203 	lsl.w	r2, r0, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	430a      	orrs	r2, r1
 80021c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021c6:	4b29      	ldr	r3, [pc, #164]	@ (800226c <HAL_ADC_ConfigChannel+0x250>)
 80021c8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a28      	ldr	r2, [pc, #160]	@ (8002270 <HAL_ADC_ConfigChannel+0x254>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d10f      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x1d8>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b12      	cmp	r3, #18
 80021da:	d10b      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002270 <HAL_ADC_ConfigChannel+0x254>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d12b      	bne.n	8002256 <HAL_ADC_ConfigChannel+0x23a>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a1c      	ldr	r2, [pc, #112]	@ (8002274 <HAL_ADC_ConfigChannel+0x258>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d003      	beq.n	8002210 <HAL_ADC_ConfigChannel+0x1f4>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b11      	cmp	r3, #17
 800220e:	d122      	bne.n	8002256 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a11      	ldr	r2, [pc, #68]	@ (8002274 <HAL_ADC_ConfigChannel+0x258>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d111      	bne.n	8002256 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <HAL_ADC_ConfigChannel+0x25c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a11      	ldr	r2, [pc, #68]	@ (800227c <HAL_ADC_ConfigChannel+0x260>)
 8002238:	fba2 2303 	umull	r2, r3, r2, r3
 800223c:	0c9a      	lsrs	r2, r3, #18
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	005b      	lsls	r3, r3, #1
 8002246:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002248:	e002      	b.n	8002250 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	3b01      	subs	r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f9      	bne.n	800224a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800225e:	2300      	movs	r3, #0
}
 8002260:	4618      	mov	r0, r3
 8002262:	3714      	adds	r7, #20
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	40012300 	.word	0x40012300
 8002270:	40012000 	.word	0x40012000
 8002274:	10000012 	.word	0x10000012
 8002278:	2000000c 	.word	0x2000000c
 800227c:	431bde83 	.word	0x431bde83

08002280 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002288:	4b79      	ldr	r3, [pc, #484]	@ (8002470 <ADC_Init+0x1f0>)
 800228a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	431a      	orrs	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	685a      	ldr	r2, [r3, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6859      	ldr	r1, [r3, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	691b      	ldr	r3, [r3, #16]
 80022c0:	021a      	lsls	r2, r3, #8
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80022d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6859      	ldr	r1, [r3, #4]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6899      	ldr	r1, [r3, #8]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002312:	4a58      	ldr	r2, [pc, #352]	@ (8002474 <ADC_Init+0x1f4>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d022      	beq.n	800235e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002326:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6899      	ldr	r1, [r3, #8]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	430a      	orrs	r2, r1
 8002338:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	689a      	ldr	r2, [r3, #8]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002348:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6899      	ldr	r1, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	609a      	str	r2, [r3, #8]
 800235c:	e00f      	b.n	800237e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800236c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	689a      	ldr	r2, [r3, #8]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800237c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689a      	ldr	r2, [r3, #8]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0202 	bic.w	r2, r2, #2
 800238c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6899      	ldr	r1, [r3, #8]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	7e1b      	ldrb	r3, [r3, #24]
 8002398:	005a      	lsls	r2, r3, #1
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d01b      	beq.n	80023e4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80023ba:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80023ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6859      	ldr	r1, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d6:	3b01      	subs	r3, #1
 80023d8:	035a      	lsls	r2, r3, #13
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	430a      	orrs	r2, r1
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	e007      	b.n	80023f4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023f2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002402:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69db      	ldr	r3, [r3, #28]
 800240e:	3b01      	subs	r3, #1
 8002410:	051a      	lsls	r2, r3, #20
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002428:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6899      	ldr	r1, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002436:	025a      	lsls	r2, r3, #9
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	430a      	orrs	r2, r1
 800243e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689a      	ldr	r2, [r3, #8]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800244e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6899      	ldr	r1, [r3, #8]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	029a      	lsls	r2, r3, #10
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	609a      	str	r2, [r3, #8]
}
 8002464:	bf00      	nop
 8002466:	3714      	adds	r7, #20
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	40012300 	.word	0x40012300
 8002474:	0f000001 	.word	0x0f000001

08002478 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800249c:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024a8:	4013      	ands	r3, r2
 80024aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024be:	4a04      	ldr	r2, [pc, #16]	@ (80024d0 <__NVIC_SetPriorityGrouping+0x44>)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	60d3      	str	r3, [r2, #12]
}
 80024c4:	bf00      	nop
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024d8:	4b04      	ldr	r3, [pc, #16]	@ (80024ec <__NVIC_GetPriorityGrouping+0x18>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	0a1b      	lsrs	r3, r3, #8
 80024de:	f003 0307 	and.w	r3, r3, #7
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	4603      	mov	r3, r0
 80024f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	db0b      	blt.n	800251a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	f003 021f 	and.w	r2, r3, #31
 8002508:	4907      	ldr	r1, [pc, #28]	@ (8002528 <__NVIC_EnableIRQ+0x38>)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	095b      	lsrs	r3, r3, #5
 8002510:	2001      	movs	r0, #1
 8002512:	fa00 f202 	lsl.w	r2, r0, r2
 8002516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000e100 	.word	0xe000e100

0800252c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	6039      	str	r1, [r7, #0]
 8002536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253c:	2b00      	cmp	r3, #0
 800253e:	db0a      	blt.n	8002556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	b2da      	uxtb	r2, r3
 8002544:	490c      	ldr	r1, [pc, #48]	@ (8002578 <__NVIC_SetPriority+0x4c>)
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	0112      	lsls	r2, r2, #4
 800254c:	b2d2      	uxtb	r2, r2
 800254e:	440b      	add	r3, r1
 8002550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002554:	e00a      	b.n	800256c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	b2da      	uxtb	r2, r3
 800255a:	4908      	ldr	r1, [pc, #32]	@ (800257c <__NVIC_SetPriority+0x50>)
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	3b04      	subs	r3, #4
 8002564:	0112      	lsls	r2, r2, #4
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	440b      	add	r3, r1
 800256a:	761a      	strb	r2, [r3, #24]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000e100 	.word	0xe000e100
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	60f8      	str	r0, [r7, #12]
 8002588:	60b9      	str	r1, [r7, #8]
 800258a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f003 0307 	and.w	r3, r3, #7
 8002592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f1c3 0307 	rsb	r3, r3, #7
 800259a:	2b04      	cmp	r3, #4
 800259c:	bf28      	it	cs
 800259e:	2304      	movcs	r3, #4
 80025a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	3304      	adds	r3, #4
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	d902      	bls.n	80025b0 <NVIC_EncodePriority+0x30>
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3b03      	subs	r3, #3
 80025ae:	e000      	b.n	80025b2 <NVIC_EncodePriority+0x32>
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b4:	f04f 32ff 	mov.w	r2, #4294967295
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	fa02 f303 	lsl.w	r3, r2, r3
 80025be:	43da      	mvns	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	401a      	ands	r2, r3
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025c8:	f04f 31ff 	mov.w	r1, #4294967295
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	fa01 f303 	lsl.w	r3, r1, r3
 80025d2:	43d9      	mvns	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d8:	4313      	orrs	r3, r2
         );
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3724      	adds	r7, #36	@ 0x24
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
	...

080025e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025f8:	d301      	bcc.n	80025fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025fa:	2301      	movs	r3, #1
 80025fc:	e00f      	b.n	800261e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <SysTick_Config+0x40>)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3b01      	subs	r3, #1
 8002604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002606:	210f      	movs	r1, #15
 8002608:	f04f 30ff 	mov.w	r0, #4294967295
 800260c:	f7ff ff8e 	bl	800252c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002610:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <SysTick_Config+0x40>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002616:	4b04      	ldr	r3, [pc, #16]	@ (8002628 <SysTick_Config+0x40>)
 8002618:	2207      	movs	r2, #7
 800261a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	e000e010 	.word	0xe000e010

0800262c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f7ff ff29 	bl	800248c <__NVIC_SetPriorityGrouping>
}
 800263a:	bf00      	nop
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002642:	b580      	push	{r7, lr}
 8002644:	b086      	sub	sp, #24
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002650:	2300      	movs	r3, #0
 8002652:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002654:	f7ff ff3e 	bl	80024d4 <__NVIC_GetPriorityGrouping>
 8002658:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	68b9      	ldr	r1, [r7, #8]
 800265e:	6978      	ldr	r0, [r7, #20]
 8002660:	f7ff ff8e 	bl	8002580 <NVIC_EncodePriority>
 8002664:	4602      	mov	r2, r0
 8002666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800266a:	4611      	mov	r1, r2
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff ff5d 	bl	800252c <__NVIC_SetPriority>
}
 8002672:	bf00      	nop
 8002674:	3718      	adds	r7, #24
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	4603      	mov	r3, r0
 8002682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff31 	bl	80024f0 <__NVIC_EnableIRQ>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f7ff ffa2 	bl	80025e8 <SysTick_Config>
 80026a4:	4603      	mov	r3, r0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3708      	adds	r7, #8
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
	...

080026b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026b8:	2300      	movs	r3, #0
 80026ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026bc:	f7ff fb16 	bl	8001cec <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e099      	b.n	8002800 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2202      	movs	r2, #2
 80026d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f022 0201 	bic.w	r2, r2, #1
 80026ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ec:	e00f      	b.n	800270e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ee:	f7ff fafd 	bl	8001cec <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	2b05      	cmp	r3, #5
 80026fa:	d908      	bls.n	800270e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2220      	movs	r2, #32
 8002700:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2203      	movs	r2, #3
 8002706:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e078      	b.n	8002800 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1e8      	bne.n	80026ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002724:	697a      	ldr	r2, [r7, #20]
 8002726:	4b38      	ldr	r3, [pc, #224]	@ (8002808 <HAL_DMA_Init+0x158>)
 8002728:	4013      	ands	r3, r2
 800272a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800273a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	691b      	ldr	r3, [r3, #16]
 8002740:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002746:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002752:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a1b      	ldr	r3, [r3, #32]
 8002758:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002764:	2b04      	cmp	r3, #4
 8002766:	d107      	bne.n	8002778 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	4313      	orrs	r3, r2
 8002772:	697a      	ldr	r2, [r7, #20]
 8002774:	4313      	orrs	r3, r2
 8002776:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	695b      	ldr	r3, [r3, #20]
 8002786:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	f023 0307 	bic.w	r3, r3, #7
 800278e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	4313      	orrs	r3, r2
 8002798:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d117      	bne.n	80027d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d00e      	beq.n	80027d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f9e9 	bl	8002b8c <DMA_CheckFifoParam>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2240      	movs	r2, #64	@ 0x40
 80027c4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ce:	2301      	movs	r3, #1
 80027d0:	e016      	b.n	8002800 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f9a0 	bl	8002b20 <DMA_CalcBaseAndBitshift>
 80027e0:	4603      	mov	r3, r0
 80027e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e8:	223f      	movs	r2, #63	@ 0x3f
 80027ea:	409a      	lsls	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	f010803f 	.word	0xf010803f

0800280c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b086      	sub	sp, #24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002814:	2300      	movs	r3, #0
 8002816:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002818:	4b8e      	ldr	r3, [pc, #568]	@ (8002a54 <HAL_DMA_IRQHandler+0x248>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a8e      	ldr	r2, [pc, #568]	@ (8002a58 <HAL_DMA_IRQHandler+0x24c>)
 800281e:	fba2 2303 	umull	r2, r3, r2, r3
 8002822:	0a9b      	lsrs	r3, r3, #10
 8002824:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002836:	2208      	movs	r2, #8
 8002838:	409a      	lsls	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	4013      	ands	r3, r2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d01a      	beq.n	8002878 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d013      	beq.n	8002878 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f022 0204 	bic.w	r2, r2, #4
 800285e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002864:	2208      	movs	r2, #8
 8002866:	409a      	lsls	r2, r3
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002870:	f043 0201 	orr.w	r2, r3, #1
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287c:	2201      	movs	r2, #1
 800287e:	409a      	lsls	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4013      	ands	r3, r2
 8002884:	2b00      	cmp	r3, #0
 8002886:	d012      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800289a:	2201      	movs	r2, #1
 800289c:	409a      	lsls	r2, r3
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f043 0202 	orr.w	r2, r3, #2
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b2:	2204      	movs	r2, #4
 80028b4:	409a      	lsls	r2, r3
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d012      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00b      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d0:	2204      	movs	r2, #4
 80028d2:	409a      	lsls	r2, r3
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028dc:	f043 0204 	orr.w	r2, r3, #4
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028e8:	2210      	movs	r2, #16
 80028ea:	409a      	lsls	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d043      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d03c      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002906:	2210      	movs	r2, #16
 8002908:	409a      	lsls	r2, r3
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002918:	2b00      	cmp	r3, #0
 800291a:	d018      	beq.n	800294e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d108      	bne.n	800293c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	2b00      	cmp	r3, #0
 8002930:	d024      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	4798      	blx	r3
 800293a:	e01f      	b.n	800297c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002940:	2b00      	cmp	r3, #0
 8002942:	d01b      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	4798      	blx	r3
 800294c:	e016      	b.n	800297c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002958:	2b00      	cmp	r3, #0
 800295a:	d107      	bne.n	800296c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0208 	bic.w	r2, r2, #8
 800296a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002980:	2220      	movs	r2, #32
 8002982:	409a      	lsls	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 808f 	beq.w	8002aac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0310 	and.w	r3, r3, #16
 8002998:	2b00      	cmp	r3, #0
 800299a:	f000 8087 	beq.w	8002aac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a2:	2220      	movs	r2, #32
 80029a4:	409a      	lsls	r2, r3
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b05      	cmp	r3, #5
 80029b4:	d136      	bne.n	8002a24 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0216 	bic.w	r2, r2, #22
 80029c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d103      	bne.n	80029e6 <HAL_DMA_IRQHandler+0x1da>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 0208 	bic.w	r2, r2, #8
 80029f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fa:	223f      	movs	r2, #63	@ 0x3f
 80029fc:	409a      	lsls	r2, r3
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d07e      	beq.n	8002b18 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	4798      	blx	r3
        }
        return;
 8002a22:	e079      	b.n	8002b18 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d01d      	beq.n	8002a6e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10d      	bne.n	8002a5c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d031      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	4798      	blx	r3
 8002a50:	e02c      	b.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
 8002a52:	bf00      	nop
 8002a54:	2000000c 	.word	0x2000000c
 8002a58:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d023      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	4798      	blx	r3
 8002a6c:	e01e      	b.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d10f      	bne.n	8002a9c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0210 	bic.w	r2, r2, #16
 8002a8a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d032      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d022      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2205      	movs	r2, #5
 8002ac4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0201 	bic.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	3301      	adds	r3, #1
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d307      	bcc.n	8002af4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1f2      	bne.n	8002ad8 <HAL_DMA_IRQHandler+0x2cc>
 8002af2:	e000      	b.n	8002af6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002af4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d005      	beq.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	4798      	blx	r3
 8002b16:	e000      	b.n	8002b1a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b18:	bf00      	nop
    }
  }
}
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	3b10      	subs	r3, #16
 8002b30:	4a14      	ldr	r2, [pc, #80]	@ (8002b84 <DMA_CalcBaseAndBitshift+0x64>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	091b      	lsrs	r3, r3, #4
 8002b38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b3a:	4a13      	ldr	r2, [pc, #76]	@ (8002b88 <DMA_CalcBaseAndBitshift+0x68>)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4413      	add	r3, r2
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2b03      	cmp	r3, #3
 8002b4c:	d909      	bls.n	8002b62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	1d1a      	adds	r2, r3, #4
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b60:	e007      	b.n	8002b72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b6a:	f023 0303 	bic.w	r3, r3, #3
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	aaaaaaab 	.word	0xaaaaaaab
 8002b88:	0800c3f4 	.word	0x0800c3f4

08002b8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b94:	2300      	movs	r3, #0
 8002b96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d11f      	bne.n	8002be6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d856      	bhi.n	8002c5a <DMA_CheckFifoParam+0xce>
 8002bac:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb4 <DMA_CheckFifoParam+0x28>)
 8002bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb2:	bf00      	nop
 8002bb4:	08002bc5 	.word	0x08002bc5
 8002bb8:	08002bd7 	.word	0x08002bd7
 8002bbc:	08002bc5 	.word	0x08002bc5
 8002bc0:	08002c5b 	.word	0x08002c5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d046      	beq.n	8002c5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd4:	e043      	b.n	8002c5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bda:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bde:	d140      	bne.n	8002c62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002be4:	e03d      	b.n	8002c62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bee:	d121      	bne.n	8002c34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b03      	cmp	r3, #3
 8002bf4:	d837      	bhi.n	8002c66 <DMA_CheckFifoParam+0xda>
 8002bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8002bfc <DMA_CheckFifoParam+0x70>)
 8002bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bfc:	08002c0d 	.word	0x08002c0d
 8002c00:	08002c13 	.word	0x08002c13
 8002c04:	08002c0d 	.word	0x08002c0d
 8002c08:	08002c25 	.word	0x08002c25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	73fb      	strb	r3, [r7, #15]
      break;
 8002c10:	e030      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d025      	beq.n	8002c6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c22:	e022      	b.n	8002c6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c28:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c2c:	d11f      	bne.n	8002c6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c32:	e01c      	b.n	8002c6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d903      	bls.n	8002c42 <DMA_CheckFifoParam+0xb6>
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	2b03      	cmp	r3, #3
 8002c3e:	d003      	beq.n	8002c48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c40:	e018      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	73fb      	strb	r3, [r7, #15]
      break;
 8002c46:	e015      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00e      	beq.n	8002c72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
      break;
 8002c58:	e00b      	b.n	8002c72 <DMA_CheckFifoParam+0xe6>
      break;
 8002c5a:	bf00      	nop
 8002c5c:	e00a      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;
 8002c5e:	bf00      	nop
 8002c60:	e008      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;
 8002c62:	bf00      	nop
 8002c64:	e006      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;
 8002c66:	bf00      	nop
 8002c68:	e004      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;
 8002c6a:	bf00      	nop
 8002c6c:	e002      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c6e:	bf00      	nop
 8002c70:	e000      	b.n	8002c74 <DMA_CheckFifoParam+0xe8>
      break;
 8002c72:	bf00      	nop
    }
  } 
  
  return status; 
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3714      	adds	r7, #20
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop

08002c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b089      	sub	sp, #36	@ 0x24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
 8002c9e:	e159      	b.n	8002f54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	69fb      	ldr	r3, [r7, #28]
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	697a      	ldr	r2, [r7, #20]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	f040 8148 	bne.w	8002f4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 0303 	and.w	r3, r3, #3
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d005      	beq.n	8002cd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d130      	bne.n	8002d38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	4013      	ands	r3, r2
 8002cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	69ba      	ldr	r2, [r7, #24]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	091b      	lsrs	r3, r3, #4
 8002d22:	f003 0201 	and.w	r2, r3, #1
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f003 0303 	and.w	r3, r3, #3
 8002d40:	2b03      	cmp	r3, #3
 8002d42:	d017      	beq.n	8002d74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	2203      	movs	r2, #3
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69ba      	ldr	r2, [r7, #24]
 8002d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d123      	bne.n	8002dc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	08da      	lsrs	r2, r3, #3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3208      	adds	r2, #8
 8002d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	220f      	movs	r2, #15
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	691a      	ldr	r2, [r3, #16]
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	08da      	lsrs	r2, r3, #3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	3208      	adds	r2, #8
 8002dc2:	69b9      	ldr	r1, [r7, #24]
 8002dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	2203      	movs	r2, #3
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 0203 	and.w	r2, r3, #3
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	fa02 f303 	lsl.w	r3, r2, r3
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 80a2 	beq.w	8002f4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	60fb      	str	r3, [r7, #12]
 8002e0e:	4b57      	ldr	r3, [pc, #348]	@ (8002f6c <HAL_GPIO_Init+0x2e8>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e12:	4a56      	ldr	r2, [pc, #344]	@ (8002f6c <HAL_GPIO_Init+0x2e8>)
 8002e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1a:	4b54      	ldr	r3, [pc, #336]	@ (8002f6c <HAL_GPIO_Init+0x2e8>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e22:	60fb      	str	r3, [r7, #12]
 8002e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e26:	4a52      	ldr	r2, [pc, #328]	@ (8002f70 <HAL_GPIO_Init+0x2ec>)
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	089b      	lsrs	r3, r3, #2
 8002e2c:	3302      	adds	r3, #2
 8002e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	f003 0303 	and.w	r3, r3, #3
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	220f      	movs	r2, #15
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	43db      	mvns	r3, r3
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	4013      	ands	r3, r2
 8002e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a49      	ldr	r2, [pc, #292]	@ (8002f74 <HAL_GPIO_Init+0x2f0>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d019      	beq.n	8002e86 <HAL_GPIO_Init+0x202>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a48      	ldr	r2, [pc, #288]	@ (8002f78 <HAL_GPIO_Init+0x2f4>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d013      	beq.n	8002e82 <HAL_GPIO_Init+0x1fe>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4a47      	ldr	r2, [pc, #284]	@ (8002f7c <HAL_GPIO_Init+0x2f8>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d00d      	beq.n	8002e7e <HAL_GPIO_Init+0x1fa>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a46      	ldr	r2, [pc, #280]	@ (8002f80 <HAL_GPIO_Init+0x2fc>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d007      	beq.n	8002e7a <HAL_GPIO_Init+0x1f6>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a45      	ldr	r2, [pc, #276]	@ (8002f84 <HAL_GPIO_Init+0x300>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d101      	bne.n	8002e76 <HAL_GPIO_Init+0x1f2>
 8002e72:	2304      	movs	r3, #4
 8002e74:	e008      	b.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e76:	2307      	movs	r3, #7
 8002e78:	e006      	b.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e004      	b.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e7e:	2302      	movs	r3, #2
 8002e80:	e002      	b.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e82:	2301      	movs	r3, #1
 8002e84:	e000      	b.n	8002e88 <HAL_GPIO_Init+0x204>
 8002e86:	2300      	movs	r3, #0
 8002e88:	69fa      	ldr	r2, [r7, #28]
 8002e8a:	f002 0203 	and.w	r2, r2, #3
 8002e8e:	0092      	lsls	r2, r2, #2
 8002e90:	4093      	lsls	r3, r2
 8002e92:	69ba      	ldr	r2, [r7, #24]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e98:	4935      	ldr	r1, [pc, #212]	@ (8002f70 <HAL_GPIO_Init+0x2ec>)
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	089b      	lsrs	r3, r3, #2
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ea6:	4b38      	ldr	r3, [pc, #224]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	43db      	mvns	r3, r3
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d003      	beq.n	8002eca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eca:	4a2f      	ldr	r2, [pc, #188]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ef4:	4a24      	ldr	r2, [pc, #144]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002efa:	4b23      	ldr	r3, [pc, #140]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	43db      	mvns	r3, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4013      	ands	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d003      	beq.n	8002f1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f1e:	4a1a      	ldr	r2, [pc, #104]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f24:	4b18      	ldr	r3, [pc, #96]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f48:	4a0f      	ldr	r2, [pc, #60]	@ (8002f88 <HAL_GPIO_Init+0x304>)
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	3301      	adds	r3, #1
 8002f52:	61fb      	str	r3, [r7, #28]
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	2b0f      	cmp	r3, #15
 8002f58:	f67f aea2 	bls.w	8002ca0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f5c:	bf00      	nop
 8002f5e:	bf00      	nop
 8002f60:	3724      	adds	r7, #36	@ 0x24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	40013800 	.word	0x40013800
 8002f74:	40020000 	.word	0x40020000
 8002f78:	40020400 	.word	0x40020400
 8002f7c:	40020800 	.word	0x40020800
 8002f80:	40020c00 	.word	0x40020c00
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40013c00 	.word	0x40013c00

08002f8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	460b      	mov	r3, r1
 8002f96:	807b      	strh	r3, [r7, #2]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f9c:	787b      	ldrb	r3, [r7, #1]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa2:	887a      	ldrh	r2, [r7, #2]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fa8:	e003      	b.n	8002fb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002faa:	887b      	ldrh	r3, [r7, #2]
 8002fac:	041a      	lsls	r2, r3, #16
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	619a      	str	r2, [r3, #24]
}
 8002fb2:	bf00      	nop
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b085      	sub	sp, #20
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fd0:	887a      	ldrh	r2, [r7, #2]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	041a      	lsls	r2, r3, #16
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	43d9      	mvns	r1, r3
 8002fdc:	887b      	ldrh	r3, [r7, #2]
 8002fde:	400b      	ands	r3, r1
 8002fe0:	431a      	orrs	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	619a      	str	r2, [r3, #24]
}
 8002fe6:	bf00      	nop
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
	...

08002ff4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e12b      	b.n	800325e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d106      	bne.n	8003020 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f7fe fc34 	bl	8001888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2224      	movs	r2, #36	@ 0x24
 8003024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0201 	bic.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003046:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003056:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003058:	f002 fdaa 	bl	8005bb0 <HAL_RCC_GetPCLK1Freq>
 800305c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	4a81      	ldr	r2, [pc, #516]	@ (8003268 <HAL_I2C_Init+0x274>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d807      	bhi.n	8003078 <HAL_I2C_Init+0x84>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	4a80      	ldr	r2, [pc, #512]	@ (800326c <HAL_I2C_Init+0x278>)
 800306c:	4293      	cmp	r3, r2
 800306e:	bf94      	ite	ls
 8003070:	2301      	movls	r3, #1
 8003072:	2300      	movhi	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	e006      	b.n	8003086 <HAL_I2C_Init+0x92>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4a7d      	ldr	r2, [pc, #500]	@ (8003270 <HAL_I2C_Init+0x27c>)
 800307c:	4293      	cmp	r3, r2
 800307e:	bf94      	ite	ls
 8003080:	2301      	movls	r3, #1
 8003082:	2300      	movhi	r3, #0
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0e7      	b.n	800325e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	4a78      	ldr	r2, [pc, #480]	@ (8003274 <HAL_I2C_Init+0x280>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	0c9b      	lsrs	r3, r3, #18
 8003098:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003268 <HAL_I2C_Init+0x274>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d802      	bhi.n	80030c8 <HAL_I2C_Init+0xd4>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	3301      	adds	r3, #1
 80030c6:	e009      	b.n	80030dc <HAL_I2C_Init+0xe8>
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80030ce:	fb02 f303 	mul.w	r3, r2, r3
 80030d2:	4a69      	ldr	r2, [pc, #420]	@ (8003278 <HAL_I2C_Init+0x284>)
 80030d4:	fba2 2303 	umull	r2, r3, r2, r3
 80030d8:	099b      	lsrs	r3, r3, #6
 80030da:	3301      	adds	r3, #1
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	430b      	orrs	r3, r1
 80030e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	495c      	ldr	r1, [pc, #368]	@ (8003268 <HAL_I2C_Init+0x274>)
 80030f8:	428b      	cmp	r3, r1
 80030fa:	d819      	bhi.n	8003130 <HAL_I2C_Init+0x13c>
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	1e59      	subs	r1, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	fbb1 f3f3 	udiv	r3, r1, r3
 800310a:	1c59      	adds	r1, r3, #1
 800310c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003110:	400b      	ands	r3, r1
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00a      	beq.n	800312c <HAL_I2C_Init+0x138>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1e59      	subs	r1, r3, #1
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	fbb1 f3f3 	udiv	r3, r1, r3
 8003124:	3301      	adds	r3, #1
 8003126:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800312a:	e051      	b.n	80031d0 <HAL_I2C_Init+0x1dc>
 800312c:	2304      	movs	r3, #4
 800312e:	e04f      	b.n	80031d0 <HAL_I2C_Init+0x1dc>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d111      	bne.n	800315c <HAL_I2C_Init+0x168>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1e58      	subs	r0, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6859      	ldr	r1, [r3, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	440b      	add	r3, r1
 8003146:	fbb0 f3f3 	udiv	r3, r0, r3
 800314a:	3301      	adds	r3, #1
 800314c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf0c      	ite	eq
 8003154:	2301      	moveq	r3, #1
 8003156:	2300      	movne	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	e012      	b.n	8003182 <HAL_I2C_Init+0x18e>
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	1e58      	subs	r0, r3, #1
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	440b      	add	r3, r1
 800316a:	0099      	lsls	r1, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003172:	3301      	adds	r3, #1
 8003174:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003178:	2b00      	cmp	r3, #0
 800317a:	bf0c      	ite	eq
 800317c:	2301      	moveq	r3, #1
 800317e:	2300      	movne	r3, #0
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Init+0x196>
 8003186:	2301      	movs	r3, #1
 8003188:	e022      	b.n	80031d0 <HAL_I2C_Init+0x1dc>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10e      	bne.n	80031b0 <HAL_I2C_Init+0x1bc>
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1e58      	subs	r0, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6859      	ldr	r1, [r3, #4]
 800319a:	460b      	mov	r3, r1
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	440b      	add	r3, r1
 80031a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80031a4:	3301      	adds	r3, #1
 80031a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031ae:	e00f      	b.n	80031d0 <HAL_I2C_Init+0x1dc>
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	1e58      	subs	r0, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6859      	ldr	r1, [r3, #4]
 80031b8:	460b      	mov	r3, r1
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	0099      	lsls	r1, r3, #2
 80031c0:	440b      	add	r3, r1
 80031c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031c6:	3301      	adds	r3, #1
 80031c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80031d0:	6879      	ldr	r1, [r7, #4]
 80031d2:	6809      	ldr	r1, [r1, #0]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	69da      	ldr	r2, [r3, #28]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	431a      	orrs	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6911      	ldr	r1, [r2, #16]
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68d2      	ldr	r2, [r2, #12]
 800320a:	4311      	orrs	r1, r2
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6812      	ldr	r2, [r2, #0]
 8003210:	430b      	orrs	r3, r1
 8003212:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2200      	movs	r2, #0
 8003244:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2220      	movs	r2, #32
 800324a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	000186a0 	.word	0x000186a0
 800326c:	001e847f 	.word	0x001e847f
 8003270:	003d08ff 	.word	0x003d08ff
 8003274:	431bde83 	.word	0x431bde83
 8003278:	10624dd3 	.word	0x10624dd3

0800327c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	607a      	str	r2, [r7, #4]
 8003286:	461a      	mov	r2, r3
 8003288:	460b      	mov	r3, r1
 800328a:	817b      	strh	r3, [r7, #10]
 800328c:	4613      	mov	r3, r2
 800328e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003290:	f7fe fd2c 	bl	8001cec <HAL_GetTick>
 8003294:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	f040 80e0 	bne.w	8003464 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	2319      	movs	r3, #25
 80032aa:	2201      	movs	r2, #1
 80032ac:	4970      	ldr	r1, [pc, #448]	@ (8003470 <HAL_I2C_Master_Transmit+0x1f4>)
 80032ae:	68f8      	ldr	r0, [r7, #12]
 80032b0:	f000 fc22 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80032ba:	2302      	movs	r3, #2
 80032bc:	e0d3      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <HAL_I2C_Master_Transmit+0x50>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e0cc      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d007      	beq.n	80032f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f042 0201 	orr.w	r2, r2, #1
 80032f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2221      	movs	r2, #33	@ 0x21
 8003306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2210      	movs	r2, #16
 800330e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	893a      	ldrh	r2, [r7, #8]
 8003322:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a50      	ldr	r2, [pc, #320]	@ (8003474 <HAL_I2C_Master_Transmit+0x1f8>)
 8003332:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003334:	8979      	ldrh	r1, [r7, #10]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	6a3a      	ldr	r2, [r7, #32]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 fac4 	bl	80038c8 <I2C_MasterRequestWrite>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e08d      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800334a:	2300      	movs	r3, #0
 800334c:	613b      	str	r3, [r7, #16]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	613b      	str	r3, [r7, #16]
 800335e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003360:	e066      	b.n	8003430 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	6a39      	ldr	r1, [r7, #32]
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 fce0 	bl	8003d2c <I2C_WaitOnTXEFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00d      	beq.n	800338e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003376:	2b04      	cmp	r3, #4
 8003378:	d107      	bne.n	800338a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003388:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e06b      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	1c5a      	adds	r2, r3, #1
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	695b      	ldr	r3, [r3, #20]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d11b      	bne.n	8003404 <HAL_I2C_Master_Transmit+0x188>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d017      	beq.n	8003404 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	781a      	ldrb	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fc:	3b01      	subs	r3, #1
 80033fe:	b29a      	uxth	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	6a39      	ldr	r1, [r7, #32]
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 fcd7 	bl	8003dbc <I2C_WaitOnBTFFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00d      	beq.n	8003430 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003418:	2b04      	cmp	r3, #4
 800341a:	d107      	bne.n	800342c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800342a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e01a      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003434:	2b00      	cmp	r3, #0
 8003436:	d194      	bne.n	8003362 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003446:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2220      	movs	r2, #32
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003460:	2300      	movs	r3, #0
 8003462:	e000      	b.n	8003466 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003464:	2302      	movs	r3, #2
  }
}
 8003466:	4618      	mov	r0, r3
 8003468:	3718      	adds	r7, #24
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	00100002 	.word	0x00100002
 8003474:	ffff0000 	.word	0xffff0000

08003478 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af02      	add	r7, sp, #8
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	4608      	mov	r0, r1
 8003482:	4611      	mov	r1, r2
 8003484:	461a      	mov	r2, r3
 8003486:	4603      	mov	r3, r0
 8003488:	817b      	strh	r3, [r7, #10]
 800348a:	460b      	mov	r3, r1
 800348c:	813b      	strh	r3, [r7, #8]
 800348e:	4613      	mov	r3, r2
 8003490:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003492:	f7fe fc2b 	bl	8001cec <HAL_GetTick>
 8003496:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b20      	cmp	r3, #32
 80034a2:	f040 80d9 	bne.w	8003658 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	9300      	str	r3, [sp, #0]
 80034aa:	2319      	movs	r3, #25
 80034ac:	2201      	movs	r2, #1
 80034ae:	496d      	ldr	r1, [pc, #436]	@ (8003664 <HAL_I2C_Mem_Write+0x1ec>)
 80034b0:	68f8      	ldr	r0, [r7, #12]
 80034b2:	f000 fb21 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80034bc:	2302      	movs	r3, #2
 80034be:	e0cc      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d101      	bne.n	80034ce <HAL_I2C_Mem_Write+0x56>
 80034ca:	2302      	movs	r3, #2
 80034cc:	e0c5      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2201      	movs	r2, #1
 80034d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0301 	and.w	r3, r3, #1
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d007      	beq.n	80034f4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0201 	orr.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003502:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2221      	movs	r2, #33	@ 0x21
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2240      	movs	r2, #64	@ 0x40
 8003510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6a3a      	ldr	r2, [r7, #32]
 800351e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003524:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352a:	b29a      	uxth	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4a4d      	ldr	r2, [pc, #308]	@ (8003668 <HAL_I2C_Mem_Write+0x1f0>)
 8003534:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003536:	88f8      	ldrh	r0, [r7, #6]
 8003538:	893a      	ldrh	r2, [r7, #8]
 800353a:	8979      	ldrh	r1, [r7, #10]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	4603      	mov	r3, r0
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 fa40 	bl	80039cc <I2C_RequestMemoryWrite>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d052      	beq.n	80035f8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e081      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003556:	697a      	ldr	r2, [r7, #20]
 8003558:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fbe6 	bl	8003d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00d      	beq.n	8003582 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800356a:	2b04      	cmp	r3, #4
 800356c:	d107      	bne.n	800357e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800357c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e06b      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003586:	781a      	ldrb	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003592:	1c5a      	adds	r2, r3, #1
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359c:	3b01      	subs	r3, #1
 800359e:	b29a      	uxth	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	3b01      	subs	r3, #1
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b04      	cmp	r3, #4
 80035be:	d11b      	bne.n	80035f8 <HAL_I2C_Mem_Write+0x180>
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d017      	beq.n	80035f8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	781a      	ldrb	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d8:	1c5a      	adds	r2, r3, #1
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d1aa      	bne.n	8003556 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003600:	697a      	ldr	r2, [r7, #20]
 8003602:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 fbd9 	bl	8003dbc <I2C_WaitOnBTFFlagUntilTimeout>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00d      	beq.n	800362c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	2b04      	cmp	r3, #4
 8003616:	d107      	bne.n	8003628 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003626:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e016      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800363a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003654:	2300      	movs	r3, #0
 8003656:	e000      	b.n	800365a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003658:	2302      	movs	r3, #2
  }
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	00100002 	.word	0x00100002
 8003668:	ffff0000 	.word	0xffff0000

0800366c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b08a      	sub	sp, #40	@ 0x28
 8003670:	af02      	add	r7, sp, #8
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	603b      	str	r3, [r7, #0]
 8003678:	460b      	mov	r3, r1
 800367a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800367c:	f7fe fb36 	bl	8001cec <HAL_GetTick>
 8003680:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003682:	2300      	movs	r3, #0
 8003684:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b20      	cmp	r3, #32
 8003690:	f040 8111 	bne.w	80038b6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	2319      	movs	r3, #25
 800369a:	2201      	movs	r2, #1
 800369c:	4988      	ldr	r1, [pc, #544]	@ (80038c0 <HAL_I2C_IsDeviceReady+0x254>)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 fa2a 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80036aa:	2302      	movs	r3, #2
 80036ac:	e104      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d101      	bne.n	80036bc <HAL_I2C_IsDeviceReady+0x50>
 80036b8:	2302      	movs	r3, #2
 80036ba:	e0fd      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d007      	beq.n	80036e2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0201 	orr.w	r2, r2, #1
 80036e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2224      	movs	r2, #36	@ 0x24
 80036f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4a70      	ldr	r2, [pc, #448]	@ (80038c4 <HAL_I2C_IsDeviceReady+0x258>)
 8003704:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003714:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2200      	movs	r2, #0
 800371e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003722:	68f8      	ldr	r0, [r7, #12]
 8003724:	f000 f9e8 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00d      	beq.n	800374a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003738:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800373c:	d103      	bne.n	8003746 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003744:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e0b6      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800374a:	897b      	ldrh	r3, [r7, #10]
 800374c:	b2db      	uxtb	r3, r3
 800374e:	461a      	mov	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003758:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe fac7 	bl	8001cec <HAL_GetTick>
 800375e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b02      	cmp	r3, #2
 800376c:	bf0c      	ite	eq
 800376e:	2301      	moveq	r3, #1
 8003770:	2300      	movne	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	695b      	ldr	r3, [r3, #20]
 800377c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003784:	bf0c      	ite	eq
 8003786:	2301      	moveq	r3, #1
 8003788:	2300      	movne	r3, #0
 800378a:	b2db      	uxtb	r3, r3
 800378c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800378e:	e025      	b.n	80037dc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003790:	f7fe faac 	bl	8001cec <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	429a      	cmp	r2, r3
 800379e:	d302      	bcc.n	80037a6 <HAL_I2C_IsDeviceReady+0x13a>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d103      	bne.n	80037ae <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	22a0      	movs	r2, #160	@ 0xa0
 80037aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	f003 0302 	and.w	r3, r3, #2
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	bf0c      	ite	eq
 80037bc:	2301      	moveq	r3, #1
 80037be:	2300      	movne	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037d2:	bf0c      	ite	eq
 80037d4:	2301      	moveq	r3, #1
 80037d6:	2300      	movne	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2ba0      	cmp	r3, #160	@ 0xa0
 80037e6:	d005      	beq.n	80037f4 <HAL_I2C_IsDeviceReady+0x188>
 80037e8:	7dfb      	ldrb	r3, [r7, #23]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d102      	bne.n	80037f4 <HAL_I2C_IsDeviceReady+0x188>
 80037ee:	7dbb      	ldrb	r3, [r7, #22]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d0cd      	beq.n	8003790 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b02      	cmp	r3, #2
 8003808:	d129      	bne.n	800385e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003818:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	613b      	str	r3, [r7, #16]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	613b      	str	r3, [r7, #16]
 800382e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	2319      	movs	r3, #25
 8003836:	2201      	movs	r2, #1
 8003838:	4921      	ldr	r1, [pc, #132]	@ (80038c0 <HAL_I2C_IsDeviceReady+0x254>)
 800383a:	68f8      	ldr	r0, [r7, #12]
 800383c:	f000 f95c 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e036      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2220      	movs	r2, #32
 800384e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	e02c      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003876:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	2319      	movs	r3, #25
 800387e:	2201      	movs	r2, #1
 8003880:	490f      	ldr	r1, [pc, #60]	@ (80038c0 <HAL_I2C_IsDeviceReady+0x254>)
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 f938 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e012      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	3301      	adds	r3, #1
 8003896:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	429a      	cmp	r2, r3
 800389e:	f4ff af32 	bcc.w	8003706 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2220      	movs	r2, #32
 80038a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80038b6:	2302      	movs	r3, #2
  }
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3720      	adds	r7, #32
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	00100002 	.word	0x00100002
 80038c4:	ffff0000 	.word	0xffff0000

080038c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af02      	add	r7, sp, #8
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	603b      	str	r3, [r7, #0]
 80038d4:	460b      	mov	r3, r1
 80038d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d006      	beq.n	80038f2 <I2C_MasterRequestWrite+0x2a>
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d003      	beq.n	80038f2 <I2C_MasterRequestWrite+0x2a>
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038f0:	d108      	bne.n	8003904 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	e00b      	b.n	800391c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003908:	2b12      	cmp	r3, #18
 800390a:	d107      	bne.n	800391c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800391a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 f8e5 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d00d      	beq.n	8003950 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800393e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003942:	d103      	bne.n	800394c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800394c:	2303      	movs	r3, #3
 800394e:	e035      	b.n	80039bc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	691b      	ldr	r3, [r3, #16]
 8003954:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003958:	d108      	bne.n	800396c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800395a:	897b      	ldrh	r3, [r7, #10]
 800395c:	b2db      	uxtb	r3, r3
 800395e:	461a      	mov	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003968:	611a      	str	r2, [r3, #16]
 800396a:	e01b      	b.n	80039a4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800396c:	897b      	ldrh	r3, [r7, #10]
 800396e:	11db      	asrs	r3, r3, #7
 8003970:	b2db      	uxtb	r3, r3
 8003972:	f003 0306 	and.w	r3, r3, #6
 8003976:	b2db      	uxtb	r3, r3
 8003978:	f063 030f 	orn	r3, r3, #15
 800397c:	b2da      	uxtb	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	490e      	ldr	r1, [pc, #56]	@ (80039c4 <I2C_MasterRequestWrite+0xfc>)
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 f92e 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003990:	4603      	mov	r3, r0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d001      	beq.n	800399a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e010      	b.n	80039bc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800399a:	897b      	ldrh	r3, [r7, #10]
 800399c:	b2da      	uxtb	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	4907      	ldr	r1, [pc, #28]	@ (80039c8 <I2C_MasterRequestWrite+0x100>)
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f000 f91e 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e000      	b.n	80039bc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	00010008 	.word	0x00010008
 80039c8:	00010002 	.word	0x00010002

080039cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b088      	sub	sp, #32
 80039d0:	af02      	add	r7, sp, #8
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	4608      	mov	r0, r1
 80039d6:	4611      	mov	r1, r2
 80039d8:	461a      	mov	r2, r3
 80039da:	4603      	mov	r3, r0
 80039dc:	817b      	strh	r3, [r7, #10]
 80039de:	460b      	mov	r3, r1
 80039e0:	813b      	strh	r3, [r7, #8]
 80039e2:	4613      	mov	r3, r2
 80039e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a02:	68f8      	ldr	r0, [r7, #12]
 8003a04:	f000 f878 	bl	8003af8 <I2C_WaitOnFlagUntilTimeout>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00d      	beq.n	8003a2a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a1c:	d103      	bne.n	8003a26 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a24:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e05f      	b.n	8003aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a2a:	897b      	ldrh	r3, [r7, #10]
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	461a      	mov	r2, r3
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a38:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3c:	6a3a      	ldr	r2, [r7, #32]
 8003a3e:	492d      	ldr	r1, [pc, #180]	@ (8003af4 <I2C_RequestMemoryWrite+0x128>)
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f000 f8d3 	bl	8003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e04c      	b.n	8003aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a50:	2300      	movs	r3, #0
 8003a52:	617b      	str	r3, [r7, #20]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	695b      	ldr	r3, [r3, #20]
 8003a5a:	617b      	str	r3, [r7, #20]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	617b      	str	r3, [r7, #20]
 8003a64:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a68:	6a39      	ldr	r1, [r7, #32]
 8003a6a:	68f8      	ldr	r0, [r7, #12]
 8003a6c:	f000 f95e 	bl	8003d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00d      	beq.n	8003a92 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	d107      	bne.n	8003a8e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a8c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e02b      	b.n	8003aea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d105      	bne.n	8003aa4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a98:	893b      	ldrh	r3, [r7, #8]
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	611a      	str	r2, [r3, #16]
 8003aa2:	e021      	b.n	8003ae8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003aa4:	893b      	ldrh	r3, [r7, #8]
 8003aa6:	0a1b      	lsrs	r3, r3, #8
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ab2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab4:	6a39      	ldr	r1, [r7, #32]
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 f938 	bl	8003d2c <I2C_WaitOnTXEFlagUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00d      	beq.n	8003ade <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d107      	bne.n	8003ada <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ad8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e005      	b.n	8003aea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ade:	893b      	ldrh	r3, [r7, #8]
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3718      	adds	r7, #24
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	00010002 	.word	0x00010002

08003af8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b084      	sub	sp, #16
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	603b      	str	r3, [r7, #0]
 8003b04:	4613      	mov	r3, r2
 8003b06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b08:	e048      	b.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b10:	d044      	beq.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b12:	f7fe f8eb 	bl	8001cec <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	683a      	ldr	r2, [r7, #0]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d302      	bcc.n	8003b28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d139      	bne.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	0c1b      	lsrs	r3, r3, #16
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d10d      	bne.n	8003b4e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	695b      	ldr	r3, [r3, #20]
 8003b38:	43da      	mvns	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	bf0c      	ite	eq
 8003b44:	2301      	moveq	r3, #1
 8003b46:	2300      	movne	r3, #0
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	e00c      	b.n	8003b68 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	43da      	mvns	r2, r3
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	79fb      	ldrb	r3, [r7, #7]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d116      	bne.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b88:	f043 0220 	orr.w	r2, r3, #32
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e023      	b.n	8003be4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	0c1b      	lsrs	r3, r3, #16
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d10d      	bne.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	43da      	mvns	r2, r3
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf0c      	ite	eq
 8003bb8:	2301      	moveq	r3, #1
 8003bba:	2300      	movne	r3, #0
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	e00c      	b.n	8003bdc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	43da      	mvns	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bf0c      	ite	eq
 8003bd4:	2301      	moveq	r3, #1
 8003bd6:	2300      	movne	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	461a      	mov	r2, r3
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	429a      	cmp	r2, r3
 8003be0:	d093      	beq.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bfa:	e071      	b.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0a:	d123      	bne.n	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c40:	f043 0204 	orr.w	r2, r3, #4
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e067      	b.n	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5a:	d041      	beq.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5c:	f7fe f846 	bl	8001cec <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d302      	bcc.n	8003c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d136      	bne.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	0c1b      	lsrs	r3, r3, #16
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d10c      	bne.n	8003c96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	43da      	mvns	r2, r3
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	4013      	ands	r3, r2
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	bf14      	ite	ne
 8003c8e:	2301      	movne	r3, #1
 8003c90:	2300      	moveq	r3, #0
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	e00b      	b.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	43da      	mvns	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	bf14      	ite	ne
 8003ca8:	2301      	movne	r3, #1
 8003caa:	2300      	moveq	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d016      	beq.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	f043 0220 	orr.w	r2, r3, #32
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e021      	b.n	8003d24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	0c1b      	lsrs	r3, r3, #16
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d10c      	bne.n	8003d04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	43da      	mvns	r2, r3
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	bf14      	ite	ne
 8003cfc:	2301      	movne	r3, #1
 8003cfe:	2300      	moveq	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	e00b      	b.n	8003d1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bf14      	ite	ne
 8003d16:	2301      	movne	r3, #1
 8003d18:	2300      	moveq	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f af6d 	bne.w	8003bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d38:	e034      	b.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f886 	bl	8003e4c <I2C_IsAcknowledgeFailed>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e034      	b.n	8003db4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d50:	d028      	beq.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d52:	f7fd ffcb 	bl	8001cec <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d302      	bcc.n	8003d68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d11d      	bne.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d72:	2b80      	cmp	r3, #128	@ 0x80
 8003d74:	d016      	beq.n	8003da4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2220      	movs	r2, #32
 8003d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d90:	f043 0220 	orr.w	r2, r3, #32
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e007      	b.n	8003db4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695b      	ldr	r3, [r3, #20]
 8003daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dae:	2b80      	cmp	r3, #128	@ 0x80
 8003db0:	d1c3      	bne.n	8003d3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003db2:	2300      	movs	r3, #0
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3710      	adds	r7, #16
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}

08003dbc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dc8:	e034      	b.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 f83e 	bl	8003e4c <I2C_IsAcknowledgeFailed>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e034      	b.n	8003e44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de0:	d028      	beq.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de2:	f7fd ff83 	bl	8001cec <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	68ba      	ldr	r2, [r7, #8]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d302      	bcc.n	8003df8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d11d      	bne.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d016      	beq.n	8003e34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e20:	f043 0220 	orr.w	r2, r3, #32
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e007      	b.n	8003e44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d1c3      	bne.n	8003dca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e62:	d11b      	bne.n	8003e9c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e6c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	f043 0204 	orr.w	r2, r3, #4
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e000      	b.n	8003e9e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b086      	sub	sp, #24
 8003eae:	af02      	add	r7, sp, #8
 8003eb0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e101      	b.n	80040c0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d106      	bne.n	8003edc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f006 fbe2 	bl	800a6a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2203      	movs	r2, #3
 8003ee0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003eea:	d102      	bne.n	8003ef2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f002 ff37 	bl	8006d6a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6818      	ldr	r0, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	7c1a      	ldrb	r2, [r3, #16]
 8003f04:	f88d 2000 	strb.w	r2, [sp]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f0c:	f002 fe16 	bl	8006b3c <USB_CoreInit>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d005      	beq.n	8003f22 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e0ce      	b.n	80040c0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2100      	movs	r1, #0
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f002 ff2f 	bl	8006d8c <USB_SetCurrentMode>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d005      	beq.n	8003f40 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2202      	movs	r2, #2
 8003f38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0bf      	b.n	80040c0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f40:	2300      	movs	r3, #0
 8003f42:	73fb      	strb	r3, [r7, #15]
 8003f44:	e04a      	b.n	8003fdc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f46:	7bfa      	ldrb	r2, [r7, #15]
 8003f48:	6879      	ldr	r1, [r7, #4]
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	00db      	lsls	r3, r3, #3
 8003f4e:	4413      	add	r3, r2
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	440b      	add	r3, r1
 8003f54:	3315      	adds	r3, #21
 8003f56:	2201      	movs	r2, #1
 8003f58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f5a:	7bfa      	ldrb	r2, [r7, #15]
 8003f5c:	6879      	ldr	r1, [r7, #4]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	4413      	add	r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	3314      	adds	r3, #20
 8003f6a:	7bfa      	ldrb	r2, [r7, #15]
 8003f6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f6e:	7bfa      	ldrb	r2, [r7, #15]
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	b298      	uxth	r0, r3
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4613      	mov	r3, r2
 8003f78:	00db      	lsls	r3, r3, #3
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	440b      	add	r3, r1
 8003f80:	332e      	adds	r3, #46	@ 0x2e
 8003f82:	4602      	mov	r2, r0
 8003f84:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f86:	7bfa      	ldrb	r2, [r7, #15]
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	4413      	add	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	440b      	add	r3, r1
 8003f94:	3318      	adds	r3, #24
 8003f96:	2200      	movs	r2, #0
 8003f98:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f9a:	7bfa      	ldrb	r2, [r7, #15]
 8003f9c:	6879      	ldr	r1, [r7, #4]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	4413      	add	r3, r2
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	440b      	add	r3, r1
 8003fa8:	331c      	adds	r3, #28
 8003faa:	2200      	movs	r2, #0
 8003fac:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fae:	7bfa      	ldrb	r2, [r7, #15]
 8003fb0:	6879      	ldr	r1, [r7, #4]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	4413      	add	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	440b      	add	r3, r1
 8003fbc:	3320      	adds	r3, #32
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fc2:	7bfa      	ldrb	r2, [r7, #15]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	00db      	lsls	r3, r3, #3
 8003fca:	4413      	add	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	3324      	adds	r3, #36	@ 0x24
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fd6:	7bfb      	ldrb	r3, [r7, #15]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	73fb      	strb	r3, [r7, #15]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	791b      	ldrb	r3, [r3, #4]
 8003fe0:	7bfa      	ldrb	r2, [r7, #15]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d3af      	bcc.n	8003f46 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	73fb      	strb	r3, [r7, #15]
 8003fea:	e044      	b.n	8004076 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fec:	7bfa      	ldrb	r2, [r7, #15]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	4413      	add	r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003ffe:	2200      	movs	r2, #0
 8004000:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004002:	7bfa      	ldrb	r2, [r7, #15]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004014:	7bfa      	ldrb	r2, [r7, #15]
 8004016:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004018:	7bfa      	ldrb	r2, [r7, #15]
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	4613      	mov	r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4413      	add	r3, r2
 8004022:	009b      	lsls	r3, r3, #2
 8004024:	440b      	add	r3, r1
 8004026:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800402e:	7bfa      	ldrb	r2, [r7, #15]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4613      	mov	r3, r2
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	4413      	add	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	440b      	add	r3, r1
 800403c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004044:	7bfa      	ldrb	r2, [r7, #15]
 8004046:	6879      	ldr	r1, [r7, #4]
 8004048:	4613      	mov	r3, r2
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	4413      	add	r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800406c:	2200      	movs	r2, #0
 800406e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004070:	7bfb      	ldrb	r3, [r7, #15]
 8004072:	3301      	adds	r3, #1
 8004074:	73fb      	strb	r3, [r7, #15]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	791b      	ldrb	r3, [r3, #4]
 800407a:	7bfa      	ldrb	r2, [r7, #15]
 800407c:	429a      	cmp	r2, r3
 800407e:	d3b5      	bcc.n	8003fec <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6818      	ldr	r0, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	7c1a      	ldrb	r2, [r3, #16]
 8004088:	f88d 2000 	strb.w	r2, [sp]
 800408c:	3304      	adds	r3, #4
 800408e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004090:	f002 fec8 	bl	8006e24 <USB_DevInit>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2202      	movs	r2, #2
 800409e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e00c      	b.n	80040c0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f003 ff12 	bl	8007ee2 <USB_DevDisconnect>

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d101      	bne.n	80040e4 <HAL_PCD_Start+0x1c>
 80040e0:	2302      	movs	r3, #2
 80040e2:	e022      	b.n	800412a <HAL_PCD_Start+0x62>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d009      	beq.n	800410c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d105      	bne.n	800410c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004104:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f002 fe19 	bl	8006d48 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f003 fec0 	bl	8007ea0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004132:	b590      	push	{r4, r7, lr}
 8004134:	b08d      	sub	sp, #52	@ 0x34
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f003 ff7e 	bl	800804a <USB_GetMode>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	f040 848c 	bne.w	8004a6e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f003 fee2 	bl	8007f24 <USB_ReadInterrupts>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 8482 	beq.w	8004a6c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4618      	mov	r0, r3
 8004182:	f003 fecf 	bl	8007f24 <USB_ReadInterrupts>
 8004186:	4603      	mov	r3, r0
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b02      	cmp	r3, #2
 800418e:	d107      	bne.n	80041a0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	695a      	ldr	r2, [r3, #20]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f002 0202 	and.w	r2, r2, #2
 800419e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f003 febd 	bl	8007f24 <USB_ReadInterrupts>
 80041aa:	4603      	mov	r3, r0
 80041ac:	f003 0310 	and.w	r3, r3, #16
 80041b0:	2b10      	cmp	r3, #16
 80041b2:	d161      	bne.n	8004278 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699a      	ldr	r2, [r3, #24]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 0210 	bic.w	r2, r2, #16
 80041c2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	6a1b      	ldr	r3, [r3, #32]
 80041c8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f003 020f 	and.w	r2, r3, #15
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041dc:	687a      	ldr	r2, [r7, #4]
 80041de:	4413      	add	r3, r2
 80041e0:	3304      	adds	r3, #4
 80041e2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80041ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041ee:	d124      	bne.n	800423a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d035      	beq.n	8004268 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	091b      	lsrs	r3, r3, #4
 8004204:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004206:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800420a:	b29b      	uxth	r3, r3
 800420c:	461a      	mov	r2, r3
 800420e:	6a38      	ldr	r0, [r7, #32]
 8004210:	f003 fcf4 	bl	8007bfc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	68da      	ldr	r2, [r3, #12]
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	091b      	lsrs	r3, r3, #4
 800421c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004220:	441a      	add	r2, r3
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	695a      	ldr	r2, [r3, #20]
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004232:	441a      	add	r2, r3
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	615a      	str	r2, [r3, #20]
 8004238:	e016      	b.n	8004268 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004240:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004244:	d110      	bne.n	8004268 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800424c:	2208      	movs	r2, #8
 800424e:	4619      	mov	r1, r3
 8004250:	6a38      	ldr	r0, [r7, #32]
 8004252:	f003 fcd3 	bl	8007bfc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	695a      	ldr	r2, [r3, #20]
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	091b      	lsrs	r3, r3, #4
 800425e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004262:	441a      	add	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	699a      	ldr	r2, [r3, #24]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f042 0210 	orr.w	r2, r2, #16
 8004276:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	f003 fe51 	bl	8007f24 <USB_ReadInterrupts>
 8004282:	4603      	mov	r3, r0
 8004284:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004288:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800428c:	f040 80a7 	bne.w	80043de <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4618      	mov	r0, r3
 800429a:	f003 fe56 	bl	8007f4a <USB_ReadDevAllOutEpInterrupt>
 800429e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80042a0:	e099      	b.n	80043d6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80042a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 808e 	beq.w	80043ca <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	4611      	mov	r1, r2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f003 fe7a 	bl	8007fb2 <USB_ReadDevOutEPInterrupt>
 80042be:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00c      	beq.n	80042e4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042cc:	015a      	lsls	r2, r3, #5
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	4413      	add	r3, r2
 80042d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042d6:	461a      	mov	r2, r3
 80042d8:	2301      	movs	r3, #1
 80042da:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fea4 	bl	800502c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00c      	beq.n	8004308 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80042ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042fa:	461a      	mov	r2, r3
 80042fc:	2308      	movs	r3, #8
 80042fe:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004300:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 ff7a 	bl	80051fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	f003 0310 	and.w	r3, r3, #16
 800430e:	2b00      	cmp	r3, #0
 8004310:	d008      	beq.n	8004324 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	015a      	lsls	r2, r3, #5
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	4413      	add	r3, r2
 800431a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800431e:	461a      	mov	r2, r3
 8004320:	2310      	movs	r3, #16
 8004322:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d030      	beq.n	8004390 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800432e:	6a3b      	ldr	r3, [r7, #32]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004336:	2b80      	cmp	r3, #128	@ 0x80
 8004338:	d109      	bne.n	800434e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	69fa      	ldr	r2, [r7, #28]
 8004344:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004348:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800434c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800434e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004350:	4613      	mov	r3, r2
 8004352:	00db      	lsls	r3, r3, #3
 8004354:	4413      	add	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	4413      	add	r3, r2
 8004360:	3304      	adds	r3, #4
 8004362:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	78db      	ldrb	r3, [r3, #3]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d108      	bne.n	800437e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	2200      	movs	r2, #0
 8004370:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004374:	b2db      	uxtb	r3, r3
 8004376:	4619      	mov	r1, r3
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f006 fa8d 	bl	800a898 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	015a      	lsls	r2, r3, #5
 8004382:	69fb      	ldr	r3, [r7, #28]
 8004384:	4413      	add	r3, r2
 8004386:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800438a:	461a      	mov	r2, r3
 800438c:	2302      	movs	r3, #2
 800438e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b00      	cmp	r3, #0
 8004398:	d008      	beq.n	80043ac <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800439a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439c:	015a      	lsls	r2, r3, #5
 800439e:	69fb      	ldr	r3, [r7, #28]
 80043a0:	4413      	add	r3, r2
 80043a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043a6:	461a      	mov	r2, r3
 80043a8:	2320      	movs	r3, #32
 80043aa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d009      	beq.n	80043ca <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	015a      	lsls	r2, r3, #5
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	4413      	add	r3, r2
 80043be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043c2:	461a      	mov	r2, r3
 80043c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043c8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	3301      	adds	r3, #1
 80043ce:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80043d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d2:	085b      	lsrs	r3, r3, #1
 80043d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80043d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f47f af62 	bne.w	80042a2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4618      	mov	r0, r3
 80043e4:	f003 fd9e 	bl	8007f24 <USB_ReadInterrupts>
 80043e8:	4603      	mov	r3, r0
 80043ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80043f2:	f040 80db 	bne.w	80045ac <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f003 fdbf 	bl	8007f7e <USB_ReadDevAllInEpInterrupt>
 8004400:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004406:	e0cd      	b.n	80045a4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 80c2 	beq.w	8004598 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	4611      	mov	r1, r2
 800441e:	4618      	mov	r0, r3
 8004420:	f003 fde5 	bl	8007fee <USB_ReadDevInEPInterrupt>
 8004424:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	f003 0301 	and.w	r3, r3, #1
 800442c:	2b00      	cmp	r3, #0
 800442e:	d057      	beq.n	80044e0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	f003 030f 	and.w	r3, r3, #15
 8004436:	2201      	movs	r2, #1
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004444:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	43db      	mvns	r3, r3
 800444a:	69f9      	ldr	r1, [r7, #28]
 800444c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004450:	4013      	ands	r3, r2
 8004452:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	4413      	add	r3, r2
 800445c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004460:	461a      	mov	r2, r3
 8004462:	2301      	movs	r3, #1
 8004464:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	799b      	ldrb	r3, [r3, #6]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d132      	bne.n	80044d4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004472:	4613      	mov	r3, r2
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	4413      	add	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	440b      	add	r3, r1
 800447c:	3320      	adds	r3, #32
 800447e:	6819      	ldr	r1, [r3, #0]
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004484:	4613      	mov	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4413      	add	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4403      	add	r3, r0
 800448e:	331c      	adds	r3, #28
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4419      	add	r1, r3
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004498:	4613      	mov	r3, r2
 800449a:	00db      	lsls	r3, r3, #3
 800449c:	4413      	add	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4403      	add	r3, r0
 80044a2:	3320      	adds	r3, #32
 80044a4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d113      	bne.n	80044d4 <HAL_PCD_IRQHandler+0x3a2>
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b0:	4613      	mov	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	4413      	add	r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3324      	adds	r3, #36	@ 0x24
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d108      	bne.n	80044d4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80044cc:	461a      	mov	r2, r3
 80044ce:	2101      	movs	r1, #1
 80044d0:	f003 fdec 	bl	80080ac <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	4619      	mov	r1, r3
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f006 f961 	bl	800a7a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d008      	beq.n	80044fc <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	015a      	lsls	r2, r3, #5
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	4413      	add	r3, r2
 80044f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044f6:	461a      	mov	r2, r3
 80044f8:	2308      	movs	r3, #8
 80044fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	2b00      	cmp	r3, #0
 8004504:	d008      	beq.n	8004518 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	4413      	add	r3, r2
 800450e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004512:	461a      	mov	r2, r3
 8004514:	2310      	movs	r3, #16
 8004516:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800451e:	2b00      	cmp	r3, #0
 8004520:	d008      	beq.n	8004534 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	015a      	lsls	r2, r3, #5
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	4413      	add	r3, r2
 800452a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800452e:	461a      	mov	r2, r3
 8004530:	2340      	movs	r3, #64	@ 0x40
 8004532:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d023      	beq.n	8004586 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800453e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004540:	6a38      	ldr	r0, [r7, #32]
 8004542:	f002 fdd3 	bl	80070ec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004548:	4613      	mov	r3, r2
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	4413      	add	r3, r2
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	3310      	adds	r3, #16
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	4413      	add	r3, r2
 8004556:	3304      	adds	r3, #4
 8004558:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	78db      	ldrb	r3, [r3, #3]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d108      	bne.n	8004574 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	2200      	movs	r2, #0
 8004566:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456a:	b2db      	uxtb	r3, r3
 800456c:	4619      	mov	r1, r3
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f006 f9a4 	bl	800a8bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004576:	015a      	lsls	r2, r3, #5
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	4413      	add	r3, r2
 800457c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004580:	461a      	mov	r2, r3
 8004582:	2302      	movs	r3, #2
 8004584:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004590:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fcbd 	bl	8004f12 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	3301      	adds	r3, #1
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800459e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a0:	085b      	lsrs	r3, r3, #1
 80045a2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80045a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f47f af2e 	bne.w	8004408 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f003 fcb7 	bl	8007f24 <USB_ReadInterrupts>
 80045b6:	4603      	mov	r3, r0
 80045b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045c0:	d122      	bne.n	8004608 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	69fa      	ldr	r2, [r7, #28]
 80045cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045d0:	f023 0301 	bic.w	r3, r3, #1
 80045d4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d108      	bne.n	80045f2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80045e8:	2100      	movs	r1, #0
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fea4 	bl	8005338 <HAL_PCDEx_LPM_Callback>
 80045f0:	e002      	b.n	80045f8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f006 f942 	bl	800a87c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004606:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f003 fc89 	bl	8007f24 <USB_ReadInterrupts>
 8004612:	4603      	mov	r3, r0
 8004614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800461c:	d112      	bne.n	8004644 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	2b01      	cmp	r3, #1
 800462c:	d102      	bne.n	8004634 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f006 f8fe 	bl	800a830 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	695a      	ldr	r2, [r3, #20]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004642:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f003 fc6b 	bl	8007f24 <USB_ReadInterrupts>
 800464e:	4603      	mov	r3, r0
 8004650:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004658:	f040 80b7 	bne.w	80047ca <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	69fa      	ldr	r2, [r7, #28]
 8004666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800466a:	f023 0301 	bic.w	r3, r3, #1
 800466e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	2110      	movs	r1, #16
 8004676:	4618      	mov	r0, r3
 8004678:	f002 fd38 	bl	80070ec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800467c:	2300      	movs	r3, #0
 800467e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004680:	e046      	b.n	8004710 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800468e:	461a      	mov	r2, r3
 8004690:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004694:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004698:	015a      	lsls	r2, r3, #5
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	4413      	add	r3, r2
 800469e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046a6:	0151      	lsls	r1, r2, #5
 80046a8:	69fa      	ldr	r2, [r7, #28]
 80046aa:	440a      	add	r2, r1
 80046ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80046b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046b4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80046b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b8:	015a      	lsls	r2, r3, #5
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	4413      	add	r3, r2
 80046be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046c2:	461a      	mov	r2, r3
 80046c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80046c8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80046ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046cc:	015a      	lsls	r2, r3, #5
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	4413      	add	r3, r2
 80046d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046da:	0151      	lsls	r1, r2, #5
 80046dc:	69fa      	ldr	r2, [r7, #28]
 80046de:	440a      	add	r2, r1
 80046e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80046e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046fa:	0151      	lsls	r1, r2, #5
 80046fc:	69fa      	ldr	r2, [r7, #28]
 80046fe:	440a      	add	r2, r1
 8004700:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004704:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004708:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800470a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800470c:	3301      	adds	r3, #1
 800470e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	791b      	ldrb	r3, [r3, #4]
 8004714:	461a      	mov	r2, r3
 8004716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004718:	4293      	cmp	r3, r2
 800471a:	d3b2      	bcc.n	8004682 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800472a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800472e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	7bdb      	ldrb	r3, [r3, #15]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d016      	beq.n	8004766 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800473e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004742:	69fa      	ldr	r2, [r7, #28]
 8004744:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004748:	f043 030b 	orr.w	r3, r3, #11
 800474c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004758:	69fa      	ldr	r2, [r7, #28]
 800475a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800475e:	f043 030b 	orr.w	r3, r3, #11
 8004762:	6453      	str	r3, [r2, #68]	@ 0x44
 8004764:	e015      	b.n	8004792 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	69fa      	ldr	r2, [r7, #28]
 8004770:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004774:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004778:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800477c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	69fa      	ldr	r2, [r7, #28]
 8004788:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800478c:	f043 030b 	orr.w	r3, r3, #11
 8004790:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047a0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80047a4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80047b4:	461a      	mov	r2, r3
 80047b6:	f003 fc79 	bl	80080ac <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	695a      	ldr	r2, [r3, #20]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80047c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f003 fba8 	bl	8007f24 <USB_ReadInterrupts>
 80047d4:	4603      	mov	r3, r0
 80047d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047de:	d123      	bne.n	8004828 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4618      	mov	r0, r3
 80047e6:	f003 fc3e 	bl	8008066 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f002 fcf5 	bl	80071de <USB_GetDevSpeed>
 80047f4:	4603      	mov	r3, r0
 80047f6:	461a      	mov	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681c      	ldr	r4, [r3, #0]
 8004800:	f001 f9ca 	bl	8005b98 <HAL_RCC_GetHCLKFreq>
 8004804:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800480a:	461a      	mov	r2, r3
 800480c:	4620      	mov	r0, r4
 800480e:	f002 f9f9 	bl	8006c04 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f005 ffed 	bl	800a7f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695a      	ldr	r2, [r3, #20]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004826:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f003 fb79 	bl	8007f24 <USB_ReadInterrupts>
 8004832:	4603      	mov	r3, r0
 8004834:	f003 0308 	and.w	r3, r3, #8
 8004838:	2b08      	cmp	r3, #8
 800483a:	d10a      	bne.n	8004852 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f005 ffca 	bl	800a7d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695a      	ldr	r2, [r3, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f002 0208 	and.w	r2, r2, #8
 8004850:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f003 fb64 	bl	8007f24 <USB_ReadInterrupts>
 800485c:	4603      	mov	r3, r0
 800485e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004862:	2b80      	cmp	r3, #128	@ 0x80
 8004864:	d123      	bne.n	80048ae <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004866:	6a3b      	ldr	r3, [r7, #32]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004872:	2301      	movs	r3, #1
 8004874:	627b      	str	r3, [r7, #36]	@ 0x24
 8004876:	e014      	b.n	80048a2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004878:	6879      	ldr	r1, [r7, #4]
 800487a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800487c:	4613      	mov	r3, r2
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d105      	bne.n	800489c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004892:	b2db      	uxtb	r3, r3
 8004894:	4619      	mov	r1, r3
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 fb0a 	bl	8004eb0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	3301      	adds	r3, #1
 80048a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	791b      	ldrb	r3, [r3, #4]
 80048a6:	461a      	mov	r2, r3
 80048a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d3e4      	bcc.n	8004878 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4618      	mov	r0, r3
 80048b4:	f003 fb36 	bl	8007f24 <USB_ReadInterrupts>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048c2:	d13c      	bne.n	800493e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048c4:	2301      	movs	r3, #1
 80048c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80048c8:	e02b      	b.n	8004922 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80048ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048cc:	015a      	lsls	r2, r3, #5
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048de:	4613      	mov	r3, r2
 80048e0:	00db      	lsls	r3, r3, #3
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	440b      	add	r3, r1
 80048e8:	3318      	adds	r3, #24
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d115      	bne.n	800491c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80048f0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	da12      	bge.n	800491c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80048f6:	6879      	ldr	r1, [r7, #4]
 80048f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	3317      	adds	r3, #23
 8004906:	2201      	movs	r2, #1
 8004908:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800490a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490c:	b2db      	uxtb	r3, r3
 800490e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004912:	b2db      	uxtb	r3, r3
 8004914:	4619      	mov	r1, r3
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 faca 	bl	8004eb0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800491c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491e:	3301      	adds	r3, #1
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	791b      	ldrb	r3, [r3, #4]
 8004926:	461a      	mov	r2, r3
 8004928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492a:	4293      	cmp	r3, r2
 800492c:	d3cd      	bcc.n	80048ca <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	695a      	ldr	r2, [r3, #20]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800493c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f003 faee 	bl	8007f24 <USB_ReadInterrupts>
 8004948:	4603      	mov	r3, r0
 800494a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800494e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004952:	d156      	bne.n	8004a02 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004954:	2301      	movs	r3, #1
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
 8004958:	e045      	b.n	80049e6 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800496a:	6879      	ldr	r1, [r7, #4]
 800496c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800496e:	4613      	mov	r3, r2
 8004970:	00db      	lsls	r3, r3, #3
 8004972:	4413      	add	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	440b      	add	r3, r1
 8004978:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800497c:	781b      	ldrb	r3, [r3, #0]
 800497e:	2b01      	cmp	r3, #1
 8004980:	d12e      	bne.n	80049e0 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004982:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004984:	2b00      	cmp	r3, #0
 8004986:	da2b      	bge.n	80049e0 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	0c1a      	lsrs	r2, r3, #16
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004992:	4053      	eors	r3, r2
 8004994:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004998:	2b00      	cmp	r3, #0
 800499a:	d121      	bne.n	80049e0 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a0:	4613      	mov	r3, r2
 80049a2:	00db      	lsls	r3, r3, #3
 80049a4:	4413      	add	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80049ae:	2201      	movs	r2, #1
 80049b0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80049be:	6a3b      	ldr	r3, [r7, #32]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10a      	bne.n	80049e0 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	69fa      	ldr	r2, [r7, #28]
 80049d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049dc:	6053      	str	r3, [r2, #4]
            break;
 80049de:	e008      	b.n	80049f2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	3301      	adds	r3, #1
 80049e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	791b      	ldrb	r3, [r3, #4]
 80049ea:	461a      	mov	r2, r3
 80049ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d3b3      	bcc.n	800495a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	695a      	ldr	r2, [r3, #20]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004a00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f003 fa8c 	bl	8007f24 <USB_ReadInterrupts>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a16:	d10a      	bne.n	8004a2e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f005 ff61 	bl	800a8e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695a      	ldr	r2, [r3, #20]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004a2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f003 fa76 	bl	8007f24 <USB_ReadInterrupts>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d115      	bne.n	8004a6e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004a54:	6878      	ldr	r0, [r7, #4]
 8004a56:	f005 ff51 	bl	800a8fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6859      	ldr	r1, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	430a      	orrs	r2, r1
 8004a68:	605a      	str	r2, [r3, #4]
 8004a6a:	e000      	b.n	8004a6e <HAL_PCD_IRQHandler+0x93c>
      return;
 8004a6c:	bf00      	nop
    }
  }
}
 8004a6e:	3734      	adds	r7, #52	@ 0x34
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd90      	pop	{r4, r7, pc}

08004a74 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d101      	bne.n	8004a8e <HAL_PCD_SetAddress+0x1a>
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	e012      	b.n	8004ab4 <HAL_PCD_SetAddress+0x40>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	78fa      	ldrb	r2, [r7, #3]
 8004a9a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f003 f9d5 	bl	8007e54 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ab2:	2300      	movs	r3, #0
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3708      	adds	r7, #8
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}

08004abc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b084      	sub	sp, #16
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	4608      	mov	r0, r1
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	461a      	mov	r2, r3
 8004aca:	4603      	mov	r3, r0
 8004acc:	70fb      	strb	r3, [r7, #3]
 8004ace:	460b      	mov	r3, r1
 8004ad0:	803b      	strh	r3, [r7, #0]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004ada:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	da0f      	bge.n	8004b02 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ae2:	78fb      	ldrb	r3, [r7, #3]
 8004ae4:	f003 020f 	and.w	r2, r3, #15
 8004ae8:	4613      	mov	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	3310      	adds	r3, #16
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	4413      	add	r3, r2
 8004af6:	3304      	adds	r3, #4
 8004af8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2201      	movs	r2, #1
 8004afe:	705a      	strb	r2, [r3, #1]
 8004b00:	e00f      	b.n	8004b22 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b02:	78fb      	ldrb	r3, [r7, #3]
 8004b04:	f003 020f 	and.w	r2, r3, #15
 8004b08:	4613      	mov	r3, r2
 8004b0a:	00db      	lsls	r3, r3, #3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	4413      	add	r3, r2
 8004b18:	3304      	adds	r3, #4
 8004b1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b22:	78fb      	ldrb	r3, [r7, #3]
 8004b24:	f003 030f 	and.w	r3, r3, #15
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004b2e:	883b      	ldrh	r3, [r7, #0]
 8004b30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	78ba      	ldrb	r2, [r7, #2]
 8004b3c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	785b      	ldrb	r3, [r3, #1]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d004      	beq.n	8004b50 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b50:	78bb      	ldrb	r3, [r7, #2]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d102      	bne.n	8004b5c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_PCD_EP_Open+0xae>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e00e      	b.n	8004b88 <HAL_PCD_EP_Open+0xcc>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68f9      	ldr	r1, [r7, #12]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f002 fb55 	bl	8007228 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004b86:	7afb      	ldrb	r3, [r7, #11]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	460b      	mov	r3, r1
 8004b9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	da0f      	bge.n	8004bc4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ba4:	78fb      	ldrb	r3, [r7, #3]
 8004ba6:	f003 020f 	and.w	r2, r3, #15
 8004baa:	4613      	mov	r3, r2
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	3310      	adds	r3, #16
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	705a      	strb	r2, [r3, #1]
 8004bc2:	e00f      	b.n	8004be4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bc4:	78fb      	ldrb	r3, [r7, #3]
 8004bc6:	f003 020f 	and.w	r2, r3, #15
 8004bca:	4613      	mov	r3, r2
 8004bcc:	00db      	lsls	r3, r3, #3
 8004bce:	4413      	add	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	4413      	add	r3, r2
 8004bda:	3304      	adds	r3, #4
 8004bdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004be4:	78fb      	ldrb	r3, [r7, #3]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	b2da      	uxtb	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_PCD_EP_Close+0x6e>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e00e      	b.n	8004c1c <HAL_PCD_EP_Close+0x8c>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68f9      	ldr	r1, [r7, #12]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f002 fb93 	bl	8007338 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b086      	sub	sp, #24
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	607a      	str	r2, [r7, #4]
 8004c2e:	603b      	str	r3, [r7, #0]
 8004c30:	460b      	mov	r3, r1
 8004c32:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c34:	7afb      	ldrb	r3, [r7, #11]
 8004c36:	f003 020f 	and.w	r2, r3, #15
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	00db      	lsls	r3, r3, #3
 8004c3e:	4413      	add	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	4413      	add	r3, r2
 8004c4a:	3304      	adds	r3, #4
 8004c4c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	687a      	ldr	r2, [r7, #4]
 8004c52:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	2200      	movs	r2, #0
 8004c64:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c66:	7afb      	ldrb	r3, [r7, #11]
 8004c68:	f003 030f 	and.w	r3, r3, #15
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	799b      	ldrb	r3, [r3, #6]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d102      	bne.n	8004c80 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6818      	ldr	r0, [r3, #0]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	799b      	ldrb	r3, [r3, #6]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	6979      	ldr	r1, [r7, #20]
 8004c8c:	f002 fc30 	bl	80074f0 <USB_EPStartXfer>

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ca6:	78fb      	ldrb	r3, [r7, #3]
 8004ca8:	f003 020f 	and.w	r2, r3, #15
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	440b      	add	r3, r1
 8004cb8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004cbc:	681b      	ldr	r3, [r3, #0]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b086      	sub	sp, #24
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	60f8      	str	r0, [r7, #12]
 8004cd2:	607a      	str	r2, [r7, #4]
 8004cd4:	603b      	str	r3, [r7, #0]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cda:	7afb      	ldrb	r3, [r7, #11]
 8004cdc:	f003 020f 	and.w	r2, r3, #15
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4413      	add	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	3310      	adds	r3, #16
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	4413      	add	r3, r2
 8004cee:	3304      	adds	r3, #4
 8004cf0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	683a      	ldr	r2, [r7, #0]
 8004cfc:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	2200      	movs	r2, #0
 8004d02:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	2201      	movs	r2, #1
 8004d08:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d0a:	7afb      	ldrb	r3, [r7, #11]
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	b2da      	uxtb	r2, r3
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	799b      	ldrb	r3, [r3, #6]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d102      	bne.n	8004d24 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6818      	ldr	r0, [r3, #0]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	799b      	ldrb	r3, [r3, #6]
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6979      	ldr	r1, [r7, #20]
 8004d30:	f002 fbde 	bl	80074f0 <USB_EPStartXfer>

  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d3e:	b580      	push	{r7, lr}
 8004d40:	b084      	sub	sp, #16
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
 8004d46:	460b      	mov	r3, r1
 8004d48:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d4a:	78fb      	ldrb	r3, [r7, #3]
 8004d4c:	f003 030f 	and.w	r3, r3, #15
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	7912      	ldrb	r2, [r2, #4]
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d901      	bls.n	8004d5c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e04f      	b.n	8004dfc <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	da0f      	bge.n	8004d84 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d64:	78fb      	ldrb	r3, [r7, #3]
 8004d66:	f003 020f 	and.w	r2, r3, #15
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	00db      	lsls	r3, r3, #3
 8004d6e:	4413      	add	r3, r2
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	3310      	adds	r3, #16
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	4413      	add	r3, r2
 8004d78:	3304      	adds	r3, #4
 8004d7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	705a      	strb	r2, [r3, #1]
 8004d82:	e00d      	b.n	8004da0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004d84:	78fa      	ldrb	r2, [r7, #3]
 8004d86:	4613      	mov	r3, r2
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4413      	add	r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	4413      	add	r3, r2
 8004d96:	3304      	adds	r3, #4
 8004d98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2201      	movs	r2, #1
 8004da4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004da6:	78fb      	ldrb	r3, [r7, #3]
 8004da8:	f003 030f 	and.w	r3, r3, #15
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d101      	bne.n	8004dc0 <HAL_PCD_EP_SetStall+0x82>
 8004dbc:	2302      	movs	r3, #2
 8004dbe:	e01d      	b.n	8004dfc <HAL_PCD_EP_SetStall+0xbe>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	68f9      	ldr	r1, [r7, #12]
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f002 ff6c 	bl	8007cac <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	f003 030f 	and.w	r3, r3, #15
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	7999      	ldrb	r1, [r3, #6]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004dec:	461a      	mov	r2, r3
 8004dee:	f003 f95d 	bl	80080ac <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e10:	78fb      	ldrb	r3, [r7, #3]
 8004e12:	f003 030f 	and.w	r3, r3, #15
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	7912      	ldrb	r2, [r2, #4]
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d901      	bls.n	8004e22 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e042      	b.n	8004ea8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	da0f      	bge.n	8004e4a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e2a:	78fb      	ldrb	r3, [r7, #3]
 8004e2c:	f003 020f 	and.w	r2, r3, #15
 8004e30:	4613      	mov	r3, r2
 8004e32:	00db      	lsls	r3, r3, #3
 8004e34:	4413      	add	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	3310      	adds	r3, #16
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	3304      	adds	r3, #4
 8004e40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2201      	movs	r2, #1
 8004e46:	705a      	strb	r2, [r3, #1]
 8004e48:	e00f      	b.n	8004e6a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	f003 020f 	and.w	r2, r3, #15
 8004e50:	4613      	mov	r3, r2
 8004e52:	00db      	lsls	r3, r3, #3
 8004e54:	4413      	add	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	4413      	add	r3, r2
 8004e60:	3304      	adds	r3, #4
 8004e62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	2200      	movs	r2, #0
 8004e68:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	f003 030f 	and.w	r3, r3, #15
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d101      	bne.n	8004e8a <HAL_PCD_EP_ClrStall+0x86>
 8004e86:	2302      	movs	r3, #2
 8004e88:	e00e      	b.n	8004ea8 <HAL_PCD_EP_ClrStall+0xa4>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68f9      	ldr	r1, [r7, #12]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f002 ff75 	bl	8007d88 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ea6:	2300      	movs	r3, #0
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	da0c      	bge.n	8004ede <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ec4:	78fb      	ldrb	r3, [r7, #3]
 8004ec6:	f003 020f 	and.w	r2, r3, #15
 8004eca:	4613      	mov	r3, r2
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	4413      	add	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	3310      	adds	r3, #16
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	3304      	adds	r3, #4
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	e00c      	b.n	8004ef8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ede:	78fb      	ldrb	r3, [r7, #3]
 8004ee0:	f003 020f 	and.w	r2, r3, #15
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	00db      	lsls	r3, r3, #3
 8004ee8:	4413      	add	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68f9      	ldr	r1, [r7, #12]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f002 fd94 	bl	8007a2c <USB_EPStopXfer>
 8004f04:	4603      	mov	r3, r0
 8004f06:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004f08:	7afb      	ldrb	r3, [r7, #11]
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b08a      	sub	sp, #40	@ 0x28
 8004f16:	af02      	add	r7, sp, #8
 8004f18:	6078      	str	r0, [r7, #4]
 8004f1a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	4613      	mov	r3, r2
 8004f2a:	00db      	lsls	r3, r3, #3
 8004f2c:	4413      	add	r3, r2
 8004f2e:	009b      	lsls	r3, r3, #2
 8004f30:	3310      	adds	r3, #16
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	4413      	add	r3, r2
 8004f36:	3304      	adds	r3, #4
 8004f38:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	695a      	ldr	r2, [r3, #20]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d901      	bls.n	8004f4a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e06b      	b.n	8005022 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	691a      	ldr	r2, [r3, #16]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	69fa      	ldr	r2, [r7, #28]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d902      	bls.n	8004f66 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	3303      	adds	r3, #3
 8004f6a:	089b      	lsrs	r3, r3, #2
 8004f6c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004f6e:	e02a      	b.n	8004fc6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	691a      	ldr	r2, [r3, #16]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	695b      	ldr	r3, [r3, #20]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	69fa      	ldr	r2, [r7, #28]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d902      	bls.n	8004f8c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	3303      	adds	r3, #3
 8004f90:	089b      	lsrs	r3, r3, #2
 8004f92:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	68d9      	ldr	r1, [r3, #12]
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	b2da      	uxtb	r2, r3
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	6978      	ldr	r0, [r7, #20]
 8004faa:	f002 fde9 	bl	8007b80 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	68da      	ldr	r2, [r3, #12]
 8004fb2:	69fb      	ldr	r3, [r7, #28]
 8004fb4:	441a      	add	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	695a      	ldr	r2, [r3, #20]
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	441a      	add	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	015a      	lsls	r2, r3, #5
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	4413      	add	r3, r2
 8004fce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d809      	bhi.n	8004ff0 <PCD_WriteEmptyTxFifo+0xde>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	695a      	ldr	r2, [r3, #20]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d203      	bcs.n	8004ff0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1bf      	bne.n	8004f70 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d811      	bhi.n	8005020 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	f003 030f 	and.w	r3, r3, #15
 8005002:	2201      	movs	r2, #1
 8005004:	fa02 f303 	lsl.w	r3, r2, r3
 8005008:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	43db      	mvns	r3, r3
 8005016:	6939      	ldr	r1, [r7, #16]
 8005018:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800501c:	4013      	ands	r3, r2
 800501e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3720      	adds	r7, #32
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
	...

0800502c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b088      	sub	sp, #32
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	333c      	adds	r3, #60	@ 0x3c
 8005044:	3304      	adds	r3, #4
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	015a      	lsls	r2, r3, #5
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	4413      	add	r3, r2
 8005052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	799b      	ldrb	r3, [r3, #6]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d17b      	bne.n	800515a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d015      	beq.n	8005098 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	4a61      	ldr	r2, [pc, #388]	@ (80051f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	f240 80b9 	bls.w	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 80b3 	beq.w	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	015a      	lsls	r2, r3, #5
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	4413      	add	r3, r2
 800508a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800508e:	461a      	mov	r2, r3
 8005090:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005094:	6093      	str	r3, [r2, #8]
 8005096:	e0a7      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f003 0320 	and.w	r3, r3, #32
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d009      	beq.n	80050b6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050ae:	461a      	mov	r2, r3
 80050b0:	2320      	movs	r3, #32
 80050b2:	6093      	str	r3, [r2, #8]
 80050b4:	e098      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f040 8093 	bne.w	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	4a4b      	ldr	r2, [pc, #300]	@ (80051f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d90f      	bls.n	80050ea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00a      	beq.n	80050ea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050e0:	461a      	mov	r2, r3
 80050e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050e6:	6093      	str	r3, [r2, #8]
 80050e8:	e07e      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80050ea:	683a      	ldr	r2, [r7, #0]
 80050ec:	4613      	mov	r3, r2
 80050ee:	00db      	lsls	r3, r3, #3
 80050f0:	4413      	add	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	4413      	add	r3, r2
 80050fc:	3304      	adds	r3, #4
 80050fe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a1a      	ldr	r2, [r3, #32]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	0159      	lsls	r1, r3, #5
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	440b      	add	r3, r1
 800510c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005116:	1ad2      	subs	r2, r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d114      	bne.n	800514c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d109      	bne.n	800513e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6818      	ldr	r0, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005134:	461a      	mov	r2, r3
 8005136:	2101      	movs	r1, #1
 8005138:	f002 ffb8 	bl	80080ac <USB_EP0_OutStart>
 800513c:	e006      	b.n	800514c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	441a      	add	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	b2db      	uxtb	r3, r3
 8005150:	4619      	mov	r1, r3
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f005 fb0a 	bl	800a76c <HAL_PCD_DataOutStageCallback>
 8005158:	e046      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	4a26      	ldr	r2, [pc, #152]	@ (80051f8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d124      	bne.n	80051ac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	015a      	lsls	r2, r3, #5
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	4413      	add	r3, r2
 8005174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005178:	461a      	mov	r2, r3
 800517a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800517e:	6093      	str	r3, [r2, #8]
 8005180:	e032      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	f003 0320 	and.w	r3, r3, #32
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	015a      	lsls	r2, r3, #5
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	4413      	add	r3, r2
 8005194:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005198:	461a      	mov	r2, r3
 800519a:	2320      	movs	r3, #32
 800519c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	b2db      	uxtb	r3, r3
 80051a2:	4619      	mov	r1, r3
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	f005 fae1 	bl	800a76c <HAL_PCD_DataOutStageCallback>
 80051aa:	e01d      	b.n	80051e8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d114      	bne.n	80051dc <PCD_EP_OutXfrComplete_int+0x1b0>
 80051b2:	6879      	ldr	r1, [r7, #4]
 80051b4:	683a      	ldr	r2, [r7, #0]
 80051b6:	4613      	mov	r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	4413      	add	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	440b      	add	r3, r1
 80051c0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d108      	bne.n	80051dc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6818      	ldr	r0, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80051d4:	461a      	mov	r2, r3
 80051d6:	2100      	movs	r1, #0
 80051d8:	f002 ff68 	bl	80080ac <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	4619      	mov	r1, r3
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f005 fac2 	bl	800a76c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3720      	adds	r7, #32
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	4f54300a 	.word	0x4f54300a
 80051f8:	4f54310a 	.word	0x4f54310a

080051fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	333c      	adds	r3, #60	@ 0x3c
 8005214:	3304      	adds	r3, #4
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	015a      	lsls	r2, r3, #5
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	4413      	add	r3, r2
 8005222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	4a15      	ldr	r2, [pc, #84]	@ (8005284 <PCD_EP_OutSetupPacket_int+0x88>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d90e      	bls.n	8005250 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005238:	2b00      	cmp	r3, #0
 800523a:	d009      	beq.n	8005250 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005248:	461a      	mov	r2, r3
 800524a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800524e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f005 fa79 	bl	800a748 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	4a0a      	ldr	r2, [pc, #40]	@ (8005284 <PCD_EP_OutSetupPacket_int+0x88>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d90c      	bls.n	8005278 <PCD_EP_OutSetupPacket_int+0x7c>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	799b      	ldrb	r3, [r3, #6]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d108      	bne.n	8005278 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6818      	ldr	r0, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005270:	461a      	mov	r2, r3
 8005272:	2101      	movs	r1, #1
 8005274:	f002 ff1a 	bl	80080ac <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005278:	2300      	movs	r3, #0
}
 800527a:	4618      	mov	r0, r3
 800527c:	3718      	adds	r7, #24
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	4f54300a 	.word	0x4f54300a

08005288 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	460b      	mov	r3, r1
 8005292:	70fb      	strb	r3, [r7, #3]
 8005294:	4613      	mov	r3, r2
 8005296:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80052a0:	78fb      	ldrb	r3, [r7, #3]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d107      	bne.n	80052b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80052a6:	883b      	ldrh	r3, [r7, #0]
 80052a8:	0419      	lsls	r1, r3, #16
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80052b4:	e028      	b.n	8005308 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052bc:	0c1b      	lsrs	r3, r3, #16
 80052be:	68ba      	ldr	r2, [r7, #8]
 80052c0:	4413      	add	r3, r2
 80052c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052c4:	2300      	movs	r3, #0
 80052c6:	73fb      	strb	r3, [r7, #15]
 80052c8:	e00d      	b.n	80052e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	3340      	adds	r3, #64	@ 0x40
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	0c1b      	lsrs	r3, r3, #16
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	4413      	add	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	3301      	adds	r3, #1
 80052e4:	73fb      	strb	r3, [r7, #15]
 80052e6:	7bfa      	ldrb	r2, [r7, #15]
 80052e8:	78fb      	ldrb	r3, [r7, #3]
 80052ea:	3b01      	subs	r3, #1
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d3ec      	bcc.n	80052ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80052f0:	883b      	ldrh	r3, [r7, #0]
 80052f2:	0418      	lsls	r0, r3, #16
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6819      	ldr	r1, [r3, #0]
 80052f8:	78fb      	ldrb	r3, [r7, #3]
 80052fa:	3b01      	subs	r3, #1
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	4302      	orrs	r2, r0
 8005300:	3340      	adds	r3, #64	@ 0x40
 8005302:	009b      	lsls	r3, r3, #2
 8005304:	440b      	add	r3, r1
 8005306:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	460b      	mov	r3, r1
 8005320:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	887a      	ldrh	r2, [r7, #2]
 8005328:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	460b      	mov	r3, r1
 8005342:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b086      	sub	sp, #24
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d101      	bne.n	8005362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e267      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d075      	beq.n	800545a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800536e:	4b88      	ldr	r3, [pc, #544]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f003 030c 	and.w	r3, r3, #12
 8005376:	2b04      	cmp	r3, #4
 8005378:	d00c      	beq.n	8005394 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800537a:	4b85      	ldr	r3, [pc, #532]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005382:	2b08      	cmp	r3, #8
 8005384:	d112      	bne.n	80053ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005386:	4b82      	ldr	r3, [pc, #520]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800538e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005392:	d10b      	bne.n	80053ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005394:	4b7e      	ldr	r3, [pc, #504]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d05b      	beq.n	8005458 <HAL_RCC_OscConfig+0x108>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d157      	bne.n	8005458 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e242      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053b4:	d106      	bne.n	80053c4 <HAL_RCC_OscConfig+0x74>
 80053b6:	4b76      	ldr	r3, [pc, #472]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a75      	ldr	r2, [pc, #468]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c0:	6013      	str	r3, [r2, #0]
 80053c2:	e01d      	b.n	8005400 <HAL_RCC_OscConfig+0xb0>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053cc:	d10c      	bne.n	80053e8 <HAL_RCC_OscConfig+0x98>
 80053ce:	4b70      	ldr	r3, [pc, #448]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a6f      	ldr	r2, [pc, #444]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	4b6d      	ldr	r3, [pc, #436]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a6c      	ldr	r2, [pc, #432]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053e4:	6013      	str	r3, [r2, #0]
 80053e6:	e00b      	b.n	8005400 <HAL_RCC_OscConfig+0xb0>
 80053e8:	4b69      	ldr	r3, [pc, #420]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a68      	ldr	r2, [pc, #416]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	4b66      	ldr	r3, [pc, #408]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a65      	ldr	r2, [pc, #404]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80053fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d013      	beq.n	8005430 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005408:	f7fc fc70 	bl	8001cec <HAL_GetTick>
 800540c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800540e:	e008      	b.n	8005422 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005410:	f7fc fc6c 	bl	8001cec <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	2b64      	cmp	r3, #100	@ 0x64
 800541c:	d901      	bls.n	8005422 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e207      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005422:	4b5b      	ldr	r3, [pc, #364]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800542a:	2b00      	cmp	r3, #0
 800542c:	d0f0      	beq.n	8005410 <HAL_RCC_OscConfig+0xc0>
 800542e:	e014      	b.n	800545a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005430:	f7fc fc5c 	bl	8001cec <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005436:	e008      	b.n	800544a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005438:	f7fc fc58 	bl	8001cec <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	2b64      	cmp	r3, #100	@ 0x64
 8005444:	d901      	bls.n	800544a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e1f3      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800544a:	4b51      	ldr	r3, [pc, #324]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1f0      	bne.n	8005438 <HAL_RCC_OscConfig+0xe8>
 8005456:	e000      	b.n	800545a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b00      	cmp	r3, #0
 8005464:	d063      	beq.n	800552e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005466:	4b4a      	ldr	r3, [pc, #296]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 030c 	and.w	r3, r3, #12
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005472:	4b47      	ldr	r3, [pc, #284]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800547a:	2b08      	cmp	r3, #8
 800547c:	d11c      	bne.n	80054b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800547e:	4b44      	ldr	r3, [pc, #272]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d116      	bne.n	80054b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800548a:	4b41      	ldr	r3, [pc, #260]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0302 	and.w	r3, r3, #2
 8005492:	2b00      	cmp	r3, #0
 8005494:	d005      	beq.n	80054a2 <HAL_RCC_OscConfig+0x152>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d001      	beq.n	80054a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e1c7      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054a2:	4b3b      	ldr	r3, [pc, #236]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	4937      	ldr	r1, [pc, #220]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054b6:	e03a      	b.n	800552e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d020      	beq.n	8005502 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054c0:	4b34      	ldr	r3, [pc, #208]	@ (8005594 <HAL_RCC_OscConfig+0x244>)
 80054c2:	2201      	movs	r2, #1
 80054c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c6:	f7fc fc11 	bl	8001cec <HAL_GetTick>
 80054ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054cc:	e008      	b.n	80054e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ce:	f7fc fc0d 	bl	8001cec <HAL_GetTick>
 80054d2:	4602      	mov	r2, r0
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	1ad3      	subs	r3, r2, r3
 80054d8:	2b02      	cmp	r3, #2
 80054da:	d901      	bls.n	80054e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e1a8      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0302 	and.w	r3, r3, #2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d0f0      	beq.n	80054ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054ec:	4b28      	ldr	r3, [pc, #160]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	00db      	lsls	r3, r3, #3
 80054fa:	4925      	ldr	r1, [pc, #148]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 80054fc:	4313      	orrs	r3, r2
 80054fe:	600b      	str	r3, [r1, #0]
 8005500:	e015      	b.n	800552e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005502:	4b24      	ldr	r3, [pc, #144]	@ (8005594 <HAL_RCC_OscConfig+0x244>)
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005508:	f7fc fbf0 	bl	8001cec <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005510:	f7fc fbec 	bl	8001cec <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e187      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005522:	4b1b      	ldr	r3, [pc, #108]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1f0      	bne.n	8005510 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0308 	and.w	r3, r3, #8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d036      	beq.n	80055a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d016      	beq.n	8005570 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005542:	4b15      	ldr	r3, [pc, #84]	@ (8005598 <HAL_RCC_OscConfig+0x248>)
 8005544:	2201      	movs	r2, #1
 8005546:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005548:	f7fc fbd0 	bl	8001cec <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800554e:	e008      	b.n	8005562 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005550:	f7fc fbcc 	bl	8001cec <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	2b02      	cmp	r3, #2
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e167      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005562:	4b0b      	ldr	r3, [pc, #44]	@ (8005590 <HAL_RCC_OscConfig+0x240>)
 8005564:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005566:	f003 0302 	and.w	r3, r3, #2
 800556a:	2b00      	cmp	r3, #0
 800556c:	d0f0      	beq.n	8005550 <HAL_RCC_OscConfig+0x200>
 800556e:	e01b      	b.n	80055a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005570:	4b09      	ldr	r3, [pc, #36]	@ (8005598 <HAL_RCC_OscConfig+0x248>)
 8005572:	2200      	movs	r2, #0
 8005574:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005576:	f7fc fbb9 	bl	8001cec <HAL_GetTick>
 800557a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800557c:	e00e      	b.n	800559c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800557e:	f7fc fbb5 	bl	8001cec <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	2b02      	cmp	r3, #2
 800558a:	d907      	bls.n	800559c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800558c:	2303      	movs	r3, #3
 800558e:	e150      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
 8005590:	40023800 	.word	0x40023800
 8005594:	42470000 	.word	0x42470000
 8005598:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800559c:	4b88      	ldr	r3, [pc, #544]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800559e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055a0:	f003 0302 	and.w	r3, r3, #2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1ea      	bne.n	800557e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0304 	and.w	r3, r3, #4
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 8097 	beq.w	80056e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055b6:	2300      	movs	r3, #0
 80055b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055ba:	4b81      	ldr	r3, [pc, #516]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80055bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10f      	bne.n	80055e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055c6:	2300      	movs	r3, #0
 80055c8:	60bb      	str	r3, [r7, #8]
 80055ca:	4b7d      	ldr	r3, [pc, #500]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80055cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ce:	4a7c      	ldr	r2, [pc, #496]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80055d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80055d6:	4b7a      	ldr	r3, [pc, #488]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80055d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055de:	60bb      	str	r3, [r7, #8]
 80055e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055e2:	2301      	movs	r3, #1
 80055e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e6:	4b77      	ldr	r3, [pc, #476]	@ (80057c4 <HAL_RCC_OscConfig+0x474>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d118      	bne.n	8005624 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055f2:	4b74      	ldr	r3, [pc, #464]	@ (80057c4 <HAL_RCC_OscConfig+0x474>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a73      	ldr	r2, [pc, #460]	@ (80057c4 <HAL_RCC_OscConfig+0x474>)
 80055f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055fe:	f7fc fb75 	bl	8001cec <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005604:	e008      	b.n	8005618 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005606:	f7fc fb71 	bl	8001cec <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d901      	bls.n	8005618 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e10c      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005618:	4b6a      	ldr	r3, [pc, #424]	@ (80057c4 <HAL_RCC_OscConfig+0x474>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005620:	2b00      	cmp	r3, #0
 8005622:	d0f0      	beq.n	8005606 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	2b01      	cmp	r3, #1
 800562a:	d106      	bne.n	800563a <HAL_RCC_OscConfig+0x2ea>
 800562c:	4b64      	ldr	r3, [pc, #400]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800562e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005630:	4a63      	ldr	r2, [pc, #396]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005632:	f043 0301 	orr.w	r3, r3, #1
 8005636:	6713      	str	r3, [r2, #112]	@ 0x70
 8005638:	e01c      	b.n	8005674 <HAL_RCC_OscConfig+0x324>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b05      	cmp	r3, #5
 8005640:	d10c      	bne.n	800565c <HAL_RCC_OscConfig+0x30c>
 8005642:	4b5f      	ldr	r3, [pc, #380]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005646:	4a5e      	ldr	r2, [pc, #376]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005648:	f043 0304 	orr.w	r3, r3, #4
 800564c:	6713      	str	r3, [r2, #112]	@ 0x70
 800564e:	4b5c      	ldr	r3, [pc, #368]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005652:	4a5b      	ldr	r2, [pc, #364]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005654:	f043 0301 	orr.w	r3, r3, #1
 8005658:	6713      	str	r3, [r2, #112]	@ 0x70
 800565a:	e00b      	b.n	8005674 <HAL_RCC_OscConfig+0x324>
 800565c:	4b58      	ldr	r3, [pc, #352]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800565e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005660:	4a57      	ldr	r2, [pc, #348]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005662:	f023 0301 	bic.w	r3, r3, #1
 8005666:	6713      	str	r3, [r2, #112]	@ 0x70
 8005668:	4b55      	ldr	r3, [pc, #340]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800566a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800566c:	4a54      	ldr	r2, [pc, #336]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800566e:	f023 0304 	bic.w	r3, r3, #4
 8005672:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d015      	beq.n	80056a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800567c:	f7fc fb36 	bl	8001cec <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005682:	e00a      	b.n	800569a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005684:	f7fc fb32 	bl	8001cec <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005692:	4293      	cmp	r3, r2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e0cb      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800569a:	4b49      	ldr	r3, [pc, #292]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800569c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0ee      	beq.n	8005684 <HAL_RCC_OscConfig+0x334>
 80056a6:	e014      	b.n	80056d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056a8:	f7fc fb20 	bl	8001cec <HAL_GetTick>
 80056ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056ae:	e00a      	b.n	80056c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056b0:	f7fc fb1c 	bl	8001cec <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056be:	4293      	cmp	r3, r2
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e0b5      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056c6:	4b3e      	ldr	r3, [pc, #248]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80056c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ca:	f003 0302 	and.w	r3, r3, #2
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1ee      	bne.n	80056b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056d2:	7dfb      	ldrb	r3, [r7, #23]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d105      	bne.n	80056e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056d8:	4b39      	ldr	r3, [pc, #228]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	4a38      	ldr	r2, [pc, #224]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80056de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 80a1 	beq.w	8005830 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80056ee:	4b34      	ldr	r3, [pc, #208]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 030c 	and.w	r3, r3, #12
 80056f6:	2b08      	cmp	r3, #8
 80056f8:	d05c      	beq.n	80057b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d141      	bne.n	8005786 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005702:	4b31      	ldr	r3, [pc, #196]	@ (80057c8 <HAL_RCC_OscConfig+0x478>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005708:	f7fc faf0 	bl	8001cec <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005710:	f7fc faec 	bl	8001cec <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e087      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005722:	4b27      	ldr	r3, [pc, #156]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	69da      	ldr	r2, [r3, #28]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a1b      	ldr	r3, [r3, #32]
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573c:	019b      	lsls	r3, r3, #6
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005744:	085b      	lsrs	r3, r3, #1
 8005746:	3b01      	subs	r3, #1
 8005748:	041b      	lsls	r3, r3, #16
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005750:	061b      	lsls	r3, r3, #24
 8005752:	491b      	ldr	r1, [pc, #108]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 8005754:	4313      	orrs	r3, r2
 8005756:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005758:	4b1b      	ldr	r3, [pc, #108]	@ (80057c8 <HAL_RCC_OscConfig+0x478>)
 800575a:	2201      	movs	r2, #1
 800575c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800575e:	f7fc fac5 	bl	8001cec <HAL_GetTick>
 8005762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005764:	e008      	b.n	8005778 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005766:	f7fc fac1 	bl	8001cec <HAL_GetTick>
 800576a:	4602      	mov	r2, r0
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	2b02      	cmp	r3, #2
 8005772:	d901      	bls.n	8005778 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e05c      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005778:	4b11      	ldr	r3, [pc, #68]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0f0      	beq.n	8005766 <HAL_RCC_OscConfig+0x416>
 8005784:	e054      	b.n	8005830 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005786:	4b10      	ldr	r3, [pc, #64]	@ (80057c8 <HAL_RCC_OscConfig+0x478>)
 8005788:	2200      	movs	r2, #0
 800578a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578c:	f7fc faae 	bl	8001cec <HAL_GetTick>
 8005790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005792:	e008      	b.n	80057a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005794:	f7fc faaa 	bl	8001cec <HAL_GetTick>
 8005798:	4602      	mov	r2, r0
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	1ad3      	subs	r3, r2, r3
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d901      	bls.n	80057a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e045      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057a6:	4b06      	ldr	r3, [pc, #24]	@ (80057c0 <HAL_RCC_OscConfig+0x470>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1f0      	bne.n	8005794 <HAL_RCC_OscConfig+0x444>
 80057b2:	e03d      	b.n	8005830 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d107      	bne.n	80057cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e038      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
 80057c0:	40023800 	.word	0x40023800
 80057c4:	40007000 	.word	0x40007000
 80057c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80057cc:	4b1b      	ldr	r3, [pc, #108]	@ (800583c <HAL_RCC_OscConfig+0x4ec>)
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	699b      	ldr	r3, [r3, #24]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d028      	beq.n	800582c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d121      	bne.n	800582c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d11a      	bne.n	800582c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057fc:	4013      	ands	r3, r2
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005802:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005804:	4293      	cmp	r3, r2
 8005806:	d111      	bne.n	800582c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005812:	085b      	lsrs	r3, r3, #1
 8005814:	3b01      	subs	r3, #1
 8005816:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005818:	429a      	cmp	r2, r3
 800581a:	d107      	bne.n	800582c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005826:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005828:	429a      	cmp	r2, r3
 800582a:	d001      	beq.n	8005830 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e000      	b.n	8005832 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005830:	2300      	movs	r3, #0
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	40023800 	.word	0x40023800

08005840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b084      	sub	sp, #16
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d101      	bne.n	8005854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e0cc      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005854:	4b68      	ldr	r3, [pc, #416]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0307 	and.w	r3, r3, #7
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	429a      	cmp	r2, r3
 8005860:	d90c      	bls.n	800587c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005862:	4b65      	ldr	r3, [pc, #404]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005864:	683a      	ldr	r2, [r7, #0]
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800586a:	4b63      	ldr	r3, [pc, #396]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d001      	beq.n	800587c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e0b8      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0302 	and.w	r3, r3, #2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d020      	beq.n	80058ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b00      	cmp	r3, #0
 8005892:	d005      	beq.n	80058a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005894:	4b59      	ldr	r3, [pc, #356]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	4a58      	ldr	r2, [pc, #352]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 800589a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800589e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d005      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80058ac:	4b53      	ldr	r3, [pc, #332]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	4a52      	ldr	r2, [pc, #328]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80058b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80058b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058b8:	4b50      	ldr	r3, [pc, #320]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	494d      	ldr	r1, [pc, #308]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d044      	beq.n	8005960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d107      	bne.n	80058ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058de:	4b47      	ldr	r3, [pc, #284]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d119      	bne.n	800591e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e07f      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d003      	beq.n	80058fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d107      	bne.n	800590e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058fe:	4b3f      	ldr	r3, [pc, #252]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005906:	2b00      	cmp	r3, #0
 8005908:	d109      	bne.n	800591e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e06f      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800590e:	4b3b      	ldr	r3, [pc, #236]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0302 	and.w	r3, r3, #2
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e067      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800591e:	4b37      	ldr	r3, [pc, #220]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f023 0203 	bic.w	r2, r3, #3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	4934      	ldr	r1, [pc, #208]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 800592c:	4313      	orrs	r3, r2
 800592e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005930:	f7fc f9dc 	bl	8001cec <HAL_GetTick>
 8005934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005936:	e00a      	b.n	800594e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005938:	f7fc f9d8 	bl	8001cec <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005946:	4293      	cmp	r3, r2
 8005948:	d901      	bls.n	800594e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e04f      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800594e:	4b2b      	ldr	r3, [pc, #172]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f003 020c 	and.w	r2, r3, #12
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	429a      	cmp	r2, r3
 800595e:	d1eb      	bne.n	8005938 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005960:	4b25      	ldr	r3, [pc, #148]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	683a      	ldr	r2, [r7, #0]
 800596a:	429a      	cmp	r2, r3
 800596c:	d20c      	bcs.n	8005988 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800596e:	4b22      	ldr	r3, [pc, #136]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005970:	683a      	ldr	r2, [r7, #0]
 8005972:	b2d2      	uxtb	r2, r2
 8005974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005976:	4b20      	ldr	r3, [pc, #128]	@ (80059f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0307 	and.w	r3, r3, #7
 800597e:	683a      	ldr	r2, [r7, #0]
 8005980:	429a      	cmp	r2, r3
 8005982:	d001      	beq.n	8005988 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e032      	b.n	80059ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 0304 	and.w	r3, r3, #4
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005994:	4b19      	ldr	r3, [pc, #100]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	4916      	ldr	r1, [pc, #88]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0308 	and.w	r3, r3, #8
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d009      	beq.n	80059c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059b2:	4b12      	ldr	r3, [pc, #72]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	00db      	lsls	r3, r3, #3
 80059c0:	490e      	ldr	r1, [pc, #56]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80059c6:	f000 f821 	bl	8005a0c <HAL_RCC_GetSysClockFreq>
 80059ca:	4602      	mov	r2, r0
 80059cc:	4b0b      	ldr	r3, [pc, #44]	@ (80059fc <HAL_RCC_ClockConfig+0x1bc>)
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	091b      	lsrs	r3, r3, #4
 80059d2:	f003 030f 	and.w	r3, r3, #15
 80059d6:	490a      	ldr	r1, [pc, #40]	@ (8005a00 <HAL_RCC_ClockConfig+0x1c0>)
 80059d8:	5ccb      	ldrb	r3, [r1, r3]
 80059da:	fa22 f303 	lsr.w	r3, r2, r3
 80059de:	4a09      	ldr	r2, [pc, #36]	@ (8005a04 <HAL_RCC_ClockConfig+0x1c4>)
 80059e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80059e2:	4b09      	ldr	r3, [pc, #36]	@ (8005a08 <HAL_RCC_ClockConfig+0x1c8>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fc f93c 	bl	8001c64 <HAL_InitTick>

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	40023c00 	.word	0x40023c00
 80059fc:	40023800 	.word	0x40023800
 8005a00:	0800c3dc 	.word	0x0800c3dc
 8005a04:	2000000c 	.word	0x2000000c
 8005a08:	20000010 	.word	0x20000010

08005a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a10:	b090      	sub	sp, #64	@ 0x40
 8005a12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005a14:	2300      	movs	r3, #0
 8005a16:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a24:	4b59      	ldr	r3, [pc, #356]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f003 030c 	and.w	r3, r3, #12
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d00d      	beq.n	8005a4c <HAL_RCC_GetSysClockFreq+0x40>
 8005a30:	2b08      	cmp	r3, #8
 8005a32:	f200 80a1 	bhi.w	8005b78 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d002      	beq.n	8005a40 <HAL_RCC_GetSysClockFreq+0x34>
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d003      	beq.n	8005a46 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a3e:	e09b      	b.n	8005b78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a40:	4b53      	ldr	r3, [pc, #332]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a44:	e09b      	b.n	8005b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005a46:	4b53      	ldr	r3, [pc, #332]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005a4a:	e098      	b.n	8005b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a4c:	4b4f      	ldr	r3, [pc, #316]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a56:	4b4d      	ldr	r3, [pc, #308]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d028      	beq.n	8005ab4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a62:	4b4a      	ldr	r3, [pc, #296]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	099b      	lsrs	r3, r3, #6
 8005a68:	2200      	movs	r2, #0
 8005a6a:	623b      	str	r3, [r7, #32]
 8005a6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a74:	2100      	movs	r1, #0
 8005a76:	4b47      	ldr	r3, [pc, #284]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a78:	fb03 f201 	mul.w	r2, r3, r1
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	fb00 f303 	mul.w	r3, r0, r3
 8005a82:	4413      	add	r3, r2
 8005a84:	4a43      	ldr	r2, [pc, #268]	@ (8005b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8005a86:	fba0 1202 	umull	r1, r2, r0, r2
 8005a8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a8c:	460a      	mov	r2, r1
 8005a8e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005a90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a92:	4413      	add	r3, r2
 8005a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a98:	2200      	movs	r2, #0
 8005a9a:	61bb      	str	r3, [r7, #24]
 8005a9c:	61fa      	str	r2, [r7, #28]
 8005a9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aa2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005aa6:	f7fa fbeb 	bl	8000280 <__aeabi_uldivmod>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	460b      	mov	r3, r1
 8005aae:	4613      	mov	r3, r2
 8005ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ab2:	e053      	b.n	8005b5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ab4:	4b35      	ldr	r3, [pc, #212]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	099b      	lsrs	r3, r3, #6
 8005aba:	2200      	movs	r2, #0
 8005abc:	613b      	str	r3, [r7, #16]
 8005abe:	617a      	str	r2, [r7, #20]
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005ac6:	f04f 0b00 	mov.w	fp, #0
 8005aca:	4652      	mov	r2, sl
 8005acc:	465b      	mov	r3, fp
 8005ace:	f04f 0000 	mov.w	r0, #0
 8005ad2:	f04f 0100 	mov.w	r1, #0
 8005ad6:	0159      	lsls	r1, r3, #5
 8005ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005adc:	0150      	lsls	r0, r2, #5
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	ebb2 080a 	subs.w	r8, r2, sl
 8005ae6:	eb63 090b 	sbc.w	r9, r3, fp
 8005aea:	f04f 0200 	mov.w	r2, #0
 8005aee:	f04f 0300 	mov.w	r3, #0
 8005af2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005af6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005afa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005afe:	ebb2 0408 	subs.w	r4, r2, r8
 8005b02:	eb63 0509 	sbc.w	r5, r3, r9
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	f04f 0300 	mov.w	r3, #0
 8005b0e:	00eb      	lsls	r3, r5, #3
 8005b10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b14:	00e2      	lsls	r2, r4, #3
 8005b16:	4614      	mov	r4, r2
 8005b18:	461d      	mov	r5, r3
 8005b1a:	eb14 030a 	adds.w	r3, r4, sl
 8005b1e:	603b      	str	r3, [r7, #0]
 8005b20:	eb45 030b 	adc.w	r3, r5, fp
 8005b24:	607b      	str	r3, [r7, #4]
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b32:	4629      	mov	r1, r5
 8005b34:	028b      	lsls	r3, r1, #10
 8005b36:	4621      	mov	r1, r4
 8005b38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	028a      	lsls	r2, r1, #10
 8005b40:	4610      	mov	r0, r2
 8005b42:	4619      	mov	r1, r3
 8005b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b46:	2200      	movs	r2, #0
 8005b48:	60bb      	str	r3, [r7, #8]
 8005b4a:	60fa      	str	r2, [r7, #12]
 8005b4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b50:	f7fa fb96 	bl	8000280 <__aeabi_uldivmod>
 8005b54:	4602      	mov	r2, r0
 8005b56:	460b      	mov	r3, r1
 8005b58:	4613      	mov	r3, r2
 8005b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	0c1b      	lsrs	r3, r3, #16
 8005b62:	f003 0303 	and.w	r3, r3, #3
 8005b66:	3301      	adds	r3, #1
 8005b68:	005b      	lsls	r3, r3, #1
 8005b6a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005b6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b76:	e002      	b.n	8005b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b78:	4b05      	ldr	r3, [pc, #20]	@ (8005b90 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005b7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3740      	adds	r7, #64	@ 0x40
 8005b84:	46bd      	mov	sp, r7
 8005b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b8a:	bf00      	nop
 8005b8c:	40023800 	.word	0x40023800
 8005b90:	00f42400 	.word	0x00f42400
 8005b94:	017d7840 	.word	0x017d7840

08005b98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b9c:	4b03      	ldr	r3, [pc, #12]	@ (8005bac <HAL_RCC_GetHCLKFreq+0x14>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	2000000c 	.word	0x2000000c

08005bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bb4:	f7ff fff0 	bl	8005b98 <HAL_RCC_GetHCLKFreq>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	4b05      	ldr	r3, [pc, #20]	@ (8005bd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	0a9b      	lsrs	r3, r3, #10
 8005bc0:	f003 0307 	and.w	r3, r3, #7
 8005bc4:	4903      	ldr	r1, [pc, #12]	@ (8005bd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bc6:	5ccb      	ldrb	r3, [r1, r3]
 8005bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	bd80      	pop	{r7, pc}
 8005bd0:	40023800 	.word	0x40023800
 8005bd4:	0800c3ec 	.word	0x0800c3ec

08005bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e041      	b.n	8005c6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d106      	bne.n	8005c04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7fb feba 	bl	8001978 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3304      	adds	r3, #4
 8005c14:	4619      	mov	r1, r3
 8005c16:	4610      	mov	r0, r2
 8005c18:	f000 fc3c 	bl	8006494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3708      	adds	r7, #8
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d001      	beq.n	8005c90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e044      	b.n	8005d1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f042 0201 	orr.w	r2, r2, #1
 8005ca6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a1e      	ldr	r2, [pc, #120]	@ (8005d28 <HAL_TIM_Base_Start_IT+0xb0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d018      	beq.n	8005ce4 <HAL_TIM_Base_Start_IT+0x6c>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cba:	d013      	beq.n	8005ce4 <HAL_TIM_Base_Start_IT+0x6c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a1a      	ldr	r2, [pc, #104]	@ (8005d2c <HAL_TIM_Base_Start_IT+0xb4>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d00e      	beq.n	8005ce4 <HAL_TIM_Base_Start_IT+0x6c>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a19      	ldr	r2, [pc, #100]	@ (8005d30 <HAL_TIM_Base_Start_IT+0xb8>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d009      	beq.n	8005ce4 <HAL_TIM_Base_Start_IT+0x6c>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a17      	ldr	r2, [pc, #92]	@ (8005d34 <HAL_TIM_Base_Start_IT+0xbc>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d004      	beq.n	8005ce4 <HAL_TIM_Base_Start_IT+0x6c>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a16      	ldr	r2, [pc, #88]	@ (8005d38 <HAL_TIM_Base_Start_IT+0xc0>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d111      	bne.n	8005d08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	689b      	ldr	r3, [r3, #8]
 8005cea:	f003 0307 	and.w	r3, r3, #7
 8005cee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2b06      	cmp	r3, #6
 8005cf4:	d010      	beq.n	8005d18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0201 	orr.w	r2, r2, #1
 8005d04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d06:	e007      	b.n	8005d18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f042 0201 	orr.w	r2, r2, #1
 8005d16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d18:	2300      	movs	r3, #0
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3714      	adds	r7, #20
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	40010000 	.word	0x40010000
 8005d2c:	40000400 	.word	0x40000400
 8005d30:	40000800 	.word	0x40000800
 8005d34:	40000c00 	.word	0x40000c00
 8005d38:	40014000 	.word	0x40014000

08005d3c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b082      	sub	sp, #8
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e041      	b.n	8005dd2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f839 	bl	8005dda <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	3304      	adds	r3, #4
 8005d78:	4619      	mov	r1, r3
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	f000 fb8a 	bl	8006494 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3708      	adds	r7, #8
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005dda:	b480      	push	{r7}
 8005ddc:	b083      	sub	sp, #12
 8005dde:	af00      	add	r7, sp, #0
 8005de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005de2:	bf00      	nop
 8005de4:	370c      	adds	r7, #12
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr
	...

08005df0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
 8005df8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d109      	bne.n	8005e14 <HAL_TIM_PWM_Start+0x24>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	bf14      	ite	ne
 8005e0c:	2301      	movne	r3, #1
 8005e0e:	2300      	moveq	r3, #0
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	e022      	b.n	8005e5a <HAL_TIM_PWM_Start+0x6a>
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	d109      	bne.n	8005e2e <HAL_TIM_PWM_Start+0x3e>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	bf14      	ite	ne
 8005e26:	2301      	movne	r3, #1
 8005e28:	2300      	moveq	r3, #0
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	e015      	b.n	8005e5a <HAL_TIM_PWM_Start+0x6a>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b08      	cmp	r3, #8
 8005e32:	d109      	bne.n	8005e48 <HAL_TIM_PWM_Start+0x58>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	bf14      	ite	ne
 8005e40:	2301      	movne	r3, #1
 8005e42:	2300      	moveq	r3, #0
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	e008      	b.n	8005e5a <HAL_TIM_PWM_Start+0x6a>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	bf14      	ite	ne
 8005e54:	2301      	movne	r3, #1
 8005e56:	2300      	moveq	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e068      	b.n	8005f34 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d104      	bne.n	8005e72 <HAL_TIM_PWM_Start+0x82>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e70:	e013      	b.n	8005e9a <HAL_TIM_PWM_Start+0xaa>
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	2b04      	cmp	r3, #4
 8005e76:	d104      	bne.n	8005e82 <HAL_TIM_PWM_Start+0x92>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e80:	e00b      	b.n	8005e9a <HAL_TIM_PWM_Start+0xaa>
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d104      	bne.n	8005e92 <HAL_TIM_PWM_Start+0xa2>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2202      	movs	r2, #2
 8005e8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e90:	e003      	b.n	8005e9a <HAL_TIM_PWM_Start+0xaa>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	6839      	ldr	r1, [r7, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f000 fda2 	bl	80069ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a23      	ldr	r2, [pc, #140]	@ (8005f3c <HAL_TIM_PWM_Start+0x14c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d107      	bne.n	8005ec2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ec0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a1d      	ldr	r2, [pc, #116]	@ (8005f3c <HAL_TIM_PWM_Start+0x14c>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d018      	beq.n	8005efe <HAL_TIM_PWM_Start+0x10e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ed4:	d013      	beq.n	8005efe <HAL_TIM_PWM_Start+0x10e>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a19      	ldr	r2, [pc, #100]	@ (8005f40 <HAL_TIM_PWM_Start+0x150>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d00e      	beq.n	8005efe <HAL_TIM_PWM_Start+0x10e>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a17      	ldr	r2, [pc, #92]	@ (8005f44 <HAL_TIM_PWM_Start+0x154>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d009      	beq.n	8005efe <HAL_TIM_PWM_Start+0x10e>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a16      	ldr	r2, [pc, #88]	@ (8005f48 <HAL_TIM_PWM_Start+0x158>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d004      	beq.n	8005efe <HAL_TIM_PWM_Start+0x10e>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a14      	ldr	r2, [pc, #80]	@ (8005f4c <HAL_TIM_PWM_Start+0x15c>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d111      	bne.n	8005f22 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0307 	and.w	r3, r3, #7
 8005f08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b06      	cmp	r3, #6
 8005f0e:	d010      	beq.n	8005f32 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681a      	ldr	r2, [r3, #0]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f042 0201 	orr.w	r2, r2, #1
 8005f1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f20:	e007      	b.n	8005f32 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f042 0201 	orr.w	r2, r2, #1
 8005f30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f32:	2300      	movs	r3, #0
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40010000 	.word	0x40010000
 8005f40:	40000400 	.word	0x40000400
 8005f44:	40000800 	.word	0x40000800
 8005f48:	40000c00 	.word	0x40000c00
 8005f4c:	40014000 	.word	0x40014000

08005f50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b084      	sub	sp, #16
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d020      	beq.n	8005fb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d01b      	beq.n	8005fb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f06f 0202 	mvn.w	r2, #2
 8005f84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	f003 0303 	and.w	r3, r3, #3
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fa5b 	bl	8006456 <HAL_TIM_IC_CaptureCallback>
 8005fa0:	e005      	b.n	8005fae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 fa4d 	bl	8006442 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f000 fa5e 	bl	800646a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	f003 0304 	and.w	r3, r3, #4
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d020      	beq.n	8006000 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d01b      	beq.n	8006000 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f06f 0204 	mvn.w	r2, #4
 8005fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2202      	movs	r2, #2
 8005fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d003      	beq.n	8005fee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fa35 	bl	8006456 <HAL_TIM_IC_CaptureCallback>
 8005fec:	e005      	b.n	8005ffa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 fa27 	bl	8006442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f000 fa38 	bl	800646a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f003 0308 	and.w	r3, r3, #8
 8006006:	2b00      	cmp	r3, #0
 8006008:	d020      	beq.n	800604c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f003 0308 	and.w	r3, r3, #8
 8006010:	2b00      	cmp	r3, #0
 8006012:	d01b      	beq.n	800604c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f06f 0208 	mvn.w	r2, #8
 800601c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2204      	movs	r2, #4
 8006022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	69db      	ldr	r3, [r3, #28]
 800602a:	f003 0303 	and.w	r3, r3, #3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa0f 	bl	8006456 <HAL_TIM_IC_CaptureCallback>
 8006038:	e005      	b.n	8006046 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fa01 	bl	8006442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 fa12 	bl	800646a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f003 0310 	and.w	r3, r3, #16
 8006052:	2b00      	cmp	r3, #0
 8006054:	d020      	beq.n	8006098 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	f003 0310 	and.w	r3, r3, #16
 800605c:	2b00      	cmp	r3, #0
 800605e:	d01b      	beq.n	8006098 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f06f 0210 	mvn.w	r2, #16
 8006068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2208      	movs	r2, #8
 800606e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	69db      	ldr	r3, [r3, #28]
 8006076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f9e9 	bl	8006456 <HAL_TIM_IC_CaptureCallback>
 8006084:	e005      	b.n	8006092 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f9db 	bl	8006442 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 f9ec 	bl	800646a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00c      	beq.n	80060bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 0301 	and.w	r3, r3, #1
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d007      	beq.n	80060bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f06f 0201 	mvn.w	r2, #1
 80060b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f7fa fd24 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00c      	beq.n	80060e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d007      	beq.n	80060e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80060d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fd24 	bl	8006b28 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00c      	beq.n	8006104 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d007      	beq.n	8006104 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f9bd 	bl	800647e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f003 0320 	and.w	r3, r3, #32
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00c      	beq.n	8006128 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f003 0320 	and.w	r3, r3, #32
 8006114:	2b00      	cmp	r3, #0
 8006116:	d007      	beq.n	8006128 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f06f 0220 	mvn.w	r2, #32
 8006120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 fcf6 	bl	8006b14 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006128:	bf00      	nop
 800612a:	3710      	adds	r7, #16
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800613c:	2300      	movs	r3, #0
 800613e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d101      	bne.n	800614e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800614a:	2302      	movs	r3, #2
 800614c:	e0ae      	b.n	80062ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2201      	movs	r2, #1
 8006152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b0c      	cmp	r3, #12
 800615a:	f200 809f 	bhi.w	800629c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800615e:	a201      	add	r2, pc, #4	@ (adr r2, 8006164 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006164:	08006199 	.word	0x08006199
 8006168:	0800629d 	.word	0x0800629d
 800616c:	0800629d 	.word	0x0800629d
 8006170:	0800629d 	.word	0x0800629d
 8006174:	080061d9 	.word	0x080061d9
 8006178:	0800629d 	.word	0x0800629d
 800617c:	0800629d 	.word	0x0800629d
 8006180:	0800629d 	.word	0x0800629d
 8006184:	0800621b 	.word	0x0800621b
 8006188:	0800629d 	.word	0x0800629d
 800618c:	0800629d 	.word	0x0800629d
 8006190:	0800629d 	.word	0x0800629d
 8006194:	0800625b 	.word	0x0800625b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68b9      	ldr	r1, [r7, #8]
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f9fe 	bl	80065a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699a      	ldr	r2, [r3, #24]
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0208 	orr.w	r2, r2, #8
 80061b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f022 0204 	bic.w	r2, r2, #4
 80061c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6999      	ldr	r1, [r3, #24]
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	691a      	ldr	r2, [r3, #16]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	430a      	orrs	r2, r1
 80061d4:	619a      	str	r2, [r3, #24]
      break;
 80061d6:	e064      	b.n	80062a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68b9      	ldr	r1, [r7, #8]
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fa44 	bl	800666c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	699a      	ldr	r2, [r3, #24]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006202:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	6999      	ldr	r1, [r3, #24]
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	691b      	ldr	r3, [r3, #16]
 800620e:	021a      	lsls	r2, r3, #8
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	430a      	orrs	r2, r1
 8006216:	619a      	str	r2, [r3, #24]
      break;
 8006218:	e043      	b.n	80062a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68b9      	ldr	r1, [r7, #8]
 8006220:	4618      	mov	r0, r3
 8006222:	f000 fa8f 	bl	8006744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69da      	ldr	r2, [r3, #28]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f042 0208 	orr.w	r2, r2, #8
 8006234:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f022 0204 	bic.w	r2, r2, #4
 8006244:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69d9      	ldr	r1, [r3, #28]
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	430a      	orrs	r2, r1
 8006256:	61da      	str	r2, [r3, #28]
      break;
 8006258:	e023      	b.n	80062a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68b9      	ldr	r1, [r7, #8]
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fad9 	bl	8006818 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	69da      	ldr	r2, [r3, #28]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006274:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69da      	ldr	r2, [r3, #28]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006284:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69d9      	ldr	r1, [r3, #28]
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	021a      	lsls	r2, r3, #8
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	430a      	orrs	r2, r1
 8006298:	61da      	str	r2, [r3, #28]
      break;
 800629a:	e002      	b.n	80062a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	75fb      	strb	r3, [r7, #23]
      break;
 80062a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2200      	movs	r2, #0
 80062a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062be:	2300      	movs	r3, #0
 80062c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d101      	bne.n	80062d0 <HAL_TIM_ConfigClockSource+0x1c>
 80062cc:	2302      	movs	r3, #2
 80062ce:	e0b4      	b.n	800643a <HAL_TIM_ConfigClockSource+0x186>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68ba      	ldr	r2, [r7, #8]
 80062fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006308:	d03e      	beq.n	8006388 <HAL_TIM_ConfigClockSource+0xd4>
 800630a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800630e:	f200 8087 	bhi.w	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006316:	f000 8086 	beq.w	8006426 <HAL_TIM_ConfigClockSource+0x172>
 800631a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800631e:	d87f      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006320:	2b70      	cmp	r3, #112	@ 0x70
 8006322:	d01a      	beq.n	800635a <HAL_TIM_ConfigClockSource+0xa6>
 8006324:	2b70      	cmp	r3, #112	@ 0x70
 8006326:	d87b      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006328:	2b60      	cmp	r3, #96	@ 0x60
 800632a:	d050      	beq.n	80063ce <HAL_TIM_ConfigClockSource+0x11a>
 800632c:	2b60      	cmp	r3, #96	@ 0x60
 800632e:	d877      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006330:	2b50      	cmp	r3, #80	@ 0x50
 8006332:	d03c      	beq.n	80063ae <HAL_TIM_ConfigClockSource+0xfa>
 8006334:	2b50      	cmp	r3, #80	@ 0x50
 8006336:	d873      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006338:	2b40      	cmp	r3, #64	@ 0x40
 800633a:	d058      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0x13a>
 800633c:	2b40      	cmp	r3, #64	@ 0x40
 800633e:	d86f      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006340:	2b30      	cmp	r3, #48	@ 0x30
 8006342:	d064      	beq.n	800640e <HAL_TIM_ConfigClockSource+0x15a>
 8006344:	2b30      	cmp	r3, #48	@ 0x30
 8006346:	d86b      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006348:	2b20      	cmp	r3, #32
 800634a:	d060      	beq.n	800640e <HAL_TIM_ConfigClockSource+0x15a>
 800634c:	2b20      	cmp	r3, #32
 800634e:	d867      	bhi.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
 8006350:	2b00      	cmp	r3, #0
 8006352:	d05c      	beq.n	800640e <HAL_TIM_ConfigClockSource+0x15a>
 8006354:	2b10      	cmp	r3, #16
 8006356:	d05a      	beq.n	800640e <HAL_TIM_ConfigClockSource+0x15a>
 8006358:	e062      	b.n	8006420 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800636a:	f000 fb1f 	bl	80069ac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800637c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	609a      	str	r2, [r3, #8]
      break;
 8006386:	e04f      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006398:	f000 fb08 	bl	80069ac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	689a      	ldr	r2, [r3, #8]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063aa:	609a      	str	r2, [r3, #8]
      break;
 80063ac:	e03c      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ba:	461a      	mov	r2, r3
 80063bc:	f000 fa7c 	bl	80068b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2150      	movs	r1, #80	@ 0x50
 80063c6:	4618      	mov	r0, r3
 80063c8:	f000 fad5 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80063cc:	e02c      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80063da:	461a      	mov	r2, r3
 80063dc:	f000 fa9b 	bl	8006916 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2160      	movs	r1, #96	@ 0x60
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fac5 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 80063ec:	e01c      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063fa:	461a      	mov	r2, r3
 80063fc:	f000 fa5c 	bl	80068b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2140      	movs	r1, #64	@ 0x40
 8006406:	4618      	mov	r0, r3
 8006408:	f000 fab5 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 800640c:	e00c      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4619      	mov	r1, r3
 8006418:	4610      	mov	r0, r2
 800641a:	f000 faac 	bl	8006976 <TIM_ITRx_SetConfig>
      break;
 800641e:	e003      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	73fb      	strb	r3, [r7, #15]
      break;
 8006424:	e000      	b.n	8006428 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006426:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006438:	7bfb      	ldrb	r3, [r7, #15]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800644a:	bf00      	nop
 800644c:	370c      	adds	r7, #12
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr

08006456 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800645e:	bf00      	nop
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
	...

08006494 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a37      	ldr	r2, [pc, #220]	@ (8006584 <TIM_Base_SetConfig+0xf0>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d00f      	beq.n	80064cc <TIM_Base_SetConfig+0x38>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b2:	d00b      	beq.n	80064cc <TIM_Base_SetConfig+0x38>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a34      	ldr	r2, [pc, #208]	@ (8006588 <TIM_Base_SetConfig+0xf4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d007      	beq.n	80064cc <TIM_Base_SetConfig+0x38>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a33      	ldr	r2, [pc, #204]	@ (800658c <TIM_Base_SetConfig+0xf8>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_Base_SetConfig+0x38>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a32      	ldr	r2, [pc, #200]	@ (8006590 <TIM_Base_SetConfig+0xfc>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d108      	bne.n	80064de <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a28      	ldr	r2, [pc, #160]	@ (8006584 <TIM_Base_SetConfig+0xf0>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d01b      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ec:	d017      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a25      	ldr	r2, [pc, #148]	@ (8006588 <TIM_Base_SetConfig+0xf4>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d013      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a24      	ldr	r2, [pc, #144]	@ (800658c <TIM_Base_SetConfig+0xf8>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d00f      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a23      	ldr	r2, [pc, #140]	@ (8006590 <TIM_Base_SetConfig+0xfc>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00b      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a22      	ldr	r2, [pc, #136]	@ (8006594 <TIM_Base_SetConfig+0x100>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d007      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a21      	ldr	r2, [pc, #132]	@ (8006598 <TIM_Base_SetConfig+0x104>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_Base_SetConfig+0x8a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a20      	ldr	r2, [pc, #128]	@ (800659c <TIM_Base_SetConfig+0x108>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d108      	bne.n	8006530 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	4313      	orrs	r3, r2
 800652e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	4313      	orrs	r3, r2
 800653c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	689a      	ldr	r2, [r3, #8]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a0c      	ldr	r2, [pc, #48]	@ (8006584 <TIM_Base_SetConfig+0xf0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d103      	bne.n	800655e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	691a      	ldr	r2, [r3, #16]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f043 0204 	orr.w	r2, r3, #4
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	601a      	str	r2, [r3, #0]
}
 8006576:	bf00      	nop
 8006578:	3714      	adds	r7, #20
 800657a:	46bd      	mov	sp, r7
 800657c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	40010000 	.word	0x40010000
 8006588:	40000400 	.word	0x40000400
 800658c:	40000800 	.word	0x40000800
 8006590:	40000c00 	.word	0x40000c00
 8006594:	40014000 	.word	0x40014000
 8006598:	40014400 	.word	0x40014400
 800659c:	40014800 	.word	0x40014800

080065a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
 80065a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a1b      	ldr	r3, [r3, #32]
 80065ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f023 0201 	bic.w	r2, r3, #1
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0303 	bic.w	r3, r3, #3
 80065d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f023 0302 	bic.w	r3, r3, #2
 80065e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006668 <TIM_OC1_SetConfig+0xc8>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d10c      	bne.n	8006616 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f023 0308 	bic.w	r3, r3, #8
 8006602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	4313      	orrs	r3, r2
 800660c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	f023 0304 	bic.w	r3, r3, #4
 8006614:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a13      	ldr	r2, [pc, #76]	@ (8006668 <TIM_OC1_SetConfig+0xc8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d111      	bne.n	8006642 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006624:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800662c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	695b      	ldr	r3, [r3, #20]
 8006632:	693a      	ldr	r2, [r7, #16]
 8006634:	4313      	orrs	r3, r2
 8006636:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	693a      	ldr	r2, [r7, #16]
 800663e:	4313      	orrs	r3, r2
 8006640:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	685a      	ldr	r2, [r3, #4]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	621a      	str	r2, [r3, #32]
}
 800665c:	bf00      	nop
 800665e:	371c      	adds	r7, #28
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr
 8006668:	40010000 	.word	0x40010000

0800666c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6a1b      	ldr	r3, [r3, #32]
 800667a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	f023 0210 	bic.w	r2, r3, #16
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	699b      	ldr	r3, [r3, #24]
 8006692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800669a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	021b      	lsls	r3, r3, #8
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	f023 0320 	bic.w	r3, r3, #32
 80066b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	011b      	lsls	r3, r3, #4
 80066be:	697a      	ldr	r2, [r7, #20]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a1e      	ldr	r2, [pc, #120]	@ (8006740 <TIM_OC2_SetConfig+0xd4>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d10d      	bne.n	80066e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	011b      	lsls	r3, r3, #4
 80066da:	697a      	ldr	r2, [r7, #20]
 80066dc:	4313      	orrs	r3, r2
 80066de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	4a15      	ldr	r2, [pc, #84]	@ (8006740 <TIM_OC2_SetConfig+0xd4>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d113      	bne.n	8006718 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80066f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80066fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	695b      	ldr	r3, [r3, #20]
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	4313      	orrs	r3, r2
 800670a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	699b      	ldr	r3, [r3, #24]
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	4313      	orrs	r3, r2
 8006716:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	621a      	str	r2, [r3, #32]
}
 8006732:	bf00      	nop
 8006734:	371c      	adds	r7, #28
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	40010000 	.word	0x40010000

08006744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 0303 	bic.w	r3, r3, #3
 800677a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	68fa      	ldr	r2, [r7, #12]
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800678c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	021b      	lsls	r3, r3, #8
 8006794:	697a      	ldr	r2, [r7, #20]
 8006796:	4313      	orrs	r3, r2
 8006798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a1d      	ldr	r2, [pc, #116]	@ (8006814 <TIM_OC3_SetConfig+0xd0>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d10d      	bne.n	80067be <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	021b      	lsls	r3, r3, #8
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a14      	ldr	r2, [pc, #80]	@ (8006814 <TIM_OC3_SetConfig+0xd0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d113      	bne.n	80067ee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	695b      	ldr	r3, [r3, #20]
 80067da:	011b      	lsls	r3, r3, #4
 80067dc:	693a      	ldr	r2, [r7, #16]
 80067de:	4313      	orrs	r3, r2
 80067e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	699b      	ldr	r3, [r3, #24]
 80067e6:	011b      	lsls	r3, r3, #4
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	697a      	ldr	r2, [r7, #20]
 8006806:	621a      	str	r2, [r3, #32]
}
 8006808:	bf00      	nop
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	40010000 	.word	0x40010000

08006818 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a1b      	ldr	r3, [r3, #32]
 800682c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800684e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	021b      	lsls	r3, r3, #8
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	4313      	orrs	r3, r2
 800685a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006862:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	031b      	lsls	r3, r3, #12
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4313      	orrs	r3, r2
 800686e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a10      	ldr	r2, [pc, #64]	@ (80068b4 <TIM_OC4_SetConfig+0x9c>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d109      	bne.n	800688c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800687e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	019b      	lsls	r3, r3, #6
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	4313      	orrs	r3, r2
 800688a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40010000 	.word	0x40010000

080068b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	6a1b      	ldr	r3, [r3, #32]
 80068c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	f023 0201 	bic.w	r2, r3, #1
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	011b      	lsls	r3, r3, #4
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 030a 	bic.w	r3, r3, #10
 80068f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	697a      	ldr	r2, [r7, #20]
 8006908:	621a      	str	r2, [r3, #32]
}
 800690a:	bf00      	nop
 800690c:	371c      	adds	r7, #28
 800690e:	46bd      	mov	sp, r7
 8006910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006914:	4770      	bx	lr

08006916 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006916:	b480      	push	{r7}
 8006918:	b087      	sub	sp, #28
 800691a:	af00      	add	r7, sp, #0
 800691c:	60f8      	str	r0, [r7, #12]
 800691e:	60b9      	str	r1, [r7, #8]
 8006920:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6a1b      	ldr	r3, [r3, #32]
 8006926:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6a1b      	ldr	r3, [r3, #32]
 800692c:	f023 0210 	bic.w	r2, r3, #16
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006940:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	031b      	lsls	r3, r3, #12
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006952:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	697a      	ldr	r2, [r7, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	621a      	str	r2, [r3, #32]
}
 800696a:	bf00      	nop
 800696c:	371c      	adds	r7, #28
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006976:	b480      	push	{r7}
 8006978:	b085      	sub	sp, #20
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
 800697e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800698c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4313      	orrs	r3, r2
 8006994:	f043 0307 	orr.w	r3, r3, #7
 8006998:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	609a      	str	r2, [r3, #8]
}
 80069a0:	bf00      	nop
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b087      	sub	sp, #28
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
 80069b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	021a      	lsls	r2, r3, #8
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	431a      	orrs	r2, r3
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	697a      	ldr	r2, [r7, #20]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	697a      	ldr	r2, [r7, #20]
 80069de:	609a      	str	r2, [r3, #8]
}
 80069e0:	bf00      	nop
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b087      	sub	sp, #28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	f003 031f 	and.w	r3, r3, #31
 80069fe:	2201      	movs	r2, #1
 8006a00:	fa02 f303 	lsl.w	r3, r2, r3
 8006a04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6a1a      	ldr	r2, [r3, #32]
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	43db      	mvns	r3, r3
 8006a0e:	401a      	ands	r2, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a1a      	ldr	r2, [r3, #32]
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	f003 031f 	and.w	r3, r3, #31
 8006a1e:	6879      	ldr	r1, [r7, #4]
 8006a20:	fa01 f303 	lsl.w	r3, r1, r3
 8006a24:	431a      	orrs	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	621a      	str	r2, [r3, #32]
}
 8006a2a:	bf00      	nop
 8006a2c:	371c      	adds	r7, #28
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
	...

08006a38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d101      	bne.n	8006a50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	e050      	b.n	8006af2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b00 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d018      	beq.n	8006ac6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a9c:	d013      	beq.n	8006ac6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a18      	ldr	r2, [pc, #96]	@ (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d00e      	beq.n	8006ac6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a16      	ldr	r2, [pc, #88]	@ (8006b08 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d009      	beq.n	8006ac6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a15      	ldr	r2, [pc, #84]	@ (8006b0c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d004      	beq.n	8006ac6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a13      	ldr	r2, [pc, #76]	@ (8006b10 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d10c      	bne.n	8006ae0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006acc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	68ba      	ldr	r2, [r7, #8]
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006af0:	2300      	movs	r3, #0
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40010000 	.word	0x40010000
 8006b04:	40000400 	.word	0x40000400
 8006b08:	40000800 	.word	0x40000800
 8006b0c:	40000c00 	.word	0x40000c00
 8006b10:	40014000 	.word	0x40014000

08006b14 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b084      	sub	sp, #16
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
 8006b46:	f107 001c 	add.w	r0, r7, #28
 8006b4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b4e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d123      	bne.n	8006b9e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	68db      	ldr	r3, [r3, #12]
 8006b76:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d105      	bne.n	8006b92 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f001 fae8 	bl	8008168 <USB_CoreReset>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	73fb      	strb	r3, [r7, #15]
 8006b9c:	e01b      	b.n	8006bd6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68db      	ldr	r3, [r3, #12]
 8006ba2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f001 fadc 	bl	8008168 <USB_CoreReset>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006bb4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d106      	bne.n	8006bca <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bc0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	639a      	str	r2, [r3, #56]	@ 0x38
 8006bc8:	e005      	b.n	8006bd6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006bd6:	7fbb      	ldrb	r3, [r7, #30]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d10b      	bne.n	8006bf4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	f043 0206 	orr.w	r2, r3, #6
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	689b      	ldr	r3, [r3, #8]
 8006bec:	f043 0220 	orr.w	r2, r3, #32
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3710      	adds	r7, #16
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c00:	b004      	add	sp, #16
 8006c02:	4770      	bx	lr

08006c04 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b087      	sub	sp, #28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006c12:	79fb      	ldrb	r3, [r7, #7]
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d165      	bne.n	8006ce4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	4a41      	ldr	r2, [pc, #260]	@ (8006d20 <USB_SetTurnaroundTime+0x11c>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d906      	bls.n	8006c2e <USB_SetTurnaroundTime+0x2a>
 8006c20:	68bb      	ldr	r3, [r7, #8]
 8006c22:	4a40      	ldr	r2, [pc, #256]	@ (8006d24 <USB_SetTurnaroundTime+0x120>)
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d202      	bcs.n	8006c2e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006c28:	230f      	movs	r3, #15
 8006c2a:	617b      	str	r3, [r7, #20]
 8006c2c:	e062      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	4a3c      	ldr	r2, [pc, #240]	@ (8006d24 <USB_SetTurnaroundTime+0x120>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d306      	bcc.n	8006c44 <USB_SetTurnaroundTime+0x40>
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	4a3b      	ldr	r2, [pc, #236]	@ (8006d28 <USB_SetTurnaroundTime+0x124>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d202      	bcs.n	8006c44 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006c3e:	230e      	movs	r3, #14
 8006c40:	617b      	str	r3, [r7, #20]
 8006c42:	e057      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	4a38      	ldr	r2, [pc, #224]	@ (8006d28 <USB_SetTurnaroundTime+0x124>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d306      	bcc.n	8006c5a <USB_SetTurnaroundTime+0x56>
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	4a37      	ldr	r2, [pc, #220]	@ (8006d2c <USB_SetTurnaroundTime+0x128>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d202      	bcs.n	8006c5a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c54:	230d      	movs	r3, #13
 8006c56:	617b      	str	r3, [r7, #20]
 8006c58:	e04c      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	4a33      	ldr	r2, [pc, #204]	@ (8006d2c <USB_SetTurnaroundTime+0x128>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d306      	bcc.n	8006c70 <USB_SetTurnaroundTime+0x6c>
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	4a32      	ldr	r2, [pc, #200]	@ (8006d30 <USB_SetTurnaroundTime+0x12c>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d802      	bhi.n	8006c70 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006c6a:	230c      	movs	r3, #12
 8006c6c:	617b      	str	r3, [r7, #20]
 8006c6e:	e041      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	4a2f      	ldr	r2, [pc, #188]	@ (8006d30 <USB_SetTurnaroundTime+0x12c>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d906      	bls.n	8006c86 <USB_SetTurnaroundTime+0x82>
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	4a2e      	ldr	r2, [pc, #184]	@ (8006d34 <USB_SetTurnaroundTime+0x130>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d802      	bhi.n	8006c86 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006c80:	230b      	movs	r3, #11
 8006c82:	617b      	str	r3, [r7, #20]
 8006c84:	e036      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	4a2a      	ldr	r2, [pc, #168]	@ (8006d34 <USB_SetTurnaroundTime+0x130>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d906      	bls.n	8006c9c <USB_SetTurnaroundTime+0x98>
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	4a29      	ldr	r2, [pc, #164]	@ (8006d38 <USB_SetTurnaroundTime+0x134>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d802      	bhi.n	8006c9c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006c96:	230a      	movs	r3, #10
 8006c98:	617b      	str	r3, [r7, #20]
 8006c9a:	e02b      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4a26      	ldr	r2, [pc, #152]	@ (8006d38 <USB_SetTurnaroundTime+0x134>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d906      	bls.n	8006cb2 <USB_SetTurnaroundTime+0xae>
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	4a25      	ldr	r2, [pc, #148]	@ (8006d3c <USB_SetTurnaroundTime+0x138>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d202      	bcs.n	8006cb2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006cac:	2309      	movs	r3, #9
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	e020      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	4a21      	ldr	r2, [pc, #132]	@ (8006d3c <USB_SetTurnaroundTime+0x138>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d306      	bcc.n	8006cc8 <USB_SetTurnaroundTime+0xc4>
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	4a20      	ldr	r2, [pc, #128]	@ (8006d40 <USB_SetTurnaroundTime+0x13c>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d802      	bhi.n	8006cc8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006cc2:	2308      	movs	r3, #8
 8006cc4:	617b      	str	r3, [r7, #20]
 8006cc6:	e015      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	4a1d      	ldr	r2, [pc, #116]	@ (8006d40 <USB_SetTurnaroundTime+0x13c>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d906      	bls.n	8006cde <USB_SetTurnaroundTime+0xda>
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8006d44 <USB_SetTurnaroundTime+0x140>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d202      	bcs.n	8006cde <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006cd8:	2307      	movs	r3, #7
 8006cda:	617b      	str	r3, [r7, #20]
 8006cdc:	e00a      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006cde:	2306      	movs	r3, #6
 8006ce0:	617b      	str	r3, [r7, #20]
 8006ce2:	e007      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006ce4:	79fb      	ldrb	r3, [r7, #7]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d102      	bne.n	8006cf0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006cea:	2309      	movs	r3, #9
 8006cec:	617b      	str	r3, [r7, #20]
 8006cee:	e001      	b.n	8006cf4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006cf0:	2309      	movs	r3, #9
 8006cf2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	029b      	lsls	r3, r3, #10
 8006d08:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006d0c:	431a      	orrs	r2, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	371c      	adds	r7, #28
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	00d8acbf 	.word	0x00d8acbf
 8006d24:	00e4e1c0 	.word	0x00e4e1c0
 8006d28:	00f42400 	.word	0x00f42400
 8006d2c:	01067380 	.word	0x01067380
 8006d30:	011a499f 	.word	0x011a499f
 8006d34:	01312cff 	.word	0x01312cff
 8006d38:	014ca43f 	.word	0x014ca43f
 8006d3c:	016e3600 	.word	0x016e3600
 8006d40:	01a6ab1f 	.word	0x01a6ab1f
 8006d44:	01e84800 	.word	0x01e84800

08006d48 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	f043 0201 	orr.w	r2, r3, #1
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d5c:	2300      	movs	r3, #0
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	370c      	adds	r7, #12
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr

08006d6a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	f023 0201 	bic.w	r2, r3, #1
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	460b      	mov	r3, r1
 8006d96:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006da8:	78fb      	ldrb	r3, [r7, #3]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d115      	bne.n	8006dda <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	68db      	ldr	r3, [r3, #12]
 8006db2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006dba:	200a      	movs	r0, #10
 8006dbc:	f7fa ffa2 	bl	8001d04 <HAL_Delay>
      ms += 10U;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	330a      	adds	r3, #10
 8006dc4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f001 f93f 	bl	800804a <USB_GetMode>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d01e      	beq.n	8006e10 <USB_SetCurrentMode+0x84>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2bc7      	cmp	r3, #199	@ 0xc7
 8006dd6:	d9f0      	bls.n	8006dba <USB_SetCurrentMode+0x2e>
 8006dd8:	e01a      	b.n	8006e10 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006dda:	78fb      	ldrb	r3, [r7, #3]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d115      	bne.n	8006e0c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006dec:	200a      	movs	r0, #10
 8006dee:	f7fa ff89 	bl	8001d04 <HAL_Delay>
      ms += 10U;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	330a      	adds	r3, #10
 8006df6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 f926 	bl	800804a <USB_GetMode>
 8006dfe:	4603      	mov	r3, r0
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d005      	beq.n	8006e10 <USB_SetCurrentMode+0x84>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2bc7      	cmp	r3, #199	@ 0xc7
 8006e08:	d9f0      	bls.n	8006dec <USB_SetCurrentMode+0x60>
 8006e0a:	e001      	b.n	8006e10 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	e005      	b.n	8006e1c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2bc8      	cmp	r3, #200	@ 0xc8
 8006e14:	d101      	bne.n	8006e1a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e000      	b.n	8006e1c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e24:	b084      	sub	sp, #16
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b086      	sub	sp, #24
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
 8006e2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006e32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e36:	2300      	movs	r3, #0
 8006e38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e3e:	2300      	movs	r3, #0
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	e009      	b.n	8006e58 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	3340      	adds	r3, #64	@ 0x40
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	4413      	add	r3, r2
 8006e4e:	2200      	movs	r2, #0
 8006e50:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	3301      	adds	r3, #1
 8006e56:	613b      	str	r3, [r7, #16]
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	2b0e      	cmp	r3, #14
 8006e5c:	d9f2      	bls.n	8006e44 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e5e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d11c      	bne.n	8006ea0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e74:	f043 0302 	orr.w	r3, r3, #2
 8006e78:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e8a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e96:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e9e:	e00b      	b.n	8006eb8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ec4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d10d      	bne.n	8006ee8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ecc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d104      	bne.n	8006ede <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f968 	bl	80071ac <USB_SetDevSpeed>
 8006edc:	e008      	b.n	8006ef0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006ede:	2101      	movs	r1, #1
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f963 	bl	80071ac <USB_SetDevSpeed>
 8006ee6:	e003      	b.n	8006ef0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006ee8:	2103      	movs	r1, #3
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f95e 	bl	80071ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ef0:	2110      	movs	r1, #16
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f000 f8fa 	bl	80070ec <USB_FlushTxFifo>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 f924 	bl	8007150 <USB_FlushRxFifo>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d001      	beq.n	8006f12 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f18:	461a      	mov	r2, r3
 8006f1a:	2300      	movs	r3, #0
 8006f1c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f24:	461a      	mov	r2, r3
 8006f26:	2300      	movs	r3, #0
 8006f28:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f30:	461a      	mov	r2, r3
 8006f32:	2300      	movs	r3, #0
 8006f34:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f36:	2300      	movs	r3, #0
 8006f38:	613b      	str	r3, [r7, #16]
 8006f3a:	e043      	b.n	8006fc4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f52:	d118      	bne.n	8006f86 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10a      	bne.n	8006f70 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	015a      	lsls	r2, r3, #5
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	4413      	add	r3, r2
 8006f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f66:	461a      	mov	r2, r3
 8006f68:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f6c:	6013      	str	r3, [r2, #0]
 8006f6e:	e013      	b.n	8006f98 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	015a      	lsls	r2, r3, #5
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	4413      	add	r3, r2
 8006f78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f82:	6013      	str	r3, [r2, #0]
 8006f84:	e008      	b.n	8006f98 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	015a      	lsls	r2, r3, #5
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	4413      	add	r3, r2
 8006f8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f92:	461a      	mov	r2, r3
 8006f94:	2300      	movs	r3, #0
 8006f96:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	015a      	lsls	r2, r3, #5
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	4413      	add	r3, r2
 8006fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	015a      	lsls	r2, r3, #5
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006fbc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	613b      	str	r3, [r7, #16]
 8006fc4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006fc8:	461a      	mov	r2, r3
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d3b5      	bcc.n	8006f3c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	613b      	str	r3, [r7, #16]
 8006fd4:	e043      	b.n	800705e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	015a      	lsls	r2, r3, #5
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4413      	add	r3, r2
 8006fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fec:	d118      	bne.n	8007020 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10a      	bne.n	800700a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	015a      	lsls	r2, r3, #5
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4413      	add	r3, r2
 8006ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007000:	461a      	mov	r2, r3
 8007002:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007006:	6013      	str	r3, [r2, #0]
 8007008:	e013      	b.n	8007032 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	015a      	lsls	r2, r3, #5
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4413      	add	r3, r2
 8007012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007016:	461a      	mov	r2, r3
 8007018:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	e008      	b.n	8007032 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	015a      	lsls	r2, r3, #5
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	4413      	add	r3, r2
 8007028:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702c:	461a      	mov	r2, r3
 800702e:	2300      	movs	r3, #0
 8007030:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	4413      	add	r3, r2
 800703a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800703e:	461a      	mov	r2, r3
 8007040:	2300      	movs	r3, #0
 8007042:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	015a      	lsls	r2, r3, #5
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	4413      	add	r3, r2
 800704c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007050:	461a      	mov	r2, r3
 8007052:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007056:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	3301      	adds	r3, #1
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007062:	461a      	mov	r2, r3
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	4293      	cmp	r3, r2
 8007068:	d3b5      	bcc.n	8006fd6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	68fa      	ldr	r2, [r7, #12]
 8007074:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007078:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800707c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800708a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800708c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007090:	2b00      	cmp	r3, #0
 8007092:	d105      	bne.n	80070a0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	f043 0210 	orr.w	r2, r3, #16
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	699a      	ldr	r2, [r3, #24]
 80070a4:	4b10      	ldr	r3, [pc, #64]	@ (80070e8 <USB_DevInit+0x2c4>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80070ac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d005      	beq.n	80070c0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	f043 0208 	orr.w	r2, r3, #8
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80070c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d107      	bne.n	80070d8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80070d0:	f043 0304 	orr.w	r3, r3, #4
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3718      	adds	r7, #24
 80070de:	46bd      	mov	sp, r7
 80070e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070e4:	b004      	add	sp, #16
 80070e6:	4770      	bx	lr
 80070e8:	803c3800 	.word	0x803c3800

080070ec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	3301      	adds	r3, #1
 80070fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007106:	d901      	bls.n	800710c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e01b      	b.n	8007144 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	daf2      	bge.n	80070fa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	019b      	lsls	r3, r3, #6
 800711c:	f043 0220 	orr.w	r2, r3, #32
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	3301      	adds	r3, #1
 8007128:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007130:	d901      	bls.n	8007136 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e006      	b.n	8007144 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	f003 0320 	and.w	r3, r3, #32
 800713e:	2b20      	cmp	r3, #32
 8007140:	d0f0      	beq.n	8007124 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3714      	adds	r7, #20
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr

08007150 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007150:	b480      	push	{r7}
 8007152:	b085      	sub	sp, #20
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	3301      	adds	r3, #1
 8007160:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007168:	d901      	bls.n	800716e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800716a:	2303      	movs	r3, #3
 800716c:	e018      	b.n	80071a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	691b      	ldr	r3, [r3, #16]
 8007172:	2b00      	cmp	r3, #0
 8007174:	daf2      	bge.n	800715c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2210      	movs	r2, #16
 800717e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	3301      	adds	r3, #1
 8007184:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800718c:	d901      	bls.n	8007192 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800718e:	2303      	movs	r3, #3
 8007190:	e006      	b.n	80071a0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	691b      	ldr	r3, [r3, #16]
 8007196:	f003 0310 	and.w	r3, r3, #16
 800719a:	2b10      	cmp	r3, #16
 800719c:	d0f0      	beq.n	8007180 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3714      	adds	r7, #20
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
 80071b4:	460b      	mov	r3, r1
 80071b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	78fb      	ldrb	r3, [r7, #3]
 80071c6:	68f9      	ldr	r1, [r7, #12]
 80071c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80071cc:	4313      	orrs	r3, r2
 80071ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071dc:	4770      	bx	lr

080071de <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80071de:	b480      	push	{r7}
 80071e0:	b087      	sub	sp, #28
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 0306 	and.w	r3, r3, #6
 80071f6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d102      	bne.n	8007204 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80071fe:	2300      	movs	r3, #0
 8007200:	75fb      	strb	r3, [r7, #23]
 8007202:	e00a      	b.n	800721a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b02      	cmp	r3, #2
 8007208:	d002      	beq.n	8007210 <USB_GetDevSpeed+0x32>
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	2b06      	cmp	r3, #6
 800720e:	d102      	bne.n	8007216 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007210:	2302      	movs	r3, #2
 8007212:	75fb      	strb	r3, [r7, #23]
 8007214:	e001      	b.n	800721a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007216:	230f      	movs	r3, #15
 8007218:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800721a:	7dfb      	ldrb	r3, [r7, #23]
}
 800721c:	4618      	mov	r0, r3
 800721e:	371c      	adds	r7, #28
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007228:	b480      	push	{r7}
 800722a:	b085      	sub	sp, #20
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
 8007230:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	785b      	ldrb	r3, [r3, #1]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d13a      	bne.n	80072ba <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800724a:	69da      	ldr	r2, [r3, #28]
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	f003 030f 	and.w	r3, r3, #15
 8007254:	2101      	movs	r1, #1
 8007256:	fa01 f303 	lsl.w	r3, r1, r3
 800725a:	b29b      	uxth	r3, r3
 800725c:	68f9      	ldr	r1, [r7, #12]
 800725e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007262:	4313      	orrs	r3, r2
 8007264:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	015a      	lsls	r2, r3, #5
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4413      	add	r3, r2
 800726e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d155      	bne.n	8007328 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	791b      	ldrb	r3, [r3, #4]
 8007296:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007298:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	059b      	lsls	r3, r3, #22
 800729e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80072a0:	4313      	orrs	r3, r2
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	0151      	lsls	r1, r2, #5
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	440a      	add	r2, r1
 80072aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072b6:	6013      	str	r3, [r2, #0]
 80072b8:	e036      	b.n	8007328 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072c0:	69da      	ldr	r2, [r3, #28]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	f003 030f 	and.w	r3, r3, #15
 80072ca:	2101      	movs	r1, #1
 80072cc:	fa01 f303 	lsl.w	r3, r1, r3
 80072d0:	041b      	lsls	r3, r3, #16
 80072d2:	68f9      	ldr	r1, [r7, #12]
 80072d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072d8:	4313      	orrs	r3, r2
 80072da:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d11a      	bne.n	8007328 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	015a      	lsls	r2, r3, #5
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	4413      	add	r3, r2
 80072fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	791b      	ldrb	r3, [r3, #4]
 800730c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800730e:	430b      	orrs	r3, r1
 8007310:	4313      	orrs	r3, r2
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	0151      	lsls	r1, r2, #5
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	440a      	add	r2, r1
 800731a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800731e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007326:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
	...

08007338 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007338:	b480      	push	{r7}
 800733a:	b085      	sub	sp, #20
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	785b      	ldrb	r3, [r3, #1]
 8007350:	2b01      	cmp	r3, #1
 8007352:	d161      	bne.n	8007418 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	015a      	lsls	r2, r3, #5
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	4413      	add	r3, r2
 800735c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007366:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800736a:	d11f      	bne.n	80073ac <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	015a      	lsls	r2, r3, #5
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4413      	add	r3, r2
 8007374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	0151      	lsls	r1, r2, #5
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	440a      	add	r2, r1
 8007382:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007386:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800738a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	015a      	lsls	r2, r3, #5
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4413      	add	r3, r2
 8007394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	0151      	lsls	r1, r2, #5
 800739e:	68fa      	ldr	r2, [r7, #12]
 80073a0:	440a      	add	r2, r1
 80073a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	f003 030f 	and.w	r3, r3, #15
 80073bc:	2101      	movs	r1, #1
 80073be:	fa01 f303 	lsl.w	r3, r1, r3
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	43db      	mvns	r3, r3
 80073c6:	68f9      	ldr	r1, [r7, #12]
 80073c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073cc:	4013      	ands	r3, r2
 80073ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073d6:	69da      	ldr	r2, [r3, #28]
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	f003 030f 	and.w	r3, r3, #15
 80073e0:	2101      	movs	r1, #1
 80073e2:	fa01 f303 	lsl.w	r3, r1, r3
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	43db      	mvns	r3, r3
 80073ea:	68f9      	ldr	r1, [r7, #12]
 80073ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073f0:	4013      	ands	r3, r2
 80073f2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	015a      	lsls	r2, r3, #5
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	4413      	add	r3, r2
 80073fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007400:	681a      	ldr	r2, [r3, #0]
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	0159      	lsls	r1, r3, #5
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	440b      	add	r3, r1
 800740a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740e:	4619      	mov	r1, r3
 8007410:	4b35      	ldr	r3, [pc, #212]	@ (80074e8 <USB_DeactivateEndpoint+0x1b0>)
 8007412:	4013      	ands	r3, r2
 8007414:	600b      	str	r3, [r1, #0]
 8007416:	e060      	b.n	80074da <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	015a      	lsls	r2, r3, #5
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	4413      	add	r3, r2
 8007420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800742a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800742e:	d11f      	bne.n	8007470 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	015a      	lsls	r2, r3, #5
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	4413      	add	r3, r2
 8007438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68ba      	ldr	r2, [r7, #8]
 8007440:	0151      	lsls	r1, r2, #5
 8007442:	68fa      	ldr	r2, [r7, #12]
 8007444:	440a      	add	r2, r1
 8007446:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800744a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800744e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	4413      	add	r3, r2
 8007458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	68ba      	ldr	r2, [r7, #8]
 8007460:	0151      	lsls	r1, r2, #5
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	440a      	add	r2, r1
 8007466:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800746a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800746e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007476:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	f003 030f 	and.w	r3, r3, #15
 8007480:	2101      	movs	r1, #1
 8007482:	fa01 f303 	lsl.w	r3, r1, r3
 8007486:	041b      	lsls	r3, r3, #16
 8007488:	43db      	mvns	r3, r3
 800748a:	68f9      	ldr	r1, [r7, #12]
 800748c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007490:	4013      	ands	r3, r2
 8007492:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800749a:	69da      	ldr	r2, [r3, #28]
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	f003 030f 	and.w	r3, r3, #15
 80074a4:	2101      	movs	r1, #1
 80074a6:	fa01 f303 	lsl.w	r3, r1, r3
 80074aa:	041b      	lsls	r3, r3, #16
 80074ac:	43db      	mvns	r3, r3
 80074ae:	68f9      	ldr	r1, [r7, #12]
 80074b0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074b4:	4013      	ands	r3, r2
 80074b6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	015a      	lsls	r2, r3, #5
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	4413      	add	r3, r2
 80074c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	0159      	lsls	r1, r3, #5
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	440b      	add	r3, r1
 80074ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d2:	4619      	mov	r1, r3
 80074d4:	4b05      	ldr	r3, [pc, #20]	@ (80074ec <USB_DeactivateEndpoint+0x1b4>)
 80074d6:	4013      	ands	r3, r2
 80074d8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3714      	adds	r7, #20
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr
 80074e8:	ec337800 	.word	0xec337800
 80074ec:	eff37800 	.word	0xeff37800

080074f0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08a      	sub	sp, #40	@ 0x28
 80074f4:	af02      	add	r7, sp, #8
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	60b9      	str	r1, [r7, #8]
 80074fa:	4613      	mov	r3, r2
 80074fc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	785b      	ldrb	r3, [r3, #1]
 800750c:	2b01      	cmp	r3, #1
 800750e:	f040 817f 	bne.w	8007810 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d132      	bne.n	8007580 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	4413      	add	r3, r2
 8007522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	69ba      	ldr	r2, [r7, #24]
 800752a:	0151      	lsls	r1, r2, #5
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	440a      	add	r2, r1
 8007530:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007534:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007538:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800753c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	015a      	lsls	r2, r3, #5
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	4413      	add	r3, r2
 8007546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	69ba      	ldr	r2, [r7, #24]
 800754e:	0151      	lsls	r1, r2, #5
 8007550:	69fa      	ldr	r2, [r7, #28]
 8007552:	440a      	add	r2, r1
 8007554:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007558:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800755c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	015a      	lsls	r2, r3, #5
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	4413      	add	r3, r2
 8007566:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	0151      	lsls	r1, r2, #5
 8007570:	69fa      	ldr	r2, [r7, #28]
 8007572:	440a      	add	r2, r1
 8007574:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007578:	0cdb      	lsrs	r3, r3, #19
 800757a:	04db      	lsls	r3, r3, #19
 800757c:	6113      	str	r3, [r2, #16]
 800757e:	e097      	b.n	80076b0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	015a      	lsls	r2, r3, #5
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	4413      	add	r3, r2
 8007588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	69ba      	ldr	r2, [r7, #24]
 8007590:	0151      	lsls	r1, r2, #5
 8007592:	69fa      	ldr	r2, [r7, #28]
 8007594:	440a      	add	r2, r1
 8007596:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800759a:	0cdb      	lsrs	r3, r3, #19
 800759c:	04db      	lsls	r3, r3, #19
 800759e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	015a      	lsls	r2, r3, #5
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	4413      	add	r3, r2
 80075a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ac:	691b      	ldr	r3, [r3, #16]
 80075ae:	69ba      	ldr	r2, [r7, #24]
 80075b0:	0151      	lsls	r1, r2, #5
 80075b2:	69fa      	ldr	r2, [r7, #28]
 80075b4:	440a      	add	r2, r1
 80075b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075ba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80075be:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80075c2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d11a      	bne.n	8007600 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	691a      	ldr	r2, [r3, #16]
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d903      	bls.n	80075de <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	689a      	ldr	r2, [r3, #8]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	015a      	lsls	r2, r3, #5
 80075e2:	69fb      	ldr	r3, [r7, #28]
 80075e4:	4413      	add	r3, r2
 80075e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ea:	691b      	ldr	r3, [r3, #16]
 80075ec:	69ba      	ldr	r2, [r7, #24]
 80075ee:	0151      	lsls	r1, r2, #5
 80075f0:	69fa      	ldr	r2, [r7, #28]
 80075f2:	440a      	add	r2, r1
 80075f4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075fc:	6113      	str	r3, [r2, #16]
 80075fe:	e044      	b.n	800768a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	691a      	ldr	r2, [r3, #16]
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	4413      	add	r3, r2
 800760a:	1e5a      	subs	r2, r3, #1
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	fbb2 f3f3 	udiv	r3, r2, r3
 8007614:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	015a      	lsls	r2, r3, #5
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	4413      	add	r3, r2
 800761e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007622:	691a      	ldr	r2, [r3, #16]
 8007624:	8afb      	ldrh	r3, [r7, #22]
 8007626:	04d9      	lsls	r1, r3, #19
 8007628:	4ba4      	ldr	r3, [pc, #656]	@ (80078bc <USB_EPStartXfer+0x3cc>)
 800762a:	400b      	ands	r3, r1
 800762c:	69b9      	ldr	r1, [r7, #24]
 800762e:	0148      	lsls	r0, r1, #5
 8007630:	69f9      	ldr	r1, [r7, #28]
 8007632:	4401      	add	r1, r0
 8007634:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007638:	4313      	orrs	r3, r2
 800763a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	791b      	ldrb	r3, [r3, #4]
 8007640:	2b01      	cmp	r3, #1
 8007642:	d122      	bne.n	800768a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	015a      	lsls	r2, r3, #5
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	4413      	add	r3, r2
 800764c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	69ba      	ldr	r2, [r7, #24]
 8007654:	0151      	lsls	r1, r2, #5
 8007656:	69fa      	ldr	r2, [r7, #28]
 8007658:	440a      	add	r2, r1
 800765a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800765e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007662:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	015a      	lsls	r2, r3, #5
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	4413      	add	r3, r2
 800766c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007670:	691a      	ldr	r2, [r3, #16]
 8007672:	8afb      	ldrh	r3, [r7, #22]
 8007674:	075b      	lsls	r3, r3, #29
 8007676:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800767a:	69b9      	ldr	r1, [r7, #24]
 800767c:	0148      	lsls	r0, r1, #5
 800767e:	69f9      	ldr	r1, [r7, #28]
 8007680:	4401      	add	r1, r0
 8007682:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007686:	4313      	orrs	r3, r2
 8007688:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007696:	691a      	ldr	r2, [r3, #16]
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	691b      	ldr	r3, [r3, #16]
 800769c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076a0:	69b9      	ldr	r1, [r7, #24]
 80076a2:	0148      	lsls	r0, r1, #5
 80076a4:	69f9      	ldr	r1, [r7, #28]
 80076a6:	4401      	add	r1, r0
 80076a8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80076ac:	4313      	orrs	r3, r2
 80076ae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076b0:	79fb      	ldrb	r3, [r7, #7]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d14b      	bne.n	800774e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d009      	beq.n	80076d2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076ca:	461a      	mov	r2, r3
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	69db      	ldr	r3, [r3, #28]
 80076d0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	791b      	ldrb	r3, [r3, #4]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d128      	bne.n	800772c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076da:	69fb      	ldr	r3, [r7, #28]
 80076dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d110      	bne.n	800770c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076ea:	69bb      	ldr	r3, [r7, #24]
 80076ec:	015a      	lsls	r2, r3, #5
 80076ee:	69fb      	ldr	r3, [r7, #28]
 80076f0:	4413      	add	r3, r2
 80076f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69ba      	ldr	r2, [r7, #24]
 80076fa:	0151      	lsls	r1, r2, #5
 80076fc:	69fa      	ldr	r2, [r7, #28]
 80076fe:	440a      	add	r2, r1
 8007700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007704:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007708:	6013      	str	r3, [r2, #0]
 800770a:	e00f      	b.n	800772c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	69fb      	ldr	r3, [r7, #28]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	69ba      	ldr	r2, [r7, #24]
 800771c:	0151      	lsls	r1, r2, #5
 800771e:	69fa      	ldr	r2, [r7, #28]
 8007720:	440a      	add	r2, r1
 8007722:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800772a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	015a      	lsls	r2, r3, #5
 8007730:	69fb      	ldr	r3, [r7, #28]
 8007732:	4413      	add	r3, r2
 8007734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	69ba      	ldr	r2, [r7, #24]
 800773c:	0151      	lsls	r1, r2, #5
 800773e:	69fa      	ldr	r2, [r7, #28]
 8007740:	440a      	add	r2, r1
 8007742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007746:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	e166      	b.n	8007a1c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	015a      	lsls	r2, r3, #5
 8007752:	69fb      	ldr	r3, [r7, #28]
 8007754:	4413      	add	r3, r2
 8007756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	69ba      	ldr	r2, [r7, #24]
 800775e:	0151      	lsls	r1, r2, #5
 8007760:	69fa      	ldr	r2, [r7, #28]
 8007762:	440a      	add	r2, r1
 8007764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007768:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800776c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	791b      	ldrb	r3, [r3, #4]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d015      	beq.n	80077a2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	2b00      	cmp	r3, #0
 800777c:	f000 814e 	beq.w	8007a1c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007786:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	781b      	ldrb	r3, [r3, #0]
 800778c:	f003 030f 	and.w	r3, r3, #15
 8007790:	2101      	movs	r1, #1
 8007792:	fa01 f303 	lsl.w	r3, r1, r3
 8007796:	69f9      	ldr	r1, [r7, #28]
 8007798:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800779c:	4313      	orrs	r3, r2
 800779e:	634b      	str	r3, [r1, #52]	@ 0x34
 80077a0:	e13c      	b.n	8007a1c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d110      	bne.n	80077d4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	015a      	lsls	r2, r3, #5
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	4413      	add	r3, r2
 80077ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	69ba      	ldr	r2, [r7, #24]
 80077c2:	0151      	lsls	r1, r2, #5
 80077c4:	69fa      	ldr	r2, [r7, #28]
 80077c6:	440a      	add	r2, r1
 80077c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077cc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077d0:	6013      	str	r3, [r2, #0]
 80077d2:	e00f      	b.n	80077f4 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69ba      	ldr	r2, [r7, #24]
 80077e4:	0151      	lsls	r1, r2, #5
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	440a      	add	r2, r1
 80077ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077f2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	68d9      	ldr	r1, [r3, #12]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	781a      	ldrb	r2, [r3, #0]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	b298      	uxth	r0, r3
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	4603      	mov	r3, r0
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f9b9 	bl	8007b80 <USB_WritePacket>
 800780e:	e105      	b.n	8007a1c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	69ba      	ldr	r2, [r7, #24]
 8007820:	0151      	lsls	r1, r2, #5
 8007822:	69fa      	ldr	r2, [r7, #28]
 8007824:	440a      	add	r2, r1
 8007826:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800782a:	0cdb      	lsrs	r3, r3, #19
 800782c:	04db      	lsls	r3, r3, #19
 800782e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	015a      	lsls	r2, r3, #5
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	4413      	add	r3, r2
 8007838:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	69ba      	ldr	r2, [r7, #24]
 8007840:	0151      	lsls	r1, r2, #5
 8007842:	69fa      	ldr	r2, [r7, #28]
 8007844:	440a      	add	r2, r1
 8007846:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800784a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800784e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007852:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d132      	bne.n	80078c0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	691b      	ldr	r3, [r3, #16]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d003      	beq.n	800786a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	689a      	ldr	r2, [r3, #8]
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	015a      	lsls	r2, r3, #5
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	4413      	add	r3, r2
 800787a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007888:	69b9      	ldr	r1, [r7, #24]
 800788a:	0148      	lsls	r0, r1, #5
 800788c:	69f9      	ldr	r1, [r7, #28]
 800788e:	4401      	add	r1, r0
 8007890:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007894:	4313      	orrs	r3, r2
 8007896:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	015a      	lsls	r2, r3, #5
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	4413      	add	r3, r2
 80078a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	69ba      	ldr	r2, [r7, #24]
 80078a8:	0151      	lsls	r1, r2, #5
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	440a      	add	r2, r1
 80078ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078b6:	6113      	str	r3, [r2, #16]
 80078b8:	e062      	b.n	8007980 <USB_EPStartXfer+0x490>
 80078ba:	bf00      	nop
 80078bc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	691b      	ldr	r3, [r3, #16]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d123      	bne.n	8007910 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80078c8:	69bb      	ldr	r3, [r7, #24]
 80078ca:	015a      	lsls	r2, r3, #5
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	4413      	add	r3, r2
 80078d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d4:	691a      	ldr	r2, [r3, #16]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078de:	69b9      	ldr	r1, [r7, #24]
 80078e0:	0148      	lsls	r0, r1, #5
 80078e2:	69f9      	ldr	r1, [r7, #28]
 80078e4:	4401      	add	r1, r0
 80078e6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078ea:	4313      	orrs	r3, r2
 80078ec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	015a      	lsls	r2, r3, #5
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	4413      	add	r3, r2
 80078f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	69ba      	ldr	r2, [r7, #24]
 80078fe:	0151      	lsls	r1, r2, #5
 8007900:	69fa      	ldr	r2, [r7, #28]
 8007902:	440a      	add	r2, r1
 8007904:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007908:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800790c:	6113      	str	r3, [r2, #16]
 800790e:	e037      	b.n	8007980 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	691a      	ldr	r2, [r3, #16]
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	4413      	add	r3, r2
 800791a:	1e5a      	subs	r2, r3, #1
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	fbb2 f3f3 	udiv	r3, r2, r3
 8007924:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	8afa      	ldrh	r2, [r7, #22]
 800792c:	fb03 f202 	mul.w	r2, r3, r2
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	015a      	lsls	r2, r3, #5
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	4413      	add	r3, r2
 800793c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007940:	691a      	ldr	r2, [r3, #16]
 8007942:	8afb      	ldrh	r3, [r7, #22]
 8007944:	04d9      	lsls	r1, r3, #19
 8007946:	4b38      	ldr	r3, [pc, #224]	@ (8007a28 <USB_EPStartXfer+0x538>)
 8007948:	400b      	ands	r3, r1
 800794a:	69b9      	ldr	r1, [r7, #24]
 800794c:	0148      	lsls	r0, r1, #5
 800794e:	69f9      	ldr	r1, [r7, #28]
 8007950:	4401      	add	r1, r0
 8007952:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007956:	4313      	orrs	r3, r2
 8007958:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007966:	691a      	ldr	r2, [r3, #16]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	6a1b      	ldr	r3, [r3, #32]
 800796c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007970:	69b9      	ldr	r1, [r7, #24]
 8007972:	0148      	lsls	r0, r1, #5
 8007974:	69f9      	ldr	r1, [r7, #28]
 8007976:	4401      	add	r1, r0
 8007978:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800797c:	4313      	orrs	r3, r2
 800797e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007980:	79fb      	ldrb	r3, [r7, #7]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d10d      	bne.n	80079a2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d009      	beq.n	80079a2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	68d9      	ldr	r1, [r3, #12]
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	4413      	add	r3, r2
 800799a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800799e:	460a      	mov	r2, r1
 80079a0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	791b      	ldrb	r3, [r3, #4]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d128      	bne.n	80079fc <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079aa:	69fb      	ldr	r3, [r7, #28]
 80079ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d110      	bne.n	80079dc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	0151      	lsls	r1, r2, #5
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	440a      	add	r2, r1
 80079d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079d8:	6013      	str	r3, [r2, #0]
 80079da:	e00f      	b.n	80079fc <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80079dc:	69bb      	ldr	r3, [r7, #24]
 80079de:	015a      	lsls	r2, r3, #5
 80079e0:	69fb      	ldr	r3, [r7, #28]
 80079e2:	4413      	add	r3, r2
 80079e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69ba      	ldr	r2, [r7, #24]
 80079ec:	0151      	lsls	r1, r2, #5
 80079ee:	69fa      	ldr	r2, [r7, #28]
 80079f0:	440a      	add	r2, r1
 80079f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079fa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	015a      	lsls	r2, r3, #5
 8007a00:	69fb      	ldr	r3, [r7, #28]
 8007a02:	4413      	add	r3, r2
 8007a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	0151      	lsls	r1, r2, #5
 8007a0e:	69fa      	ldr	r2, [r7, #28]
 8007a10:	440a      	add	r2, r1
 8007a12:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a16:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a1a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a1c:	2300      	movs	r3, #0
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3720      	adds	r7, #32
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	1ff80000 	.word	0x1ff80000

08007a2c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a36:	2300      	movs	r3, #0
 8007a38:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	785b      	ldrb	r3, [r3, #1]
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d14a      	bne.n	8007ae0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	781b      	ldrb	r3, [r3, #0]
 8007a4e:	015a      	lsls	r2, r3, #5
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	4413      	add	r3, r2
 8007a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a62:	f040 8086 	bne.w	8007b72 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	015a      	lsls	r2, r3, #5
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	4413      	add	r3, r2
 8007a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	683a      	ldr	r2, [r7, #0]
 8007a78:	7812      	ldrb	r2, [r2, #0]
 8007a7a:	0151      	lsls	r1, r2, #5
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	440a      	add	r2, r1
 8007a80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a84:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a88:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	781b      	ldrb	r3, [r3, #0]
 8007a8e:	015a      	lsls	r2, r3, #5
 8007a90:	693b      	ldr	r3, [r7, #16]
 8007a92:	4413      	add	r3, r2
 8007a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	7812      	ldrb	r2, [r2, #0]
 8007a9e:	0151      	lsls	r1, r2, #5
 8007aa0:	693a      	ldr	r2, [r7, #16]
 8007aa2:	440a      	add	r2, r1
 8007aa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007aa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007aac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d902      	bls.n	8007ac4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	75fb      	strb	r3, [r7, #23]
          break;
 8007ac2:	e056      	b.n	8007b72 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ad8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007adc:	d0e7      	beq.n	8007aae <USB_EPStopXfer+0x82>
 8007ade:	e048      	b.n	8007b72 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	015a      	lsls	r2, r3, #5
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007af4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007af8:	d13b      	bne.n	8007b72 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	683a      	ldr	r2, [r7, #0]
 8007b0c:	7812      	ldrb	r2, [r2, #0]
 8007b0e:	0151      	lsls	r1, r2, #5
 8007b10:	693a      	ldr	r2, [r7, #16]
 8007b12:	440a      	add	r2, r1
 8007b14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b18:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007b1c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	015a      	lsls	r2, r3, #5
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	4413      	add	r3, r2
 8007b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	683a      	ldr	r2, [r7, #0]
 8007b30:	7812      	ldrb	r2, [r2, #0]
 8007b32:	0151      	lsls	r1, r2, #5
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	440a      	add	r2, r1
 8007b38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b40:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	3301      	adds	r3, #1
 8007b46:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d902      	bls.n	8007b58 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	75fb      	strb	r3, [r7, #23]
          break;
 8007b56:	e00c      	b.n	8007b72 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	781b      	ldrb	r3, [r3, #0]
 8007b5c:	015a      	lsls	r2, r3, #5
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	4413      	add	r3, r2
 8007b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b70:	d0e7      	beq.n	8007b42 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b72:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	371c      	adds	r7, #28
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b089      	sub	sp, #36	@ 0x24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	4611      	mov	r1, r2
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	460b      	mov	r3, r1
 8007b90:	71fb      	strb	r3, [r7, #7]
 8007b92:	4613      	mov	r3, r2
 8007b94:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b9e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d123      	bne.n	8007bee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ba6:	88bb      	ldrh	r3, [r7, #4]
 8007ba8:	3303      	adds	r3, #3
 8007baa:	089b      	lsrs	r3, r3, #2
 8007bac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007bae:	2300      	movs	r3, #0
 8007bb0:	61bb      	str	r3, [r7, #24]
 8007bb2:	e018      	b.n	8007be6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007bb4:	79fb      	ldrb	r3, [r7, #7]
 8007bb6:	031a      	lsls	r2, r3, #12
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	4413      	add	r3, r2
 8007bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	3301      	adds	r3, #1
 8007bd2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007be0:	69bb      	ldr	r3, [r7, #24]
 8007be2:	3301      	adds	r3, #1
 8007be4:	61bb      	str	r3, [r7, #24]
 8007be6:	69ba      	ldr	r2, [r7, #24]
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d3e2      	bcc.n	8007bb4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3724      	adds	r7, #36	@ 0x24
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b08b      	sub	sp, #44	@ 0x2c
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	4613      	mov	r3, r2
 8007c08:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007c12:	88fb      	ldrh	r3, [r7, #6]
 8007c14:	089b      	lsrs	r3, r3, #2
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	f003 0303 	and.w	r3, r3, #3
 8007c20:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007c22:	2300      	movs	r3, #0
 8007c24:	623b      	str	r3, [r7, #32]
 8007c26:	e014      	b.n	8007c52 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c32:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c36:	3301      	adds	r3, #1
 8007c38:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c42:	3301      	adds	r3, #1
 8007c44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	3301      	adds	r3, #1
 8007c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c4c:	6a3b      	ldr	r3, [r7, #32]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	623b      	str	r3, [r7, #32]
 8007c52:	6a3a      	ldr	r2, [r7, #32]
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d3e6      	bcc.n	8007c28 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c5a:	8bfb      	ldrh	r3, [r7, #30]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d01e      	beq.n	8007c9e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	f107 0310 	add.w	r3, r7, #16
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c74:	693a      	ldr	r2, [r7, #16]
 8007c76:	6a3b      	ldr	r3, [r7, #32]
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	00db      	lsls	r3, r3, #3
 8007c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c84:	701a      	strb	r2, [r3, #0]
      i++;
 8007c86:	6a3b      	ldr	r3, [r7, #32]
 8007c88:	3301      	adds	r3, #1
 8007c8a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	3301      	adds	r3, #1
 8007c90:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c92:	8bfb      	ldrh	r3, [r7, #30]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c98:	8bfb      	ldrh	r3, [r7, #30]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1ea      	bne.n	8007c74 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	372c      	adds	r7, #44	@ 0x2c
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b085      	sub	sp, #20
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	785b      	ldrb	r3, [r3, #1]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d12c      	bne.n	8007d22 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	015a      	lsls	r2, r3, #5
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	4413      	add	r3, r2
 8007cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	db12      	blt.n	8007d00 <USB_EPSetStall+0x54>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d00f      	beq.n	8007d00 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	015a      	lsls	r2, r3, #5
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4413      	add	r3, r2
 8007ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68ba      	ldr	r2, [r7, #8]
 8007cf0:	0151      	lsls	r1, r2, #5
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	440a      	add	r2, r1
 8007cf6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cfa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cfe:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	68ba      	ldr	r2, [r7, #8]
 8007d10:	0151      	lsls	r1, r2, #5
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	440a      	add	r2, r1
 8007d16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d1a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d1e:	6013      	str	r3, [r2, #0]
 8007d20:	e02b      	b.n	8007d7a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	db12      	blt.n	8007d5a <USB_EPSetStall+0xae>
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00f      	beq.n	8007d5a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	015a      	lsls	r2, r3, #5
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	4413      	add	r3, r2
 8007d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68ba      	ldr	r2, [r7, #8]
 8007d4a:	0151      	lsls	r1, r2, #5
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	440a      	add	r2, r1
 8007d50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d54:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d58:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	015a      	lsls	r2, r3, #5
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	4413      	add	r3, r2
 8007d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	0151      	lsls	r1, r2, #5
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	440a      	add	r2, r1
 8007d70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d78:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3714      	adds	r7, #20
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
 8007d90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	785b      	ldrb	r3, [r3, #1]
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d128      	bne.n	8007df6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	015a      	lsls	r2, r3, #5
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	4413      	add	r3, r2
 8007dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	0151      	lsls	r1, r2, #5
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	440a      	add	r2, r1
 8007dba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dbe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007dc2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	791b      	ldrb	r3, [r3, #4]
 8007dc8:	2b03      	cmp	r3, #3
 8007dca:	d003      	beq.n	8007dd4 <USB_EPClearStall+0x4c>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	791b      	ldrb	r3, [r3, #4]
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d138      	bne.n	8007e46 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	015a      	lsls	r2, r3, #5
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	4413      	add	r3, r2
 8007ddc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68ba      	ldr	r2, [r7, #8]
 8007de4:	0151      	lsls	r1, r2, #5
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	440a      	add	r2, r1
 8007dea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007df2:	6013      	str	r3, [r2, #0]
 8007df4:	e027      	b.n	8007e46 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	015a      	lsls	r2, r3, #5
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68ba      	ldr	r2, [r7, #8]
 8007e06:	0151      	lsls	r1, r2, #5
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	440a      	add	r2, r1
 8007e0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e10:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007e14:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	791b      	ldrb	r3, [r3, #4]
 8007e1a:	2b03      	cmp	r3, #3
 8007e1c:	d003      	beq.n	8007e26 <USB_EPClearStall+0x9e>
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	791b      	ldrb	r3, [r3, #4]
 8007e22:	2b02      	cmp	r3, #2
 8007e24:	d10f      	bne.n	8007e46 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	015a      	lsls	r2, r3, #5
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	4413      	add	r3, r2
 8007e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	0151      	lsls	r1, r2, #5
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	440a      	add	r2, r1
 8007e3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e44:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e46:	2300      	movs	r3, #0
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3714      	adds	r7, #20
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e72:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e76:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	78fb      	ldrb	r3, [r7, #3]
 8007e82:	011b      	lsls	r3, r3, #4
 8007e84:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e88:	68f9      	ldr	r1, [r7, #12]
 8007e8a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3714      	adds	r7, #20
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9e:	4770      	bx	lr

08007ea0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b085      	sub	sp, #20
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007eba:	f023 0303 	bic.w	r3, r3, #3
 8007ebe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007ece:	f023 0302 	bic.w	r3, r3, #2
 8007ed2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3714      	adds	r7, #20
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b085      	sub	sp, #20
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007efc:	f023 0303 	bic.w	r3, r3, #3
 8007f00:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	68fa      	ldr	r2, [r7, #12]
 8007f0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f10:	f043 0302 	orr.w	r3, r3, #2
 8007f14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	695b      	ldr	r3, [r3, #20]
 8007f30:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	699b      	ldr	r3, [r3, #24]
 8007f36:	68fa      	ldr	r2, [r7, #12]
 8007f38:	4013      	ands	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3714      	adds	r7, #20
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b085      	sub	sp, #20
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f66:	69db      	ldr	r3, [r3, #28]
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	0c1b      	lsrs	r3, r3, #16
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f90:	699b      	ldr	r3, [r3, #24]
 8007f92:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	68ba      	ldr	r2, [r7, #8]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	b29b      	uxth	r3, r3
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3714      	adds	r7, #20
 8007faa:	46bd      	mov	sp, r7
 8007fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb0:	4770      	bx	lr

08007fb2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fb2:	b480      	push	{r7}
 8007fb4:	b085      	sub	sp, #20
 8007fb6:	af00      	add	r7, sp, #0
 8007fb8:	6078      	str	r0, [r7, #4]
 8007fba:	460b      	mov	r3, r1
 8007fbc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007fc2:	78fb      	ldrb	r3, [r7, #3]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	4013      	ands	r3, r2
 8007fde:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fe0:	68bb      	ldr	r3, [r7, #8]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3714      	adds	r7, #20
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b087      	sub	sp, #28
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008004:	691b      	ldr	r3, [r3, #16]
 8008006:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800800e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008010:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008012:	78fb      	ldrb	r3, [r7, #3]
 8008014:	f003 030f 	and.w	r3, r3, #15
 8008018:	68fa      	ldr	r2, [r7, #12]
 800801a:	fa22 f303 	lsr.w	r3, r2, r3
 800801e:	01db      	lsls	r3, r3, #7
 8008020:	b2db      	uxtb	r3, r3
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	4313      	orrs	r3, r2
 8008026:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008028:	78fb      	ldrb	r3, [r7, #3]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	4013      	ands	r3, r2
 800803a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800803c:	68bb      	ldr	r3, [r7, #8]
}
 800803e:	4618      	mov	r0, r3
 8008040:	371c      	adds	r7, #28
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr

0800804a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800804a:	b480      	push	{r7}
 800804c:	b083      	sub	sp, #12
 800804e:	af00      	add	r7, sp, #0
 8008050:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	695b      	ldr	r3, [r3, #20]
 8008056:	f003 0301 	and.w	r3, r3, #1
}
 800805a:	4618      	mov	r0, r3
 800805c:	370c      	adds	r7, #12
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr

08008066 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008066:	b480      	push	{r7}
 8008068:	b085      	sub	sp, #20
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008080:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008084:	f023 0307 	bic.w	r3, r3, #7
 8008088:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008090:	685b      	ldr	r3, [r3, #4]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800809c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800809e:	2300      	movs	r3, #0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3714      	adds	r7, #20
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b087      	sub	sp, #28
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	460b      	mov	r3, r1
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	333c      	adds	r3, #60	@ 0x3c
 80080c2:	3304      	adds	r3, #4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80080c8:	693b      	ldr	r3, [r7, #16]
 80080ca:	4a26      	ldr	r2, [pc, #152]	@ (8008164 <USB_EP0_OutStart+0xb8>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d90a      	bls.n	80080e6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080e0:	d101      	bne.n	80080e6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	e037      	b.n	8008156 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ec:	461a      	mov	r2, r3
 80080ee:	2300      	movs	r3, #0
 80080f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008100:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008104:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	697a      	ldr	r2, [r7, #20]
 8008110:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008114:	f043 0318 	orr.w	r3, r3, #24
 8008118:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008128:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800812c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800812e:	7afb      	ldrb	r3, [r7, #11]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d10f      	bne.n	8008154 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800813a:	461a      	mov	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	697a      	ldr	r2, [r7, #20]
 800814a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800814e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008152:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	371c      	adds	r7, #28
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	4f54300a 	.word	0x4f54300a

08008168 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008170:	2300      	movs	r3, #0
 8008172:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	3301      	adds	r3, #1
 8008178:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008180:	d901      	bls.n	8008186 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e022      	b.n	80081cc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	2b00      	cmp	r3, #0
 800818c:	daf2      	bge.n	8008174 <USB_CoreReset+0xc>

  count = 10U;
 800818e:	230a      	movs	r3, #10
 8008190:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008192:	e002      	b.n	800819a <USB_CoreReset+0x32>
  {
    count--;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	3b01      	subs	r3, #1
 8008198:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1f9      	bne.n	8008194 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	f043 0201 	orr.w	r2, r3, #1
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	3301      	adds	r3, #1
 80081b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80081b8:	d901      	bls.n	80081be <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e006      	b.n	80081cc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	f003 0301 	and.w	r3, r3, #1
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d0f0      	beq.n	80081ac <USB_CoreReset+0x44>

  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	460b      	mov	r3, r1
 80081e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081e4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80081e8:	f002 fd20 	bl	800ac2c <USBD_static_malloc>
 80081ec:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d109      	bne.n	8008208 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	32b0      	adds	r2, #176	@ 0xb0
 80081fe:	2100      	movs	r1, #0
 8008200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008204:	2302      	movs	r3, #2
 8008206:	e0d4      	b.n	80083b2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008208:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800820c:	2100      	movs	r1, #0
 800820e:	68f8      	ldr	r0, [r7, #12]
 8008210:	f002 fe28 	bl	800ae64 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	32b0      	adds	r2, #176	@ 0xb0
 800821e:	68f9      	ldr	r1, [r7, #12]
 8008220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	32b0      	adds	r2, #176	@ 0xb0
 800822e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	7c1b      	ldrb	r3, [r3, #16]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d138      	bne.n	80082b2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008240:	4b5e      	ldr	r3, [pc, #376]	@ (80083bc <USBD_CDC_Init+0x1e4>)
 8008242:	7819      	ldrb	r1, [r3, #0]
 8008244:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008248:	2202      	movs	r2, #2
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f002 fbcb 	bl	800a9e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008250:	4b5a      	ldr	r3, [pc, #360]	@ (80083bc <USBD_CDC_Init+0x1e4>)
 8008252:	781b      	ldrb	r3, [r3, #0]
 8008254:	f003 020f 	and.w	r2, r3, #15
 8008258:	6879      	ldr	r1, [r7, #4]
 800825a:	4613      	mov	r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	4413      	add	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	440b      	add	r3, r1
 8008264:	3323      	adds	r3, #35	@ 0x23
 8008266:	2201      	movs	r2, #1
 8008268:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800826a:	4b55      	ldr	r3, [pc, #340]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 800826c:	7819      	ldrb	r1, [r3, #0]
 800826e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008272:	2202      	movs	r2, #2
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f002 fbb6 	bl	800a9e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800827a:	4b51      	ldr	r3, [pc, #324]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	f003 020f 	and.w	r2, r3, #15
 8008282:	6879      	ldr	r1, [r7, #4]
 8008284:	4613      	mov	r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4413      	add	r3, r2
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	440b      	add	r3, r1
 800828e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008292:	2201      	movs	r2, #1
 8008294:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008296:	4b4b      	ldr	r3, [pc, #300]	@ (80083c4 <USBD_CDC_Init+0x1ec>)
 8008298:	781b      	ldrb	r3, [r3, #0]
 800829a:	f003 020f 	and.w	r2, r3, #15
 800829e:	6879      	ldr	r1, [r7, #4]
 80082a0:	4613      	mov	r3, r2
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	4413      	add	r3, r2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	440b      	add	r3, r1
 80082aa:	331c      	adds	r3, #28
 80082ac:	2210      	movs	r2, #16
 80082ae:	601a      	str	r2, [r3, #0]
 80082b0:	e035      	b.n	800831e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80082b2:	4b42      	ldr	r3, [pc, #264]	@ (80083bc <USBD_CDC_Init+0x1e4>)
 80082b4:	7819      	ldrb	r1, [r3, #0]
 80082b6:	2340      	movs	r3, #64	@ 0x40
 80082b8:	2202      	movs	r2, #2
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f002 fb93 	bl	800a9e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80082c0:	4b3e      	ldr	r3, [pc, #248]	@ (80083bc <USBD_CDC_Init+0x1e4>)
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	f003 020f 	and.w	r2, r3, #15
 80082c8:	6879      	ldr	r1, [r7, #4]
 80082ca:	4613      	mov	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	440b      	add	r3, r1
 80082d4:	3323      	adds	r3, #35	@ 0x23
 80082d6:	2201      	movs	r2, #1
 80082d8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082da:	4b39      	ldr	r3, [pc, #228]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 80082dc:	7819      	ldrb	r1, [r3, #0]
 80082de:	2340      	movs	r3, #64	@ 0x40
 80082e0:	2202      	movs	r2, #2
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f002 fb7f 	bl	800a9e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082e8:	4b35      	ldr	r3, [pc, #212]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 80082ea:	781b      	ldrb	r3, [r3, #0]
 80082ec:	f003 020f 	and.w	r2, r3, #15
 80082f0:	6879      	ldr	r1, [r7, #4]
 80082f2:	4613      	mov	r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	440b      	add	r3, r1
 80082fc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008300:	2201      	movs	r2, #1
 8008302:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008304:	4b2f      	ldr	r3, [pc, #188]	@ (80083c4 <USBD_CDC_Init+0x1ec>)
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	f003 020f 	and.w	r2, r3, #15
 800830c:	6879      	ldr	r1, [r7, #4]
 800830e:	4613      	mov	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	4413      	add	r3, r2
 8008314:	009b      	lsls	r3, r3, #2
 8008316:	440b      	add	r3, r1
 8008318:	331c      	adds	r3, #28
 800831a:	2210      	movs	r2, #16
 800831c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800831e:	4b29      	ldr	r3, [pc, #164]	@ (80083c4 <USBD_CDC_Init+0x1ec>)
 8008320:	7819      	ldrb	r1, [r3, #0]
 8008322:	2308      	movs	r3, #8
 8008324:	2203      	movs	r2, #3
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f002 fb5d 	bl	800a9e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800832c:	4b25      	ldr	r3, [pc, #148]	@ (80083c4 <USBD_CDC_Init+0x1ec>)
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	f003 020f 	and.w	r2, r3, #15
 8008334:	6879      	ldr	r1, [r7, #4]
 8008336:	4613      	mov	r3, r2
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	4413      	add	r3, r2
 800833c:	009b      	lsls	r3, r3, #2
 800833e:	440b      	add	r3, r1
 8008340:	3323      	adds	r3, #35	@ 0x23
 8008342:	2201      	movs	r2, #1
 8008344:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	33b0      	adds	r3, #176	@ 0xb0
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	4413      	add	r3, r2
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2200      	movs	r2, #0
 8008366:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008378:	2b00      	cmp	r3, #0
 800837a:	d101      	bne.n	8008380 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800837c:	2302      	movs	r3, #2
 800837e:	e018      	b.n	80083b2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	7c1b      	ldrb	r3, [r3, #16]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d10a      	bne.n	800839e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008388:	4b0d      	ldr	r3, [pc, #52]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 800838a:	7819      	ldrb	r1, [r3, #0]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008392:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f002 fc14 	bl	800abc4 <USBD_LL_PrepareReceive>
 800839c:	e008      	b.n	80083b0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800839e:	4b08      	ldr	r3, [pc, #32]	@ (80083c0 <USBD_CDC_Init+0x1e8>)
 80083a0:	7819      	ldrb	r1, [r3, #0]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80083a8:	2340      	movs	r3, #64	@ 0x40
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f002 fc0a 	bl	800abc4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	2000009f 	.word	0x2000009f
 80083c0:	200000a0 	.word	0x200000a0
 80083c4:	200000a1 	.word	0x200000a1

080083c8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	460b      	mov	r3, r1
 80083d2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80083d4:	4b3a      	ldr	r3, [pc, #232]	@ (80084c0 <USBD_CDC_DeInit+0xf8>)
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	4619      	mov	r1, r3
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f002 fb29 	bl	800aa32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80083e0:	4b37      	ldr	r3, [pc, #220]	@ (80084c0 <USBD_CDC_DeInit+0xf8>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f003 020f 	and.w	r2, r3, #15
 80083e8:	6879      	ldr	r1, [r7, #4]
 80083ea:	4613      	mov	r3, r2
 80083ec:	009b      	lsls	r3, r3, #2
 80083ee:	4413      	add	r3, r2
 80083f0:	009b      	lsls	r3, r3, #2
 80083f2:	440b      	add	r3, r1
 80083f4:	3323      	adds	r3, #35	@ 0x23
 80083f6:	2200      	movs	r2, #0
 80083f8:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80083fa:	4b32      	ldr	r3, [pc, #200]	@ (80084c4 <USBD_CDC_DeInit+0xfc>)
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	4619      	mov	r1, r3
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f002 fb16 	bl	800aa32 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008406:	4b2f      	ldr	r3, [pc, #188]	@ (80084c4 <USBD_CDC_DeInit+0xfc>)
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	f003 020f 	and.w	r2, r3, #15
 800840e:	6879      	ldr	r1, [r7, #4]
 8008410:	4613      	mov	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4413      	add	r3, r2
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	440b      	add	r3, r1
 800841a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800841e:	2200      	movs	r2, #0
 8008420:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008422:	4b29      	ldr	r3, [pc, #164]	@ (80084c8 <USBD_CDC_DeInit+0x100>)
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	4619      	mov	r1, r3
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f002 fb02 	bl	800aa32 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800842e:	4b26      	ldr	r3, [pc, #152]	@ (80084c8 <USBD_CDC_DeInit+0x100>)
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	f003 020f 	and.w	r2, r3, #15
 8008436:	6879      	ldr	r1, [r7, #4]
 8008438:	4613      	mov	r3, r2
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4413      	add	r3, r2
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	440b      	add	r3, r1
 8008442:	3323      	adds	r3, #35	@ 0x23
 8008444:	2200      	movs	r2, #0
 8008446:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008448:	4b1f      	ldr	r3, [pc, #124]	@ (80084c8 <USBD_CDC_DeInit+0x100>)
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	f003 020f 	and.w	r2, r3, #15
 8008450:	6879      	ldr	r1, [r7, #4]
 8008452:	4613      	mov	r3, r2
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	4413      	add	r3, r2
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	440b      	add	r3, r1
 800845c:	331c      	adds	r3, #28
 800845e:	2200      	movs	r2, #0
 8008460:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	32b0      	adds	r2, #176	@ 0xb0
 800846c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d01f      	beq.n	80084b4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	33b0      	adds	r3, #176	@ 0xb0
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4413      	add	r3, r2
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	32b0      	adds	r2, #176	@ 0xb0
 8008492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008496:	4618      	mov	r0, r3
 8008498:	f002 fbd6 	bl	800ac48 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	32b0      	adds	r2, #176	@ 0xb0
 80084a6:	2100      	movs	r1, #0
 80084a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80084b4:	2300      	movs	r3, #0
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3708      	adds	r7, #8
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	bf00      	nop
 80084c0:	2000009f 	.word	0x2000009f
 80084c4:	200000a0 	.word	0x200000a0
 80084c8:	200000a1 	.word	0x200000a1

080084cc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b086      	sub	sp, #24
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	32b0      	adds	r2, #176	@ 0xb0
 80084e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084e4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80084e6:	2300      	movs	r3, #0
 80084e8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80084ea:	2300      	movs	r3, #0
 80084ec:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d101      	bne.n	80084fc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80084f8:	2303      	movs	r3, #3
 80084fa:	e0bf      	b.n	800867c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	781b      	ldrb	r3, [r3, #0]
 8008500:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008504:	2b00      	cmp	r3, #0
 8008506:	d050      	beq.n	80085aa <USBD_CDC_Setup+0xde>
 8008508:	2b20      	cmp	r3, #32
 800850a:	f040 80af 	bne.w	800866c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	88db      	ldrh	r3, [r3, #6]
 8008512:	2b00      	cmp	r3, #0
 8008514:	d03a      	beq.n	800858c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	b25b      	sxtb	r3, r3
 800851c:	2b00      	cmp	r3, #0
 800851e:	da1b      	bge.n	8008558 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	33b0      	adds	r3, #176	@ 0xb0
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	4413      	add	r3, r2
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008536:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008538:	683a      	ldr	r2, [r7, #0]
 800853a:	88d2      	ldrh	r2, [r2, #6]
 800853c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	88db      	ldrh	r3, [r3, #6]
 8008542:	2b07      	cmp	r3, #7
 8008544:	bf28      	it	cs
 8008546:	2307      	movcs	r3, #7
 8008548:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	89fa      	ldrh	r2, [r7, #14]
 800854e:	4619      	mov	r1, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f001 fda9 	bl	800a0a8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008556:	e090      	b.n	800867a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	785a      	ldrb	r2, [r3, #1]
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	88db      	ldrh	r3, [r3, #6]
 8008566:	2b3f      	cmp	r3, #63	@ 0x3f
 8008568:	d803      	bhi.n	8008572 <USBD_CDC_Setup+0xa6>
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	88db      	ldrh	r3, [r3, #6]
 800856e:	b2da      	uxtb	r2, r3
 8008570:	e000      	b.n	8008574 <USBD_CDC_Setup+0xa8>
 8008572:	2240      	movs	r2, #64	@ 0x40
 8008574:	693b      	ldr	r3, [r7, #16]
 8008576:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800857a:	6939      	ldr	r1, [r7, #16]
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008582:	461a      	mov	r2, r3
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f001 fdbe 	bl	800a106 <USBD_CtlPrepareRx>
      break;
 800858a:	e076      	b.n	800867a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008592:	687a      	ldr	r2, [r7, #4]
 8008594:	33b0      	adds	r3, #176	@ 0xb0
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4413      	add	r3, r2
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	683a      	ldr	r2, [r7, #0]
 80085a0:	7850      	ldrb	r0, [r2, #1]
 80085a2:	2200      	movs	r2, #0
 80085a4:	6839      	ldr	r1, [r7, #0]
 80085a6:	4798      	blx	r3
      break;
 80085a8:	e067      	b.n	800867a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	785b      	ldrb	r3, [r3, #1]
 80085ae:	2b0b      	cmp	r3, #11
 80085b0:	d851      	bhi.n	8008656 <USBD_CDC_Setup+0x18a>
 80085b2:	a201      	add	r2, pc, #4	@ (adr r2, 80085b8 <USBD_CDC_Setup+0xec>)
 80085b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b8:	080085e9 	.word	0x080085e9
 80085bc:	08008665 	.word	0x08008665
 80085c0:	08008657 	.word	0x08008657
 80085c4:	08008657 	.word	0x08008657
 80085c8:	08008657 	.word	0x08008657
 80085cc:	08008657 	.word	0x08008657
 80085d0:	08008657 	.word	0x08008657
 80085d4:	08008657 	.word	0x08008657
 80085d8:	08008657 	.word	0x08008657
 80085dc:	08008657 	.word	0x08008657
 80085e0:	08008613 	.word	0x08008613
 80085e4:	0800863d 	.word	0x0800863d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2b03      	cmp	r3, #3
 80085f2:	d107      	bne.n	8008604 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80085f4:	f107 030a 	add.w	r3, r7, #10
 80085f8:	2202      	movs	r2, #2
 80085fa:	4619      	mov	r1, r3
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f001 fd53 	bl	800a0a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008602:	e032      	b.n	800866a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008604:	6839      	ldr	r1, [r7, #0]
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f001 fcd1 	bl	8009fae <USBD_CtlError>
            ret = USBD_FAIL;
 800860c:	2303      	movs	r3, #3
 800860e:	75fb      	strb	r3, [r7, #23]
          break;
 8008610:	e02b      	b.n	800866a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b03      	cmp	r3, #3
 800861c:	d107      	bne.n	800862e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800861e:	f107 030d 	add.w	r3, r7, #13
 8008622:	2201      	movs	r2, #1
 8008624:	4619      	mov	r1, r3
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 fd3e 	bl	800a0a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800862c:	e01d      	b.n	800866a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800862e:	6839      	ldr	r1, [r7, #0]
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f001 fcbc 	bl	8009fae <USBD_CtlError>
            ret = USBD_FAIL;
 8008636:	2303      	movs	r3, #3
 8008638:	75fb      	strb	r3, [r7, #23]
          break;
 800863a:	e016      	b.n	800866a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008642:	b2db      	uxtb	r3, r3
 8008644:	2b03      	cmp	r3, #3
 8008646:	d00f      	beq.n	8008668 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f001 fcaf 	bl	8009fae <USBD_CtlError>
            ret = USBD_FAIL;
 8008650:	2303      	movs	r3, #3
 8008652:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008654:	e008      	b.n	8008668 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008656:	6839      	ldr	r1, [r7, #0]
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f001 fca8 	bl	8009fae <USBD_CtlError>
          ret = USBD_FAIL;
 800865e:	2303      	movs	r3, #3
 8008660:	75fb      	strb	r3, [r7, #23]
          break;
 8008662:	e002      	b.n	800866a <USBD_CDC_Setup+0x19e>
          break;
 8008664:	bf00      	nop
 8008666:	e008      	b.n	800867a <USBD_CDC_Setup+0x1ae>
          break;
 8008668:	bf00      	nop
      }
      break;
 800866a:	e006      	b.n	800867a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800866c:	6839      	ldr	r1, [r7, #0]
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f001 fc9d 	bl	8009fae <USBD_CtlError>
      ret = USBD_FAIL;
 8008674:	2303      	movs	r3, #3
 8008676:	75fb      	strb	r3, [r7, #23]
      break;
 8008678:	bf00      	nop
  }

  return (uint8_t)ret;
 800867a:	7dfb      	ldrb	r3, [r7, #23]
}
 800867c:	4618      	mov	r0, r3
 800867e:	3718      	adds	r7, #24
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008696:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	32b0      	adds	r2, #176	@ 0xb0
 80086a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e065      	b.n	800877a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	32b0      	adds	r2, #176	@ 0xb0
 80086b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086bc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086be:	78fb      	ldrb	r3, [r7, #3]
 80086c0:	f003 020f 	and.w	r2, r3, #15
 80086c4:	6879      	ldr	r1, [r7, #4]
 80086c6:	4613      	mov	r3, r2
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4413      	add	r3, r2
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	440b      	add	r3, r1
 80086d0:	3314      	adds	r3, #20
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d02f      	beq.n	8008738 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80086d8:	78fb      	ldrb	r3, [r7, #3]
 80086da:	f003 020f 	and.w	r2, r3, #15
 80086de:	6879      	ldr	r1, [r7, #4]
 80086e0:	4613      	mov	r3, r2
 80086e2:	009b      	lsls	r3, r3, #2
 80086e4:	4413      	add	r3, r2
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	440b      	add	r3, r1
 80086ea:	3314      	adds	r3, #20
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	f003 010f 	and.w	r1, r3, #15
 80086f4:	68f8      	ldr	r0, [r7, #12]
 80086f6:	460b      	mov	r3, r1
 80086f8:	00db      	lsls	r3, r3, #3
 80086fa:	440b      	add	r3, r1
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4403      	add	r3, r0
 8008700:	331c      	adds	r3, #28
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	fbb2 f1f3 	udiv	r1, r2, r3
 8008708:	fb01 f303 	mul.w	r3, r1, r3
 800870c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800870e:	2b00      	cmp	r3, #0
 8008710:	d112      	bne.n	8008738 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008712:	78fb      	ldrb	r3, [r7, #3]
 8008714:	f003 020f 	and.w	r2, r3, #15
 8008718:	6879      	ldr	r1, [r7, #4]
 800871a:	4613      	mov	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	4413      	add	r3, r2
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	440b      	add	r3, r1
 8008724:	3314      	adds	r3, #20
 8008726:	2200      	movs	r2, #0
 8008728:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800872a:	78f9      	ldrb	r1, [r7, #3]
 800872c:	2300      	movs	r3, #0
 800872e:	2200      	movs	r2, #0
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f002 fa26 	bl	800ab82 <USBD_LL_Transmit>
 8008736:	e01f      	b.n	8008778 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	2200      	movs	r2, #0
 800873c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	33b0      	adds	r3, #176	@ 0xb0
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	4413      	add	r3, r2
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	691b      	ldr	r3, [r3, #16]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d010      	beq.n	8008778 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800875c:	687a      	ldr	r2, [r7, #4]
 800875e:	33b0      	adds	r3, #176	@ 0xb0
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	4413      	add	r3, r2
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	691b      	ldr	r3, [r3, #16]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008774:	78fa      	ldrb	r2, [r7, #3]
 8008776:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3710      	adds	r7, #16
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b084      	sub	sp, #16
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
 800878a:	460b      	mov	r3, r1
 800878c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	32b0      	adds	r2, #176	@ 0xb0
 8008798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	32b0      	adds	r2, #176	@ 0xb0
 80087a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d101      	bne.n	80087b4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80087b0:	2303      	movs	r3, #3
 80087b2:	e01a      	b.n	80087ea <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	4619      	mov	r1, r3
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f002 fa24 	bl	800ac06 <USBD_LL_GetRxDataSize>
 80087be:	4602      	mov	r2, r0
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	33b0      	adds	r3, #176	@ 0xb0
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	68db      	ldr	r3, [r3, #12]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80087de:	68fa      	ldr	r2, [r7, #12]
 80087e0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80087e4:	4611      	mov	r1, r2
 80087e6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80087e8:	2300      	movs	r3, #0
}
 80087ea:	4618      	mov	r0, r3
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}

080087f2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b084      	sub	sp, #16
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	32b0      	adds	r2, #176	@ 0xb0
 8008804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008808:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008810:	2303      	movs	r3, #3
 8008812:	e024      	b.n	800885e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	33b0      	adds	r3, #176	@ 0xb0
 800881e:	009b      	lsls	r3, r3, #2
 8008820:	4413      	add	r3, r2
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d019      	beq.n	800885c <USBD_CDC_EP0_RxReady+0x6a>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800882e:	2bff      	cmp	r3, #255	@ 0xff
 8008830:	d014      	beq.n	800885c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	33b0      	adds	r3, #176	@ 0xb0
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	68fa      	ldr	r2, [r7, #12]
 8008846:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800884a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800884c:	68fa      	ldr	r2, [r7, #12]
 800884e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008852:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	22ff      	movs	r2, #255	@ 0xff
 8008858:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
	...

08008868 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008870:	2182      	movs	r1, #130	@ 0x82
 8008872:	4818      	ldr	r0, [pc, #96]	@ (80088d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008874:	f000 fd62 	bl	800933c <USBD_GetEpDesc>
 8008878:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800887a:	2101      	movs	r1, #1
 800887c:	4815      	ldr	r0, [pc, #84]	@ (80088d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800887e:	f000 fd5d 	bl	800933c <USBD_GetEpDesc>
 8008882:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008884:	2181      	movs	r1, #129	@ 0x81
 8008886:	4813      	ldr	r0, [pc, #76]	@ (80088d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008888:	f000 fd58 	bl	800933c <USBD_GetEpDesc>
 800888c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	2210      	movs	r2, #16
 8008898:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d006      	beq.n	80088ae <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088a8:	711a      	strb	r2, [r3, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d006      	beq.n	80088c2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088bc:	711a      	strb	r2, [r3, #4]
 80088be:	2200      	movs	r2, #0
 80088c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2243      	movs	r2, #67	@ 0x43
 80088c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80088c8:	4b02      	ldr	r3, [pc, #8]	@ (80088d4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	2000005c 	.word	0x2000005c

080088d8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088e0:	2182      	movs	r1, #130	@ 0x82
 80088e2:	4818      	ldr	r0, [pc, #96]	@ (8008944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088e4:	f000 fd2a 	bl	800933c <USBD_GetEpDesc>
 80088e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088ea:	2101      	movs	r1, #1
 80088ec:	4815      	ldr	r0, [pc, #84]	@ (8008944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088ee:	f000 fd25 	bl	800933c <USBD_GetEpDesc>
 80088f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088f4:	2181      	movs	r1, #129	@ 0x81
 80088f6:	4813      	ldr	r0, [pc, #76]	@ (8008944 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088f8:	f000 fd20 	bl	800933c <USBD_GetEpDesc>
 80088fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d002      	beq.n	800890a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	2210      	movs	r2, #16
 8008908:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d006      	beq.n	800891e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008910:	693b      	ldr	r3, [r7, #16]
 8008912:	2200      	movs	r2, #0
 8008914:	711a      	strb	r2, [r3, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	f042 0202 	orr.w	r2, r2, #2
 800891c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d006      	beq.n	8008932 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2200      	movs	r2, #0
 8008928:	711a      	strb	r2, [r3, #4]
 800892a:	2200      	movs	r2, #0
 800892c:	f042 0202 	orr.w	r2, r2, #2
 8008930:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2243      	movs	r2, #67	@ 0x43
 8008936:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008938:	4b02      	ldr	r3, [pc, #8]	@ (8008944 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	2000005c 	.word	0x2000005c

08008948 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b086      	sub	sp, #24
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008950:	2182      	movs	r1, #130	@ 0x82
 8008952:	4818      	ldr	r0, [pc, #96]	@ (80089b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008954:	f000 fcf2 	bl	800933c <USBD_GetEpDesc>
 8008958:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800895a:	2101      	movs	r1, #1
 800895c:	4815      	ldr	r0, [pc, #84]	@ (80089b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800895e:	f000 fced 	bl	800933c <USBD_GetEpDesc>
 8008962:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008964:	2181      	movs	r1, #129	@ 0x81
 8008966:	4813      	ldr	r0, [pc, #76]	@ (80089b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008968:	f000 fce8 	bl	800933c <USBD_GetEpDesc>
 800896c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	2b00      	cmp	r3, #0
 8008972:	d002      	beq.n	800897a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	2210      	movs	r2, #16
 8008978:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d006      	beq.n	800898e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	2200      	movs	r2, #0
 8008984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008988:	711a      	strb	r2, [r3, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d006      	beq.n	80089a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2200      	movs	r2, #0
 8008998:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800899c:	711a      	strb	r2, [r3, #4]
 800899e:	2200      	movs	r2, #0
 80089a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2243      	movs	r2, #67	@ 0x43
 80089a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80089a8:	4b02      	ldr	r3, [pc, #8]	@ (80089b4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3718      	adds	r7, #24
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	2000005c 	.word	0x2000005c

080089b8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	220a      	movs	r2, #10
 80089c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80089c6:	4b03      	ldr	r3, [pc, #12]	@ (80089d4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	370c      	adds	r7, #12
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr
 80089d4:	20000018 	.word	0x20000018

080089d8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d101      	bne.n	80089ec <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089e8:	2303      	movs	r3, #3
 80089ea:	e009      	b.n	8008a00 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089f2:	687a      	ldr	r2, [r7, #4]
 80089f4:	33b0      	adds	r3, #176	@ 0xb0
 80089f6:	009b      	lsls	r3, r3, #2
 80089f8:	4413      	add	r3, r2
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	370c      	adds	r7, #12
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	32b0      	adds	r2, #176	@ 0xb0
 8008a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a26:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d101      	bne.n	8008a32 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e008      	b.n	8008a44 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	68ba      	ldr	r2, [r7, #8]
 8008a36:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	371c      	adds	r7, #28
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	32b0      	adds	r2, #176	@ 0xb0
 8008a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a68:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a70:	2303      	movs	r3, #3
 8008a72:	e004      	b.n	8008a7e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	683a      	ldr	r2, [r7, #0]
 8008a78:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a7c:	2300      	movs	r3, #0
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3714      	adds	r7, #20
 8008a82:	46bd      	mov	sp, r7
 8008a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a88:	4770      	bx	lr
	...

08008a8c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	32b0      	adds	r2, #176	@ 0xb0
 8008a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aa2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008aa4:	2301      	movs	r3, #1
 8008aa6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e025      	b.n	8008afe <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d11f      	bne.n	8008afc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	2201      	movs	r2, #1
 8008ac0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008ac4:	4b10      	ldr	r3, [pc, #64]	@ (8008b08 <USBD_CDC_TransmitPacket+0x7c>)
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	f003 020f 	and.w	r2, r3, #15
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	4413      	add	r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4403      	add	r3, r0
 8008ade:	3314      	adds	r3, #20
 8008ae0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008ae2:	4b09      	ldr	r3, [pc, #36]	@ (8008b08 <USBD_CDC_TransmitPacket+0x7c>)
 8008ae4:	7819      	ldrb	r1, [r3, #0]
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f002 f845 	bl	800ab82 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008af8:	2300      	movs	r3, #0
 8008afa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3710      	adds	r7, #16
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	2000009f 	.word	0x2000009f

08008b0c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b084      	sub	sp, #16
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	32b0      	adds	r2, #176	@ 0xb0
 8008b1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b22:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	32b0      	adds	r2, #176	@ 0xb0
 8008b2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d101      	bne.n	8008b3a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008b36:	2303      	movs	r3, #3
 8008b38:	e018      	b.n	8008b6c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	7c1b      	ldrb	r3, [r3, #16]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10a      	bne.n	8008b58 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b42:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <USBD_CDC_ReceivePacket+0x68>)
 8008b44:	7819      	ldrb	r1, [r3, #0]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f002 f837 	bl	800abc4 <USBD_LL_PrepareReceive>
 8008b56:	e008      	b.n	8008b6a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b58:	4b06      	ldr	r3, [pc, #24]	@ (8008b74 <USBD_CDC_ReceivePacket+0x68>)
 8008b5a:	7819      	ldrb	r1, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b62:	2340      	movs	r3, #64	@ 0x40
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f002 f82d 	bl	800abc4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	3710      	adds	r7, #16
 8008b70:	46bd      	mov	sp, r7
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	200000a0 	.word	0x200000a0

08008b78 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b086      	sub	sp, #24
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	4613      	mov	r3, r2
 8008b84:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d101      	bne.n	8008b90 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b8c:	2303      	movs	r3, #3
 8008b8e:	e01f      	b.n	8008bd0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2200      	movs	r2, #0
 8008b94:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d003      	beq.n	8008bb6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	79fa      	ldrb	r2, [r7, #7]
 8008bc2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f001 fea7 	bl	800a918 <USBD_LL_Init>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008bce:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3718      	adds	r7, #24
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	bd80      	pop	{r7, pc}

08008bd8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008be2:	2300      	movs	r3, #0
 8008be4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008bec:	2303      	movs	r3, #3
 8008bee:	e025      	b.n	8008c3c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	683a      	ldr	r2, [r7, #0]
 8008bf4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	32ae      	adds	r2, #174	@ 0xae
 8008c02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00f      	beq.n	8008c2c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	32ae      	adds	r2, #174	@ 0xae
 8008c16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c1c:	f107 020e 	add.w	r2, r7, #14
 8008c20:	4610      	mov	r0, r2
 8008c22:	4798      	blx	r3
 8008c24:	4602      	mov	r2, r0
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b082      	sub	sp, #8
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f001 feaf 	bl	800a9b0 <USBD_LL_Start>
 8008c52:	4603      	mov	r3, r0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3708      	adds	r7, #8
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c64:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	370c      	adds	r7, #12
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr

08008c72 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b084      	sub	sp, #16
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	460b      	mov	r3, r1
 8008c7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d009      	beq.n	8008ca0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	78fa      	ldrb	r2, [r7, #3]
 8008c96:	4611      	mov	r1, r2
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	4798      	blx	r3
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	78fa      	ldrb	r2, [r7, #3]
 8008cc4:	4611      	mov	r1, r2
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	4798      	blx	r3
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d001      	beq.n	8008cd4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
 8008ce6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cee:	6839      	ldr	r1, [r7, #0]
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f001 f922 	bl	8009f3a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008d04:	461a      	mov	r2, r3
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d12:	f003 031f 	and.w	r3, r3, #31
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d01a      	beq.n	8008d50 <USBD_LL_SetupStage+0x72>
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d822      	bhi.n	8008d64 <USBD_LL_SetupStage+0x86>
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <USBD_LL_SetupStage+0x4a>
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d00a      	beq.n	8008d3c <USBD_LL_SetupStage+0x5e>
 8008d26:	e01d      	b.n	8008d64 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f000 fb77 	bl	8009424 <USBD_StdDevReq>
 8008d36:	4603      	mov	r3, r0
 8008d38:	73fb      	strb	r3, [r7, #15]
      break;
 8008d3a:	e020      	b.n	8008d7e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d42:	4619      	mov	r1, r3
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fbdf 	bl	8009508 <USBD_StdItfReq>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	73fb      	strb	r3, [r7, #15]
      break;
 8008d4e:	e016      	b.n	8008d7e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d56:	4619      	mov	r1, r3
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f000 fc41 	bl	80095e0 <USBD_StdEPReq>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	73fb      	strb	r3, [r7, #15]
      break;
 8008d62:	e00c      	b.n	8008d7e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d6a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	4619      	mov	r1, r3
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f001 fe7c 	bl	800aa70 <USBD_LL_StallEP>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d7c:	bf00      	nop
  }

  return ret;
 8008d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d80:	4618      	mov	r0, r3
 8008d82:	3710      	adds	r7, #16
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}

08008d88 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b086      	sub	sp, #24
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	60f8      	str	r0, [r7, #12]
 8008d90:	460b      	mov	r3, r1
 8008d92:	607a      	str	r2, [r7, #4]
 8008d94:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008d9a:	7afb      	ldrb	r3, [r7, #11]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d177      	bne.n	8008e90 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008da6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008dae:	2b03      	cmp	r3, #3
 8008db0:	f040 80a1 	bne.w	8008ef6 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	693a      	ldr	r2, [r7, #16]
 8008dba:	8992      	ldrh	r2, [r2, #12]
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d91c      	bls.n	8008dfa <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	8992      	ldrh	r2, [r2, #12]
 8008dc8:	1a9a      	subs	r2, r3, r2
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	693a      	ldr	r2, [r7, #16]
 8008dd4:	8992      	ldrh	r2, [r2, #12]
 8008dd6:	441a      	add	r2, r3
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	6919      	ldr	r1, [r3, #16]
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	899b      	ldrh	r3, [r3, #12]
 8008de4:	461a      	mov	r2, r3
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	685b      	ldr	r3, [r3, #4]
 8008dea:	4293      	cmp	r3, r2
 8008dec:	bf38      	it	cc
 8008dee:	4613      	movcc	r3, r2
 8008df0:	461a      	mov	r2, r3
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f001 f9a8 	bl	800a148 <USBD_CtlContinueRx>
 8008df8:	e07d      	b.n	8008ef6 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008e00:	f003 031f 	and.w	r3, r3, #31
 8008e04:	2b02      	cmp	r3, #2
 8008e06:	d014      	beq.n	8008e32 <USBD_LL_DataOutStage+0xaa>
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d81d      	bhi.n	8008e48 <USBD_LL_DataOutStage+0xc0>
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <USBD_LL_DataOutStage+0x8e>
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d003      	beq.n	8008e1c <USBD_LL_DataOutStage+0x94>
 8008e14:	e018      	b.n	8008e48 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008e16:	2300      	movs	r3, #0
 8008e18:	75bb      	strb	r3, [r7, #22]
            break;
 8008e1a:	e018      	b.n	8008e4e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	4619      	mov	r1, r3
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 fa6e 	bl	8009308 <USBD_CoreFindIF>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	75bb      	strb	r3, [r7, #22]
            break;
 8008e30:	e00d      	b.n	8008e4e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 fa70 	bl	8009322 <USBD_CoreFindEP>
 8008e42:	4603      	mov	r3, r0
 8008e44:	75bb      	strb	r3, [r7, #22]
            break;
 8008e46:	e002      	b.n	8008e4e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	75bb      	strb	r3, [r7, #22]
            break;
 8008e4c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008e4e:	7dbb      	ldrb	r3, [r7, #22]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d119      	bne.n	8008e88 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b03      	cmp	r3, #3
 8008e5e:	d113      	bne.n	8008e88 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008e60:	7dba      	ldrb	r2, [r7, #22]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	32ae      	adds	r2, #174	@ 0xae
 8008e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e6a:	691b      	ldr	r3, [r3, #16]
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00b      	beq.n	8008e88 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008e70:	7dba      	ldrb	r2, [r7, #22]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e78:	7dba      	ldrb	r2, [r7, #22]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	32ae      	adds	r2, #174	@ 0xae
 8008e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008e88:	68f8      	ldr	r0, [r7, #12]
 8008e8a:	f001 f96e 	bl	800a16a <USBD_CtlSendStatus>
 8008e8e:	e032      	b.n	8008ef6 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e90:	7afb      	ldrb	r3, [r7, #11]
 8008e92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	4619      	mov	r1, r3
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 fa41 	bl	8009322 <USBD_CoreFindEP>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ea4:	7dbb      	ldrb	r3, [r7, #22]
 8008ea6:	2bff      	cmp	r3, #255	@ 0xff
 8008ea8:	d025      	beq.n	8008ef6 <USBD_LL_DataOutStage+0x16e>
 8008eaa:	7dbb      	ldrb	r3, [r7, #22]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d122      	bne.n	8008ef6 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	2b03      	cmp	r3, #3
 8008eba:	d117      	bne.n	8008eec <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008ebc:	7dba      	ldrb	r2, [r7, #22]
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	32ae      	adds	r2, #174	@ 0xae
 8008ec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ec6:	699b      	ldr	r3, [r3, #24]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d00f      	beq.n	8008eec <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008ecc:	7dba      	ldrb	r2, [r7, #22]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008ed4:	7dba      	ldrb	r2, [r7, #22]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	32ae      	adds	r2, #174	@ 0xae
 8008eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ede:	699b      	ldr	r3, [r3, #24]
 8008ee0:	7afa      	ldrb	r2, [r7, #11]
 8008ee2:	4611      	mov	r1, r2
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	4798      	blx	r3
 8008ee8:	4603      	mov	r3, r0
 8008eea:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008eec:	7dfb      	ldrb	r3, [r7, #23]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d001      	beq.n	8008ef6 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008ef2:	7dfb      	ldrb	r3, [r7, #23]
 8008ef4:	e000      	b.n	8008ef8 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008ef6:	2300      	movs	r3, #0
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3718      	adds	r7, #24
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b086      	sub	sp, #24
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	460b      	mov	r3, r1
 8008f0a:	607a      	str	r2, [r7, #4]
 8008f0c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008f0e:	7afb      	ldrb	r3, [r7, #11]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d178      	bne.n	8009006 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	3314      	adds	r3, #20
 8008f18:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d163      	bne.n	8008fec <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	8992      	ldrh	r2, [r2, #12]
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d91c      	bls.n	8008f6a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	693a      	ldr	r2, [r7, #16]
 8008f36:	8992      	ldrh	r2, [r2, #12]
 8008f38:	1a9a      	subs	r2, r3, r2
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	693a      	ldr	r2, [r7, #16]
 8008f44:	8992      	ldrh	r2, [r2, #12]
 8008f46:	441a      	add	r2, r3
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	6919      	ldr	r1, [r3, #16]
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	461a      	mov	r2, r3
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f001 f8c4 	bl	800a0e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	2200      	movs	r2, #0
 8008f60:	2100      	movs	r1, #0
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f001 fe2e 	bl	800abc4 <USBD_LL_PrepareReceive>
 8008f68:	e040      	b.n	8008fec <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	899b      	ldrh	r3, [r3, #12]
 8008f6e:	461a      	mov	r2, r3
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d11c      	bne.n	8008fb2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	693a      	ldr	r2, [r7, #16]
 8008f7e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d316      	bcc.n	8008fb2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008f84:	693b      	ldr	r3, [r7, #16]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d20f      	bcs.n	8008fb2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f92:	2200      	movs	r2, #0
 8008f94:	2100      	movs	r1, #0
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f001 f8a4 	bl	800a0e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	2100      	movs	r1, #0
 8008faa:	68f8      	ldr	r0, [r7, #12]
 8008fac:	f001 fe0a 	bl	800abc4 <USBD_LL_PrepareReceive>
 8008fb0:	e01c      	b.n	8008fec <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	2b03      	cmp	r3, #3
 8008fbc:	d10f      	bne.n	8008fde <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d009      	beq.n	8008fde <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fde:	2180      	movs	r1, #128	@ 0x80
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f001 fd45 	bl	800aa70 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f001 f8d2 	bl	800a190 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d03a      	beq.n	800906c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f7ff fe30 	bl	8008c5c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2200      	movs	r2, #0
 8009000:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009004:	e032      	b.n	800906c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009006:	7afb      	ldrb	r3, [r7, #11]
 8009008:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800900c:	b2db      	uxtb	r3, r3
 800900e:	4619      	mov	r1, r3
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 f986 	bl	8009322 <USBD_CoreFindEP>
 8009016:	4603      	mov	r3, r0
 8009018:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800901a:	7dfb      	ldrb	r3, [r7, #23]
 800901c:	2bff      	cmp	r3, #255	@ 0xff
 800901e:	d025      	beq.n	800906c <USBD_LL_DataInStage+0x16c>
 8009020:	7dfb      	ldrb	r3, [r7, #23]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d122      	bne.n	800906c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800902c:	b2db      	uxtb	r3, r3
 800902e:	2b03      	cmp	r3, #3
 8009030:	d11c      	bne.n	800906c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009032:	7dfa      	ldrb	r2, [r7, #23]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	32ae      	adds	r2, #174	@ 0xae
 8009038:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800903c:	695b      	ldr	r3, [r3, #20]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d014      	beq.n	800906c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009042:	7dfa      	ldrb	r2, [r7, #23]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800904a:	7dfa      	ldrb	r2, [r7, #23]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	32ae      	adds	r2, #174	@ 0xae
 8009050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009054:	695b      	ldr	r3, [r3, #20]
 8009056:	7afa      	ldrb	r2, [r7, #11]
 8009058:	4611      	mov	r1, r2
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	4798      	blx	r3
 800905e:	4603      	mov	r3, r0
 8009060:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009062:	7dbb      	ldrb	r3, [r7, #22]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d001      	beq.n	800906c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009068:	7dbb      	ldrb	r3, [r7, #22]
 800906a:	e000      	b.n	800906e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800906c:	2300      	movs	r3, #0
}
 800906e:	4618      	mov	r0, r3
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	b084      	sub	sp, #16
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800907e:	2300      	movs	r3, #0
 8009080:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2201      	movs	r2, #1
 8009086:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d014      	beq.n	80090dc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00e      	beq.n	80090dc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	6852      	ldr	r2, [r2, #4]
 80090ca:	b2d2      	uxtb	r2, r2
 80090cc:	4611      	mov	r1, r2
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	4798      	blx	r3
 80090d2:	4603      	mov	r3, r0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d001      	beq.n	80090dc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80090d8:	2303      	movs	r3, #3
 80090da:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090dc:	2340      	movs	r3, #64	@ 0x40
 80090de:	2200      	movs	r2, #0
 80090e0:	2100      	movs	r1, #0
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f001 fc7f 	bl	800a9e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2240      	movs	r2, #64	@ 0x40
 80090f4:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090f8:	2340      	movs	r3, #64	@ 0x40
 80090fa:	2200      	movs	r2, #0
 80090fc:	2180      	movs	r1, #128	@ 0x80
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f001 fc71 	bl	800a9e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2240      	movs	r2, #64	@ 0x40
 8009110:	841a      	strh	r2, [r3, #32]

  return ret;
 8009112:	7bfb      	ldrb	r3, [r7, #15]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3710      	adds	r7, #16
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}

0800911c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800911c:	b480      	push	{r7}
 800911e:	b083      	sub	sp, #12
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	78fa      	ldrb	r2, [r7, #3]
 800912c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800912e:	2300      	movs	r3, #0
}
 8009130:	4618      	mov	r0, r3
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800914a:	b2db      	uxtb	r3, r3
 800914c:	2b04      	cmp	r3, #4
 800914e:	d006      	beq.n	800915e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009156:	b2da      	uxtb	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2204      	movs	r2, #4
 8009162:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009166:	2300      	movs	r3, #0
}
 8009168:	4618      	mov	r0, r3
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009182:	b2db      	uxtb	r3, r3
 8009184:	2b04      	cmp	r3, #4
 8009186:	d106      	bne.n	8009196 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800918e:	b2da      	uxtb	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009196:	2300      	movs	r3, #0
}
 8009198:	4618      	mov	r0, r3
 800919a:	370c      	adds	r7, #12
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	2b03      	cmp	r3, #3
 80091b6:	d110      	bne.n	80091da <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00b      	beq.n	80091da <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091c8:	69db      	ldr	r3, [r3, #28]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d005      	beq.n	80091da <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091d4:	69db      	ldr	r3, [r3, #28]
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b082      	sub	sp, #8
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	460b      	mov	r3, r1
 80091ee:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	32ae      	adds	r2, #174	@ 0xae
 80091fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d101      	bne.n	8009206 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009202:	2303      	movs	r3, #3
 8009204:	e01c      	b.n	8009240 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800920c:	b2db      	uxtb	r3, r3
 800920e:	2b03      	cmp	r3, #3
 8009210:	d115      	bne.n	800923e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	32ae      	adds	r2, #174	@ 0xae
 800921c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009220:	6a1b      	ldr	r3, [r3, #32]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00b      	beq.n	800923e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	32ae      	adds	r2, #174	@ 0xae
 8009230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009234:	6a1b      	ldr	r3, [r3, #32]
 8009236:	78fa      	ldrb	r2, [r7, #3]
 8009238:	4611      	mov	r1, r2
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	460b      	mov	r3, r1
 8009252:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	32ae      	adds	r2, #174	@ 0xae
 800925e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d101      	bne.n	800926a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009266:	2303      	movs	r3, #3
 8009268:	e01c      	b.n	80092a4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b03      	cmp	r3, #3
 8009274:	d115      	bne.n	80092a2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	32ae      	adds	r2, #174	@ 0xae
 8009280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009286:	2b00      	cmp	r3, #0
 8009288:	d00b      	beq.n	80092a2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	32ae      	adds	r2, #174	@ 0xae
 8009294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800929a:	78fa      	ldrb	r2, [r7, #3]
 800929c:	4611      	mov	r1, r2
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3708      	adds	r7, #8
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b083      	sub	sp, #12
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	370c      	adds	r7, #12
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr

080092c2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80092c2:	b580      	push	{r7, lr}
 80092c4:	b084      	sub	sp, #16
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80092ca:	2300      	movs	r3, #0
 80092cc:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00e      	beq.n	80092fe <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	6852      	ldr	r2, [r2, #4]
 80092ec:	b2d2      	uxtb	r2, r2
 80092ee:	4611      	mov	r1, r2
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	4798      	blx	r3
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80092fa:	2303      	movs	r3, #3
 80092fc:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80092fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3710      	adds	r7, #16
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	460b      	mov	r3, r1
 8009312:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009314:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009316:	4618      	mov	r0, r3
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr

08009322 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009322:	b480      	push	{r7}
 8009324:	b083      	sub	sp, #12
 8009326:	af00      	add	r7, sp, #0
 8009328:	6078      	str	r0, [r7, #4]
 800932a:	460b      	mov	r3, r1
 800932c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800932e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009330:	4618      	mov	r0, r3
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b086      	sub	sp, #24
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	460b      	mov	r3, r1
 8009346:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009350:	2300      	movs	r3, #0
 8009352:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	885b      	ldrh	r3, [r3, #2]
 8009358:	b29b      	uxth	r3, r3
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	7812      	ldrb	r2, [r2, #0]
 800935e:	4293      	cmp	r3, r2
 8009360:	d91f      	bls.n	80093a2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009368:	e013      	b.n	8009392 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800936a:	f107 030a 	add.w	r3, r7, #10
 800936e:	4619      	mov	r1, r3
 8009370:	6978      	ldr	r0, [r7, #20]
 8009372:	f000 f81b 	bl	80093ac <USBD_GetNextDesc>
 8009376:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	785b      	ldrb	r3, [r3, #1]
 800937c:	2b05      	cmp	r3, #5
 800937e:	d108      	bne.n	8009392 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	789b      	ldrb	r3, [r3, #2]
 8009388:	78fa      	ldrb	r2, [r7, #3]
 800938a:	429a      	cmp	r2, r3
 800938c:	d008      	beq.n	80093a0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800938e:	2300      	movs	r3, #0
 8009390:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	885b      	ldrh	r3, [r3, #2]
 8009396:	b29a      	uxth	r2, r3
 8009398:	897b      	ldrh	r3, [r7, #10]
 800939a:	429a      	cmp	r2, r3
 800939c:	d8e5      	bhi.n	800936a <USBD_GetEpDesc+0x2e>
 800939e:	e000      	b.n	80093a2 <USBD_GetEpDesc+0x66>
          break;
 80093a0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80093a2:	693b      	ldr	r3, [r7, #16]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3718      	adds	r7, #24
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b085      	sub	sp, #20
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	881b      	ldrh	r3, [r3, #0]
 80093be:	68fa      	ldr	r2, [r7, #12]
 80093c0:	7812      	ldrb	r2, [r2, #0]
 80093c2:	4413      	add	r3, r2
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	461a      	mov	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4413      	add	r3, r2
 80093d4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093d6:	68fb      	ldr	r3, [r7, #12]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3714      	adds	r7, #20
 80093dc:	46bd      	mov	sp, r7
 80093de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e2:	4770      	bx	lr

080093e4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b087      	sub	sp, #28
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80093f0:	697b      	ldr	r3, [r7, #20]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	3301      	adds	r3, #1
 80093fa:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	781b      	ldrb	r3, [r3, #0]
 8009400:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009402:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009406:	021b      	lsls	r3, r3, #8
 8009408:	b21a      	sxth	r2, r3
 800940a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800940e:	4313      	orrs	r3, r2
 8009410:	b21b      	sxth	r3, r3
 8009412:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009414:	89fb      	ldrh	r3, [r7, #14]
}
 8009416:	4618      	mov	r0, r3
 8009418:	371c      	adds	r7, #28
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
	...

08009424 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800942e:	2300      	movs	r3, #0
 8009430:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800943a:	2b40      	cmp	r3, #64	@ 0x40
 800943c:	d005      	beq.n	800944a <USBD_StdDevReq+0x26>
 800943e:	2b40      	cmp	r3, #64	@ 0x40
 8009440:	d857      	bhi.n	80094f2 <USBD_StdDevReq+0xce>
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00f      	beq.n	8009466 <USBD_StdDevReq+0x42>
 8009446:	2b20      	cmp	r3, #32
 8009448:	d153      	bne.n	80094f2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	32ae      	adds	r2, #174	@ 0xae
 8009454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	6839      	ldr	r1, [r7, #0]
 800945c:	6878      	ldr	r0, [r7, #4]
 800945e:	4798      	blx	r3
 8009460:	4603      	mov	r3, r0
 8009462:	73fb      	strb	r3, [r7, #15]
      break;
 8009464:	e04a      	b.n	80094fc <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	785b      	ldrb	r3, [r3, #1]
 800946a:	2b09      	cmp	r3, #9
 800946c:	d83b      	bhi.n	80094e6 <USBD_StdDevReq+0xc2>
 800946e:	a201      	add	r2, pc, #4	@ (adr r2, 8009474 <USBD_StdDevReq+0x50>)
 8009470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009474:	080094c9 	.word	0x080094c9
 8009478:	080094dd 	.word	0x080094dd
 800947c:	080094e7 	.word	0x080094e7
 8009480:	080094d3 	.word	0x080094d3
 8009484:	080094e7 	.word	0x080094e7
 8009488:	080094a7 	.word	0x080094a7
 800948c:	0800949d 	.word	0x0800949d
 8009490:	080094e7 	.word	0x080094e7
 8009494:	080094bf 	.word	0x080094bf
 8009498:	080094b1 	.word	0x080094b1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800949c:	6839      	ldr	r1, [r7, #0]
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 fa3e 	bl	8009920 <USBD_GetDescriptor>
          break;
 80094a4:	e024      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80094a6:	6839      	ldr	r1, [r7, #0]
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 fba3 	bl	8009bf4 <USBD_SetAddress>
          break;
 80094ae:	e01f      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80094b0:	6839      	ldr	r1, [r7, #0]
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fbe2 	bl	8009c7c <USBD_SetConfig>
 80094b8:	4603      	mov	r3, r0
 80094ba:	73fb      	strb	r3, [r7, #15]
          break;
 80094bc:	e018      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fc85 	bl	8009dd0 <USBD_GetConfig>
          break;
 80094c6:	e013      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80094c8:	6839      	ldr	r1, [r7, #0]
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 fcb6 	bl	8009e3c <USBD_GetStatus>
          break;
 80094d0:	e00e      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f000 fce5 	bl	8009ea4 <USBD_SetFeature>
          break;
 80094da:	e009      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80094dc:	6839      	ldr	r1, [r7, #0]
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 fd09 	bl	8009ef6 <USBD_ClrFeature>
          break;
 80094e4:	e004      	b.n	80094f0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80094e6:	6839      	ldr	r1, [r7, #0]
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 fd60 	bl	8009fae <USBD_CtlError>
          break;
 80094ee:	bf00      	nop
      }
      break;
 80094f0:	e004      	b.n	80094fc <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80094f2:	6839      	ldr	r1, [r7, #0]
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 fd5a 	bl	8009fae <USBD_CtlError>
      break;
 80094fa:	bf00      	nop
  }

  return ret;
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3710      	adds	r7, #16
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop

08009508 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800951e:	2b40      	cmp	r3, #64	@ 0x40
 8009520:	d005      	beq.n	800952e <USBD_StdItfReq+0x26>
 8009522:	2b40      	cmp	r3, #64	@ 0x40
 8009524:	d852      	bhi.n	80095cc <USBD_StdItfReq+0xc4>
 8009526:	2b00      	cmp	r3, #0
 8009528:	d001      	beq.n	800952e <USBD_StdItfReq+0x26>
 800952a:	2b20      	cmp	r3, #32
 800952c:	d14e      	bne.n	80095cc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009534:	b2db      	uxtb	r3, r3
 8009536:	3b01      	subs	r3, #1
 8009538:	2b02      	cmp	r3, #2
 800953a:	d840      	bhi.n	80095be <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	889b      	ldrh	r3, [r3, #4]
 8009540:	b2db      	uxtb	r3, r3
 8009542:	2b01      	cmp	r3, #1
 8009544:	d836      	bhi.n	80095b4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	889b      	ldrh	r3, [r3, #4]
 800954a:	b2db      	uxtb	r3, r3
 800954c:	4619      	mov	r1, r3
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f7ff feda 	bl	8009308 <USBD_CoreFindIF>
 8009554:	4603      	mov	r3, r0
 8009556:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009558:	7bbb      	ldrb	r3, [r7, #14]
 800955a:	2bff      	cmp	r3, #255	@ 0xff
 800955c:	d01d      	beq.n	800959a <USBD_StdItfReq+0x92>
 800955e:	7bbb      	ldrb	r3, [r7, #14]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d11a      	bne.n	800959a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009564:	7bba      	ldrb	r2, [r7, #14]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	32ae      	adds	r2, #174	@ 0xae
 800956a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00f      	beq.n	8009594 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009574:	7bba      	ldrb	r2, [r7, #14]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800957c:	7bba      	ldrb	r2, [r7, #14]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	32ae      	adds	r2, #174	@ 0xae
 8009582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009586:	689b      	ldr	r3, [r3, #8]
 8009588:	6839      	ldr	r1, [r7, #0]
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	4798      	blx	r3
 800958e:	4603      	mov	r3, r0
 8009590:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009592:	e004      	b.n	800959e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009594:	2303      	movs	r3, #3
 8009596:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009598:	e001      	b.n	800959e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800959a:	2303      	movs	r3, #3
 800959c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	88db      	ldrh	r3, [r3, #6]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d110      	bne.n	80095c8 <USBD_StdItfReq+0xc0>
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d10d      	bne.n	80095c8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 fddc 	bl	800a16a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80095b2:	e009      	b.n	80095c8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80095b4:	6839      	ldr	r1, [r7, #0]
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f000 fcf9 	bl	8009fae <USBD_CtlError>
          break;
 80095bc:	e004      	b.n	80095c8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80095be:	6839      	ldr	r1, [r7, #0]
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 fcf4 	bl	8009fae <USBD_CtlError>
          break;
 80095c6:	e000      	b.n	80095ca <USBD_StdItfReq+0xc2>
          break;
 80095c8:	bf00      	nop
      }
      break;
 80095ca:	e004      	b.n	80095d6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80095cc:	6839      	ldr	r1, [r7, #0]
 80095ce:	6878      	ldr	r0, [r7, #4]
 80095d0:	f000 fced 	bl	8009fae <USBD_CtlError>
      break;
 80095d4:	bf00      	nop
  }

  return ret;
 80095d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80095ea:	2300      	movs	r3, #0
 80095ec:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	889b      	ldrh	r3, [r3, #4]
 80095f2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095fc:	2b40      	cmp	r3, #64	@ 0x40
 80095fe:	d007      	beq.n	8009610 <USBD_StdEPReq+0x30>
 8009600:	2b40      	cmp	r3, #64	@ 0x40
 8009602:	f200 8181 	bhi.w	8009908 <USBD_StdEPReq+0x328>
 8009606:	2b00      	cmp	r3, #0
 8009608:	d02a      	beq.n	8009660 <USBD_StdEPReq+0x80>
 800960a:	2b20      	cmp	r3, #32
 800960c:	f040 817c 	bne.w	8009908 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009610:	7bbb      	ldrb	r3, [r7, #14]
 8009612:	4619      	mov	r1, r3
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f7ff fe84 	bl	8009322 <USBD_CoreFindEP>
 800961a:	4603      	mov	r3, r0
 800961c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800961e:	7b7b      	ldrb	r3, [r7, #13]
 8009620:	2bff      	cmp	r3, #255	@ 0xff
 8009622:	f000 8176 	beq.w	8009912 <USBD_StdEPReq+0x332>
 8009626:	7b7b      	ldrb	r3, [r7, #13]
 8009628:	2b00      	cmp	r3, #0
 800962a:	f040 8172 	bne.w	8009912 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800962e:	7b7a      	ldrb	r2, [r7, #13]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009636:	7b7a      	ldrb	r2, [r7, #13]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	32ae      	adds	r2, #174	@ 0xae
 800963c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009640:	689b      	ldr	r3, [r3, #8]
 8009642:	2b00      	cmp	r3, #0
 8009644:	f000 8165 	beq.w	8009912 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009648:	7b7a      	ldrb	r2, [r7, #13]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	32ae      	adds	r2, #174	@ 0xae
 800964e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	6839      	ldr	r1, [r7, #0]
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	4798      	blx	r3
 800965a:	4603      	mov	r3, r0
 800965c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800965e:	e158      	b.n	8009912 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	785b      	ldrb	r3, [r3, #1]
 8009664:	2b03      	cmp	r3, #3
 8009666:	d008      	beq.n	800967a <USBD_StdEPReq+0x9a>
 8009668:	2b03      	cmp	r3, #3
 800966a:	f300 8147 	bgt.w	80098fc <USBD_StdEPReq+0x31c>
 800966e:	2b00      	cmp	r3, #0
 8009670:	f000 809b 	beq.w	80097aa <USBD_StdEPReq+0x1ca>
 8009674:	2b01      	cmp	r3, #1
 8009676:	d03c      	beq.n	80096f2 <USBD_StdEPReq+0x112>
 8009678:	e140      	b.n	80098fc <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b02      	cmp	r3, #2
 8009684:	d002      	beq.n	800968c <USBD_StdEPReq+0xac>
 8009686:	2b03      	cmp	r3, #3
 8009688:	d016      	beq.n	80096b8 <USBD_StdEPReq+0xd8>
 800968a:	e02c      	b.n	80096e6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d00d      	beq.n	80096ae <USBD_StdEPReq+0xce>
 8009692:	7bbb      	ldrb	r3, [r7, #14]
 8009694:	2b80      	cmp	r3, #128	@ 0x80
 8009696:	d00a      	beq.n	80096ae <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	4619      	mov	r1, r3
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f001 f9e7 	bl	800aa70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096a2:	2180      	movs	r1, #128	@ 0x80
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 f9e3 	bl	800aa70 <USBD_LL_StallEP>
 80096aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096ac:	e020      	b.n	80096f0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80096ae:	6839      	ldr	r1, [r7, #0]
 80096b0:	6878      	ldr	r0, [r7, #4]
 80096b2:	f000 fc7c 	bl	8009fae <USBD_CtlError>
              break;
 80096b6:	e01b      	b.n	80096f0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	885b      	ldrh	r3, [r3, #2]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10e      	bne.n	80096de <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80096c0:	7bbb      	ldrb	r3, [r7, #14]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00b      	beq.n	80096de <USBD_StdEPReq+0xfe>
 80096c6:	7bbb      	ldrb	r3, [r7, #14]
 80096c8:	2b80      	cmp	r3, #128	@ 0x80
 80096ca:	d008      	beq.n	80096de <USBD_StdEPReq+0xfe>
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	88db      	ldrh	r3, [r3, #6]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d104      	bne.n	80096de <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80096d4:	7bbb      	ldrb	r3, [r7, #14]
 80096d6:	4619      	mov	r1, r3
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f001 f9c9 	bl	800aa70 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 fd43 	bl	800a16a <USBD_CtlSendStatus>

              break;
 80096e4:	e004      	b.n	80096f0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80096e6:	6839      	ldr	r1, [r7, #0]
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f000 fc60 	bl	8009fae <USBD_CtlError>
              break;
 80096ee:	bf00      	nop
          }
          break;
 80096f0:	e109      	b.n	8009906 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d002      	beq.n	8009704 <USBD_StdEPReq+0x124>
 80096fe:	2b03      	cmp	r3, #3
 8009700:	d016      	beq.n	8009730 <USBD_StdEPReq+0x150>
 8009702:	e04b      	b.n	800979c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009704:	7bbb      	ldrb	r3, [r7, #14]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00d      	beq.n	8009726 <USBD_StdEPReq+0x146>
 800970a:	7bbb      	ldrb	r3, [r7, #14]
 800970c:	2b80      	cmp	r3, #128	@ 0x80
 800970e:	d00a      	beq.n	8009726 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009710:	7bbb      	ldrb	r3, [r7, #14]
 8009712:	4619      	mov	r1, r3
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f001 f9ab 	bl	800aa70 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800971a:	2180      	movs	r1, #128	@ 0x80
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f001 f9a7 	bl	800aa70 <USBD_LL_StallEP>
 8009722:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009724:	e040      	b.n	80097a8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009726:	6839      	ldr	r1, [r7, #0]
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fc40 	bl	8009fae <USBD_CtlError>
              break;
 800972e:	e03b      	b.n	80097a8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	885b      	ldrh	r3, [r3, #2]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d136      	bne.n	80097a6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009738:	7bbb      	ldrb	r3, [r7, #14]
 800973a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800973e:	2b00      	cmp	r3, #0
 8009740:	d004      	beq.n	800974c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009742:	7bbb      	ldrb	r3, [r7, #14]
 8009744:	4619      	mov	r1, r3
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f001 f9b1 	bl	800aaae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 fd0c 	bl	800a16a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009752:	7bbb      	ldrb	r3, [r7, #14]
 8009754:	4619      	mov	r1, r3
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f7ff fde3 	bl	8009322 <USBD_CoreFindEP>
 800975c:	4603      	mov	r3, r0
 800975e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009760:	7b7b      	ldrb	r3, [r7, #13]
 8009762:	2bff      	cmp	r3, #255	@ 0xff
 8009764:	d01f      	beq.n	80097a6 <USBD_StdEPReq+0x1c6>
 8009766:	7b7b      	ldrb	r3, [r7, #13]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d11c      	bne.n	80097a6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800976c:	7b7a      	ldrb	r2, [r7, #13]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009774:	7b7a      	ldrb	r2, [r7, #13]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	32ae      	adds	r2, #174	@ 0xae
 800977a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d010      	beq.n	80097a6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009784:	7b7a      	ldrb	r2, [r7, #13]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	32ae      	adds	r2, #174	@ 0xae
 800978a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	6839      	ldr	r1, [r7, #0]
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	4798      	blx	r3
 8009796:	4603      	mov	r3, r0
 8009798:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800979a:	e004      	b.n	80097a6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fc05 	bl	8009fae <USBD_CtlError>
              break;
 80097a4:	e000      	b.n	80097a8 <USBD_StdEPReq+0x1c8>
              break;
 80097a6:	bf00      	nop
          }
          break;
 80097a8:	e0ad      	b.n	8009906 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d002      	beq.n	80097bc <USBD_StdEPReq+0x1dc>
 80097b6:	2b03      	cmp	r3, #3
 80097b8:	d033      	beq.n	8009822 <USBD_StdEPReq+0x242>
 80097ba:	e099      	b.n	80098f0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097bc:	7bbb      	ldrb	r3, [r7, #14]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d007      	beq.n	80097d2 <USBD_StdEPReq+0x1f2>
 80097c2:	7bbb      	ldrb	r3, [r7, #14]
 80097c4:	2b80      	cmp	r3, #128	@ 0x80
 80097c6:	d004      	beq.n	80097d2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80097c8:	6839      	ldr	r1, [r7, #0]
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 fbef 	bl	8009fae <USBD_CtlError>
                break;
 80097d0:	e093      	b.n	80098fa <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	da0b      	bge.n	80097f2 <USBD_StdEPReq+0x212>
 80097da:	7bbb      	ldrb	r3, [r7, #14]
 80097dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097e0:	4613      	mov	r3, r2
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	4413      	add	r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	3310      	adds	r3, #16
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	4413      	add	r3, r2
 80097ee:	3304      	adds	r3, #4
 80097f0:	e00b      	b.n	800980a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097f2:	7bbb      	ldrb	r3, [r7, #14]
 80097f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097f8:	4613      	mov	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4413      	add	r3, r2
 80097fe:	009b      	lsls	r3, r3, #2
 8009800:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	4413      	add	r3, r2
 8009808:	3304      	adds	r3, #4
 800980a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2200      	movs	r2, #0
 8009810:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	330e      	adds	r3, #14
 8009816:	2202      	movs	r2, #2
 8009818:	4619      	mov	r1, r3
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 fc44 	bl	800a0a8 <USBD_CtlSendData>
              break;
 8009820:	e06b      	b.n	80098fa <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009822:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009826:	2b00      	cmp	r3, #0
 8009828:	da11      	bge.n	800984e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800982a:	7bbb      	ldrb	r3, [r7, #14]
 800982c:	f003 020f 	and.w	r2, r3, #15
 8009830:	6879      	ldr	r1, [r7, #4]
 8009832:	4613      	mov	r3, r2
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	440b      	add	r3, r1
 800983c:	3323      	adds	r3, #35	@ 0x23
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d117      	bne.n	8009874 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009844:	6839      	ldr	r1, [r7, #0]
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fbb1 	bl	8009fae <USBD_CtlError>
                  break;
 800984c:	e055      	b.n	80098fa <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800984e:	7bbb      	ldrb	r3, [r7, #14]
 8009850:	f003 020f 	and.w	r2, r3, #15
 8009854:	6879      	ldr	r1, [r7, #4]
 8009856:	4613      	mov	r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	440b      	add	r3, r1
 8009860:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009864:	781b      	ldrb	r3, [r3, #0]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d104      	bne.n	8009874 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800986a:	6839      	ldr	r1, [r7, #0]
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fb9e 	bl	8009fae <USBD_CtlError>
                  break;
 8009872:	e042      	b.n	80098fa <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009874:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009878:	2b00      	cmp	r3, #0
 800987a:	da0b      	bge.n	8009894 <USBD_StdEPReq+0x2b4>
 800987c:	7bbb      	ldrb	r3, [r7, #14]
 800987e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009882:	4613      	mov	r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	4413      	add	r3, r2
 8009888:	009b      	lsls	r3, r3, #2
 800988a:	3310      	adds	r3, #16
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	4413      	add	r3, r2
 8009890:	3304      	adds	r3, #4
 8009892:	e00b      	b.n	80098ac <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009894:	7bbb      	ldrb	r3, [r7, #14]
 8009896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800989a:	4613      	mov	r3, r2
 800989c:	009b      	lsls	r3, r3, #2
 800989e:	4413      	add	r3, r2
 80098a0:	009b      	lsls	r3, r3, #2
 80098a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	4413      	add	r3, r2
 80098aa:	3304      	adds	r3, #4
 80098ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80098ae:	7bbb      	ldrb	r3, [r7, #14]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d002      	beq.n	80098ba <USBD_StdEPReq+0x2da>
 80098b4:	7bbb      	ldrb	r3, [r7, #14]
 80098b6:	2b80      	cmp	r3, #128	@ 0x80
 80098b8:	d103      	bne.n	80098c2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	2200      	movs	r2, #0
 80098be:	739a      	strb	r2, [r3, #14]
 80098c0:	e00e      	b.n	80098e0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80098c2:	7bbb      	ldrb	r3, [r7, #14]
 80098c4:	4619      	mov	r1, r3
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f001 f910 	bl	800aaec <USBD_LL_IsStallEP>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d003      	beq.n	80098da <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2201      	movs	r2, #1
 80098d6:	739a      	strb	r2, [r3, #14]
 80098d8:	e002      	b.n	80098e0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	2200      	movs	r2, #0
 80098de:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	330e      	adds	r3, #14
 80098e4:	2202      	movs	r2, #2
 80098e6:	4619      	mov	r1, r3
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fbdd 	bl	800a0a8 <USBD_CtlSendData>
              break;
 80098ee:	e004      	b.n	80098fa <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80098f0:	6839      	ldr	r1, [r7, #0]
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fb5b 	bl	8009fae <USBD_CtlError>
              break;
 80098f8:	bf00      	nop
          }
          break;
 80098fa:	e004      	b.n	8009906 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80098fc:	6839      	ldr	r1, [r7, #0]
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fb55 	bl	8009fae <USBD_CtlError>
          break;
 8009904:	bf00      	nop
      }
      break;
 8009906:	e005      	b.n	8009914 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009908:	6839      	ldr	r1, [r7, #0]
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 fb4f 	bl	8009fae <USBD_CtlError>
      break;
 8009910:	e000      	b.n	8009914 <USBD_StdEPReq+0x334>
      break;
 8009912:	bf00      	nop
  }

  return ret;
 8009914:	7bfb      	ldrb	r3, [r7, #15]
}
 8009916:	4618      	mov	r0, r3
 8009918:	3710      	adds	r7, #16
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
	...

08009920 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800992a:	2300      	movs	r3, #0
 800992c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009932:	2300      	movs	r3, #0
 8009934:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	885b      	ldrh	r3, [r3, #2]
 800993a:	0a1b      	lsrs	r3, r3, #8
 800993c:	b29b      	uxth	r3, r3
 800993e:	3b01      	subs	r3, #1
 8009940:	2b06      	cmp	r3, #6
 8009942:	f200 8128 	bhi.w	8009b96 <USBD_GetDescriptor+0x276>
 8009946:	a201      	add	r2, pc, #4	@ (adr r2, 800994c <USBD_GetDescriptor+0x2c>)
 8009948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800994c:	08009969 	.word	0x08009969
 8009950:	08009981 	.word	0x08009981
 8009954:	080099c1 	.word	0x080099c1
 8009958:	08009b97 	.word	0x08009b97
 800995c:	08009b97 	.word	0x08009b97
 8009960:	08009b37 	.word	0x08009b37
 8009964:	08009b63 	.word	0x08009b63
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	7c12      	ldrb	r2, [r2, #16]
 8009974:	f107 0108 	add.w	r1, r7, #8
 8009978:	4610      	mov	r0, r2
 800997a:	4798      	blx	r3
 800997c:	60f8      	str	r0, [r7, #12]
      break;
 800997e:	e112      	b.n	8009ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	7c1b      	ldrb	r3, [r3, #16]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d10d      	bne.n	80099a4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800998e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009990:	f107 0208 	add.w	r2, r7, #8
 8009994:	4610      	mov	r0, r2
 8009996:	4798      	blx	r3
 8009998:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	3301      	adds	r3, #1
 800999e:	2202      	movs	r2, #2
 80099a0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80099a2:	e100      	b.n	8009ba6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ac:	f107 0208 	add.w	r2, r7, #8
 80099b0:	4610      	mov	r0, r2
 80099b2:	4798      	blx	r3
 80099b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	3301      	adds	r3, #1
 80099ba:	2202      	movs	r2, #2
 80099bc:	701a      	strb	r2, [r3, #0]
      break;
 80099be:	e0f2      	b.n	8009ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	885b      	ldrh	r3, [r3, #2]
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	2b05      	cmp	r3, #5
 80099c8:	f200 80ac 	bhi.w	8009b24 <USBD_GetDescriptor+0x204>
 80099cc:	a201      	add	r2, pc, #4	@ (adr r2, 80099d4 <USBD_GetDescriptor+0xb4>)
 80099ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099d2:	bf00      	nop
 80099d4:	080099ed 	.word	0x080099ed
 80099d8:	08009a21 	.word	0x08009a21
 80099dc:	08009a55 	.word	0x08009a55
 80099e0:	08009a89 	.word	0x08009a89
 80099e4:	08009abd 	.word	0x08009abd
 80099e8:	08009af1 	.word	0x08009af1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	7c12      	ldrb	r2, [r2, #16]
 8009a04:	f107 0108 	add.w	r1, r7, #8
 8009a08:	4610      	mov	r0, r2
 8009a0a:	4798      	blx	r3
 8009a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a0e:	e091      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 facb 	bl	8009fae <USBD_CtlError>
            err++;
 8009a18:	7afb      	ldrb	r3, [r7, #11]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a1e:	e089      	b.n	8009b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	7c12      	ldrb	r2, [r2, #16]
 8009a38:	f107 0108 	add.w	r1, r7, #8
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
 8009a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a42:	e077      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fab1 	bl	8009fae <USBD_CtlError>
            err++;
 8009a4c:	7afb      	ldrb	r3, [r7, #11]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	72fb      	strb	r3, [r7, #11]
          break;
 8009a52:	e06f      	b.n	8009b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00b      	beq.n	8009a78 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a66:	68db      	ldr	r3, [r3, #12]
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	7c12      	ldrb	r2, [r2, #16]
 8009a6c:	f107 0108 	add.w	r1, r7, #8
 8009a70:	4610      	mov	r0, r2
 8009a72:	4798      	blx	r3
 8009a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a76:	e05d      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fa97 	bl	8009fae <USBD_CtlError>
            err++;
 8009a80:	7afb      	ldrb	r3, [r7, #11]
 8009a82:	3301      	adds	r3, #1
 8009a84:	72fb      	strb	r3, [r7, #11]
          break;
 8009a86:	e055      	b.n	8009b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00b      	beq.n	8009aac <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	7c12      	ldrb	r2, [r2, #16]
 8009aa0:	f107 0108 	add.w	r1, r7, #8
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	4798      	blx	r3
 8009aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aaa:	e043      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fa7d 	bl	8009fae <USBD_CtlError>
            err++;
 8009ab4:	7afb      	ldrb	r3, [r7, #11]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aba:	e03b      	b.n	8009b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac2:	695b      	ldr	r3, [r3, #20]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ace:	695b      	ldr	r3, [r3, #20]
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	7c12      	ldrb	r2, [r2, #16]
 8009ad4:	f107 0108 	add.w	r1, r7, #8
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4798      	blx	r3
 8009adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ade:	e029      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa63 	bl	8009fae <USBD_CtlError>
            err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
          break;
 8009aee:	e021      	b.n	8009b34 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009af6:	699b      	ldr	r3, [r3, #24]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00b      	beq.n	8009b14 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009b02:	699b      	ldr	r3, [r3, #24]
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	7c12      	ldrb	r2, [r2, #16]
 8009b08:	f107 0108 	add.w	r1, r7, #8
 8009b0c:	4610      	mov	r0, r2
 8009b0e:	4798      	blx	r3
 8009b10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b12:	e00f      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b14:	6839      	ldr	r1, [r7, #0]
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f000 fa49 	bl	8009fae <USBD_CtlError>
            err++;
 8009b1c:	7afb      	ldrb	r3, [r7, #11]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	72fb      	strb	r3, [r7, #11]
          break;
 8009b22:	e007      	b.n	8009b34 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009b24:	6839      	ldr	r1, [r7, #0]
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 fa41 	bl	8009fae <USBD_CtlError>
          err++;
 8009b2c:	7afb      	ldrb	r3, [r7, #11]
 8009b2e:	3301      	adds	r3, #1
 8009b30:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009b32:	bf00      	nop
      }
      break;
 8009b34:	e037      	b.n	8009ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	7c1b      	ldrb	r3, [r3, #16]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d109      	bne.n	8009b52 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b46:	f107 0208 	add.w	r2, r7, #8
 8009b4a:	4610      	mov	r0, r2
 8009b4c:	4798      	blx	r3
 8009b4e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b50:	e029      	b.n	8009ba6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fa2a 	bl	8009fae <USBD_CtlError>
        err++;
 8009b5a:	7afb      	ldrb	r3, [r7, #11]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b60:	e021      	b.n	8009ba6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	7c1b      	ldrb	r3, [r3, #16]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d10d      	bne.n	8009b86 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b72:	f107 0208 	add.w	r2, r7, #8
 8009b76:	4610      	mov	r0, r2
 8009b78:	4798      	blx	r3
 8009b7a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	3301      	adds	r3, #1
 8009b80:	2207      	movs	r2, #7
 8009b82:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b84:	e00f      	b.n	8009ba6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b86:	6839      	ldr	r1, [r7, #0]
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fa10 	bl	8009fae <USBD_CtlError>
        err++;
 8009b8e:	7afb      	ldrb	r3, [r7, #11]
 8009b90:	3301      	adds	r3, #1
 8009b92:	72fb      	strb	r3, [r7, #11]
      break;
 8009b94:	e007      	b.n	8009ba6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b96:	6839      	ldr	r1, [r7, #0]
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fa08 	bl	8009fae <USBD_CtlError>
      err++;
 8009b9e:	7afb      	ldrb	r3, [r7, #11]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ba4:	bf00      	nop
  }

  if (err != 0U)
 8009ba6:	7afb      	ldrb	r3, [r7, #11]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d11e      	bne.n	8009bea <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	88db      	ldrh	r3, [r3, #6]
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d016      	beq.n	8009be2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009bb4:	893b      	ldrh	r3, [r7, #8]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00e      	beq.n	8009bd8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	88da      	ldrh	r2, [r3, #6]
 8009bbe:	893b      	ldrh	r3, [r7, #8]
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	bf28      	it	cs
 8009bc4:	4613      	movcs	r3, r2
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009bca:	893b      	ldrh	r3, [r7, #8]
 8009bcc:	461a      	mov	r2, r3
 8009bce:	68f9      	ldr	r1, [r7, #12]
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 fa69 	bl	800a0a8 <USBD_CtlSendData>
 8009bd6:	e009      	b.n	8009bec <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009bd8:	6839      	ldr	r1, [r7, #0]
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 f9e7 	bl	8009fae <USBD_CtlError>
 8009be0:	e004      	b.n	8009bec <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 fac1 	bl	800a16a <USBD_CtlSendStatus>
 8009be8:	e000      	b.n	8009bec <USBD_GetDescriptor+0x2cc>
    return;
 8009bea:	bf00      	nop
  }
}
 8009bec:	3710      	adds	r7, #16
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	bd80      	pop	{r7, pc}
 8009bf2:	bf00      	nop

08009bf4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bf4:	b580      	push	{r7, lr}
 8009bf6:	b084      	sub	sp, #16
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	889b      	ldrh	r3, [r3, #4]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d131      	bne.n	8009c6a <USBD_SetAddress+0x76>
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	88db      	ldrh	r3, [r3, #6]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d12d      	bne.n	8009c6a <USBD_SetAddress+0x76>
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	885b      	ldrh	r3, [r3, #2]
 8009c12:	2b7f      	cmp	r3, #127	@ 0x7f
 8009c14:	d829      	bhi.n	8009c6a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	885b      	ldrh	r3, [r3, #2]
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009c20:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d104      	bne.n	8009c38 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f9bc 	bl	8009fae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c36:	e01d      	b.n	8009c74 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	7bfa      	ldrb	r2, [r7, #15]
 8009c3c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c40:	7bfb      	ldrb	r3, [r7, #15]
 8009c42:	4619      	mov	r1, r3
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f000 ff7d 	bl	800ab44 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 fa8d 	bl	800a16a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c50:	7bfb      	ldrb	r3, [r7, #15]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d004      	beq.n	8009c60 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2202      	movs	r2, #2
 8009c5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c5e:	e009      	b.n	8009c74 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2201      	movs	r2, #1
 8009c64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c68:	e004      	b.n	8009c74 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c6a:	6839      	ldr	r1, [r7, #0]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 f99e 	bl	8009fae <USBD_CtlError>
  }
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	3710      	adds	r7, #16
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b084      	sub	sp, #16
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
 8009c84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c86:	2300      	movs	r3, #0
 8009c88:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	885b      	ldrh	r3, [r3, #2]
 8009c8e:	b2da      	uxtb	r2, r3
 8009c90:	4b4e      	ldr	r3, [pc, #312]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009c92:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c94:	4b4d      	ldr	r3, [pc, #308]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009c96:	781b      	ldrb	r3, [r3, #0]
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d905      	bls.n	8009ca8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f985 	bl	8009fae <USBD_CtlError>
    return USBD_FAIL;
 8009ca4:	2303      	movs	r3, #3
 8009ca6:	e08c      	b.n	8009dc2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d002      	beq.n	8009cba <USBD_SetConfig+0x3e>
 8009cb4:	2b03      	cmp	r3, #3
 8009cb6:	d029      	beq.n	8009d0c <USBD_SetConfig+0x90>
 8009cb8:	e075      	b.n	8009da6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009cba:	4b44      	ldr	r3, [pc, #272]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d020      	beq.n	8009d04 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009cc2:	4b42      	ldr	r3, [pc, #264]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009ccc:	4b3f      	ldr	r3, [pc, #252]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f7fe ffcd 	bl	8008c72 <USBD_SetClassConfig>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009cdc:	7bfb      	ldrb	r3, [r7, #15]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d008      	beq.n	8009cf4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009ce2:	6839      	ldr	r1, [r7, #0]
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 f962 	bl	8009fae <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2202      	movs	r2, #2
 8009cee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cf2:	e065      	b.n	8009dc0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 fa38 	bl	800a16a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2203      	movs	r2, #3
 8009cfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d02:	e05d      	b.n	8009dc0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d04:	6878      	ldr	r0, [r7, #4]
 8009d06:	f000 fa30 	bl	800a16a <USBD_CtlSendStatus>
      break;
 8009d0a:	e059      	b.n	8009dc0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009d0c:	4b2f      	ldr	r3, [pc, #188]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d112      	bne.n	8009d3a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2202      	movs	r2, #2
 8009d18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009d1c:	4b2b      	ldr	r3, [pc, #172]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d1e:	781b      	ldrb	r3, [r3, #0]
 8009d20:	461a      	mov	r2, r3
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d26:	4b29      	ldr	r3, [pc, #164]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f7fe ffbc 	bl	8008caa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fa19 	bl	800a16a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d38:	e042      	b.n	8009dc0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009d3a:	4b24      	ldr	r3, [pc, #144]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	461a      	mov	r2, r3
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	d02a      	beq.n	8009d9e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	4619      	mov	r1, r3
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f7fe ffaa 	bl	8008caa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d56:	4b1d      	ldr	r3, [pc, #116]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d60:	4b1a      	ldr	r3, [pc, #104]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	4619      	mov	r1, r3
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f7fe ff83 	bl	8008c72 <USBD_SetClassConfig>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d00f      	beq.n	8009d96 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d76:	6839      	ldr	r1, [r7, #0]
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 f918 	bl	8009fae <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	4619      	mov	r1, r3
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f7fe ff8f 	bl	8008caa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2202      	movs	r2, #2
 8009d90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d94:	e014      	b.n	8009dc0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 f9e7 	bl	800a16a <USBD_CtlSendStatus>
      break;
 8009d9c:	e010      	b.n	8009dc0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 f9e3 	bl	800a16a <USBD_CtlSendStatus>
      break;
 8009da4:	e00c      	b.n	8009dc0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009da6:	6839      	ldr	r1, [r7, #0]
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f900 	bl	8009fae <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009dae:	4b07      	ldr	r3, [pc, #28]	@ (8009dcc <USBD_SetConfig+0x150>)
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7fe ff78 	bl	8008caa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009dba:	2303      	movs	r3, #3
 8009dbc:	73fb      	strb	r3, [r7, #15]
      break;
 8009dbe:	bf00      	nop
  }

  return ret;
 8009dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	3710      	adds	r7, #16
 8009dc6:	46bd      	mov	sp, r7
 8009dc8:	bd80      	pop	{r7, pc}
 8009dca:	bf00      	nop
 8009dcc:	20000768 	.word	0x20000768

08009dd0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	88db      	ldrh	r3, [r3, #6]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d004      	beq.n	8009dec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009de2:	6839      	ldr	r1, [r7, #0]
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 f8e2 	bl	8009fae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009dea:	e023      	b.n	8009e34 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	2b02      	cmp	r3, #2
 8009df6:	dc02      	bgt.n	8009dfe <USBD_GetConfig+0x2e>
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	dc03      	bgt.n	8009e04 <USBD_GetConfig+0x34>
 8009dfc:	e015      	b.n	8009e2a <USBD_GetConfig+0x5a>
 8009dfe:	2b03      	cmp	r3, #3
 8009e00:	d00b      	beq.n	8009e1a <USBD_GetConfig+0x4a>
 8009e02:	e012      	b.n	8009e2a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2200      	movs	r2, #0
 8009e08:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	3308      	adds	r3, #8
 8009e0e:	2201      	movs	r2, #1
 8009e10:	4619      	mov	r1, r3
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f948 	bl	800a0a8 <USBD_CtlSendData>
        break;
 8009e18:	e00c      	b.n	8009e34 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	2201      	movs	r2, #1
 8009e20:	4619      	mov	r1, r3
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f940 	bl	800a0a8 <USBD_CtlSendData>
        break;
 8009e28:	e004      	b.n	8009e34 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009e2a:	6839      	ldr	r1, [r7, #0]
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f8be 	bl	8009fae <USBD_CtlError>
        break;
 8009e32:	bf00      	nop
}
 8009e34:	bf00      	nop
 8009e36:	3708      	adds	r7, #8
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}

08009e3c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b082      	sub	sp, #8
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	3b01      	subs	r3, #1
 8009e50:	2b02      	cmp	r3, #2
 8009e52:	d81e      	bhi.n	8009e92 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	88db      	ldrh	r3, [r3, #6]
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d004      	beq.n	8009e66 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 f8a5 	bl	8009fae <USBD_CtlError>
        break;
 8009e64:	e01a      	b.n	8009e9c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2201      	movs	r2, #1
 8009e6a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d005      	beq.n	8009e82 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	f043 0202 	orr.w	r2, r3, #2
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	330c      	adds	r3, #12
 8009e86:	2202      	movs	r2, #2
 8009e88:	4619      	mov	r1, r3
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f90c 	bl	800a0a8 <USBD_CtlSendData>
      break;
 8009e90:	e004      	b.n	8009e9c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e92:	6839      	ldr	r1, [r7, #0]
 8009e94:	6878      	ldr	r0, [r7, #4]
 8009e96:	f000 f88a 	bl	8009fae <USBD_CtlError>
      break;
 8009e9a:	bf00      	nop
  }
}
 8009e9c:	bf00      	nop
 8009e9e:	3708      	adds	r7, #8
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	885b      	ldrh	r3, [r3, #2]
 8009eb2:	2b01      	cmp	r3, #1
 8009eb4:	d107      	bne.n	8009ec6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	f000 f953 	bl	800a16a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ec4:	e013      	b.n	8009eee <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	885b      	ldrh	r3, [r3, #2]
 8009eca:	2b02      	cmp	r3, #2
 8009ecc:	d10b      	bne.n	8009ee6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	889b      	ldrh	r3, [r3, #4]
 8009ed2:	0a1b      	lsrs	r3, r3, #8
 8009ed4:	b29b      	uxth	r3, r3
 8009ed6:	b2da      	uxtb	r2, r3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 f943 	bl	800a16a <USBD_CtlSendStatus>
}
 8009ee4:	e003      	b.n	8009eee <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 f860 	bl	8009fae <USBD_CtlError>
}
 8009eee:	bf00      	nop
 8009ef0:	3708      	adds	r7, #8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b082      	sub	sp, #8
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
 8009efe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	3b01      	subs	r3, #1
 8009f0a:	2b02      	cmp	r3, #2
 8009f0c:	d80b      	bhi.n	8009f26 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	885b      	ldrh	r3, [r3, #2]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d10c      	bne.n	8009f30 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 f923 	bl	800a16a <USBD_CtlSendStatus>
      }
      break;
 8009f24:	e004      	b.n	8009f30 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009f26:	6839      	ldr	r1, [r7, #0]
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f840 	bl	8009fae <USBD_CtlError>
      break;
 8009f2e:	e000      	b.n	8009f32 <USBD_ClrFeature+0x3c>
      break;
 8009f30:	bf00      	nop
  }
}
 8009f32:	bf00      	nop
 8009f34:	3708      	adds	r7, #8
 8009f36:	46bd      	mov	sp, r7
 8009f38:	bd80      	pop	{r7, pc}

08009f3a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f3a:	b580      	push	{r7, lr}
 8009f3c:	b084      	sub	sp, #16
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6078      	str	r0, [r7, #4]
 8009f42:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	781a      	ldrb	r2, [r3, #0]
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	3301      	adds	r3, #1
 8009f54:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	781a      	ldrb	r2, [r3, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3301      	adds	r3, #1
 8009f62:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f7ff fa3d 	bl	80093e4 <SWAPBYTE>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	3301      	adds	r3, #1
 8009f76:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f7e:	68f8      	ldr	r0, [r7, #12]
 8009f80:	f7ff fa30 	bl	80093e4 <SWAPBYTE>
 8009f84:	4603      	mov	r3, r0
 8009f86:	461a      	mov	r2, r3
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	3301      	adds	r3, #1
 8009f96:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f7ff fa23 	bl	80093e4 <SWAPBYTE>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	80da      	strh	r2, [r3, #6]
}
 8009fa6:	bf00      	nop
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b082      	sub	sp, #8
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	6078      	str	r0, [r7, #4]
 8009fb6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009fb8:	2180      	movs	r1, #128	@ 0x80
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 fd58 	bl	800aa70 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009fc0:	2100      	movs	r1, #0
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fd54 	bl	800aa70 <USBD_LL_StallEP>
}
 8009fc8:	bf00      	nop
 8009fca:	3708      	adds	r7, #8
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b086      	sub	sp, #24
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d042      	beq.n	800a06c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009fea:	6938      	ldr	r0, [r7, #16]
 8009fec:	f000 f842 	bl	800a074 <USBD_GetLen>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	005b      	lsls	r3, r3, #1
 8009ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ffa:	d808      	bhi.n	800a00e <USBD_GetString+0x3e>
 8009ffc:	6938      	ldr	r0, [r7, #16]
 8009ffe:	f000 f839 	bl	800a074 <USBD_GetLen>
 800a002:	4603      	mov	r3, r0
 800a004:	3301      	adds	r3, #1
 800a006:	b29b      	uxth	r3, r3
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	b29a      	uxth	r2, r3
 800a00c:	e001      	b.n	800a012 <USBD_GetString+0x42>
 800a00e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a016:	7dfb      	ldrb	r3, [r7, #23]
 800a018:	68ba      	ldr	r2, [r7, #8]
 800a01a:	4413      	add	r3, r2
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	7812      	ldrb	r2, [r2, #0]
 800a020:	701a      	strb	r2, [r3, #0]
  idx++;
 800a022:	7dfb      	ldrb	r3, [r7, #23]
 800a024:	3301      	adds	r3, #1
 800a026:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	4413      	add	r3, r2
 800a02e:	2203      	movs	r2, #3
 800a030:	701a      	strb	r2, [r3, #0]
  idx++;
 800a032:	7dfb      	ldrb	r3, [r7, #23]
 800a034:	3301      	adds	r3, #1
 800a036:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a038:	e013      	b.n	800a062 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a03a:	7dfb      	ldrb	r3, [r7, #23]
 800a03c:	68ba      	ldr	r2, [r7, #8]
 800a03e:	4413      	add	r3, r2
 800a040:	693a      	ldr	r2, [r7, #16]
 800a042:	7812      	ldrb	r2, [r2, #0]
 800a044:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	3301      	adds	r3, #1
 800a04a:	613b      	str	r3, [r7, #16]
    idx++;
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	3301      	adds	r3, #1
 800a050:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a052:	7dfb      	ldrb	r3, [r7, #23]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	4413      	add	r3, r2
 800a058:	2200      	movs	r2, #0
 800a05a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a05c:	7dfb      	ldrb	r3, [r7, #23]
 800a05e:	3301      	adds	r3, #1
 800a060:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a062:	693b      	ldr	r3, [r7, #16]
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d1e7      	bne.n	800a03a <USBD_GetString+0x6a>
 800a06a:	e000      	b.n	800a06e <USBD_GetString+0x9e>
    return;
 800a06c:	bf00      	nop
  }
}
 800a06e:	3718      	adds	r7, #24
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}

0800a074 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a074:	b480      	push	{r7}
 800a076:	b085      	sub	sp, #20
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a07c:	2300      	movs	r3, #0
 800a07e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a084:	e005      	b.n	800a092 <USBD_GetLen+0x1e>
  {
    len++;
 800a086:	7bfb      	ldrb	r3, [r7, #15]
 800a088:	3301      	adds	r3, #1
 800a08a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	3301      	adds	r3, #1
 800a090:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d1f5      	bne.n	800a086 <USBD_GetLen+0x12>
  }

  return len;
 800a09a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3714      	adds	r7, #20
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a6:	4770      	bx	lr

0800a0a8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2202      	movs	r2, #2
 800a0b8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	68ba      	ldr	r2, [r7, #8]
 800a0c6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	2100      	movs	r1, #0
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f000 fd54 	bl	800ab82 <USBD_LL_Transmit>

  return USBD_OK;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b084      	sub	sp, #16
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	68ba      	ldr	r2, [r7, #8]
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	68f8      	ldr	r0, [r7, #12]
 800a0f8:	f000 fd43 	bl	800ab82 <USBD_LL_Transmit>

  return USBD_OK;
 800a0fc:	2300      	movs	r3, #0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3710      	adds	r7, #16
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}

0800a106 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a106:	b580      	push	{r7, lr}
 800a108:	b084      	sub	sp, #16
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	60f8      	str	r0, [r7, #12]
 800a10e:	60b9      	str	r1, [r7, #8]
 800a110:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2203      	movs	r2, #3
 800a116:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	68ba      	ldr	r2, [r7, #8]
 800a126:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	2100      	movs	r1, #0
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 fd43 	bl	800abc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3710      	adds	r7, #16
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	2100      	movs	r1, #0
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f000 fd32 	bl	800abc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3710      	adds	r7, #16
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}

0800a16a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a16a:	b580      	push	{r7, lr}
 800a16c:	b082      	sub	sp, #8
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2204      	movs	r2, #4
 800a176:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a17a:	2300      	movs	r3, #0
 800a17c:	2200      	movs	r2, #0
 800a17e:	2100      	movs	r1, #0
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f000 fcfe 	bl	800ab82 <USBD_LL_Transmit>

  return USBD_OK;
 800a186:	2300      	movs	r3, #0
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3708      	adds	r7, #8
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a190:	b580      	push	{r7, lr}
 800a192:	b082      	sub	sp, #8
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2205      	movs	r2, #5
 800a19c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	2100      	movs	r1, #0
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f000 fd0c 	bl	800abc4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1ac:	2300      	movs	r3, #0
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
	...

0800a1b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a1bc:	2200      	movs	r2, #0
 800a1be:	4912      	ldr	r1, [pc, #72]	@ (800a208 <MX_USB_DEVICE_Init+0x50>)
 800a1c0:	4812      	ldr	r0, [pc, #72]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1c2:	f7fe fcd9 	bl	8008b78 <USBD_Init>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d001      	beq.n	800a1d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a1cc:	f7f7 f822 	bl	8001214 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a1d0:	490f      	ldr	r1, [pc, #60]	@ (800a210 <MX_USB_DEVICE_Init+0x58>)
 800a1d2:	480e      	ldr	r0, [pc, #56]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1d4:	f7fe fd00 	bl	8008bd8 <USBD_RegisterClass>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d001      	beq.n	800a1e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a1de:	f7f7 f819 	bl	8001214 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a1e2:	490c      	ldr	r1, [pc, #48]	@ (800a214 <MX_USB_DEVICE_Init+0x5c>)
 800a1e4:	4809      	ldr	r0, [pc, #36]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1e6:	f7fe fbf7 	bl	80089d8 <USBD_CDC_RegisterInterface>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d001      	beq.n	800a1f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1f0:	f7f7 f810 	bl	8001214 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a1f4:	4805      	ldr	r0, [pc, #20]	@ (800a20c <MX_USB_DEVICE_Init+0x54>)
 800a1f6:	f7fe fd25 	bl	8008c44 <USBD_Start>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d001      	beq.n	800a204 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a200:	f7f7 f808 	bl	8001214 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a204:	bf00      	nop
 800a206:	bd80      	pop	{r7, pc}
 800a208:	200000c0 	.word	0x200000c0
 800a20c:	2000076c 	.word	0x2000076c
 800a210:	20000024 	.word	0x20000024
 800a214:	200000ac 	.word	0x200000ac

0800a218 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a218:	b580      	push	{r7, lr}
 800a21a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a21c:	2200      	movs	r2, #0
 800a21e:	4905      	ldr	r1, [pc, #20]	@ (800a234 <CDC_Init_FS+0x1c>)
 800a220:	4805      	ldr	r0, [pc, #20]	@ (800a238 <CDC_Init_FS+0x20>)
 800a222:	f7fe fbf3 	bl	8008a0c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a226:	4905      	ldr	r1, [pc, #20]	@ (800a23c <CDC_Init_FS+0x24>)
 800a228:	4803      	ldr	r0, [pc, #12]	@ (800a238 <CDC_Init_FS+0x20>)
 800a22a:	f7fe fc11 	bl	8008a50 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a22e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a230:	4618      	mov	r0, r3
 800a232:	bd80      	pop	{r7, pc}
 800a234:	20000c48 	.word	0x20000c48
 800a238:	2000076c 	.word	0x2000076c
 800a23c:	20000a48 	.word	0x20000a48

0800a240 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a244:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a246:	4618      	mov	r0, r3
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	4603      	mov	r3, r0
 800a258:	6039      	str	r1, [r7, #0]
 800a25a:	71fb      	strb	r3, [r7, #7]
 800a25c:	4613      	mov	r3, r2
 800a25e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a260:	79fb      	ldrb	r3, [r7, #7]
 800a262:	2b23      	cmp	r3, #35	@ 0x23
 800a264:	f200 8098 	bhi.w	800a398 <CDC_Control_FS+0x148>
 800a268:	a201      	add	r2, pc, #4	@ (adr r2, 800a270 <CDC_Control_FS+0x20>)
 800a26a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a26e:	bf00      	nop
 800a270:	0800a399 	.word	0x0800a399
 800a274:	0800a399 	.word	0x0800a399
 800a278:	0800a399 	.word	0x0800a399
 800a27c:	0800a399 	.word	0x0800a399
 800a280:	0800a399 	.word	0x0800a399
 800a284:	0800a399 	.word	0x0800a399
 800a288:	0800a399 	.word	0x0800a399
 800a28c:	0800a399 	.word	0x0800a399
 800a290:	0800a399 	.word	0x0800a399
 800a294:	0800a399 	.word	0x0800a399
 800a298:	0800a399 	.word	0x0800a399
 800a29c:	0800a399 	.word	0x0800a399
 800a2a0:	0800a399 	.word	0x0800a399
 800a2a4:	0800a399 	.word	0x0800a399
 800a2a8:	0800a399 	.word	0x0800a399
 800a2ac:	0800a399 	.word	0x0800a399
 800a2b0:	0800a399 	.word	0x0800a399
 800a2b4:	0800a399 	.word	0x0800a399
 800a2b8:	0800a399 	.word	0x0800a399
 800a2bc:	0800a399 	.word	0x0800a399
 800a2c0:	0800a399 	.word	0x0800a399
 800a2c4:	0800a399 	.word	0x0800a399
 800a2c8:	0800a399 	.word	0x0800a399
 800a2cc:	0800a399 	.word	0x0800a399
 800a2d0:	0800a399 	.word	0x0800a399
 800a2d4:	0800a399 	.word	0x0800a399
 800a2d8:	0800a399 	.word	0x0800a399
 800a2dc:	0800a399 	.word	0x0800a399
 800a2e0:	0800a399 	.word	0x0800a399
 800a2e4:	0800a399 	.word	0x0800a399
 800a2e8:	0800a399 	.word	0x0800a399
 800a2ec:	0800a399 	.word	0x0800a399
 800a2f0:	0800a301 	.word	0x0800a301
 800a2f4:	0800a345 	.word	0x0800a345
 800a2f8:	0800a399 	.word	0x0800a399
 800a2fc:	0800a399 	.word	0x0800a399
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
     	LineCoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2]<<16) | (pbuf[3]<<24));
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	781b      	ldrb	r3, [r3, #0]
 800a304:	461a      	mov	r2, r3
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	3301      	adds	r3, #1
 800a30a:	781b      	ldrb	r3, [r3, #0]
 800a30c:	021b      	lsls	r3, r3, #8
 800a30e:	431a      	orrs	r2, r3
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	3302      	adds	r3, #2
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	041b      	lsls	r3, r3, #16
 800a318:	431a      	orrs	r2, r3
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	3303      	adds	r3, #3
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	061b      	lsls	r3, r3, #24
 800a322:	4313      	orrs	r3, r2
 800a324:	461a      	mov	r2, r3
 800a326:	4b20      	ldr	r3, [pc, #128]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a328:	601a      	str	r2, [r3, #0]
     	LineCoding.format = pbuf[4];
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	791a      	ldrb	r2, [r3, #4]
 800a32e:	4b1e      	ldr	r3, [pc, #120]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a330:	711a      	strb	r2, [r3, #4]
     	LineCoding.paritytype = pbuf[5];
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	795a      	ldrb	r2, [r3, #5]
 800a336:	4b1c      	ldr	r3, [pc, #112]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a338:	715a      	strb	r2, [r3, #5]
     	LineCoding.datatype = pbuf[6];
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	799a      	ldrb	r2, [r3, #6]
 800a33e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a340:	719a      	strb	r2, [r3, #6]
     break;
 800a342:	e02a      	b.n	800a39a <CDC_Control_FS+0x14a>

     case CDC_GET_LINE_CODING:
     	pbuf[0] = (uint8_t)(LineCoding.bitrate);
 800a344:	4b18      	ldr	r3, [pc, #96]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	b2da      	uxtb	r2, r3
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	701a      	strb	r2, [r3, #0]
     	pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800a34e:	4b16      	ldr	r3, [pc, #88]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	0a1a      	lsrs	r2, r3, #8
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	3301      	adds	r3, #1
 800a358:	b2d2      	uxtb	r2, r2
 800a35a:	701a      	strb	r2, [r3, #0]
     	pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 800a35c:	4b12      	ldr	r3, [pc, #72]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	0c1a      	lsrs	r2, r3, #16
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	3302      	adds	r3, #2
 800a366:	b2d2      	uxtb	r2, r2
 800a368:	701a      	strb	r2, [r3, #0]
     	pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 800a36a:	4b0f      	ldr	r3, [pc, #60]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	0e1a      	lsrs	r2, r3, #24
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	3303      	adds	r3, #3
 800a374:	b2d2      	uxtb	r2, r2
 800a376:	701a      	strb	r2, [r3, #0]
     	pbuf[4] = LineCoding.format;
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	3304      	adds	r3, #4
 800a37c:	4a0a      	ldr	r2, [pc, #40]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a37e:	7912      	ldrb	r2, [r2, #4]
 800a380:	701a      	strb	r2, [r3, #0]
     	pbuf[5] = LineCoding.paritytype;
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	3305      	adds	r3, #5
 800a386:	4a08      	ldr	r2, [pc, #32]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a388:	7952      	ldrb	r2, [r2, #5]
 800a38a:	701a      	strb	r2, [r3, #0]
     	pbuf[6] = LineCoding.datatype;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	3306      	adds	r3, #6
 800a390:	4a05      	ldr	r2, [pc, #20]	@ (800a3a8 <CDC_Control_FS+0x158>)
 800a392:	7992      	ldrb	r2, [r2, #6]
 800a394:	701a      	strb	r2, [r3, #0]
     break;
 800a396:	e000      	b.n	800a39a <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a398:	bf00      	nop
  }

  return (USBD_OK);
 800a39a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	200000a4 	.word	0x200000a4

0800a3ac <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
 800a3b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	 if(aPtrFunRx != NULL)
 800a3b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a3e8 <CDC_Receive_FS+0x3c>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d007      	beq.n	800a3ce <CDC_Receive_FS+0x22>
			aPtrFunRx(Buf, *Len);
 800a3be:	4b0a      	ldr	r3, [pc, #40]	@ (800a3e8 <CDC_Receive_FS+0x3c>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	683a      	ldr	r2, [r7, #0]
 800a3c4:	6812      	ldr	r2, [r2, #0]
 800a3c6:	b292      	uxth	r2, r2
 800a3c8:	4611      	mov	r1, r2
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	4798      	blx	r3
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	4806      	ldr	r0, [pc, #24]	@ (800a3ec <CDC_Receive_FS+0x40>)
 800a3d2:	f7fe fb3d 	bl	8008a50 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a3d6:	4805      	ldr	r0, [pc, #20]	@ (800a3ec <CDC_Receive_FS+0x40>)
 800a3d8:	f7fe fb98 	bl	8008b0c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a3dc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3de:	4618      	mov	r0, r3
 800a3e0:	3708      	adds	r7, #8
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	bd80      	pop	{r7, pc}
 800a3e6:	bf00      	nop
 800a3e8:	20000e48 	.word	0x20000e48
 800a3ec:	2000076c 	.word	0x2000076c

0800a3f0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b084      	sub	sp, #16
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	460b      	mov	r3, r1
 800a3fa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a400:	4b0d      	ldr	r3, [pc, #52]	@ (800a438 <CDC_Transmit_FS+0x48>)
 800a402:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a406:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a412:	2301      	movs	r3, #1
 800a414:	e00b      	b.n	800a42e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a416:	887b      	ldrh	r3, [r7, #2]
 800a418:	461a      	mov	r2, r3
 800a41a:	6879      	ldr	r1, [r7, #4]
 800a41c:	4806      	ldr	r0, [pc, #24]	@ (800a438 <CDC_Transmit_FS+0x48>)
 800a41e:	f7fe faf5 	bl	8008a0c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a422:	4805      	ldr	r0, [pc, #20]	@ (800a438 <CDC_Transmit_FS+0x48>)
 800a424:	f7fe fb32 	bl	8008a8c <USBD_CDC_TransmitPacket>
 800a428:	4603      	mov	r3, r0
 800a42a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a42c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	2000076c 	.word	0x2000076c

0800a43c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b087      	sub	sp, #28
 800a440:	af00      	add	r7, sp, #0
 800a442:	60f8      	str	r0, [r7, #12]
 800a444:	60b9      	str	r1, [r7, #8]
 800a446:	4613      	mov	r3, r2
 800a448:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a44a:	2300      	movs	r3, #0
 800a44c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a44e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a452:	4618      	mov	r0, r3
 800a454:	371c      	adds	r7, #28
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr
	...

0800a460 <CDC_AttachRxData>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void CDC_AttachRxData(void (*ptrRxAttach)(uint8_t *buf, uint16_t len)){
 800a460:	b480      	push	{r7}
 800a462:	b083      	sub	sp, #12
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
	aPtrFunRx = ptrRxAttach;
 800a468:	4a04      	ldr	r2, [pc, #16]	@ (800a47c <CDC_AttachRxData+0x1c>)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6013      	str	r3, [r2, #0]
}
 800a46e:	bf00      	nop
 800a470:	370c      	adds	r7, #12
 800a472:	46bd      	mov	sp, r7
 800a474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a478:	4770      	bx	lr
 800a47a:	bf00      	nop
 800a47c:	20000e48 	.word	0x20000e48

0800a480 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a480:	b480      	push	{r7}
 800a482:	b083      	sub	sp, #12
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	6039      	str	r1, [r7, #0]
 800a48a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	2212      	movs	r2, #18
 800a490:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a492:	4b03      	ldr	r3, [pc, #12]	@ (800a4a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a494:	4618      	mov	r0, r3
 800a496:	370c      	adds	r7, #12
 800a498:	46bd      	mov	sp, r7
 800a49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49e:	4770      	bx	lr
 800a4a0:	200000dc 	.word	0x200000dc

0800a4a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	6039      	str	r1, [r7, #0]
 800a4ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	2204      	movs	r2, #4
 800a4b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a4b6:	4b03      	ldr	r3, [pc, #12]	@ (800a4c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	370c      	adds	r7, #12
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr
 800a4c4:	200000f0 	.word	0x200000f0

0800a4c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	6039      	str	r1, [r7, #0]
 800a4d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4d4:	79fb      	ldrb	r3, [r7, #7]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d105      	bne.n	800a4e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	4907      	ldr	r1, [pc, #28]	@ (800a4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a4de:	4808      	ldr	r0, [pc, #32]	@ (800a500 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4e0:	f7ff fd76 	bl	8009fd0 <USBD_GetString>
 800a4e4:	e004      	b.n	800a4f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	4904      	ldr	r1, [pc, #16]	@ (800a4fc <USBD_FS_ProductStrDescriptor+0x34>)
 800a4ea:	4805      	ldr	r0, [pc, #20]	@ (800a500 <USBD_FS_ProductStrDescriptor+0x38>)
 800a4ec:	f7ff fd70 	bl	8009fd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4f0:	4b02      	ldr	r3, [pc, #8]	@ (800a4fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3708      	adds	r7, #8
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	20000e4c 	.word	0x20000e4c
 800a500:	0800b638 	.word	0x0800b638

0800a504 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b082      	sub	sp, #8
 800a508:	af00      	add	r7, sp, #0
 800a50a:	4603      	mov	r3, r0
 800a50c:	6039      	str	r1, [r7, #0]
 800a50e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a510:	683a      	ldr	r2, [r7, #0]
 800a512:	4904      	ldr	r1, [pc, #16]	@ (800a524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a514:	4804      	ldr	r0, [pc, #16]	@ (800a528 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a516:	f7ff fd5b 	bl	8009fd0 <USBD_GetString>
  return USBD_StrDesc;
 800a51a:	4b02      	ldr	r3, [pc, #8]	@ (800a524 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	20000e4c 	.word	0x20000e4c
 800a528:	0800b650 	.word	0x0800b650

0800a52c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b082      	sub	sp, #8
 800a530:	af00      	add	r7, sp, #0
 800a532:	4603      	mov	r3, r0
 800a534:	6039      	str	r1, [r7, #0]
 800a536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	221a      	movs	r2, #26
 800a53c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a53e:	f000 f843 	bl	800a5c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a542:	4b02      	ldr	r3, [pc, #8]	@ (800a54c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a544:	4618      	mov	r0, r3
 800a546:	3708      	adds	r7, #8
 800a548:	46bd      	mov	sp, r7
 800a54a:	bd80      	pop	{r7, pc}
 800a54c:	200000f4 	.word	0x200000f4

0800a550 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	4603      	mov	r3, r0
 800a558:	6039      	str	r1, [r7, #0]
 800a55a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a55c:	79fb      	ldrb	r3, [r7, #7]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d105      	bne.n	800a56e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a562:	683a      	ldr	r2, [r7, #0]
 800a564:	4907      	ldr	r1, [pc, #28]	@ (800a584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a566:	4808      	ldr	r0, [pc, #32]	@ (800a588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a568:	f7ff fd32 	bl	8009fd0 <USBD_GetString>
 800a56c:	e004      	b.n	800a578 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a56e:	683a      	ldr	r2, [r7, #0]
 800a570:	4904      	ldr	r1, [pc, #16]	@ (800a584 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a572:	4805      	ldr	r0, [pc, #20]	@ (800a588 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a574:	f7ff fd2c 	bl	8009fd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a578:	4b02      	ldr	r3, [pc, #8]	@ (800a584 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3708      	adds	r7, #8
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}
 800a582:	bf00      	nop
 800a584:	20000e4c 	.word	0x20000e4c
 800a588:	0800b664 	.word	0x0800b664

0800a58c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b082      	sub	sp, #8
 800a590:	af00      	add	r7, sp, #0
 800a592:	4603      	mov	r3, r0
 800a594:	6039      	str	r1, [r7, #0]
 800a596:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a598:	79fb      	ldrb	r3, [r7, #7]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d105      	bne.n	800a5aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a59e:	683a      	ldr	r2, [r7, #0]
 800a5a0:	4907      	ldr	r1, [pc, #28]	@ (800a5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5a2:	4808      	ldr	r0, [pc, #32]	@ (800a5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5a4:	f7ff fd14 	bl	8009fd0 <USBD_GetString>
 800a5a8:	e004      	b.n	800a5b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a5aa:	683a      	ldr	r2, [r7, #0]
 800a5ac:	4904      	ldr	r1, [pc, #16]	@ (800a5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a5ae:	4805      	ldr	r0, [pc, #20]	@ (800a5c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a5b0:	f7ff fd0e 	bl	8009fd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a5b4:	4b02      	ldr	r3, [pc, #8]	@ (800a5c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	20000e4c 	.word	0x20000e4c
 800a5c4:	0800b670 	.word	0x0800b670

0800a5c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a5ce:	4b0f      	ldr	r3, [pc, #60]	@ (800a60c <Get_SerialNum+0x44>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a5d4:	4b0e      	ldr	r3, [pc, #56]	@ (800a610 <Get_SerialNum+0x48>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a5da:	4b0e      	ldr	r3, [pc, #56]	@ (800a614 <Get_SerialNum+0x4c>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a5e0:	68fa      	ldr	r2, [r7, #12]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d009      	beq.n	800a602 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a5ee:	2208      	movs	r2, #8
 800a5f0:	4909      	ldr	r1, [pc, #36]	@ (800a618 <Get_SerialNum+0x50>)
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f000 f814 	bl	800a620 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a5f8:	2204      	movs	r2, #4
 800a5fa:	4908      	ldr	r1, [pc, #32]	@ (800a61c <Get_SerialNum+0x54>)
 800a5fc:	68b8      	ldr	r0, [r7, #8]
 800a5fe:	f000 f80f 	bl	800a620 <IntToUnicode>
  }
}
 800a602:	bf00      	nop
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	1fff7a10 	.word	0x1fff7a10
 800a610:	1fff7a14 	.word	0x1fff7a14
 800a614:	1fff7a18 	.word	0x1fff7a18
 800a618:	200000f6 	.word	0x200000f6
 800a61c:	20000106 	.word	0x20000106

0800a620 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a620:	b480      	push	{r7}
 800a622:	b087      	sub	sp, #28
 800a624:	af00      	add	r7, sp, #0
 800a626:	60f8      	str	r0, [r7, #12]
 800a628:	60b9      	str	r1, [r7, #8]
 800a62a:	4613      	mov	r3, r2
 800a62c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a62e:	2300      	movs	r3, #0
 800a630:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a632:	2300      	movs	r3, #0
 800a634:	75fb      	strb	r3, [r7, #23]
 800a636:	e027      	b.n	800a688 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	0f1b      	lsrs	r3, r3, #28
 800a63c:	2b09      	cmp	r3, #9
 800a63e:	d80b      	bhi.n	800a658 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	0f1b      	lsrs	r3, r3, #28
 800a644:	b2da      	uxtb	r2, r3
 800a646:	7dfb      	ldrb	r3, [r7, #23]
 800a648:	005b      	lsls	r3, r3, #1
 800a64a:	4619      	mov	r1, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	440b      	add	r3, r1
 800a650:	3230      	adds	r2, #48	@ 0x30
 800a652:	b2d2      	uxtb	r2, r2
 800a654:	701a      	strb	r2, [r3, #0]
 800a656:	e00a      	b.n	800a66e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	0f1b      	lsrs	r3, r3, #28
 800a65c:	b2da      	uxtb	r2, r3
 800a65e:	7dfb      	ldrb	r3, [r7, #23]
 800a660:	005b      	lsls	r3, r3, #1
 800a662:	4619      	mov	r1, r3
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	440b      	add	r3, r1
 800a668:	3237      	adds	r2, #55	@ 0x37
 800a66a:	b2d2      	uxtb	r2, r2
 800a66c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	011b      	lsls	r3, r3, #4
 800a672:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a674:	7dfb      	ldrb	r3, [r7, #23]
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	3301      	adds	r3, #1
 800a67a:	68ba      	ldr	r2, [r7, #8]
 800a67c:	4413      	add	r3, r2
 800a67e:	2200      	movs	r2, #0
 800a680:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a682:	7dfb      	ldrb	r3, [r7, #23]
 800a684:	3301      	adds	r3, #1
 800a686:	75fb      	strb	r3, [r7, #23]
 800a688:	7dfa      	ldrb	r2, [r7, #23]
 800a68a:	79fb      	ldrb	r3, [r7, #7]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d3d3      	bcc.n	800a638 <IntToUnicode+0x18>
  }
}
 800a690:	bf00      	nop
 800a692:	bf00      	nop
 800a694:	371c      	adds	r7, #28
 800a696:	46bd      	mov	sp, r7
 800a698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69c:	4770      	bx	lr
	...

0800a6a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b08a      	sub	sp, #40	@ 0x28
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6a8:	f107 0314 	add.w	r3, r7, #20
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	601a      	str	r2, [r3, #0]
 800a6b0:	605a      	str	r2, [r3, #4]
 800a6b2:	609a      	str	r2, [r3, #8]
 800a6b4:	60da      	str	r2, [r3, #12]
 800a6b6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a6c0:	d13a      	bne.n	800a738 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	613b      	str	r3, [r7, #16]
 800a6c6:	4b1e      	ldr	r3, [pc, #120]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a6c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6ca:	4a1d      	ldr	r2, [pc, #116]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a6cc:	f043 0301 	orr.w	r3, r3, #1
 800a6d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800a6d2:	4b1b      	ldr	r3, [pc, #108]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a6d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6d6:	f003 0301 	and.w	r3, r3, #1
 800a6da:	613b      	str	r3, [r7, #16]
 800a6dc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a6de:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a6e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a6ec:	2303      	movs	r3, #3
 800a6ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a6f0:	230a      	movs	r3, #10
 800a6f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a6f4:	f107 0314 	add.w	r3, r7, #20
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	4812      	ldr	r0, [pc, #72]	@ (800a744 <HAL_PCD_MspInit+0xa4>)
 800a6fc:	f7f8 fac2 	bl	8002c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a700:	4b0f      	ldr	r3, [pc, #60]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a704:	4a0e      	ldr	r2, [pc, #56]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a70a:	6353      	str	r3, [r2, #52]	@ 0x34
 800a70c:	2300      	movs	r3, #0
 800a70e:	60fb      	str	r3, [r7, #12]
 800a710:	4b0b      	ldr	r3, [pc, #44]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a714:	4a0a      	ldr	r2, [pc, #40]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a716:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a71a:	6453      	str	r3, [r2, #68]	@ 0x44
 800a71c:	4b08      	ldr	r3, [pc, #32]	@ (800a740 <HAL_PCD_MspInit+0xa0>)
 800a71e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a720:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a724:	60fb      	str	r3, [r7, #12]
 800a726:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a728:	2200      	movs	r2, #0
 800a72a:	2100      	movs	r1, #0
 800a72c:	2043      	movs	r0, #67	@ 0x43
 800a72e:	f7f7 ff88 	bl	8002642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a732:	2043      	movs	r0, #67	@ 0x43
 800a734:	f7f7 ffa1 	bl	800267a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a738:	bf00      	nop
 800a73a:	3728      	adds	r7, #40	@ 0x28
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	40023800 	.word	0x40023800
 800a744:	40020000 	.word	0x40020000

0800a748 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a75c:	4619      	mov	r1, r3
 800a75e:	4610      	mov	r0, r2
 800a760:	f7fe fabd 	bl	8008cde <USBD_LL_SetupStage>
}
 800a764:	bf00      	nop
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b082      	sub	sp, #8
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	460b      	mov	r3, r1
 800a776:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a77e:	78fa      	ldrb	r2, [r7, #3]
 800a780:	6879      	ldr	r1, [r7, #4]
 800a782:	4613      	mov	r3, r2
 800a784:	00db      	lsls	r3, r3, #3
 800a786:	4413      	add	r3, r2
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	440b      	add	r3, r1
 800a78c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a790:	681a      	ldr	r2, [r3, #0]
 800a792:	78fb      	ldrb	r3, [r7, #3]
 800a794:	4619      	mov	r1, r3
 800a796:	f7fe faf7 	bl	8008d88 <USBD_LL_DataOutStage>
}
 800a79a:	bf00      	nop
 800a79c:	3708      	adds	r7, #8
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b082      	sub	sp, #8
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a7b4:	78fa      	ldrb	r2, [r7, #3]
 800a7b6:	6879      	ldr	r1, [r7, #4]
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	00db      	lsls	r3, r3, #3
 800a7bc:	4413      	add	r3, r2
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	440b      	add	r3, r1
 800a7c2:	3320      	adds	r3, #32
 800a7c4:	681a      	ldr	r2, [r3, #0]
 800a7c6:	78fb      	ldrb	r3, [r7, #3]
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	f7fe fb99 	bl	8008f00 <USBD_LL_DataInStage>
}
 800a7ce:	bf00      	nop
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}

0800a7d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7d6:	b580      	push	{r7, lr}
 800a7d8:	b082      	sub	sp, #8
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7fe fcdd 	bl	80091a4 <USBD_LL_SOF>
}
 800a7ea:	bf00      	nop
 800a7ec:	3708      	adds	r7, #8
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}

0800a7f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7f2:	b580      	push	{r7, lr}
 800a7f4:	b084      	sub	sp, #16
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	79db      	ldrb	r3, [r3, #7]
 800a802:	2b02      	cmp	r3, #2
 800a804:	d001      	beq.n	800a80a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a806:	f7f6 fd05 	bl	8001214 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a810:	7bfa      	ldrb	r2, [r7, #15]
 800a812:	4611      	mov	r1, r2
 800a814:	4618      	mov	r0, r3
 800a816:	f7fe fc81 	bl	800911c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fc28 	bl	8009076 <USBD_LL_Reset>
}
 800a826:	bf00      	nop
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
	...

0800a830 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b082      	sub	sp, #8
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fe fc7c 	bl	800913c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	6812      	ldr	r2, [r2, #0]
 800a852:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a856:	f043 0301 	orr.w	r3, r3, #1
 800a85a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	7adb      	ldrb	r3, [r3, #11]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d005      	beq.n	800a870 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a864:	4b04      	ldr	r3, [pc, #16]	@ (800a878 <HAL_PCD_SuspendCallback+0x48>)
 800a866:	691b      	ldr	r3, [r3, #16]
 800a868:	4a03      	ldr	r2, [pc, #12]	@ (800a878 <HAL_PCD_SuspendCallback+0x48>)
 800a86a:	f043 0306 	orr.w	r3, r3, #6
 800a86e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a870:	bf00      	nop
 800a872:	3708      	adds	r7, #8
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}
 800a878:	e000ed00 	.word	0xe000ed00

0800a87c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7fe fc72 	bl	8009174 <USBD_LL_Resume>
}
 800a890:	bf00      	nop
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}

0800a898 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
 800a8a0:	460b      	mov	r3, r1
 800a8a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8aa:	78fa      	ldrb	r2, [r7, #3]
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fe fcca 	bl	8009248 <USBD_LL_IsoOUTIncomplete>
}
 800a8b4:	bf00      	nop
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	bd80      	pop	{r7, pc}

0800a8bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ce:	78fa      	ldrb	r2, [r7, #3]
 800a8d0:	4611      	mov	r1, r2
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f7fe fc86 	bl	80091e4 <USBD_LL_IsoINIncomplete>
}
 800a8d8:	bf00      	nop
 800a8da:	3708      	adds	r7, #8
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7fe fcdc 	bl	80092ac <USBD_LL_DevConnected>
}
 800a8f4:	bf00      	nop
 800a8f6:	3708      	adds	r7, #8
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b082      	sub	sp, #8
 800a900:	af00      	add	r7, sp, #0
 800a902:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a90a:	4618      	mov	r0, r3
 800a90c:	f7fe fcd9 	bl	80092c2 <USBD_LL_DevDisconnected>
}
 800a910:	bf00      	nop
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	781b      	ldrb	r3, [r3, #0]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d13c      	bne.n	800a9a2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a928:	4a20      	ldr	r2, [pc, #128]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	4a1e      	ldr	r2, [pc, #120]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a934:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a938:	4b1c      	ldr	r3, [pc, #112]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a93a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a93e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a940:	4b1a      	ldr	r3, [pc, #104]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a942:	2204      	movs	r2, #4
 800a944:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a946:	4b19      	ldr	r3, [pc, #100]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a948:	2202      	movs	r2, #2
 800a94a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a94c:	4b17      	ldr	r3, [pc, #92]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a94e:	2200      	movs	r2, #0
 800a950:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a952:	4b16      	ldr	r3, [pc, #88]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a954:	2202      	movs	r2, #2
 800a956:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a958:	4b14      	ldr	r3, [pc, #80]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a95a:	2200      	movs	r2, #0
 800a95c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a95e:	4b13      	ldr	r3, [pc, #76]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a960:	2200      	movs	r2, #0
 800a962:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a964:	4b11      	ldr	r3, [pc, #68]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a966:	2200      	movs	r2, #0
 800a968:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a96a:	4b10      	ldr	r3, [pc, #64]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a970:	4b0e      	ldr	r3, [pc, #56]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a972:	2200      	movs	r2, #0
 800a974:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a976:	480d      	ldr	r0, [pc, #52]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a978:	f7f9 fa97 	bl	8003eaa <HAL_PCD_Init>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d001      	beq.n	800a986 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a982:	f7f6 fc47 	bl	8001214 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a986:	2180      	movs	r1, #128	@ 0x80
 800a988:	4808      	ldr	r0, [pc, #32]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a98a:	f7fa fcc4 	bl	8005316 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a98e:	2240      	movs	r2, #64	@ 0x40
 800a990:	2100      	movs	r1, #0
 800a992:	4806      	ldr	r0, [pc, #24]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a994:	f7fa fc78 	bl	8005288 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a998:	2280      	movs	r2, #128	@ 0x80
 800a99a:	2101      	movs	r1, #1
 800a99c:	4803      	ldr	r0, [pc, #12]	@ (800a9ac <USBD_LL_Init+0x94>)
 800a99e:	f7fa fc73 	bl	8005288 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a9a2:	2300      	movs	r3, #0
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3708      	adds	r7, #8
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	2000104c 	.word	0x2000104c

0800a9b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f7f9 fb7e 	bl	80040c8 <HAL_PCD_Start>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9d0:	7bfb      	ldrb	r3, [r7, #15]
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f000 f942 	bl	800ac5c <USBD_Get_USB_Status>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3710      	adds	r7, #16
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a9e6:	b580      	push	{r7, lr}
 800a9e8:	b084      	sub	sp, #16
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
 800a9ee:	4608      	mov	r0, r1
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	70fb      	strb	r3, [r7, #3]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	70bb      	strb	r3, [r7, #2]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa00:	2300      	movs	r3, #0
 800aa02:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa04:	2300      	movs	r3, #0
 800aa06:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa0e:	78bb      	ldrb	r3, [r7, #2]
 800aa10:	883a      	ldrh	r2, [r7, #0]
 800aa12:	78f9      	ldrb	r1, [r7, #3]
 800aa14:	f7fa f852 	bl	8004abc <HAL_PCD_EP_Open>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 f91c 	bl	800ac5c <USBD_Get_USB_Status>
 800aa24:	4603      	mov	r3, r0
 800aa26:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa28:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3710      	adds	r7, #16
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}

0800aa32 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa32:	b580      	push	{r7, lr}
 800aa34:	b084      	sub	sp, #16
 800aa36:	af00      	add	r7, sp, #0
 800aa38:	6078      	str	r0, [r7, #4]
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa42:	2300      	movs	r3, #0
 800aa44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa4c:	78fa      	ldrb	r2, [r7, #3]
 800aa4e:	4611      	mov	r1, r2
 800aa50:	4618      	mov	r0, r3
 800aa52:	f7fa f89d 	bl	8004b90 <HAL_PCD_EP_Close>
 800aa56:	4603      	mov	r3, r0
 800aa58:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa5a:	7bfb      	ldrb	r3, [r7, #15]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f000 f8fd 	bl	800ac5c <USBD_Get_USB_Status>
 800aa62:	4603      	mov	r3, r0
 800aa64:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa66:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3710      	adds	r7, #16
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b084      	sub	sp, #16
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	460b      	mov	r3, r1
 800aa7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa80:	2300      	movs	r3, #0
 800aa82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa8a:	78fa      	ldrb	r2, [r7, #3]
 800aa8c:	4611      	mov	r1, r2
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7fa f955 	bl	8004d3e <HAL_PCD_EP_SetStall>
 800aa94:	4603      	mov	r3, r0
 800aa96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa98:	7bfb      	ldrb	r3, [r7, #15]
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	f000 f8de 	bl	800ac5c <USBD_Get_USB_Status>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3710      	adds	r7, #16
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}

0800aaae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaae:	b580      	push	{r7, lr}
 800aab0:	b084      	sub	sp, #16
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
 800aab6:	460b      	mov	r3, r1
 800aab8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aabe:	2300      	movs	r3, #0
 800aac0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aac8:	78fa      	ldrb	r2, [r7, #3]
 800aaca:	4611      	mov	r1, r2
 800aacc:	4618      	mov	r0, r3
 800aace:	f7fa f999 	bl	8004e04 <HAL_PCD_EP_ClrStall>
 800aad2:	4603      	mov	r3, r0
 800aad4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aad6:	7bfb      	ldrb	r3, [r7, #15]
 800aad8:	4618      	mov	r0, r3
 800aada:	f000 f8bf 	bl	800ac5c <USBD_Get_USB_Status>
 800aade:	4603      	mov	r3, r0
 800aae0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aae2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3710      	adds	r7, #16
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}

0800aaec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
 800aaf4:	460b      	mov	r3, r1
 800aaf6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aafe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ab00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	da0b      	bge.n	800ab20 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ab08:	78fb      	ldrb	r3, [r7, #3]
 800ab0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab0e:	68f9      	ldr	r1, [r7, #12]
 800ab10:	4613      	mov	r3, r2
 800ab12:	00db      	lsls	r3, r3, #3
 800ab14:	4413      	add	r3, r2
 800ab16:	009b      	lsls	r3, r3, #2
 800ab18:	440b      	add	r3, r1
 800ab1a:	3316      	adds	r3, #22
 800ab1c:	781b      	ldrb	r3, [r3, #0]
 800ab1e:	e00b      	b.n	800ab38 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ab20:	78fb      	ldrb	r3, [r7, #3]
 800ab22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ab26:	68f9      	ldr	r1, [r7, #12]
 800ab28:	4613      	mov	r3, r2
 800ab2a:	00db      	lsls	r3, r3, #3
 800ab2c:	4413      	add	r3, r2
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	440b      	add	r3, r1
 800ab32:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ab36:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3714      	adds	r7, #20
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b084      	sub	sp, #16
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab50:	2300      	movs	r3, #0
 800ab52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab54:	2300      	movs	r3, #0
 800ab56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab5e:	78fa      	ldrb	r2, [r7, #3]
 800ab60:	4611      	mov	r1, r2
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7f9 ff86 	bl	8004a74 <HAL_PCD_SetAddress>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab6c:	7bfb      	ldrb	r3, [r7, #15]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f000 f874 	bl	800ac5c <USBD_Get_USB_Status>
 800ab74:	4603      	mov	r3, r0
 800ab76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab78:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b086      	sub	sp, #24
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	607a      	str	r2, [r7, #4]
 800ab8c:	603b      	str	r3, [r7, #0]
 800ab8e:	460b      	mov	r3, r1
 800ab90:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab92:	2300      	movs	r3, #0
 800ab94:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab96:	2300      	movs	r3, #0
 800ab98:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aba0:	7af9      	ldrb	r1, [r7, #11]
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	f7fa f890 	bl	8004cca <HAL_PCD_EP_Transmit>
 800abaa:	4603      	mov	r3, r0
 800abac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abae:	7dfb      	ldrb	r3, [r7, #23]
 800abb0:	4618      	mov	r0, r3
 800abb2:	f000 f853 	bl	800ac5c <USBD_Get_USB_Status>
 800abb6:	4603      	mov	r3, r0
 800abb8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abba:	7dbb      	ldrb	r3, [r7, #22]
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3718      	adds	r7, #24
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b086      	sub	sp, #24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	607a      	str	r2, [r7, #4]
 800abce:	603b      	str	r3, [r7, #0]
 800abd0:	460b      	mov	r3, r1
 800abd2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abd4:	2300      	movs	r3, #0
 800abd6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abd8:	2300      	movs	r3, #0
 800abda:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800abe2:	7af9      	ldrb	r1, [r7, #11]
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	f7fa f81c 	bl	8004c24 <HAL_PCD_EP_Receive>
 800abec:	4603      	mov	r3, r0
 800abee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abf0:	7dfb      	ldrb	r3, [r7, #23]
 800abf2:	4618      	mov	r0, r3
 800abf4:	f000 f832 	bl	800ac5c <USBD_Get_USB_Status>
 800abf8:	4603      	mov	r3, r0
 800abfa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800abfc:	7dbb      	ldrb	r3, [r7, #22]
}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3718      	adds	r7, #24
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}

0800ac06 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac06:	b580      	push	{r7, lr}
 800ac08:	b082      	sub	sp, #8
 800ac0a:	af00      	add	r7, sp, #0
 800ac0c:	6078      	str	r0, [r7, #4]
 800ac0e:	460b      	mov	r3, r1
 800ac10:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ac18:	78fa      	ldrb	r2, [r7, #3]
 800ac1a:	4611      	mov	r1, r2
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fa f83c 	bl	8004c9a <HAL_PCD_EP_GetRxCount>
 800ac22:	4603      	mov	r3, r0
}
 800ac24:	4618      	mov	r0, r3
 800ac26:	3708      	adds	r7, #8
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b083      	sub	sp, #12
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ac34:	4b03      	ldr	r3, [pc, #12]	@ (800ac44 <USBD_static_malloc+0x18>)
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	370c      	adds	r7, #12
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac40:	4770      	bx	lr
 800ac42:	bf00      	nop
 800ac44:	20001530 	.word	0x20001530

0800ac48 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]

}
 800ac50:	bf00      	nop
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	4603      	mov	r3, r0
 800ac64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac66:	2300      	movs	r3, #0
 800ac68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ac6a:	79fb      	ldrb	r3, [r7, #7]
 800ac6c:	2b03      	cmp	r3, #3
 800ac6e:	d817      	bhi.n	800aca0 <USBD_Get_USB_Status+0x44>
 800ac70:	a201      	add	r2, pc, #4	@ (adr r2, 800ac78 <USBD_Get_USB_Status+0x1c>)
 800ac72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac76:	bf00      	nop
 800ac78:	0800ac89 	.word	0x0800ac89
 800ac7c:	0800ac8f 	.word	0x0800ac8f
 800ac80:	0800ac95 	.word	0x0800ac95
 800ac84:	0800ac9b 	.word	0x0800ac9b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ac88:	2300      	movs	r3, #0
 800ac8a:	73fb      	strb	r3, [r7, #15]
    break;
 800ac8c:	e00b      	b.n	800aca6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac8e:	2303      	movs	r3, #3
 800ac90:	73fb      	strb	r3, [r7, #15]
    break;
 800ac92:	e008      	b.n	800aca6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ac94:	2301      	movs	r3, #1
 800ac96:	73fb      	strb	r3, [r7, #15]
    break;
 800ac98:	e005      	b.n	800aca6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ac9a:	2303      	movs	r3, #3
 800ac9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac9e:	e002      	b.n	800aca6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aca0:	2303      	movs	r3, #3
 800aca2:	73fb      	strb	r3, [r7, #15]
    break;
 800aca4:	bf00      	nop
  }
  return usb_status;
 800aca6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3714      	adds	r7, #20
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <malloc>:
 800acb4:	4b02      	ldr	r3, [pc, #8]	@ (800acc0 <malloc+0xc>)
 800acb6:	4601      	mov	r1, r0
 800acb8:	6818      	ldr	r0, [r3, #0]
 800acba:	f000 b825 	b.w	800ad08 <_malloc_r>
 800acbe:	bf00      	nop
 800acc0:	20000110 	.word	0x20000110

0800acc4 <sbrk_aligned>:
 800acc4:	b570      	push	{r4, r5, r6, lr}
 800acc6:	4e0f      	ldr	r6, [pc, #60]	@ (800ad04 <sbrk_aligned+0x40>)
 800acc8:	460c      	mov	r4, r1
 800acca:	6831      	ldr	r1, [r6, #0]
 800accc:	4605      	mov	r5, r0
 800acce:	b911      	cbnz	r1, 800acd6 <sbrk_aligned+0x12>
 800acd0:	f000 f8d0 	bl	800ae74 <_sbrk_r>
 800acd4:	6030      	str	r0, [r6, #0]
 800acd6:	4621      	mov	r1, r4
 800acd8:	4628      	mov	r0, r5
 800acda:	f000 f8cb 	bl	800ae74 <_sbrk_r>
 800acde:	1c43      	adds	r3, r0, #1
 800ace0:	d103      	bne.n	800acea <sbrk_aligned+0x26>
 800ace2:	f04f 34ff 	mov.w	r4, #4294967295
 800ace6:	4620      	mov	r0, r4
 800ace8:	bd70      	pop	{r4, r5, r6, pc}
 800acea:	1cc4      	adds	r4, r0, #3
 800acec:	f024 0403 	bic.w	r4, r4, #3
 800acf0:	42a0      	cmp	r0, r4
 800acf2:	d0f8      	beq.n	800ace6 <sbrk_aligned+0x22>
 800acf4:	1a21      	subs	r1, r4, r0
 800acf6:	4628      	mov	r0, r5
 800acf8:	f000 f8bc 	bl	800ae74 <_sbrk_r>
 800acfc:	3001      	adds	r0, #1
 800acfe:	d1f2      	bne.n	800ace6 <sbrk_aligned+0x22>
 800ad00:	e7ef      	b.n	800ace2 <sbrk_aligned+0x1e>
 800ad02:	bf00      	nop
 800ad04:	20001750 	.word	0x20001750

0800ad08 <_malloc_r>:
 800ad08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad0c:	1ccd      	adds	r5, r1, #3
 800ad0e:	f025 0503 	bic.w	r5, r5, #3
 800ad12:	3508      	adds	r5, #8
 800ad14:	2d0c      	cmp	r5, #12
 800ad16:	bf38      	it	cc
 800ad18:	250c      	movcc	r5, #12
 800ad1a:	2d00      	cmp	r5, #0
 800ad1c:	4606      	mov	r6, r0
 800ad1e:	db01      	blt.n	800ad24 <_malloc_r+0x1c>
 800ad20:	42a9      	cmp	r1, r5
 800ad22:	d904      	bls.n	800ad2e <_malloc_r+0x26>
 800ad24:	230c      	movs	r3, #12
 800ad26:	6033      	str	r3, [r6, #0]
 800ad28:	2000      	movs	r0, #0
 800ad2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae04 <_malloc_r+0xfc>
 800ad32:	f000 f869 	bl	800ae08 <__malloc_lock>
 800ad36:	f8d8 3000 	ldr.w	r3, [r8]
 800ad3a:	461c      	mov	r4, r3
 800ad3c:	bb44      	cbnz	r4, 800ad90 <_malloc_r+0x88>
 800ad3e:	4629      	mov	r1, r5
 800ad40:	4630      	mov	r0, r6
 800ad42:	f7ff ffbf 	bl	800acc4 <sbrk_aligned>
 800ad46:	1c43      	adds	r3, r0, #1
 800ad48:	4604      	mov	r4, r0
 800ad4a:	d158      	bne.n	800adfe <_malloc_r+0xf6>
 800ad4c:	f8d8 4000 	ldr.w	r4, [r8]
 800ad50:	4627      	mov	r7, r4
 800ad52:	2f00      	cmp	r7, #0
 800ad54:	d143      	bne.n	800adde <_malloc_r+0xd6>
 800ad56:	2c00      	cmp	r4, #0
 800ad58:	d04b      	beq.n	800adf2 <_malloc_r+0xea>
 800ad5a:	6823      	ldr	r3, [r4, #0]
 800ad5c:	4639      	mov	r1, r7
 800ad5e:	4630      	mov	r0, r6
 800ad60:	eb04 0903 	add.w	r9, r4, r3
 800ad64:	f000 f886 	bl	800ae74 <_sbrk_r>
 800ad68:	4581      	cmp	r9, r0
 800ad6a:	d142      	bne.n	800adf2 <_malloc_r+0xea>
 800ad6c:	6821      	ldr	r1, [r4, #0]
 800ad6e:	1a6d      	subs	r5, r5, r1
 800ad70:	4629      	mov	r1, r5
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7ff ffa6 	bl	800acc4 <sbrk_aligned>
 800ad78:	3001      	adds	r0, #1
 800ad7a:	d03a      	beq.n	800adf2 <_malloc_r+0xea>
 800ad7c:	6823      	ldr	r3, [r4, #0]
 800ad7e:	442b      	add	r3, r5
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	f8d8 3000 	ldr.w	r3, [r8]
 800ad86:	685a      	ldr	r2, [r3, #4]
 800ad88:	bb62      	cbnz	r2, 800ade4 <_malloc_r+0xdc>
 800ad8a:	f8c8 7000 	str.w	r7, [r8]
 800ad8e:	e00f      	b.n	800adb0 <_malloc_r+0xa8>
 800ad90:	6822      	ldr	r2, [r4, #0]
 800ad92:	1b52      	subs	r2, r2, r5
 800ad94:	d420      	bmi.n	800add8 <_malloc_r+0xd0>
 800ad96:	2a0b      	cmp	r2, #11
 800ad98:	d917      	bls.n	800adca <_malloc_r+0xc2>
 800ad9a:	1961      	adds	r1, r4, r5
 800ad9c:	42a3      	cmp	r3, r4
 800ad9e:	6025      	str	r5, [r4, #0]
 800ada0:	bf18      	it	ne
 800ada2:	6059      	strne	r1, [r3, #4]
 800ada4:	6863      	ldr	r3, [r4, #4]
 800ada6:	bf08      	it	eq
 800ada8:	f8c8 1000 	streq.w	r1, [r8]
 800adac:	5162      	str	r2, [r4, r5]
 800adae:	604b      	str	r3, [r1, #4]
 800adb0:	4630      	mov	r0, r6
 800adb2:	f000 f82f 	bl	800ae14 <__malloc_unlock>
 800adb6:	f104 000b 	add.w	r0, r4, #11
 800adba:	1d23      	adds	r3, r4, #4
 800adbc:	f020 0007 	bic.w	r0, r0, #7
 800adc0:	1ac2      	subs	r2, r0, r3
 800adc2:	bf1c      	itt	ne
 800adc4:	1a1b      	subne	r3, r3, r0
 800adc6:	50a3      	strne	r3, [r4, r2]
 800adc8:	e7af      	b.n	800ad2a <_malloc_r+0x22>
 800adca:	6862      	ldr	r2, [r4, #4]
 800adcc:	42a3      	cmp	r3, r4
 800adce:	bf0c      	ite	eq
 800add0:	f8c8 2000 	streq.w	r2, [r8]
 800add4:	605a      	strne	r2, [r3, #4]
 800add6:	e7eb      	b.n	800adb0 <_malloc_r+0xa8>
 800add8:	4623      	mov	r3, r4
 800adda:	6864      	ldr	r4, [r4, #4]
 800addc:	e7ae      	b.n	800ad3c <_malloc_r+0x34>
 800adde:	463c      	mov	r4, r7
 800ade0:	687f      	ldr	r7, [r7, #4]
 800ade2:	e7b6      	b.n	800ad52 <_malloc_r+0x4a>
 800ade4:	461a      	mov	r2, r3
 800ade6:	685b      	ldr	r3, [r3, #4]
 800ade8:	42a3      	cmp	r3, r4
 800adea:	d1fb      	bne.n	800ade4 <_malloc_r+0xdc>
 800adec:	2300      	movs	r3, #0
 800adee:	6053      	str	r3, [r2, #4]
 800adf0:	e7de      	b.n	800adb0 <_malloc_r+0xa8>
 800adf2:	230c      	movs	r3, #12
 800adf4:	6033      	str	r3, [r6, #0]
 800adf6:	4630      	mov	r0, r6
 800adf8:	f000 f80c 	bl	800ae14 <__malloc_unlock>
 800adfc:	e794      	b.n	800ad28 <_malloc_r+0x20>
 800adfe:	6005      	str	r5, [r0, #0]
 800ae00:	e7d6      	b.n	800adb0 <_malloc_r+0xa8>
 800ae02:	bf00      	nop
 800ae04:	20001754 	.word	0x20001754

0800ae08 <__malloc_lock>:
 800ae08:	4801      	ldr	r0, [pc, #4]	@ (800ae10 <__malloc_lock+0x8>)
 800ae0a:	f000 b86d 	b.w	800aee8 <__retarget_lock_acquire_recursive>
 800ae0e:	bf00      	nop
 800ae10:	20001894 	.word	0x20001894

0800ae14 <__malloc_unlock>:
 800ae14:	4801      	ldr	r0, [pc, #4]	@ (800ae1c <__malloc_unlock+0x8>)
 800ae16:	f000 b868 	b.w	800aeea <__retarget_lock_release_recursive>
 800ae1a:	bf00      	nop
 800ae1c:	20001894 	.word	0x20001894

0800ae20 <siprintf>:
 800ae20:	b40e      	push	{r1, r2, r3}
 800ae22:	b510      	push	{r4, lr}
 800ae24:	b09d      	sub	sp, #116	@ 0x74
 800ae26:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ae28:	9002      	str	r0, [sp, #8]
 800ae2a:	9006      	str	r0, [sp, #24]
 800ae2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ae30:	480a      	ldr	r0, [pc, #40]	@ (800ae5c <siprintf+0x3c>)
 800ae32:	9107      	str	r1, [sp, #28]
 800ae34:	9104      	str	r1, [sp, #16]
 800ae36:	490a      	ldr	r1, [pc, #40]	@ (800ae60 <siprintf+0x40>)
 800ae38:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae3c:	9105      	str	r1, [sp, #20]
 800ae3e:	2400      	movs	r4, #0
 800ae40:	a902      	add	r1, sp, #8
 800ae42:	6800      	ldr	r0, [r0, #0]
 800ae44:	9301      	str	r3, [sp, #4]
 800ae46:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ae48:	f000 f8f6 	bl	800b038 <_svfiprintf_r>
 800ae4c:	9b02      	ldr	r3, [sp, #8]
 800ae4e:	701c      	strb	r4, [r3, #0]
 800ae50:	b01d      	add	sp, #116	@ 0x74
 800ae52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae56:	b003      	add	sp, #12
 800ae58:	4770      	bx	lr
 800ae5a:	bf00      	nop
 800ae5c:	20000110 	.word	0x20000110
 800ae60:	ffff0208 	.word	0xffff0208

0800ae64 <memset>:
 800ae64:	4402      	add	r2, r0
 800ae66:	4603      	mov	r3, r0
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d100      	bne.n	800ae6e <memset+0xa>
 800ae6c:	4770      	bx	lr
 800ae6e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae72:	e7f9      	b.n	800ae68 <memset+0x4>

0800ae74 <_sbrk_r>:
 800ae74:	b538      	push	{r3, r4, r5, lr}
 800ae76:	4d06      	ldr	r5, [pc, #24]	@ (800ae90 <_sbrk_r+0x1c>)
 800ae78:	2300      	movs	r3, #0
 800ae7a:	4604      	mov	r4, r0
 800ae7c:	4608      	mov	r0, r1
 800ae7e:	602b      	str	r3, [r5, #0]
 800ae80:	f7f6 fe5c 	bl	8001b3c <_sbrk>
 800ae84:	1c43      	adds	r3, r0, #1
 800ae86:	d102      	bne.n	800ae8e <_sbrk_r+0x1a>
 800ae88:	682b      	ldr	r3, [r5, #0]
 800ae8a:	b103      	cbz	r3, 800ae8e <_sbrk_r+0x1a>
 800ae8c:	6023      	str	r3, [r4, #0]
 800ae8e:	bd38      	pop	{r3, r4, r5, pc}
 800ae90:	20001890 	.word	0x20001890

0800ae94 <__errno>:
 800ae94:	4b01      	ldr	r3, [pc, #4]	@ (800ae9c <__errno+0x8>)
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000110 	.word	0x20000110

0800aea0 <__libc_init_array>:
 800aea0:	b570      	push	{r4, r5, r6, lr}
 800aea2:	4d0d      	ldr	r5, [pc, #52]	@ (800aed8 <__libc_init_array+0x38>)
 800aea4:	4c0d      	ldr	r4, [pc, #52]	@ (800aedc <__libc_init_array+0x3c>)
 800aea6:	1b64      	subs	r4, r4, r5
 800aea8:	10a4      	asrs	r4, r4, #2
 800aeaa:	2600      	movs	r6, #0
 800aeac:	42a6      	cmp	r6, r4
 800aeae:	d109      	bne.n	800aec4 <__libc_init_array+0x24>
 800aeb0:	4d0b      	ldr	r5, [pc, #44]	@ (800aee0 <__libc_init_array+0x40>)
 800aeb2:	4c0c      	ldr	r4, [pc, #48]	@ (800aee4 <__libc_init_array+0x44>)
 800aeb4:	f000 fba6 	bl	800b604 <_init>
 800aeb8:	1b64      	subs	r4, r4, r5
 800aeba:	10a4      	asrs	r4, r4, #2
 800aebc:	2600      	movs	r6, #0
 800aebe:	42a6      	cmp	r6, r4
 800aec0:	d105      	bne.n	800aece <__libc_init_array+0x2e>
 800aec2:	bd70      	pop	{r4, r5, r6, pc}
 800aec4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec8:	4798      	blx	r3
 800aeca:	3601      	adds	r6, #1
 800aecc:	e7ee      	b.n	800aeac <__libc_init_array+0xc>
 800aece:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed2:	4798      	blx	r3
 800aed4:	3601      	adds	r6, #1
 800aed6:	e7f2      	b.n	800aebe <__libc_init_array+0x1e>
 800aed8:	0800c438 	.word	0x0800c438
 800aedc:	0800c438 	.word	0x0800c438
 800aee0:	0800c438 	.word	0x0800c438
 800aee4:	0800c43c 	.word	0x0800c43c

0800aee8 <__retarget_lock_acquire_recursive>:
 800aee8:	4770      	bx	lr

0800aeea <__retarget_lock_release_recursive>:
 800aeea:	4770      	bx	lr

0800aeec <_free_r>:
 800aeec:	b538      	push	{r3, r4, r5, lr}
 800aeee:	4605      	mov	r5, r0
 800aef0:	2900      	cmp	r1, #0
 800aef2:	d041      	beq.n	800af78 <_free_r+0x8c>
 800aef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aef8:	1f0c      	subs	r4, r1, #4
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	bfb8      	it	lt
 800aefe:	18e4      	addlt	r4, r4, r3
 800af00:	f7ff ff82 	bl	800ae08 <__malloc_lock>
 800af04:	4a1d      	ldr	r2, [pc, #116]	@ (800af7c <_free_r+0x90>)
 800af06:	6813      	ldr	r3, [r2, #0]
 800af08:	b933      	cbnz	r3, 800af18 <_free_r+0x2c>
 800af0a:	6063      	str	r3, [r4, #4]
 800af0c:	6014      	str	r4, [r2, #0]
 800af0e:	4628      	mov	r0, r5
 800af10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af14:	f7ff bf7e 	b.w	800ae14 <__malloc_unlock>
 800af18:	42a3      	cmp	r3, r4
 800af1a:	d908      	bls.n	800af2e <_free_r+0x42>
 800af1c:	6820      	ldr	r0, [r4, #0]
 800af1e:	1821      	adds	r1, r4, r0
 800af20:	428b      	cmp	r3, r1
 800af22:	bf01      	itttt	eq
 800af24:	6819      	ldreq	r1, [r3, #0]
 800af26:	685b      	ldreq	r3, [r3, #4]
 800af28:	1809      	addeq	r1, r1, r0
 800af2a:	6021      	streq	r1, [r4, #0]
 800af2c:	e7ed      	b.n	800af0a <_free_r+0x1e>
 800af2e:	461a      	mov	r2, r3
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	b10b      	cbz	r3, 800af38 <_free_r+0x4c>
 800af34:	42a3      	cmp	r3, r4
 800af36:	d9fa      	bls.n	800af2e <_free_r+0x42>
 800af38:	6811      	ldr	r1, [r2, #0]
 800af3a:	1850      	adds	r0, r2, r1
 800af3c:	42a0      	cmp	r0, r4
 800af3e:	d10b      	bne.n	800af58 <_free_r+0x6c>
 800af40:	6820      	ldr	r0, [r4, #0]
 800af42:	4401      	add	r1, r0
 800af44:	1850      	adds	r0, r2, r1
 800af46:	4283      	cmp	r3, r0
 800af48:	6011      	str	r1, [r2, #0]
 800af4a:	d1e0      	bne.n	800af0e <_free_r+0x22>
 800af4c:	6818      	ldr	r0, [r3, #0]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	6053      	str	r3, [r2, #4]
 800af52:	4408      	add	r0, r1
 800af54:	6010      	str	r0, [r2, #0]
 800af56:	e7da      	b.n	800af0e <_free_r+0x22>
 800af58:	d902      	bls.n	800af60 <_free_r+0x74>
 800af5a:	230c      	movs	r3, #12
 800af5c:	602b      	str	r3, [r5, #0]
 800af5e:	e7d6      	b.n	800af0e <_free_r+0x22>
 800af60:	6820      	ldr	r0, [r4, #0]
 800af62:	1821      	adds	r1, r4, r0
 800af64:	428b      	cmp	r3, r1
 800af66:	bf04      	itt	eq
 800af68:	6819      	ldreq	r1, [r3, #0]
 800af6a:	685b      	ldreq	r3, [r3, #4]
 800af6c:	6063      	str	r3, [r4, #4]
 800af6e:	bf04      	itt	eq
 800af70:	1809      	addeq	r1, r1, r0
 800af72:	6021      	streq	r1, [r4, #0]
 800af74:	6054      	str	r4, [r2, #4]
 800af76:	e7ca      	b.n	800af0e <_free_r+0x22>
 800af78:	bd38      	pop	{r3, r4, r5, pc}
 800af7a:	bf00      	nop
 800af7c:	20001754 	.word	0x20001754

0800af80 <__ssputs_r>:
 800af80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	688e      	ldr	r6, [r1, #8]
 800af86:	461f      	mov	r7, r3
 800af88:	42be      	cmp	r6, r7
 800af8a:	680b      	ldr	r3, [r1, #0]
 800af8c:	4682      	mov	sl, r0
 800af8e:	460c      	mov	r4, r1
 800af90:	4690      	mov	r8, r2
 800af92:	d82d      	bhi.n	800aff0 <__ssputs_r+0x70>
 800af94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800af98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af9c:	d026      	beq.n	800afec <__ssputs_r+0x6c>
 800af9e:	6965      	ldr	r5, [r4, #20]
 800afa0:	6909      	ldr	r1, [r1, #16]
 800afa2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afa6:	eba3 0901 	sub.w	r9, r3, r1
 800afaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afae:	1c7b      	adds	r3, r7, #1
 800afb0:	444b      	add	r3, r9
 800afb2:	106d      	asrs	r5, r5, #1
 800afb4:	429d      	cmp	r5, r3
 800afb6:	bf38      	it	cc
 800afb8:	461d      	movcc	r5, r3
 800afba:	0553      	lsls	r3, r2, #21
 800afbc:	d527      	bpl.n	800b00e <__ssputs_r+0x8e>
 800afbe:	4629      	mov	r1, r5
 800afc0:	f7ff fea2 	bl	800ad08 <_malloc_r>
 800afc4:	4606      	mov	r6, r0
 800afc6:	b360      	cbz	r0, 800b022 <__ssputs_r+0xa2>
 800afc8:	6921      	ldr	r1, [r4, #16]
 800afca:	464a      	mov	r2, r9
 800afcc:	f000 fad6 	bl	800b57c <memcpy>
 800afd0:	89a3      	ldrh	r3, [r4, #12]
 800afd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800afd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afda:	81a3      	strh	r3, [r4, #12]
 800afdc:	6126      	str	r6, [r4, #16]
 800afde:	6165      	str	r5, [r4, #20]
 800afe0:	444e      	add	r6, r9
 800afe2:	eba5 0509 	sub.w	r5, r5, r9
 800afe6:	6026      	str	r6, [r4, #0]
 800afe8:	60a5      	str	r5, [r4, #8]
 800afea:	463e      	mov	r6, r7
 800afec:	42be      	cmp	r6, r7
 800afee:	d900      	bls.n	800aff2 <__ssputs_r+0x72>
 800aff0:	463e      	mov	r6, r7
 800aff2:	6820      	ldr	r0, [r4, #0]
 800aff4:	4632      	mov	r2, r6
 800aff6:	4641      	mov	r1, r8
 800aff8:	f000 faa6 	bl	800b548 <memmove>
 800affc:	68a3      	ldr	r3, [r4, #8]
 800affe:	1b9b      	subs	r3, r3, r6
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	4433      	add	r3, r6
 800b006:	6023      	str	r3, [r4, #0]
 800b008:	2000      	movs	r0, #0
 800b00a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b00e:	462a      	mov	r2, r5
 800b010:	f000 fac2 	bl	800b598 <_realloc_r>
 800b014:	4606      	mov	r6, r0
 800b016:	2800      	cmp	r0, #0
 800b018:	d1e0      	bne.n	800afdc <__ssputs_r+0x5c>
 800b01a:	6921      	ldr	r1, [r4, #16]
 800b01c:	4650      	mov	r0, sl
 800b01e:	f7ff ff65 	bl	800aeec <_free_r>
 800b022:	230c      	movs	r3, #12
 800b024:	f8ca 3000 	str.w	r3, [sl]
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b02e:	81a3      	strh	r3, [r4, #12]
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	e7e9      	b.n	800b00a <__ssputs_r+0x8a>
	...

0800b038 <_svfiprintf_r>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	4698      	mov	r8, r3
 800b03e:	898b      	ldrh	r3, [r1, #12]
 800b040:	061b      	lsls	r3, r3, #24
 800b042:	b09d      	sub	sp, #116	@ 0x74
 800b044:	4607      	mov	r7, r0
 800b046:	460d      	mov	r5, r1
 800b048:	4614      	mov	r4, r2
 800b04a:	d510      	bpl.n	800b06e <_svfiprintf_r+0x36>
 800b04c:	690b      	ldr	r3, [r1, #16]
 800b04e:	b973      	cbnz	r3, 800b06e <_svfiprintf_r+0x36>
 800b050:	2140      	movs	r1, #64	@ 0x40
 800b052:	f7ff fe59 	bl	800ad08 <_malloc_r>
 800b056:	6028      	str	r0, [r5, #0]
 800b058:	6128      	str	r0, [r5, #16]
 800b05a:	b930      	cbnz	r0, 800b06a <_svfiprintf_r+0x32>
 800b05c:	230c      	movs	r3, #12
 800b05e:	603b      	str	r3, [r7, #0]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295
 800b064:	b01d      	add	sp, #116	@ 0x74
 800b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b06a:	2340      	movs	r3, #64	@ 0x40
 800b06c:	616b      	str	r3, [r5, #20]
 800b06e:	2300      	movs	r3, #0
 800b070:	9309      	str	r3, [sp, #36]	@ 0x24
 800b072:	2320      	movs	r3, #32
 800b074:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b078:	f8cd 800c 	str.w	r8, [sp, #12]
 800b07c:	2330      	movs	r3, #48	@ 0x30
 800b07e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b21c <_svfiprintf_r+0x1e4>
 800b082:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b086:	f04f 0901 	mov.w	r9, #1
 800b08a:	4623      	mov	r3, r4
 800b08c:	469a      	mov	sl, r3
 800b08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b092:	b10a      	cbz	r2, 800b098 <_svfiprintf_r+0x60>
 800b094:	2a25      	cmp	r2, #37	@ 0x25
 800b096:	d1f9      	bne.n	800b08c <_svfiprintf_r+0x54>
 800b098:	ebba 0b04 	subs.w	fp, sl, r4
 800b09c:	d00b      	beq.n	800b0b6 <_svfiprintf_r+0x7e>
 800b09e:	465b      	mov	r3, fp
 800b0a0:	4622      	mov	r2, r4
 800b0a2:	4629      	mov	r1, r5
 800b0a4:	4638      	mov	r0, r7
 800b0a6:	f7ff ff6b 	bl	800af80 <__ssputs_r>
 800b0aa:	3001      	adds	r0, #1
 800b0ac:	f000 80a7 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b2:	445a      	add	r2, fp
 800b0b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0b6:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	f000 809f 	beq.w	800b1fe <_svfiprintf_r+0x1c6>
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0ca:	f10a 0a01 	add.w	sl, sl, #1
 800b0ce:	9304      	str	r3, [sp, #16]
 800b0d0:	9307      	str	r3, [sp, #28]
 800b0d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0d8:	4654      	mov	r4, sl
 800b0da:	2205      	movs	r2, #5
 800b0dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e0:	484e      	ldr	r0, [pc, #312]	@ (800b21c <_svfiprintf_r+0x1e4>)
 800b0e2:	f7f5 f87d 	bl	80001e0 <memchr>
 800b0e6:	9a04      	ldr	r2, [sp, #16]
 800b0e8:	b9d8      	cbnz	r0, 800b122 <_svfiprintf_r+0xea>
 800b0ea:	06d0      	lsls	r0, r2, #27
 800b0ec:	bf44      	itt	mi
 800b0ee:	2320      	movmi	r3, #32
 800b0f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0f4:	0711      	lsls	r1, r2, #28
 800b0f6:	bf44      	itt	mi
 800b0f8:	232b      	movmi	r3, #43	@ 0x2b
 800b0fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0fe:	f89a 3000 	ldrb.w	r3, [sl]
 800b102:	2b2a      	cmp	r3, #42	@ 0x2a
 800b104:	d015      	beq.n	800b132 <_svfiprintf_r+0xfa>
 800b106:	9a07      	ldr	r2, [sp, #28]
 800b108:	4654      	mov	r4, sl
 800b10a:	2000      	movs	r0, #0
 800b10c:	f04f 0c0a 	mov.w	ip, #10
 800b110:	4621      	mov	r1, r4
 800b112:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b116:	3b30      	subs	r3, #48	@ 0x30
 800b118:	2b09      	cmp	r3, #9
 800b11a:	d94b      	bls.n	800b1b4 <_svfiprintf_r+0x17c>
 800b11c:	b1b0      	cbz	r0, 800b14c <_svfiprintf_r+0x114>
 800b11e:	9207      	str	r2, [sp, #28]
 800b120:	e014      	b.n	800b14c <_svfiprintf_r+0x114>
 800b122:	eba0 0308 	sub.w	r3, r0, r8
 800b126:	fa09 f303 	lsl.w	r3, r9, r3
 800b12a:	4313      	orrs	r3, r2
 800b12c:	9304      	str	r3, [sp, #16]
 800b12e:	46a2      	mov	sl, r4
 800b130:	e7d2      	b.n	800b0d8 <_svfiprintf_r+0xa0>
 800b132:	9b03      	ldr	r3, [sp, #12]
 800b134:	1d19      	adds	r1, r3, #4
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	9103      	str	r1, [sp, #12]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	bfbb      	ittet	lt
 800b13e:	425b      	neglt	r3, r3
 800b140:	f042 0202 	orrlt.w	r2, r2, #2
 800b144:	9307      	strge	r3, [sp, #28]
 800b146:	9307      	strlt	r3, [sp, #28]
 800b148:	bfb8      	it	lt
 800b14a:	9204      	strlt	r2, [sp, #16]
 800b14c:	7823      	ldrb	r3, [r4, #0]
 800b14e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b150:	d10a      	bne.n	800b168 <_svfiprintf_r+0x130>
 800b152:	7863      	ldrb	r3, [r4, #1]
 800b154:	2b2a      	cmp	r3, #42	@ 0x2a
 800b156:	d132      	bne.n	800b1be <_svfiprintf_r+0x186>
 800b158:	9b03      	ldr	r3, [sp, #12]
 800b15a:	1d1a      	adds	r2, r3, #4
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	9203      	str	r2, [sp, #12]
 800b160:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b164:	3402      	adds	r4, #2
 800b166:	9305      	str	r3, [sp, #20]
 800b168:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b22c <_svfiprintf_r+0x1f4>
 800b16c:	7821      	ldrb	r1, [r4, #0]
 800b16e:	2203      	movs	r2, #3
 800b170:	4650      	mov	r0, sl
 800b172:	f7f5 f835 	bl	80001e0 <memchr>
 800b176:	b138      	cbz	r0, 800b188 <_svfiprintf_r+0x150>
 800b178:	9b04      	ldr	r3, [sp, #16]
 800b17a:	eba0 000a 	sub.w	r0, r0, sl
 800b17e:	2240      	movs	r2, #64	@ 0x40
 800b180:	4082      	lsls	r2, r0
 800b182:	4313      	orrs	r3, r2
 800b184:	3401      	adds	r4, #1
 800b186:	9304      	str	r3, [sp, #16]
 800b188:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b18c:	4824      	ldr	r0, [pc, #144]	@ (800b220 <_svfiprintf_r+0x1e8>)
 800b18e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b192:	2206      	movs	r2, #6
 800b194:	f7f5 f824 	bl	80001e0 <memchr>
 800b198:	2800      	cmp	r0, #0
 800b19a:	d036      	beq.n	800b20a <_svfiprintf_r+0x1d2>
 800b19c:	4b21      	ldr	r3, [pc, #132]	@ (800b224 <_svfiprintf_r+0x1ec>)
 800b19e:	bb1b      	cbnz	r3, 800b1e8 <_svfiprintf_r+0x1b0>
 800b1a0:	9b03      	ldr	r3, [sp, #12]
 800b1a2:	3307      	adds	r3, #7
 800b1a4:	f023 0307 	bic.w	r3, r3, #7
 800b1a8:	3308      	adds	r3, #8
 800b1aa:	9303      	str	r3, [sp, #12]
 800b1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1ae:	4433      	add	r3, r6
 800b1b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b2:	e76a      	b.n	800b08a <_svfiprintf_r+0x52>
 800b1b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b8:	460c      	mov	r4, r1
 800b1ba:	2001      	movs	r0, #1
 800b1bc:	e7a8      	b.n	800b110 <_svfiprintf_r+0xd8>
 800b1be:	2300      	movs	r3, #0
 800b1c0:	3401      	adds	r4, #1
 800b1c2:	9305      	str	r3, [sp, #20]
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	f04f 0c0a 	mov.w	ip, #10
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d0:	3a30      	subs	r2, #48	@ 0x30
 800b1d2:	2a09      	cmp	r2, #9
 800b1d4:	d903      	bls.n	800b1de <_svfiprintf_r+0x1a6>
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d0c6      	beq.n	800b168 <_svfiprintf_r+0x130>
 800b1da:	9105      	str	r1, [sp, #20]
 800b1dc:	e7c4      	b.n	800b168 <_svfiprintf_r+0x130>
 800b1de:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1e2:	4604      	mov	r4, r0
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	e7f0      	b.n	800b1ca <_svfiprintf_r+0x192>
 800b1e8:	ab03      	add	r3, sp, #12
 800b1ea:	9300      	str	r3, [sp, #0]
 800b1ec:	462a      	mov	r2, r5
 800b1ee:	4b0e      	ldr	r3, [pc, #56]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b1f0:	a904      	add	r1, sp, #16
 800b1f2:	4638      	mov	r0, r7
 800b1f4:	f3af 8000 	nop.w
 800b1f8:	1c42      	adds	r2, r0, #1
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	d1d6      	bne.n	800b1ac <_svfiprintf_r+0x174>
 800b1fe:	89ab      	ldrh	r3, [r5, #12]
 800b200:	065b      	lsls	r3, r3, #25
 800b202:	f53f af2d 	bmi.w	800b060 <_svfiprintf_r+0x28>
 800b206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b208:	e72c      	b.n	800b064 <_svfiprintf_r+0x2c>
 800b20a:	ab03      	add	r3, sp, #12
 800b20c:	9300      	str	r3, [sp, #0]
 800b20e:	462a      	mov	r2, r5
 800b210:	4b05      	ldr	r3, [pc, #20]	@ (800b228 <_svfiprintf_r+0x1f0>)
 800b212:	a904      	add	r1, sp, #16
 800b214:	4638      	mov	r0, r7
 800b216:	f000 f879 	bl	800b30c <_printf_i>
 800b21a:	e7ed      	b.n	800b1f8 <_svfiprintf_r+0x1c0>
 800b21c:	0800c3fc 	.word	0x0800c3fc
 800b220:	0800c406 	.word	0x0800c406
 800b224:	00000000 	.word	0x00000000
 800b228:	0800af81 	.word	0x0800af81
 800b22c:	0800c402 	.word	0x0800c402

0800b230 <_printf_common>:
 800b230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b234:	4616      	mov	r6, r2
 800b236:	4698      	mov	r8, r3
 800b238:	688a      	ldr	r2, [r1, #8]
 800b23a:	690b      	ldr	r3, [r1, #16]
 800b23c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b240:	4293      	cmp	r3, r2
 800b242:	bfb8      	it	lt
 800b244:	4613      	movlt	r3, r2
 800b246:	6033      	str	r3, [r6, #0]
 800b248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b24c:	4607      	mov	r7, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b10a      	cbz	r2, 800b256 <_printf_common+0x26>
 800b252:	3301      	adds	r3, #1
 800b254:	6033      	str	r3, [r6, #0]
 800b256:	6823      	ldr	r3, [r4, #0]
 800b258:	0699      	lsls	r1, r3, #26
 800b25a:	bf42      	ittt	mi
 800b25c:	6833      	ldrmi	r3, [r6, #0]
 800b25e:	3302      	addmi	r3, #2
 800b260:	6033      	strmi	r3, [r6, #0]
 800b262:	6825      	ldr	r5, [r4, #0]
 800b264:	f015 0506 	ands.w	r5, r5, #6
 800b268:	d106      	bne.n	800b278 <_printf_common+0x48>
 800b26a:	f104 0a19 	add.w	sl, r4, #25
 800b26e:	68e3      	ldr	r3, [r4, #12]
 800b270:	6832      	ldr	r2, [r6, #0]
 800b272:	1a9b      	subs	r3, r3, r2
 800b274:	42ab      	cmp	r3, r5
 800b276:	dc26      	bgt.n	800b2c6 <_printf_common+0x96>
 800b278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	3b00      	subs	r3, #0
 800b280:	bf18      	it	ne
 800b282:	2301      	movne	r3, #1
 800b284:	0692      	lsls	r2, r2, #26
 800b286:	d42b      	bmi.n	800b2e0 <_printf_common+0xb0>
 800b288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b28c:	4641      	mov	r1, r8
 800b28e:	4638      	mov	r0, r7
 800b290:	47c8      	blx	r9
 800b292:	3001      	adds	r0, #1
 800b294:	d01e      	beq.n	800b2d4 <_printf_common+0xa4>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	6922      	ldr	r2, [r4, #16]
 800b29a:	f003 0306 	and.w	r3, r3, #6
 800b29e:	2b04      	cmp	r3, #4
 800b2a0:	bf02      	ittt	eq
 800b2a2:	68e5      	ldreq	r5, [r4, #12]
 800b2a4:	6833      	ldreq	r3, [r6, #0]
 800b2a6:	1aed      	subeq	r5, r5, r3
 800b2a8:	68a3      	ldr	r3, [r4, #8]
 800b2aa:	bf0c      	ite	eq
 800b2ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2b0:	2500      	movne	r5, #0
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	bfc4      	itt	gt
 800b2b6:	1a9b      	subgt	r3, r3, r2
 800b2b8:	18ed      	addgt	r5, r5, r3
 800b2ba:	2600      	movs	r6, #0
 800b2bc:	341a      	adds	r4, #26
 800b2be:	42b5      	cmp	r5, r6
 800b2c0:	d11a      	bne.n	800b2f8 <_printf_common+0xc8>
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	e008      	b.n	800b2d8 <_printf_common+0xa8>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	4652      	mov	r2, sl
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	47c8      	blx	r9
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d103      	bne.n	800b2dc <_printf_common+0xac>
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2dc:	3501      	adds	r5, #1
 800b2de:	e7c6      	b.n	800b26e <_printf_common+0x3e>
 800b2e0:	18e1      	adds	r1, r4, r3
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	2030      	movs	r0, #48	@ 0x30
 800b2e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2ea:	4422      	add	r2, r4
 800b2ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2f4:	3302      	adds	r3, #2
 800b2f6:	e7c7      	b.n	800b288 <_printf_common+0x58>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	4622      	mov	r2, r4
 800b2fc:	4641      	mov	r1, r8
 800b2fe:	4638      	mov	r0, r7
 800b300:	47c8      	blx	r9
 800b302:	3001      	adds	r0, #1
 800b304:	d0e6      	beq.n	800b2d4 <_printf_common+0xa4>
 800b306:	3601      	adds	r6, #1
 800b308:	e7d9      	b.n	800b2be <_printf_common+0x8e>
	...

0800b30c <_printf_i>:
 800b30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	7e0f      	ldrb	r7, [r1, #24]
 800b312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b314:	2f78      	cmp	r7, #120	@ 0x78
 800b316:	4691      	mov	r9, r2
 800b318:	4680      	mov	r8, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	469a      	mov	sl, r3
 800b31e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b322:	d807      	bhi.n	800b334 <_printf_i+0x28>
 800b324:	2f62      	cmp	r7, #98	@ 0x62
 800b326:	d80a      	bhi.n	800b33e <_printf_i+0x32>
 800b328:	2f00      	cmp	r7, #0
 800b32a:	f000 80d1 	beq.w	800b4d0 <_printf_i+0x1c4>
 800b32e:	2f58      	cmp	r7, #88	@ 0x58
 800b330:	f000 80b8 	beq.w	800b4a4 <_printf_i+0x198>
 800b334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b33c:	e03a      	b.n	800b3b4 <_printf_i+0xa8>
 800b33e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b342:	2b15      	cmp	r3, #21
 800b344:	d8f6      	bhi.n	800b334 <_printf_i+0x28>
 800b346:	a101      	add	r1, pc, #4	@ (adr r1, 800b34c <_printf_i+0x40>)
 800b348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b34c:	0800b3a5 	.word	0x0800b3a5
 800b350:	0800b3b9 	.word	0x0800b3b9
 800b354:	0800b335 	.word	0x0800b335
 800b358:	0800b335 	.word	0x0800b335
 800b35c:	0800b335 	.word	0x0800b335
 800b360:	0800b335 	.word	0x0800b335
 800b364:	0800b3b9 	.word	0x0800b3b9
 800b368:	0800b335 	.word	0x0800b335
 800b36c:	0800b335 	.word	0x0800b335
 800b370:	0800b335 	.word	0x0800b335
 800b374:	0800b335 	.word	0x0800b335
 800b378:	0800b4b7 	.word	0x0800b4b7
 800b37c:	0800b3e3 	.word	0x0800b3e3
 800b380:	0800b471 	.word	0x0800b471
 800b384:	0800b335 	.word	0x0800b335
 800b388:	0800b335 	.word	0x0800b335
 800b38c:	0800b4d9 	.word	0x0800b4d9
 800b390:	0800b335 	.word	0x0800b335
 800b394:	0800b3e3 	.word	0x0800b3e3
 800b398:	0800b335 	.word	0x0800b335
 800b39c:	0800b335 	.word	0x0800b335
 800b3a0:	0800b479 	.word	0x0800b479
 800b3a4:	6833      	ldr	r3, [r6, #0]
 800b3a6:	1d1a      	adds	r2, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	6032      	str	r2, [r6, #0]
 800b3ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e09c      	b.n	800b4f2 <_printf_i+0x1e6>
 800b3b8:	6833      	ldr	r3, [r6, #0]
 800b3ba:	6820      	ldr	r0, [r4, #0]
 800b3bc:	1d19      	adds	r1, r3, #4
 800b3be:	6031      	str	r1, [r6, #0]
 800b3c0:	0606      	lsls	r6, r0, #24
 800b3c2:	d501      	bpl.n	800b3c8 <_printf_i+0xbc>
 800b3c4:	681d      	ldr	r5, [r3, #0]
 800b3c6:	e003      	b.n	800b3d0 <_printf_i+0xc4>
 800b3c8:	0645      	lsls	r5, r0, #25
 800b3ca:	d5fb      	bpl.n	800b3c4 <_printf_i+0xb8>
 800b3cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3d0:	2d00      	cmp	r5, #0
 800b3d2:	da03      	bge.n	800b3dc <_printf_i+0xd0>
 800b3d4:	232d      	movs	r3, #45	@ 0x2d
 800b3d6:	426d      	negs	r5, r5
 800b3d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3dc:	4858      	ldr	r0, [pc, #352]	@ (800b540 <_printf_i+0x234>)
 800b3de:	230a      	movs	r3, #10
 800b3e0:	e011      	b.n	800b406 <_printf_i+0xfa>
 800b3e2:	6821      	ldr	r1, [r4, #0]
 800b3e4:	6833      	ldr	r3, [r6, #0]
 800b3e6:	0608      	lsls	r0, r1, #24
 800b3e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3ec:	d402      	bmi.n	800b3f4 <_printf_i+0xe8>
 800b3ee:	0649      	lsls	r1, r1, #25
 800b3f0:	bf48      	it	mi
 800b3f2:	b2ad      	uxthmi	r5, r5
 800b3f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3f6:	4852      	ldr	r0, [pc, #328]	@ (800b540 <_printf_i+0x234>)
 800b3f8:	6033      	str	r3, [r6, #0]
 800b3fa:	bf14      	ite	ne
 800b3fc:	230a      	movne	r3, #10
 800b3fe:	2308      	moveq	r3, #8
 800b400:	2100      	movs	r1, #0
 800b402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b406:	6866      	ldr	r6, [r4, #4]
 800b408:	60a6      	str	r6, [r4, #8]
 800b40a:	2e00      	cmp	r6, #0
 800b40c:	db05      	blt.n	800b41a <_printf_i+0x10e>
 800b40e:	6821      	ldr	r1, [r4, #0]
 800b410:	432e      	orrs	r6, r5
 800b412:	f021 0104 	bic.w	r1, r1, #4
 800b416:	6021      	str	r1, [r4, #0]
 800b418:	d04b      	beq.n	800b4b2 <_printf_i+0x1a6>
 800b41a:	4616      	mov	r6, r2
 800b41c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b420:	fb03 5711 	mls	r7, r3, r1, r5
 800b424:	5dc7      	ldrb	r7, [r0, r7]
 800b426:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b42a:	462f      	mov	r7, r5
 800b42c:	42bb      	cmp	r3, r7
 800b42e:	460d      	mov	r5, r1
 800b430:	d9f4      	bls.n	800b41c <_printf_i+0x110>
 800b432:	2b08      	cmp	r3, #8
 800b434:	d10b      	bne.n	800b44e <_printf_i+0x142>
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	07df      	lsls	r7, r3, #31
 800b43a:	d508      	bpl.n	800b44e <_printf_i+0x142>
 800b43c:	6923      	ldr	r3, [r4, #16]
 800b43e:	6861      	ldr	r1, [r4, #4]
 800b440:	4299      	cmp	r1, r3
 800b442:	bfde      	ittt	le
 800b444:	2330      	movle	r3, #48	@ 0x30
 800b446:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b44a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b44e:	1b92      	subs	r2, r2, r6
 800b450:	6122      	str	r2, [r4, #16]
 800b452:	f8cd a000 	str.w	sl, [sp]
 800b456:	464b      	mov	r3, r9
 800b458:	aa03      	add	r2, sp, #12
 800b45a:	4621      	mov	r1, r4
 800b45c:	4640      	mov	r0, r8
 800b45e:	f7ff fee7 	bl	800b230 <_printf_common>
 800b462:	3001      	adds	r0, #1
 800b464:	d14a      	bne.n	800b4fc <_printf_i+0x1f0>
 800b466:	f04f 30ff 	mov.w	r0, #4294967295
 800b46a:	b004      	add	sp, #16
 800b46c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b470:	6823      	ldr	r3, [r4, #0]
 800b472:	f043 0320 	orr.w	r3, r3, #32
 800b476:	6023      	str	r3, [r4, #0]
 800b478:	4832      	ldr	r0, [pc, #200]	@ (800b544 <_printf_i+0x238>)
 800b47a:	2778      	movs	r7, #120	@ 0x78
 800b47c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b480:	6823      	ldr	r3, [r4, #0]
 800b482:	6831      	ldr	r1, [r6, #0]
 800b484:	061f      	lsls	r7, r3, #24
 800b486:	f851 5b04 	ldr.w	r5, [r1], #4
 800b48a:	d402      	bmi.n	800b492 <_printf_i+0x186>
 800b48c:	065f      	lsls	r7, r3, #25
 800b48e:	bf48      	it	mi
 800b490:	b2ad      	uxthmi	r5, r5
 800b492:	6031      	str	r1, [r6, #0]
 800b494:	07d9      	lsls	r1, r3, #31
 800b496:	bf44      	itt	mi
 800b498:	f043 0320 	orrmi.w	r3, r3, #32
 800b49c:	6023      	strmi	r3, [r4, #0]
 800b49e:	b11d      	cbz	r5, 800b4a8 <_printf_i+0x19c>
 800b4a0:	2310      	movs	r3, #16
 800b4a2:	e7ad      	b.n	800b400 <_printf_i+0xf4>
 800b4a4:	4826      	ldr	r0, [pc, #152]	@ (800b540 <_printf_i+0x234>)
 800b4a6:	e7e9      	b.n	800b47c <_printf_i+0x170>
 800b4a8:	6823      	ldr	r3, [r4, #0]
 800b4aa:	f023 0320 	bic.w	r3, r3, #32
 800b4ae:	6023      	str	r3, [r4, #0]
 800b4b0:	e7f6      	b.n	800b4a0 <_printf_i+0x194>
 800b4b2:	4616      	mov	r6, r2
 800b4b4:	e7bd      	b.n	800b432 <_printf_i+0x126>
 800b4b6:	6833      	ldr	r3, [r6, #0]
 800b4b8:	6825      	ldr	r5, [r4, #0]
 800b4ba:	6961      	ldr	r1, [r4, #20]
 800b4bc:	1d18      	adds	r0, r3, #4
 800b4be:	6030      	str	r0, [r6, #0]
 800b4c0:	062e      	lsls	r6, r5, #24
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	d501      	bpl.n	800b4ca <_printf_i+0x1be>
 800b4c6:	6019      	str	r1, [r3, #0]
 800b4c8:	e002      	b.n	800b4d0 <_printf_i+0x1c4>
 800b4ca:	0668      	lsls	r0, r5, #25
 800b4cc:	d5fb      	bpl.n	800b4c6 <_printf_i+0x1ba>
 800b4ce:	8019      	strh	r1, [r3, #0]
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	6123      	str	r3, [r4, #16]
 800b4d4:	4616      	mov	r6, r2
 800b4d6:	e7bc      	b.n	800b452 <_printf_i+0x146>
 800b4d8:	6833      	ldr	r3, [r6, #0]
 800b4da:	1d1a      	adds	r2, r3, #4
 800b4dc:	6032      	str	r2, [r6, #0]
 800b4de:	681e      	ldr	r6, [r3, #0]
 800b4e0:	6862      	ldr	r2, [r4, #4]
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	4630      	mov	r0, r6
 800b4e6:	f7f4 fe7b 	bl	80001e0 <memchr>
 800b4ea:	b108      	cbz	r0, 800b4f0 <_printf_i+0x1e4>
 800b4ec:	1b80      	subs	r0, r0, r6
 800b4ee:	6060      	str	r0, [r4, #4]
 800b4f0:	6863      	ldr	r3, [r4, #4]
 800b4f2:	6123      	str	r3, [r4, #16]
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4fa:	e7aa      	b.n	800b452 <_printf_i+0x146>
 800b4fc:	6923      	ldr	r3, [r4, #16]
 800b4fe:	4632      	mov	r2, r6
 800b500:	4649      	mov	r1, r9
 800b502:	4640      	mov	r0, r8
 800b504:	47d0      	blx	sl
 800b506:	3001      	adds	r0, #1
 800b508:	d0ad      	beq.n	800b466 <_printf_i+0x15a>
 800b50a:	6823      	ldr	r3, [r4, #0]
 800b50c:	079b      	lsls	r3, r3, #30
 800b50e:	d413      	bmi.n	800b538 <_printf_i+0x22c>
 800b510:	68e0      	ldr	r0, [r4, #12]
 800b512:	9b03      	ldr	r3, [sp, #12]
 800b514:	4298      	cmp	r0, r3
 800b516:	bfb8      	it	lt
 800b518:	4618      	movlt	r0, r3
 800b51a:	e7a6      	b.n	800b46a <_printf_i+0x15e>
 800b51c:	2301      	movs	r3, #1
 800b51e:	4632      	mov	r2, r6
 800b520:	4649      	mov	r1, r9
 800b522:	4640      	mov	r0, r8
 800b524:	47d0      	blx	sl
 800b526:	3001      	adds	r0, #1
 800b528:	d09d      	beq.n	800b466 <_printf_i+0x15a>
 800b52a:	3501      	adds	r5, #1
 800b52c:	68e3      	ldr	r3, [r4, #12]
 800b52e:	9903      	ldr	r1, [sp, #12]
 800b530:	1a5b      	subs	r3, r3, r1
 800b532:	42ab      	cmp	r3, r5
 800b534:	dcf2      	bgt.n	800b51c <_printf_i+0x210>
 800b536:	e7eb      	b.n	800b510 <_printf_i+0x204>
 800b538:	2500      	movs	r5, #0
 800b53a:	f104 0619 	add.w	r6, r4, #25
 800b53e:	e7f5      	b.n	800b52c <_printf_i+0x220>
 800b540:	0800c40d 	.word	0x0800c40d
 800b544:	0800c41e 	.word	0x0800c41e

0800b548 <memmove>:
 800b548:	4288      	cmp	r0, r1
 800b54a:	b510      	push	{r4, lr}
 800b54c:	eb01 0402 	add.w	r4, r1, r2
 800b550:	d902      	bls.n	800b558 <memmove+0x10>
 800b552:	4284      	cmp	r4, r0
 800b554:	4623      	mov	r3, r4
 800b556:	d807      	bhi.n	800b568 <memmove+0x20>
 800b558:	1e43      	subs	r3, r0, #1
 800b55a:	42a1      	cmp	r1, r4
 800b55c:	d008      	beq.n	800b570 <memmove+0x28>
 800b55e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b562:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b566:	e7f8      	b.n	800b55a <memmove+0x12>
 800b568:	4402      	add	r2, r0
 800b56a:	4601      	mov	r1, r0
 800b56c:	428a      	cmp	r2, r1
 800b56e:	d100      	bne.n	800b572 <memmove+0x2a>
 800b570:	bd10      	pop	{r4, pc}
 800b572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b57a:	e7f7      	b.n	800b56c <memmove+0x24>

0800b57c <memcpy>:
 800b57c:	440a      	add	r2, r1
 800b57e:	4291      	cmp	r1, r2
 800b580:	f100 33ff 	add.w	r3, r0, #4294967295
 800b584:	d100      	bne.n	800b588 <memcpy+0xc>
 800b586:	4770      	bx	lr
 800b588:	b510      	push	{r4, lr}
 800b58a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b58e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b592:	4291      	cmp	r1, r2
 800b594:	d1f9      	bne.n	800b58a <memcpy+0xe>
 800b596:	bd10      	pop	{r4, pc}

0800b598 <_realloc_r>:
 800b598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b59c:	4607      	mov	r7, r0
 800b59e:	4614      	mov	r4, r2
 800b5a0:	460d      	mov	r5, r1
 800b5a2:	b921      	cbnz	r1, 800b5ae <_realloc_r+0x16>
 800b5a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a8:	4611      	mov	r1, r2
 800b5aa:	f7ff bbad 	b.w	800ad08 <_malloc_r>
 800b5ae:	b92a      	cbnz	r2, 800b5bc <_realloc_r+0x24>
 800b5b0:	f7ff fc9c 	bl	800aeec <_free_r>
 800b5b4:	4625      	mov	r5, r4
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5bc:	f000 f81a 	bl	800b5f4 <_malloc_usable_size_r>
 800b5c0:	4284      	cmp	r4, r0
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	d802      	bhi.n	800b5cc <_realloc_r+0x34>
 800b5c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5ca:	d8f4      	bhi.n	800b5b6 <_realloc_r+0x1e>
 800b5cc:	4621      	mov	r1, r4
 800b5ce:	4638      	mov	r0, r7
 800b5d0:	f7ff fb9a 	bl	800ad08 <_malloc_r>
 800b5d4:	4680      	mov	r8, r0
 800b5d6:	b908      	cbnz	r0, 800b5dc <_realloc_r+0x44>
 800b5d8:	4645      	mov	r5, r8
 800b5da:	e7ec      	b.n	800b5b6 <_realloc_r+0x1e>
 800b5dc:	42b4      	cmp	r4, r6
 800b5de:	4622      	mov	r2, r4
 800b5e0:	4629      	mov	r1, r5
 800b5e2:	bf28      	it	cs
 800b5e4:	4632      	movcs	r2, r6
 800b5e6:	f7ff ffc9 	bl	800b57c <memcpy>
 800b5ea:	4629      	mov	r1, r5
 800b5ec:	4638      	mov	r0, r7
 800b5ee:	f7ff fc7d 	bl	800aeec <_free_r>
 800b5f2:	e7f1      	b.n	800b5d8 <_realloc_r+0x40>

0800b5f4 <_malloc_usable_size_r>:
 800b5f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5f8:	1f18      	subs	r0, r3, #4
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	bfbc      	itt	lt
 800b5fe:	580b      	ldrlt	r3, [r1, r0]
 800b600:	18c0      	addlt	r0, r0, r3
 800b602:	4770      	bx	lr

0800b604 <_init>:
 800b604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b606:	bf00      	nop
 800b608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b60a:	bc08      	pop	{r3}
 800b60c:	469e      	mov	lr, r3
 800b60e:	4770      	bx	lr

0800b610 <_fini>:
 800b610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b612:	bf00      	nop
 800b614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b616:	bc08      	pop	{r3}
 800b618:	469e      	mov	lr, r3
 800b61a:	4770      	bx	lr
