0.7
2020.2
Nov 18 2020
09:47:47
D:/project/fpga/ai1/01.gate_test/01.gate_test.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/project/fpga/ai1/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gatetest.v,1770700812,verilog,,,,tb_gatetest,,,,,,,,
D:/project/fpga/ai1/01.gate_test/01.gate_test.srcs/sources_1/new/gatetest.v,1770691632,verilog,,D:/project/fpga/ai1/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gatetest.v,,gatetest,,,,,,,,
