Generating HDL for page 11.10.34.1 LOGIC GATE MIX at 6/10/2020 7:37:25 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_11_10_34_1_LOGIC_GATE_MIX_tb.vhdl, generating default test bench code.
Ignoring Logic Block 1F with symbol R
Removed 3 outputs from Gate at 1B to ignored block(s)
Removed 1 outputs from Gate at 1C to ignored block(s)
Removed 4 outputs from Gate at 2E to ignored block(s)
Removed 1 outputs from Gate at 2F to ignored block(s)
Removed 2 outputs from Dot Function at 3A to ignored block(s)
Removed 2 outputs from Dot Function at 3C to ignored block(s)
Removed 5 outputs from Dot Function at 3G to ignored block(s)
Removed 3 outputs from Dot Function at 1H to ignored block(s)
Generating Statement for block at 3A with output pin(s) of OUT_3A_D
	and inputs of MS_LOGIC_GATE_B_1
	and logic function of NOT
Generating Statement for block at 3B with output pin(s) of OUT_3B_F
	and inputs of MS_LOGIC_GATE_S
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_C
	and inputs of OUT_DOT_3A
	and logic function of NOT
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of MS_LOGIC_GATE_C_1
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_C
	and inputs of OUT_DOT_3C
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of MS_LOGIC_GATE_T
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of MS_LOGIC_GATE_D_1
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_B
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_B
	and inputs of MS_LOGIC_GATE_U
	and logic function of NOT
Generating Statement for block at 2F with output pin(s) of OUT_2F_D
	and inputs of OUT_DOT_3E
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of MS_LOGIC_GATE_E_1
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_F
	and inputs of MS_LOGIC_GATE_V
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_B
	and inputs of MS_LOGIC_GATE_F_1
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_R
	and inputs of MS_LOGIC_GATE_W
	and logic function of NOT
Generating Statement for block at 3A with output pin(s) of OUT_DOT_3A, OUT_DOT_3A
	and inputs of OUT_3A_D,OUT_3B_F
	and logic function of OR
Generating Statement for block at 3C with output pin(s) of OUT_DOT_3C, OUT_DOT_3C
	and inputs of OUT_3C_C,OUT_3D_R
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E, OUT_DOT_3E
	and inputs of OUT_3E_D,OUT_3F_B
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G
	and inputs of OUT_3G_C,OUT_3H_F
	and logic function of OR
Generating Statement for block at 1H with output pin(s) of OUT_DOT_1H
	and inputs of OUT_2H_B,OUT_2I_R
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_B_OR_S
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_C_OR_T
	from gate output OUT_1C_C
Generating output sheet edge signal assignment to 
	signal MY_LOGIC_GATE_D_OR_U
	from gate output OUT_2E_B
Generating output sheet edge signal assignment to 
	signal MS_LOGIC_GATE_D_OR_U
	from gate output OUT_2F_D
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_B_OR_S
	from gate output OUT_DOT_3A
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_C_OR_T
	from gate output OUT_DOT_3C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_E_OR_V
	from gate output OUT_DOT_3G
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_F_OR_W
	from gate output OUT_DOT_1H
