module and_gate(a,b,c):
    input a,b;
    output c;
    assign c = a&b;

endmodule;


// test bench

module test;
    reg a,b;
    wire c;