// Seed: 2855939431
module module_0 (
    output supply1 id_0,
    input tri id_1
);
  wire id_3;
  assign id_0 = 1'b0;
  wire id_4;
  wire id_5;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output uwire id_5
);
  wire id_7;
  module_0(
      id_5, id_2
  );
  wire id_8;
  assign id_1 = 1 ** id_2 * id_0 / 1'b0;
  assign id_8 = id_7;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
