# Comparing `tmp/switchboard_hw-0.2.4-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.2.5-cp38-cp38-macosx_11_0_arm64.whl.zip`

## zipinfo {}

```diff
@@ -1,100 +1,99 @@
-Zip file size: 335938 bytes, number of entries: 98
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard_hw.libs/
--rwxr-xr-x  2.0 unx   603792 b- defN 24-May-29 20:01 _switchboard.cpython-39-x86_64-linux-gnu.so
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/cpp/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/sc/
--rw-r--r--  2.0 unx      982 b- defN 24-May-29 20:01 switchboard/__init__.py
--rw-r--r--  2.0 unx     1333 b- defN 24-May-29 20:01 switchboard/test_util.py
--rw-r--r--  2.0 unx     5598 b- defN 24-May-29 20:01 switchboard/cmdline.py
--rw-r--r--  2.0 unx      547 b- defN 24-May-29 20:01 switchboard/xyce.py
--rw-r--r--  2.0 unx    12870 b- defN 24-May-29 20:01 switchboard/axil.py
--rw-r--r--  2.0 unx    19799 b- defN 24-May-29 20:01 switchboard/axi.py
--rw-r--r--  2.0 unx    24879 b- defN 24-May-29 20:01 switchboard/autowrap.py
--rw-r--r--  2.0 unx      311 b- defN 24-May-29 20:01 switchboard/warn.py
--rw-r--r--  2.0 unx     8247 b- defN 24-May-29 20:01 switchboard/sbtcp.py
--rw-r--r--  2.0 unx     2341 b- defN 24-May-29 20:01 switchboard/util.py
--rw-r--r--  2.0 unx     2088 b- defN 24-May-29 20:01 switchboard/icarus.py
--rw-r--r--  2.0 unx     1701 b- defN 24-May-29 20:01 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx    26939 b- defN 24-May-29 20:01 switchboard/umi.py
--rw-r--r--  2.0 unx     5246 b- defN 24-May-29 20:01 switchboard/loopback.py
--rw-r--r--  2.0 unx    16148 b- defN 24-May-29 20:01 switchboard/network.py
--rw-r--r--  2.0 unx     1012 b- defN 24-May-29 20:01 switchboard/verilator.py
--rw-r--r--  2.0 unx     1506 b- defN 24-May-29 20:01 switchboard/switchboard.py
--rw-r--r--  2.0 unx     3305 b- defN 24-May-29 20:01 switchboard/bitvector.py
--rw-r--r--  2.0 unx    28459 b- defN 24-May-29 20:01 switchboard/sbdut.py
--rw-r--r--  2.0 unx     2706 b- defN 24-May-29 20:01 switchboard/gpio.py
--rw-r--r--  2.0 unx    18067 b- defN 24-May-29 20:01 switchboard/ams.py
--rw-r--r--  2.0 unx     4047 b- defN 24-May-29 20:01 switchboard/cpp/pciedev.h
--rw-r--r--  2.0 unx     2376 b- defN 24-May-29 20:01 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx     2351 b- defN 24-May-29 20:01 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx     6064 b- defN 24-May-29 20:01 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     6479 b- defN 24-May-29 20:01 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     3809 b- defN 24-May-29 20:01 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx      291 b- defN 24-May-29 20:01 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx      979 b- defN 24-May-29 20:01 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     9987 b- defN 24-May-29 20:01 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2786 b- defN 24-May-29 20:01 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx     6188 b- defN 24-May-29 20:01 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-May-29 20:01 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-May-29 20:01 switchboard/cpp/umilib.h
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilog/fpga/
--rw-r--r--  2.0 unx     7372 b- defN 24-May-29 20:01 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx    31459 b- defN 24-May-29 20:01 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-May-29 20:01 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx     1423 b- defN 24-May-29 20:01 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     6424 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     5670 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_axi_m.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-May-29 20:01 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     1283 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_axil_s.sv
--rw-r--r--  2.0 unx     5504 b- defN 24-May-29 20:01 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-May-29 20:01 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     2207 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_clk_gen.sv
--rw-r--r--  2.0 unx     1535 b- defN 24-May-29 20:01 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     1419 b- defN 24-May-29 20:01 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-May-29 20:01 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     1506 b- defN 24-May-29 20:01 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx     4577 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     1286 b- defN 24-May-29 20:01 switchboard/verilog/sim/sb_rx_sim.sv
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     7821 b- defN 24-May-29 20:01 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-May-29 20:01 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     1005 b- defN 24-May-29 20:01 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-May-29 20:01 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-May-29 20:01 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-May-29 20:01 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-May-29 20:01 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-May-29 20:01 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx      272 b- defN 24-May-29 20:01 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx      789 b- defN 24-May-29 20:01 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx     1103 b- defN 24-May-29 20:01 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     3469 b- defN 24-May-29 20:01 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx     4571 b- defN 24-May-29 20:01 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx      526 b- defN 24-May-29 20:01 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx    11038 b- defN 24-May-29 20:01 switchboard/vpi/switchboard_vpi.cc
--rw-r--r--  2.0 unx     4954 b- defN 24-May-29 20:01 switchboard/vpi/xyce_vpi.cc
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/sc/morty/
-drwxr-xr-x  2.0 unx        0 b- stor 24-May-29 20:01 switchboard/sc/sed/
--rw-r--r--  2.0 unx        0 b- defN 24-May-29 20:01 switchboard/sc/__init__.py
--rw-r--r--  2.0 unx        0 b- defN 24-May-29 20:01 switchboard/sc/morty/__init__.py
--rw-r--r--  2.0 unx     1790 b- defN 24-May-29 20:01 switchboard/sc/morty/uniquify.py
--rw-r--r--  2.0 unx      353 b- defN 24-May-29 20:01 switchboard/sc/morty/morty.py
--rw-r--r--  2.0 unx        0 b- defN 24-May-29 20:01 switchboard/sc/sed/__init__.py
--rw-r--r--  2.0 unx     1082 b- defN 24-May-29 20:01 switchboard/sc/sed/remove.py
--rw-r--r--  2.0 unx      238 b- defN 24-May-29 20:01 switchboard/sc/sed/sed.py
--rw-r--r--  2.0 unx      148 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/WHEEL
--rw-r--r--  2.0 unx    10766 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/LICENSE
--rw-r--r--  2.0 unx       25 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/top_level.txt
--rw-r--r--  2.0 unx       92 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/entry_points.txt
--rw-rw-r--  2.0 unx     7378 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/RECORD
--rw-r--r--  2.0 unx    18115 b- defN 24-May-29 20:01 switchboard_hw-0.2.4.dist-info/METADATA
-98 files, 1049109 bytes uncompressed, 322576 bytes compressed:  69.3%
+Zip file size: 291088 bytes, number of entries: 97
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/
+-rwxr-xr-x  2.0 unx   551456 b- defN 24-May-31 15:44 _switchboard.cpython-38-darwin.so
+-rw-rw-r--  2.0 unx     7368 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/RECORD
+-rw-r--r--  2.0 unx    10766 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/LICENSE
+-rw-r--r--  2.0 unx      108 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/WHEEL
+-rw-r--r--  2.0 unx       92 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/entry_points.txt
+-rw-r--r--  2.0 unx       25 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/top_level.txt
+-rw-r--r--  2.0 unx    18115 b- defN 24-May-31 15:44 switchboard_hw-0.2.5.dist-info/METADATA
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/sc/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/cpp/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilator/
+-rw-r--r--  2.0 unx     3305 b- defN 24-May-31 15:42 switchboard/bitvector.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-May-31 15:42 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx     2341 b- defN 24-May-31 15:42 switchboard/util.py
+-rw-r--r--  2.0 unx    19799 b- defN 24-May-31 15:42 switchboard/axi.py
+-rw-r--r--  2.0 unx    28459 b- defN 24-May-31 15:42 switchboard/sbdut.py
+-rw-r--r--  2.0 unx     5598 b- defN 24-May-31 15:42 switchboard/cmdline.py
+-rw-r--r--  2.0 unx      982 b- defN 24-May-31 15:42 switchboard/__init__.py
+-rw-r--r--  2.0 unx     5246 b- defN 24-May-31 15:42 switchboard/loopback.py
+-rw-r--r--  2.0 unx    26939 b- defN 24-May-31 15:42 switchboard/umi.py
+-rw-r--r--  2.0 unx      311 b- defN 24-May-31 15:42 switchboard/warn.py
+-rw-r--r--  2.0 unx     1333 b- defN 24-May-31 15:42 switchboard/test_util.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-May-31 15:42 switchboard/ams.py
+-rw-r--r--  2.0 unx    24879 b- defN 24-May-31 15:42 switchboard/autowrap.py
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-31 15:42 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     2706 b- defN 24-May-31 15:42 switchboard/gpio.py
+-rw-r--r--  2.0 unx    16148 b- defN 24-May-31 15:42 switchboard/network.py
+-rw-r--r--  2.0 unx      547 b- defN 24-May-31 15:42 switchboard/xyce.py
+-rw-r--r--  2.0 unx     2088 b- defN 24-May-31 15:42 switchboard/icarus.py
+-rw-r--r--  2.0 unx    12870 b- defN 24-May-31 15:42 switchboard/axil.py
+-rw-r--r--  2.0 unx     8247 b- defN 24-May-31 15:42 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-May-31 15:42 switchboard/verilator.py
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/sc/sed/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/sc/morty/
+-rw-r--r--  2.0 unx        0 b- defN 24-May-31 15:42 switchboard/sc/__init__.py
+-rw-r--r--  2.0 unx      238 b- defN 24-May-31 15:42 switchboard/sc/sed/sed.py
+-rw-r--r--  2.0 unx     1082 b- defN 24-May-31 15:42 switchboard/sc/sed/remove.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-31 15:42 switchboard/sc/sed/__init__.py
+-rw-r--r--  2.0 unx     1790 b- defN 24-May-31 15:42 switchboard/sc/morty/uniquify.py
+-rw-r--r--  2.0 unx        0 b- defN 24-May-31 15:42 switchboard/sc/morty/__init__.py
+-rw-r--r--  2.0 unx      353 b- defN 24-May-31 15:42 switchboard/sc/morty/morty.py
+-rw-r--r--  2.0 unx     4954 b- defN 24-May-31 15:42 switchboard/vpi/xyce_vpi.cc
+-rw-r--r--  2.0 unx    11038 b- defN 24-May-31 15:42 switchboard/vpi/switchboard_vpi.cc
+-rw-r--r--  2.0 unx     1103 b- defN 24-May-31 15:42 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     3469 b- defN 24-May-31 15:42 switchboard/dpi/switchboard_dpi.cc
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilog/fpga/
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilog/sim/
+-rw-r--r--  2.0 unx     7372 b- defN 24-May-31 15:42 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx    31480 b- defN 24-May-31 15:42 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-May-31 15:42 switchboard/verilog/common/umi_gpio.v
+drwxr-xr-x  2.0 unx        0 b- stor 24-May-31 15:44 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     3171 b- defN 24-May-31 15:42 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-May-31 15:42 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx     7821 b- defN 24-May-31 15:42 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-May-31 15:42 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-May-31 15:42 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx     1005 b- defN 24-May-31 15:42 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     4341 b- defN 24-May-31 15:42 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-May-31 15:42 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx      272 b- defN 24-May-31 15:42 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx      789 b- defN 24-May-31 15:42 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx     1535 b- defN 24-May-31 15:42 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     5670 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_axil_s.sv
+-rw-r--r--  2.0 unx     2207 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_clk_gen.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-May-31 15:42 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-May-31 15:42 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     1423 b- defN 24-May-31 15:42 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     1283 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     5504 b- defN 24-May-31 15:42 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     1506 b- defN 24-May-31 15:42 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx     6424 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     4577 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     1286 b- defN 24-May-31 15:42 switchboard/verilog/sim/sb_rx_sim.sv
+-rw-r--r--  2.0 unx     1419 b- defN 24-May-31 15:42 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-May-31 15:42 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     2786 b- defN 24-May-31 15:42 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx     9987 b- defN 24-May-31 15:42 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2376 b- defN 24-May-31 15:42 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx     6188 b- defN 24-May-31 15:42 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx      291 b- defN 24-May-31 15:42 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx     2351 b- defN 24-May-31 15:42 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-May-31 15:42 switchboard/cpp/umilib.h
+-rw-r--r--  2.0 unx     2514 b- defN 24-May-31 15:42 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     6064 b- defN 24-May-31 15:42 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     3809 b- defN 24-May-31 15:42 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx     4047 b- defN 24-May-31 15:42 switchboard/cpp/pciedev.h
+-rw-r--r--  2.0 unx     6479 b- defN 24-May-31 15:42 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx      979 b- defN 24-May-31 15:42 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx      526 b- defN 24-May-31 15:42 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx     4571 b- defN 24-May-31 15:42 switchboard/verilator/testbench.cc
+97 files, 996744 bytes uncompressed, 277862 bytes compressed:  72.1%
```

## zipnote {}

```diff
@@ -1,295 +1,292 @@
-Filename: switchboard/
+Filename: switchboard_hw-0.2.5.dist-info/
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/
+Filename: switchboard/
 Comment: 
 
-Filename: switchboard_hw.libs/
+Filename: _switchboard.cpython-38-darwin.so
 Comment: 
 
-Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
+Filename: switchboard_hw-0.2.5.dist-info/RECORD
 Comment: 
 
-Filename: switchboard/cpp/
+Filename: switchboard_hw-0.2.5.dist-info/LICENSE
 Comment: 
 
-Filename: switchboard/verilog/
+Filename: switchboard_hw-0.2.5.dist-info/WHEEL
 Comment: 
 
-Filename: switchboard/dpi/
+Filename: switchboard_hw-0.2.5.dist-info/entry_points.txt
 Comment: 
 
-Filename: switchboard/verilator/
+Filename: switchboard_hw-0.2.5.dist-info/top_level.txt
 Comment: 
 
-Filename: switchboard/vpi/
+Filename: switchboard_hw-0.2.5.dist-info/METADATA
 Comment: 
 
 Filename: switchboard/sc/
 Comment: 
 
-Filename: switchboard/__init__.py
-Comment: 
-
-Filename: switchboard/test_util.py
+Filename: switchboard/vpi/
 Comment: 
 
-Filename: switchboard/cmdline.py
+Filename: switchboard/dpi/
 Comment: 
 
-Filename: switchboard/xyce.py
+Filename: switchboard/verilog/
 Comment: 
 
-Filename: switchboard/axil.py
+Filename: switchboard/cpp/
 Comment: 
 
-Filename: switchboard/axi.py
+Filename: switchboard/verilator/
 Comment: 
 
-Filename: switchboard/autowrap.py
+Filename: switchboard/bitvector.py
 Comment: 
 
-Filename: switchboard/warn.py
+Filename: switchboard/uart_xactor.py
 Comment: 
 
-Filename: switchboard/sbtcp.py
+Filename: switchboard/util.py
 Comment: 
 
-Filename: switchboard/util.py
+Filename: switchboard/axi.py
 Comment: 
 
-Filename: switchboard/icarus.py
+Filename: switchboard/sbdut.py
 Comment: 
 
-Filename: switchboard/uart_xactor.py
+Filename: switchboard/cmdline.py
 Comment: 
 
-Filename: switchboard/umi.py
+Filename: switchboard/__init__.py
 Comment: 
 
 Filename: switchboard/loopback.py
 Comment: 
 
-Filename: switchboard/network.py
+Filename: switchboard/umi.py
 Comment: 
 
-Filename: switchboard/verilator.py
+Filename: switchboard/warn.py
 Comment: 
 
-Filename: switchboard/switchboard.py
+Filename: switchboard/test_util.py
 Comment: 
 
-Filename: switchboard/bitvector.py
+Filename: switchboard/ams.py
 Comment: 
 
-Filename: switchboard/sbdut.py
+Filename: switchboard/autowrap.py
 Comment: 
 
-Filename: switchboard/gpio.py
+Filename: switchboard/switchboard.py
 Comment: 
 
-Filename: switchboard/ams.py
+Filename: switchboard/gpio.py
 Comment: 
 
-Filename: switchboard/cpp/pciedev.h
+Filename: switchboard/network.py
 Comment: 
 
-Filename: switchboard/cpp/pagemap.h
+Filename: switchboard/xyce.py
 Comment: 
 
-Filename: switchboard/cpp/xyce.hpp
+Filename: switchboard/icarus.py
 Comment: 
 
-Filename: switchboard/cpp/switchboard.hpp
+Filename: switchboard/axil.py
 Comment: 
 
-Filename: switchboard/cpp/spsc_queue.h
+Filename: switchboard/sbtcp.py
 Comment: 
 
-Filename: switchboard/cpp/umilib.hpp
+Filename: switchboard/verilator.py
 Comment: 
 
-Filename: switchboard/cpp/Makefile
+Filename: switchboard/sc/sed/
 Comment: 
 
-Filename: switchboard/cpp/bitutil.h
+Filename: switchboard/sc/morty/
 Comment: 
 
-Filename: switchboard/cpp/umisb.hpp
+Filename: switchboard/sc/__init__.py
 Comment: 
 
-Filename: switchboard/cpp/router.cc
+Filename: switchboard/sc/sed/sed.py
 Comment: 
 
-Filename: switchboard/cpp/switchboard_pcie.hpp
+Filename: switchboard/sc/sed/remove.py
 Comment: 
 
-Filename: switchboard/cpp/switchboard_tlm.hpp
+Filename: switchboard/sc/sed/__init__.py
 Comment: 
 
-Filename: switchboard/cpp/umilib.h
+Filename: switchboard/sc/morty/uniquify.py
 Comment: 
 
-Filename: switchboard/verilog/common/
+Filename: switchboard/sc/morty/__init__.py
 Comment: 
 
-Filename: switchboard/verilog/sim/
+Filename: switchboard/sc/morty/morty.py
 Comment: 
 
-Filename: switchboard/verilog/fpga/
+Filename: switchboard/vpi/xyce_vpi.cc
 Comment: 
 
-Filename: switchboard/verilog/common/uart_xactor.sv
+Filename: switchboard/vpi/switchboard_vpi.cc
 Comment: 
 
-Filename: switchboard/verilog/common/switchboard.vh
+Filename: switchboard/dpi/xyce_dpi.cc
 Comment: 
 
-Filename: switchboard/verilog/common/umi_gpio.v
+Filename: switchboard/dpi/switchboard_dpi.cc
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_rx_sim.sv
+Filename: switchboard/verilog/common/
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_to_queue_sim.sv
+Filename: switchboard/verilog/fpga/
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_axi_m.sv
+Filename: switchboard/verilog/sim/
 Comment: 
 
-Filename: switchboard/verilog/sim/xyce_intf.sv
+Filename: switchboard/verilog/common/uart_xactor.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+Filename: switchboard/verilog/common/switchboard.vh
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_tx_sim.sv
+Filename: switchboard/verilog/common/umi_gpio.v
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_axil_s.sv
+Filename: switchboard/verilog/fpga/include/
 Comment: 
 
-Filename: switchboard/verilog/sim/queue_to_sb_sim.sv
+Filename: switchboard/verilog/fpga/axi_writer.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/perf_meas_sim.sv
+Filename: switchboard/verilog/fpga/axi_reader.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_clk_gen.sv
+Filename: switchboard/verilog/fpga/sb_rx_fpga.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_to_queue_sim.sv
+Filename: switchboard/verilog/fpga/sb_tx_fpga.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/umi_tx_sim.sv
+Filename: switchboard/verilog/fpga/config_registers.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/auto_stop_sim.sv
+Filename: switchboard/verilog/fpga/memory_fault.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/queue_to_umi_sim.sv
+Filename: switchboard/verilog/fpga/umi_fpga_queues.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_axil_m.sv
+Filename: switchboard/verilog/fpga/sb_fpga_queues.sv
 Comment: 
 
-Filename: switchboard/verilog/sim/sb_rx_sim.sv
+Filename: switchboard/verilog/fpga/include/spsc_queue.vh
 Comment: 
 
-Filename: switchboard/verilog/fpga/include/
+Filename: switchboard/verilog/fpga/include/sb_queue_regmap.vh
 Comment: 
 
-Filename: switchboard/verilog/fpga/sb_rx_fpga.sv
+Filename: switchboard/verilog/sim/umi_to_queue_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/sb_tx_fpga.sv
+Filename: switchboard/verilog/sim/sb_axi_m.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/memory_fault.sv
+Filename: switchboard/verilog/sim/sb_axil_s.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/umi_fpga_queues.sv
+Filename: switchboard/verilog/sim/sb_clk_gen.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/sb_fpga_queues.sv
+Filename: switchboard/verilog/sim/auto_stop_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/config_registers.sv
+Filename: switchboard/verilog/sim/xyce_intf.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/axi_reader.sv
+Filename: switchboard/verilog/sim/sb_jtag_rbb_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/axi_writer.sv
+Filename: switchboard/verilog/sim/umi_rx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/include/spsc_queue.vh
+Filename: switchboard/verilog/sim/sb_tx_sim.sv
 Comment: 
 
-Filename: switchboard/verilog/fpga/include/sb_queue_regmap.vh
+Filename: switchboard/verilog/sim/queue_to_sb_sim.sv
 Comment: 
 
-Filename: switchboard/dpi/xyce_dpi.cc
+Filename: switchboard/verilog/sim/queue_to_umi_sim.sv
 Comment: 
 
-Filename: switchboard/dpi/switchboard_dpi.cc
+Filename: switchboard/verilog/sim/sb_to_queue_sim.sv
 Comment: 
 
-Filename: switchboard/verilator/testbench.cc
+Filename: switchboard/verilog/sim/sb_axil_m.sv
 Comment: 
 
-Filename: switchboard/verilator/config.vlt
+Filename: switchboard/verilog/sim/sb_rx_sim.sv
 Comment: 
 
-Filename: switchboard/vpi/switchboard_vpi.cc
+Filename: switchboard/verilog/sim/umi_tx_sim.sv
 Comment: 
 
-Filename: switchboard/vpi/xyce_vpi.cc
+Filename: switchboard/verilog/sim/perf_meas_sim.sv
 Comment: 
 
-Filename: switchboard/sc/morty/
+Filename: switchboard/cpp/router.cc
 Comment: 
 
-Filename: switchboard/sc/sed/
+Filename: switchboard/cpp/umisb.hpp
 Comment: 
 
-Filename: switchboard/sc/__init__.py
+Filename: switchboard/cpp/pagemap.h
 Comment: 
 
-Filename: switchboard/sc/morty/__init__.py
+Filename: switchboard/cpp/switchboard_pcie.hpp
 Comment: 
 
-Filename: switchboard/sc/morty/uniquify.py
+Filename: switchboard/cpp/Makefile
 Comment: 
 
-Filename: switchboard/sc/morty/morty.py
+Filename: switchboard/cpp/xyce.hpp
 Comment: 
 
-Filename: switchboard/sc/sed/__init__.py
+Filename: switchboard/cpp/umilib.h
 Comment: 
 
-Filename: switchboard/sc/sed/remove.py
+Filename: switchboard/cpp/switchboard_tlm.hpp
 Comment: 
 
-Filename: switchboard/sc/sed/sed.py
+Filename: switchboard/cpp/switchboard.hpp
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/WHEEL
+Filename: switchboard/cpp/umilib.hpp
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/LICENSE
+Filename: switchboard/cpp/pciedev.h
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/top_level.txt
+Filename: switchboard/cpp/spsc_queue.h
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/entry_points.txt
+Filename: switchboard/cpp/bitutil.h
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/RECORD
+Filename: switchboard/verilator/config.vlt
 Comment: 
 
-Filename: switchboard_hw-0.2.4.dist-info/METADATA
+Filename: switchboard/verilator/testbench.cc
 Comment: 
 
 Zip file comment:
```

## switchboard/verilog/common/switchboard.vh

```diff
@@ -59,19 +59,19 @@
     .a``_valid(b``_valid),                                                                         \
     .a``_cmd(b``_cmd),                                                                             \
     .a``_dstaddr(b``_dstaddr),                                                                     \
     .a``_srcaddr(b``_srcaddr),                                                                     \
     .a``_data(b``_data),                                                                           \
     .a``_ready(b``_ready)
 
-`define SWITCHBOARD_SIM_PORT(prefix, dw)                                                           \
-    `SB_UMI_WIRES(prefix``_req, dw, 32, 64);                                                       \
-    `SB_UMI_WIRES(prefix``_resp, dw, 32, 64);                                                      \
-    `QUEUE_TO_UMI_SIM(prefix``_req, dw, 32, 64);                                                   \
-    `UMI_TO_QUEUE_SIM(prefix``_resp, dw, 32, 64)
+`define SWITCHBOARD_SIM_PORT(prefix, dw, cw=32, aw=64)                                             \
+    `SB_UMI_WIRES(prefix``_req, dw, cw, aw);                                                       \
+    `SB_UMI_WIRES(prefix``_resp, dw, cw, aw);                                                      \
+    `QUEUE_TO_UMI_SIM(prefix``_req, dw, cw, aw, `"prefix``_req.q`");                               \
+    `UMI_TO_QUEUE_SIM(prefix``_resp, dw, cw, aw, `"prefix``_resp.q`")
 
 `define SB_WIRES(signal, dw)                                                                       \
     wire [((dw)-1):0] signal``_data;                                                               \
     wire [31:0] signal``_dest;                                                                     \
     wire signal``_last;                                                                            \
     wire signal``_valid;                                                                           \
     wire signal``_ready
```

## Comparing `switchboard_hw-0.2.4.dist-info/LICENSE` & `switchboard_hw-0.2.5.dist-info/LICENSE`

 * *Files identical despite different names*

## Comparing `switchboard_hw-0.2.4.dist-info/RECORD` & `switchboard_hw-0.2.5.dist-info/RECORD`

 * *Files 7% similar despite different names*

```diff
@@ -1,83 +1,83 @@
-_switchboard.cpython-39-x86_64-linux-gnu.so,sha256=HPe7IO3Ag_-bWQ3HHQ7Y1noWB9a3Ty3QK--wqsvfMK8,603792
+_switchboard.cpython-38-darwin.so,sha256=bmd4W6tEqTTAojpy-zfFUzQquvmZ9v9VKAbqPtA2sAY,551456
+switchboard_hw-0.2.5.dist-info/RECORD,,
+switchboard_hw-0.2.5.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
+switchboard_hw-0.2.5.dist-info/WHEEL,sha256=eq5yAuSanalvTbRFTX2h-lwOBpCtM_VnOKdkYe-Hahk,108
+switchboard_hw-0.2.5.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.2.5.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.2.5.dist-info/METADATA,sha256=tZK7_9vlYvO9rfIn8tQ4xmay5pX9chQLIFPv2-tkx3E,18115
+switchboard/bitvector.py,sha256=esbnyNloyXp42x9-0pOKjE-08GAtfxIqnUWXN5ot4eU,3305
+switchboard/uart_xactor.py,sha256=5LEA0lVYo4483wOcSwyCIO26LkHJwloA5LkldrpJwjU,1701
+switchboard/util.py,sha256=bE6ZcgbvYGU3agXMH3IO1Y2ZYJIBGWt5cb8z-6kYvSc,2341
+switchboard/axi.py,sha256=wH-dI2cCH-A8K1QvbE14diBpbbwP3UjCWYwyukD4pvw,19799
+switchboard/sbdut.py,sha256=rWFk1AgFpORbaRxnfzOUH6LLKmPDby87hvLUn3ZLY_Q,28459
+switchboard/cmdline.py,sha256=oQPL3Zo8RZteQSr5kmYlb_kSd4wOwnFjWQMPEdhW-Sc,5598
 switchboard/__init__.py,sha256=ZjkpyO_bBJrhOeZpN3USAurIy2XIn5Tt0NVABKIbRz8,982
+switchboard/loopback.py,sha256=Zx1wBDrXYpUdoV04ru4QG5LfDMy59n91PTeE2eoST88,5246
+switchboard/umi.py,sha256=6N3yFnvFmN3jXzsaVUFCluNoj2Xd5xjUVMK0W-PMf_0,26939
+switchboard/warn.py,sha256=YLI6T_WrB3mPcASvSqrSa6Nkj5X84HofPm0TOZDS4s8,311
 switchboard/test_util.py,sha256=hIC3p4v6sjanwDSUKEt-IjA2OuAkMf7_sxk6Rsp9aVw,1333
-switchboard/cmdline.py,sha256=oQPL3Zo8RZteQSr5kmYlb_kSd4wOwnFjWQMPEdhW-Sc,5598
+switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
+switchboard/autowrap.py,sha256=FQtVEvyR7REcr9tO4UCWbEoVKp4VSFau2AuhnJVipSE,24879
+switchboard/switchboard.py,sha256=DZI1pao3WQEAlPyQxSZPcH57NwM4epPfeuch48vsSLI,1506
+switchboard/gpio.py,sha256=HReAzzVoiN3MM1Xr7SstkIIr3gdV6n-BZNrdxwdfGrc,2706
+switchboard/network.py,sha256=nys6MmdVonDXTIqDMNtYQEco1eIR5qtoxEfFwrCcR_w,16148
 switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
+switchboard/icarus.py,sha256=jcxwNUN0Kb3OblY_kw_I41wDRcrPA26zACJWT0-CEYo,2088
 switchboard/axil.py,sha256=KNGbqNKdq0Pybzxt1I8KDvIG-bPnFv6B7A2fDHa_0e8,12870
-switchboard/axi.py,sha256=wH-dI2cCH-A8K1QvbE14diBpbbwP3UjCWYwyukD4pvw,19799
-switchboard/autowrap.py,sha256=FQtVEvyR7REcr9tO4UCWbEoVKp4VSFau2AuhnJVipSE,24879
-switchboard/warn.py,sha256=YLI6T_WrB3mPcASvSqrSa6Nkj5X84HofPm0TOZDS4s8,311
 switchboard/sbtcp.py,sha256=aKMF-kdWP33S9C2V8scAaigTK62pmfAXvp7LdPZ3ixc,8247
-switchboard/util.py,sha256=bE6ZcgbvYGU3agXMH3IO1Y2ZYJIBGWt5cb8z-6kYvSc,2341
-switchboard/icarus.py,sha256=jcxwNUN0Kb3OblY_kw_I41wDRcrPA26zACJWT0-CEYo,2088
-switchboard/uart_xactor.py,sha256=5LEA0lVYo4483wOcSwyCIO26LkHJwloA5LkldrpJwjU,1701
-switchboard/umi.py,sha256=6N3yFnvFmN3jXzsaVUFCluNoj2Xd5xjUVMK0W-PMf_0,26939
-switchboard/loopback.py,sha256=Zx1wBDrXYpUdoV04ru4QG5LfDMy59n91PTeE2eoST88,5246
-switchboard/network.py,sha256=nys6MmdVonDXTIqDMNtYQEco1eIR5qtoxEfFwrCcR_w,16148
 switchboard/verilator.py,sha256=apmqm_a49mSqvBN08lRHrDjmxl-ChU3rgYElq5alzTo,1012
-switchboard/switchboard.py,sha256=DZI1pao3WQEAlPyQxSZPcH57NwM4epPfeuch48vsSLI,1506
-switchboard/bitvector.py,sha256=esbnyNloyXp42x9-0pOKjE-08GAtfxIqnUWXN5ot4eU,3305
-switchboard/sbdut.py,sha256=rWFk1AgFpORbaRxnfzOUH6LLKmPDby87hvLUn3ZLY_Q,28459
-switchboard/gpio.py,sha256=HReAzzVoiN3MM1Xr7SstkIIr3gdV6n-BZNrdxwdfGrc,2706
-switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
-switchboard/cpp/pciedev.h,sha256=wyLaeCYBjvn8FZi-2JTNqOG2Ko5VR7zBUEmQHJ2_Mrg,4047
-switchboard/cpp/pagemap.h,sha256=AfydFiJNa6buIfOc24bMMhxd_JKL74zwSa8SsY9JIgQ,2376
-switchboard/cpp/xyce.hpp,sha256=pBJ8gEArUoUSL-KoQWYuxCV7y2MrJqozAWxV5g5h2RE,2351
-switchboard/cpp/switchboard.hpp,sha256=Y1fUV7cjRIPgenOe_PWlGLsKGSb4Mr1BZ9-cUKwutKg,6064
-switchboard/cpp/spsc_queue.h,sha256=D2EmoLVLh7fShsoL51eVW29TN7FF5Wq48Yt5_wFdJt0,6479
-switchboard/cpp/umilib.hpp,sha256=ktxWbbj0Lx6xAPJFryF121Sh2_v6PL6W_zqq0e9AJug,3809
-switchboard/cpp/Makefile,sha256=-xItDPwG4HxKLoxqUix9jWLXK5oRN44erXFG99HCPKo,291
-switchboard/cpp/bitutil.h,sha256=kTj81I2lVfN1QFXgX_plMH8zeBpERqcFJ8pmwivPoBs,979
-switchboard/cpp/umisb.hpp,sha256=zfxFK1LhUv5_z9l0HZF4KGUQQ-yTcR9ZTCt0US3adxs,9987
-switchboard/cpp/router.cc,sha256=VcNZ49M00iZFsftcC-YadQH22kR0B7Kcof_jF2H8Pj0,2786
-switchboard/cpp/switchboard_pcie.hpp,sha256=-p00WsgH3y-Hhxjb-ixXKwZYRsuuR4AjR2pMPcgVVIM,6188
-switchboard/cpp/switchboard_tlm.hpp,sha256=jUA1Ixb6SnuRz_auH0QzBZn26ATeR-H3a9vCuaKZhCc,2514
-switchboard/cpp/umilib.h,sha256=O0jjh_CtRCLRFuWyQL3B5LkpHdaStwg5VGJGaV2QZQ0,4477
+switchboard/sc/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
+switchboard/sc/sed/sed.py,sha256=2uouVwTAkur-LTbrON31L8Sai-w_SD_L8Va1qs5rxKI,238
+switchboard/sc/sed/remove.py,sha256=_k6vPMYFEOEOdQkLHUw0-bYiZTV179oT0xzHCxocGpg,1082
+switchboard/sc/sed/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
+switchboard/sc/morty/uniquify.py,sha256=dXYLQeUn_K5WGbNJ79Vfp8DnEKfDPFSOdPiwr3HYyQk,1790
+switchboard/sc/morty/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
+switchboard/sc/morty/morty.py,sha256=I4ePKQNqigyOzAQk5SACNctnJf2r1mSWoG2qQwBculM,353
+switchboard/vpi/xyce_vpi.cc,sha256=VyAFGyUztbllLnXYhhmr2PAkUwGE124XZ9haSRWONKg,4954
+switchboard/vpi/switchboard_vpi.cc,sha256=rZeZ9N-KuT97KG7jvtKOUMipY5JgPesMhtsz-lhDXIs,11038
+switchboard/dpi/xyce_dpi.cc,sha256=czJOYoBvAHXBYWLn88Ua9M6oPX1-7a56Gjf0W0skWeo,1103
+switchboard/dpi/switchboard_dpi.cc,sha256=dWl2s6_G3orzDaYIWFsBWbtgHYfcH5cVicu0hoqHnnQ,3469
 switchboard/verilog/common/uart_xactor.sv,sha256=XALJOleyOtV-TIawBBYO0YXYwnjezZjxCyfN27TB-q8,7372
-switchboard/verilog/common/switchboard.vh,sha256=AjmrzJFuGdAfnQ5aR2gI4eqs4IhYzq9GXqIj_Z7t6Yo,31459
+switchboard/verilog/common/switchboard.vh,sha256=RLKoKV3UwbKRxH07pZDDw1z9zBkoIVyn8h2d__lU40c,31480
 switchboard/verilog/common/umi_gpio.v,sha256=CGdrTZ8Uik7q8qI3lA6AHtdWL0UbOHojWGSzFmWtOoA,7590
-switchboard/verilog/sim/umi_rx_sim.sv,sha256=rqlO4l9nDQLelacmU2mnk9D0L3qfTlnmFOgE9FBslbk,1423
-switchboard/verilog/sim/sb_to_queue_sim.sv,sha256=UCY5buiLxcWeW8MjmaI378hEPV3AdSfiJdzo7zL7sqg,6424
+switchboard/verilog/fpga/axi_writer.sv,sha256=47DH1wXOs-OErNpvBpQ0qYuodBgeS75SwZf8KQyrZ5I,3171
+switchboard/verilog/fpga/axi_reader.sv,sha256=BvKRDDss7rhXbd9QRCioXzTSVWhbIWbw1gIGYavVfck,2061
+switchboard/verilog/fpga/sb_rx_fpga.sv,sha256=Ophq7CC_fxkgqIPs0gSQyOiVY1toC28Do4AD0HGcqRk,7821
+switchboard/verilog/fpga/sb_tx_fpga.sv,sha256=fE94Vrdgbom_8sXonBh9hDcJtxitMA-AwIwLokxmMrI,7608
+switchboard/verilog/fpga/config_registers.sv,sha256=Nec_5D30NgIVekjdqhIVbkeUUREdduzTsetj68WiOyY,8478
+switchboard/verilog/fpga/memory_fault.sv,sha256=Hs0M3P-pxHuavDB2WVWnh0vY2CIuC7ZRIqJFvdU3K9c,1005
+switchboard/verilog/fpga/umi_fpga_queues.sv,sha256=DeZ_0ibOvJ7JRMr7QoiTZ_wRpwkbsWKgCzlXlQQROOw,4341
+switchboard/verilog/fpga/sb_fpga_queues.sv,sha256=MSEjp52no5YpKXnYjVK5YEi_n7fMj41XfNcW04GqnPA,13623
+switchboard/verilog/fpga/include/spsc_queue.vh,sha256=Ae640uy8p9r8mdojX1jrfb2c3iKayTMf_2tPj31i8lU,272
+switchboard/verilog/fpga/include/sb_queue_regmap.vh,sha256=_HUvT4wceII4hi_m2f46y32FDjczWq4Z5mablfDr3OE,789
+switchboard/verilog/sim/umi_to_queue_sim.sv,sha256=aINQWMTK3-iC1NHBeAJ4O3BDhOsfg6I9GhQvDAuwfhE,1535
 switchboard/verilog/sim/sb_axi_m.sv,sha256=gxfzhZqNCZH_zt0Ov2ODBxtPqeugBPux3tpql5vpdIU,5670
+switchboard/verilog/sim/sb_axil_s.sv,sha256=-VYjEgnuOqs8B59GWy9ualRAxRoUskJVu6WgAA730KY,4577
+switchboard/verilog/sim/sb_clk_gen.sv,sha256=fwTCvi1Z6ZjpIbVvtdKqJBCaA4JIkxcrDPMv2jl_Zr4,2207
+switchboard/verilog/sim/auto_stop_sim.sv,sha256=DqWknItCjgUdLS04FknzGMdU3q3H04CmKlzA5Go39EY,468
 switchboard/verilog/sim/xyce_intf.sv,sha256=PVC5BDCWjn3-nzHvkJ_GwonqWMsf3pI0XXscPgSFPwA,1902
 switchboard/verilog/sim/sb_jtag_rbb_sim.sv,sha256=fC64xh3sd7HwPhB95cvKubNHp1WwhtgempRbNqcwnsU,4556
+switchboard/verilog/sim/umi_rx_sim.sv,sha256=rqlO4l9nDQLelacmU2mnk9D0L3qfTlnmFOgE9FBslbk,1423
 switchboard/verilog/sim/sb_tx_sim.sv,sha256=57cvx6pEUbwH5e1pZJezNoGdRU_VcfNYGhUO_4zt6Hk,1283
-switchboard/verilog/sim/sb_axil_s.sv,sha256=-VYjEgnuOqs8B59GWy9ualRAxRoUskJVu6WgAA730KY,4577
 switchboard/verilog/sim/queue_to_sb_sim.sv,sha256=Ek-FJaYDGbpIDVACnx4ovxDlJqJJAv-iVY-K38Kxe5M,5504
-switchboard/verilog/sim/perf_meas_sim.sv,sha256=l40bL8V5A_ofiYm03RfWarcka_7WTSjj_3uROpFkbHY,3310
-switchboard/verilog/sim/sb_clk_gen.sv,sha256=fwTCvi1Z6ZjpIbVvtdKqJBCaA4JIkxcrDPMv2jl_Zr4,2207
-switchboard/verilog/sim/umi_to_queue_sim.sv,sha256=aINQWMTK3-iC1NHBeAJ4O3BDhOsfg6I9GhQvDAuwfhE,1535
-switchboard/verilog/sim/umi_tx_sim.sv,sha256=oYEtgVWaouKLC69IP7FpQS0ru4tYBGL0IVsHDPKMAO8,1419
-switchboard/verilog/sim/auto_stop_sim.sv,sha256=DqWknItCjgUdLS04FknzGMdU3q3H04CmKlzA5Go39EY,468
 switchboard/verilog/sim/queue_to_umi_sim.sv,sha256=yJw-lBE_UjuKZbwO5ZmxgkLL1Wf1m7Ctue2FmRZLkNA,1506
+switchboard/verilog/sim/sb_to_queue_sim.sv,sha256=UCY5buiLxcWeW8MjmaI378hEPV3AdSfiJdzo7zL7sqg,6424
 switchboard/verilog/sim/sb_axil_m.sv,sha256=5lqwtmf2rkv_V0AarHeyCFcmMv9106bPNtC8-amuPKE,4577
 switchboard/verilog/sim/sb_rx_sim.sv,sha256=_lZNoC2ltrH7VepawVPmu1Yz5-lALnB0tfq7llmbNzg,1286
-switchboard/verilog/fpga/sb_rx_fpga.sv,sha256=Ophq7CC_fxkgqIPs0gSQyOiVY1toC28Do4AD0HGcqRk,7821
-switchboard/verilog/fpga/sb_tx_fpga.sv,sha256=fE94Vrdgbom_8sXonBh9hDcJtxitMA-AwIwLokxmMrI,7608
-switchboard/verilog/fpga/memory_fault.sv,sha256=Hs0M3P-pxHuavDB2WVWnh0vY2CIuC7ZRIqJFvdU3K9c,1005
-switchboard/verilog/fpga/umi_fpga_queues.sv,sha256=DeZ_0ibOvJ7JRMr7QoiTZ_wRpwkbsWKgCzlXlQQROOw,4341
-switchboard/verilog/fpga/sb_fpga_queues.sv,sha256=MSEjp52no5YpKXnYjVK5YEi_n7fMj41XfNcW04GqnPA,13623
-switchboard/verilog/fpga/config_registers.sv,sha256=Nec_5D30NgIVekjdqhIVbkeUUREdduzTsetj68WiOyY,8478
-switchboard/verilog/fpga/axi_reader.sv,sha256=BvKRDDss7rhXbd9QRCioXzTSVWhbIWbw1gIGYavVfck,2061
-switchboard/verilog/fpga/axi_writer.sv,sha256=47DH1wXOs-OErNpvBpQ0qYuodBgeS75SwZf8KQyrZ5I,3171
-switchboard/verilog/fpga/include/spsc_queue.vh,sha256=Ae640uy8p9r8mdojX1jrfb2c3iKayTMf_2tPj31i8lU,272
-switchboard/verilog/fpga/include/sb_queue_regmap.vh,sha256=_HUvT4wceII4hi_m2f46y32FDjczWq4Z5mablfDr3OE,789
-switchboard/dpi/xyce_dpi.cc,sha256=czJOYoBvAHXBYWLn88Ua9M6oPX1-7a56Gjf0W0skWeo,1103
-switchboard/dpi/switchboard_dpi.cc,sha256=dWl2s6_G3orzDaYIWFsBWbtgHYfcH5cVicu0hoqHnnQ,3469
-switchboard/verilator/testbench.cc,sha256=bGAcj82luYYm9Gapd4VQQiTJSAE6J__cEiJboEDwENQ,4571
+switchboard/verilog/sim/umi_tx_sim.sv,sha256=oYEtgVWaouKLC69IP7FpQS0ru4tYBGL0IVsHDPKMAO8,1419
+switchboard/verilog/sim/perf_meas_sim.sv,sha256=l40bL8V5A_ofiYm03RfWarcka_7WTSjj_3uROpFkbHY,3310
+switchboard/cpp/router.cc,sha256=VcNZ49M00iZFsftcC-YadQH22kR0B7Kcof_jF2H8Pj0,2786
+switchboard/cpp/umisb.hpp,sha256=zfxFK1LhUv5_z9l0HZF4KGUQQ-yTcR9ZTCt0US3adxs,9987
+switchboard/cpp/pagemap.h,sha256=AfydFiJNa6buIfOc24bMMhxd_JKL74zwSa8SsY9JIgQ,2376
+switchboard/cpp/switchboard_pcie.hpp,sha256=-p00WsgH3y-Hhxjb-ixXKwZYRsuuR4AjR2pMPcgVVIM,6188
+switchboard/cpp/Makefile,sha256=-xItDPwG4HxKLoxqUix9jWLXK5oRN44erXFG99HCPKo,291
+switchboard/cpp/xyce.hpp,sha256=pBJ8gEArUoUSL-KoQWYuxCV7y2MrJqozAWxV5g5h2RE,2351
+switchboard/cpp/umilib.h,sha256=O0jjh_CtRCLRFuWyQL3B5LkpHdaStwg5VGJGaV2QZQ0,4477
+switchboard/cpp/switchboard_tlm.hpp,sha256=jUA1Ixb6SnuRz_auH0QzBZn26ATeR-H3a9vCuaKZhCc,2514
+switchboard/cpp/switchboard.hpp,sha256=Y1fUV7cjRIPgenOe_PWlGLsKGSb4Mr1BZ9-cUKwutKg,6064
+switchboard/cpp/umilib.hpp,sha256=ktxWbbj0Lx6xAPJFryF121Sh2_v6PL6W_zqq0e9AJug,3809
+switchboard/cpp/pciedev.h,sha256=wyLaeCYBjvn8FZi-2JTNqOG2Ko5VR7zBUEmQHJ2_Mrg,4047
+switchboard/cpp/spsc_queue.h,sha256=D2EmoLVLh7fShsoL51eVW29TN7FF5Wq48Yt5_wFdJt0,6479
+switchboard/cpp/bitutil.h,sha256=kTj81I2lVfN1QFXgX_plMH8zeBpERqcFJ8pmwivPoBs,979
 switchboard/verilator/config.vlt,sha256=3M7kr2VAnIBS8zEJUFKiJtq-aZrinXHk9itZOn3MlTs,526
-switchboard/vpi/switchboard_vpi.cc,sha256=rZeZ9N-KuT97KG7jvtKOUMipY5JgPesMhtsz-lhDXIs,11038
-switchboard/vpi/xyce_vpi.cc,sha256=VyAFGyUztbllLnXYhhmr2PAkUwGE124XZ9haSRWONKg,4954
-switchboard/sc/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-switchboard/sc/morty/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-switchboard/sc/morty/uniquify.py,sha256=dXYLQeUn_K5WGbNJ79Vfp8DnEKfDPFSOdPiwr3HYyQk,1790
-switchboard/sc/morty/morty.py,sha256=I4ePKQNqigyOzAQk5SACNctnJf2r1mSWoG2qQwBculM,353
-switchboard/sc/sed/__init__.py,sha256=47DEQpj8HBSa-_TImW-5JCeuQeRkm5NMpJWZG3hSuFU,0
-switchboard/sc/sed/remove.py,sha256=_k6vPMYFEOEOdQkLHUw0-bYiZTV179oT0xzHCxocGpg,1082
-switchboard/sc/sed/sed.py,sha256=2uouVwTAkur-LTbrON31L8Sai-w_SD_L8Va1qs5rxKI,238
-switchboard_hw-0.2.4.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
-switchboard_hw-0.2.4.dist-info/LICENSE,sha256=2dqsbMlc1IxGnBJVsoUb3HtT1N0kAJnAGF9MBTqSjkw,10766
-switchboard_hw-0.2.4.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.2.4.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.2.4.dist-info/RECORD,,
-switchboard_hw-0.2.4.dist-info/METADATA,sha256=FuoITVQY-fKc5dDYBiPRlL9lC7eZUfmqvxVr8rzzLqI,18115
+switchboard/verilator/testbench.cc,sha256=bGAcj82luYYm9Gapd4VQQiTJSAE6J__cEiJboEDwENQ,4571
```

## Comparing `switchboard_hw-0.2.4.dist-info/METADATA` & `switchboard_hw-0.2.5.dist-info/METADATA`

 * *Files 0% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.2.4
+Version: 0.2.5
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
```

