{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 16:40:38 2018 " "Info: Processing started: Tue Dec 11 16:40:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } } { "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartusii9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register counter4:counter\|T_ff:T1\|Qn counter4:counter\|T_ff:T4\|Qn 420.17 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 420.17 MHz between source register \"counter4:counter\|T_ff:T1\|Qn\" and destination register \"counter4:counter\|T_ff:T4\|Qn\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.060 ns + Longest register register " "Info: + Longest register to register delay is 1.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:counter\|T_ff:T1\|Qn 1 REG LCFF_X64_Y20_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.150 ns) 0.552 ns counter4:counter\|comb~6 2 COMB LCCOMB_X64_Y20_N30 1 " "Info: 2: + IC(0.402 ns) + CELL(0.150 ns) = 0.552 ns; Loc. = LCCOMB_X64_Y20_N30; Fanout = 1; COMB Node = 'counter4:counter\|comb~6'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { counter4:counter|T_ff:T1|Qn counter4:counter|comb~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 0.976 ns counter4:counter\|T_ff:T4\|Qn~0 3 COMB LCCOMB_X64_Y20_N24 1 " "Info: 3: + IC(0.274 ns) + CELL(0.150 ns) = 0.976 ns; Loc. = LCCOMB_X64_Y20_N24; Fanout = 1; COMB Node = 'counter4:counter\|T_ff:T4\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.060 ns counter4:counter\|T_ff:T4\|Qn 4 REG LCFF_X64_Y20_N25 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.060 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 8; REG Node = 'counter4:counter\|T_ff:T4\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 36.23 % ) " "Info: Total cell delay = 0.384 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.676 ns ( 63.77 % ) " "Info: Total interconnect delay = 0.676 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { counter4:counter|T_ff:T1|Qn counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { counter4:counter|T_ff:T1|Qn {} counter4:counter|comb~6 {} counter4:counter|T_ff:T4|Qn~0 {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.402ns 0.274ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter4:counter\|T_ff:T4\|Qn 3 REG LCFF_X64_Y20_N25 8 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 8; REG Node = 'counter4:counter\|T_ff:T4\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.687 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter4:counter\|T_ff:T1\|Qn 3 REG LCFF_X64_Y20_N7 11 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { counter4:counter|T_ff:T1|Qn counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "1.060 ns" { counter4:counter|T_ff:T1|Qn {} counter4:counter|comb~6 {} counter4:counter|T_ff:T4|Qn~0 {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.402ns 0.274ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { counter4:counter|T_ff:T4|Qn {} } {  } {  } "" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter4:counter\|T_ff:T4\|Qn SW\[1\] KEY\[0\] 1.093 ns register " "Info: tsu for register \"counter4:counter\|T_ff:T4\|Qn\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.093 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.816 ns + Longest pin register " "Info: + Longest pin to register delay is 3.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.393 ns) 3.308 ns counter4:counter\|comb~6 2 COMB LCCOMB_X64_Y20_N30 1 " "Info: 2: + IC(1.936 ns) + CELL(0.393 ns) = 3.308 ns; Loc. = LCCOMB_X64_Y20_N30; Fanout = 1; COMB Node = 'counter4:counter\|comb~6'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { SW[1] counter4:counter|comb~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.150 ns) 3.732 ns counter4:counter\|T_ff:T4\|Qn~0 3 COMB LCCOMB_X64_Y20_N24 1 " "Info: 3: + IC(0.274 ns) + CELL(0.150 ns) = 3.732 ns; Loc. = LCCOMB_X64_Y20_N24; Fanout = 1; COMB Node = 'counter4:counter\|T_ff:T4\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.816 ns counter4:counter\|T_ff:T4\|Qn 4 REG LCFF_X64_Y20_N25 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.816 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 8; REG Node = 'counter4:counter\|T_ff:T4\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 42.09 % ) " "Info: Total cell delay = 1.606 ns ( 42.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.210 ns ( 57.91 % ) " "Info: Total interconnect delay = 2.210 ns ( 57.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { SW[1] counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { SW[1] {} SW[1]~combout {} counter4:counter|comb~6 {} counter4:counter|T_ff:T4|Qn~0 {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 1.936ns 0.274ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.687 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter4:counter\|T_ff:T4\|Qn 3 REG LCFF_X64_Y20_N25 8 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X64_Y20_N25; Fanout = 8; REG Node = 'counter4:counter\|T_ff:T4\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.816 ns" { SW[1] counter4:counter|comb~6 counter4:counter|T_ff:T4|Qn~0 counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.816 ns" { SW[1] {} SW[1]~combout {} counter4:counter|comb~6 {} counter4:counter|T_ff:T4|Qn~0 {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 1.936ns 0.274ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.150ns 0.084ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T4|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T4|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[5\] counter4:counter\|T_ff:T1\|Qn 8.527 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[5\]\" through register \"counter4:counter\|T_ff:T1\|Qn\" is 8.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.687 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter4:counter\|T_ff:T1\|Qn 3 REG LCFF_X64_Y20_N7 11 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.590 ns + Longest register pin " "Info: + Longest register to pin delay is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4:counter\|T_ff:T1\|Qn 1 REG LCFF_X64_Y20_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.413 ns) 0.828 ns hex7seg:d0\|Mux5~0 2 COMB LCCOMB_X64_Y20_N10 1 " "Info: 2: + IC(0.415 ns) + CELL(0.413 ns) = 0.828 ns; Loc. = LCCOMB_X64_Y20_N10; Fanout = 1; COMB Node = 'hex7seg:d0\|Mux5~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { counter4:counter|T_ff:T1|Qn hex7seg:d0|Mux5~0 } "NODE_NAME" } } { "7seg.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/7seg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(2.818 ns) 5.590 ns HEX0\[5\] 3 PIN PIN_AF23 0 " "Info: 3: + IC(1.944 ns) + CELL(2.818 ns) = 5.590 ns; Loc. = PIN_AF23; Fanout = 0; PIN Node = 'HEX0\[5\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { hex7seg:d0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.231 ns ( 57.80 % ) " "Info: Total cell delay = 3.231 ns ( 57.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.359 ns ( 42.20 % ) " "Info: Total interconnect delay = 2.359 ns ( 42.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { counter4:counter|T_ff:T1|Qn hex7seg:d0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { counter4:counter|T_ff:T1|Qn {} hex7seg:d0|Mux5~0 {} HEX0[5] {} } { 0.000ns 0.415ns 1.944ns } { 0.000ns 0.413ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { counter4:counter|T_ff:T1|Qn hex7seg:d0|Mux5~0 HEX0[5] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { counter4:counter|T_ff:T1|Qn {} hex7seg:d0|Mux5~0 {} HEX0[5] {} } { 0.000ns 0.415ns 1.944ns } { 0.000ns 0.413ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] LEDR\[1\] 4.951 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"LEDR\[1\]\" is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(2.808 ns) 4.951 ns LEDR\[1\] 2 PIN PIN_F13 0 " "Info: 2: + IC(1.164 ns) + CELL(2.808 ns) = 4.951 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'LEDR\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { SW[1] LEDR[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.787 ns ( 76.49 % ) " "Info: Total cell delay = 3.787 ns ( 76.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 23.51 % ) " "Info: Total interconnect delay = 1.164 ns ( 23.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { SW[1] LEDR[1] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { SW[1] {} SW[1]~combout {} LEDR[1] {} } { 0.000ns 0.000ns 1.164ns } { 0.000ns 0.979ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter4:counter\|T_ff:T1\|Qn SW\[1\] KEY\[0\] -0.195 ns register " "Info: th for register \"counter4:counter\|T_ff:T1\|Qn\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is -0.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.687 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[0\] 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns KEY\[0\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'KEY\[0\]~clkctrl'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { KEY[0] KEY[0]~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns counter4:counter\|T_ff:T1\|Qn 3 REG LCFF_X64_Y20_N7 11 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[1\] 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'SW\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/part1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.150 ns) 3.064 ns counter4:counter\|T_ff:T1\|Qn~0 2 COMB LCCOMB_X64_Y20_N6 1 " "Info: 2: + IC(1.935 ns) + CELL(0.150 ns) = 3.064 ns; Loc. = LCCOMB_X64_Y20_N6; Fanout = 1; COMB Node = 'counter4:counter\|T_ff:T1\|Qn~0'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.085 ns" { SW[1] counter4:counter|T_ff:T1|Qn~0 } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.148 ns counter4:counter\|T_ff:T1\|Qn 3 REG LCFF_X64_Y20_N7 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.148 ns; Loc. = LCFF_X64_Y20_N7; Fanout = 11; REG Node = 'counter4:counter\|T_ff:T1\|Qn'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter4:counter|T_ff:T1|Qn~0 counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "tff.vhd" "" { Text "D:/Programming/VHDL/ED2_labs4/Part1_2/tff.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 38.53 % ) " "Info: Total cell delay = 1.213 ns ( 38.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.935 ns ( 61.47 % ) " "Info: Total interconnect delay = 1.935 ns ( 61.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { SW[1] counter4:counter|T_ff:T1|Qn~0 counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { SW[1] {} SW[1]~combout {} counter4:counter|T_ff:T1|Qn~0 {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 1.935ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { KEY[0] KEY[0]~clkctrl counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { KEY[0] {} KEY[0]~combout {} KEY[0]~clkctrl {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { SW[1] counter4:counter|T_ff:T1|Qn~0 counter4:counter|T_ff:T1|Qn } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { SW[1] {} SW[1]~combout {} counter4:counter|T_ff:T1|Qn~0 {} counter4:counter|T_ff:T1|Qn {} } { 0.000ns 0.000ns 1.935ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 16:40:39 2018 " "Info: Processing ended: Tue Dec 11 16:40:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
