Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Tue Jan 21 12:20:00 2020
| Host             : simon-ThinkPad-X250 running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.859        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.705        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.6         |
| Junction Temperature (C) | 46.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.061 |        4 |       --- |             --- |
| Slice Logic              |     0.018 |    39899 |       --- |             --- |
|   LUT as Logic           |     0.013 |    11561 |     53200 |           21.73 |
|   LUT as Distributed RAM |     0.002 |      600 |     17400 |            3.45 |
|   Register               |     0.002 |    19241 |    106400 |           18.08 |
|   LUT as Shift Register  |     0.001 |     1405 |     17400 |            8.07 |
|   CARRY4                 |    <0.001 |      991 |     13300 |            7.45 |
|   F7/F8 Muxes            |    <0.001 |      487 |     53200 |            0.92 |
|   Others                 |     0.000 |     2140 |       --- |             --- |
| Signals                  |     0.025 |    27808 |       --- |             --- |
| Block RAM                |     0.059 |     46.5 |       140 |           33.21 |
| DSPs                     |    <0.001 |      102 |       220 |           46.36 |
| I/O                      |     0.006 |        4 |       125 |            3.20 |
| PS7                      |     1.534 |        1 |       --- |             --- |
| Static Power             |     0.154 |          |           |                 |
| Total                    |     1.859 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.178 |       0.160 |      0.018 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.008 |       0.004 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                        |     1.705 |
|   dbg_hub                                                                               |     0.002 |
|     inst                                                                                |     0.002 |
|       BSCANID.u_xsdbm_id                                                                |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                            |     0.002 |
|           U_ICON_INTERFACE                                                              |     0.001 |
|             U_CMD1                                                                      |    <0.001 |
|             U_CMD2                                                                      |    <0.001 |
|             U_CMD3                                                                      |    <0.001 |
|             U_CMD4                                                                      |    <0.001 |
|             U_CMD5                                                                      |    <0.001 |
|             U_CMD6_RD                                                                   |    <0.001 |
|               U_RD_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                             |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD6_WR                                                                   |    <0.001 |
|               U_WR_FIFO                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                   |    <0.001 |
|                   inst_fifo_gen                                                         |    <0.001 |
|                     gconvfifo.rf                                                        |    <0.001 |
|                       grf.rf                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                           gras.rsts                                                     |    <0.001 |
|                           rpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                           gwas.wsts                                                     |    <0.001 |
|                           wpntr                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                           |    <0.001 |
|                         rstblk                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |    <0.001 |
|             U_CMD7_CTL                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                               |    <0.001 |
|             U_TIMER                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                |    <0.001 |
|           U_CMD                                                                         |    <0.001 |
|           U_STAT                                                                        |    <0.001 |
|           U_SYNC                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                 |    <0.001 |
|   design_1_i                                                                            |     1.696 |
|     axi_bram_ctrl_0                                                                     |     0.002 |
|       U0                                                                                |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                      |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                           |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                          |    <0.001 |
|             I_RD_CHNL                                                                   |     0.002 |
|               I_WRAP_BRST                                                               |    <0.001 |
|             I_WR_CHNL                                                                   |    <0.001 |
|               I_WRAP_BRST                                                               |    <0.001 |
|     axi_cdma_0                                                                          |     0.009 |
|       U0                                                                                |     0.009 |
|         GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP                                              |     0.009 |
|           GEN_DM_FULL.I_DATAMOVER_FULL                                                  |     0.006 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |     0.003 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_MSTR_PCC                                                                |     0.002 |
|               I_RD_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                         |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                           |     0.004 |
|               GEN_INCLUDE_PCC.I_MSTR_PCC                                                |     0.002 |
|               I_ADDR_CNTL                                                               |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_CMD_STATUS                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |    <0.001 |
|                 I_CMD_FIFO                                                              |    <0.001 |
|               I_RESET                                                                   |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                                      |     0.001 |
|               I_WR_DATA_CNTL                                                            |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                           |    <0.001 |
|                       DYNSHREG_F_I                                                      |    <0.001 |
|           I_SIMPLE_DMA_CNTLR                                                            |    <0.001 |
|           I_SIMPLE_REG_MODULE                                                           |     0.002 |
|             I_AXI_LITE                                                                  |     0.002 |
|             I_REGISTER_BLOCK                                                            |    <0.001 |
|           I_SIMPLE_RST_MODULE                                                           |    <0.001 |
|             I_SOFT_RST_CLR_PULSE                                                        |    <0.001 |
|             I_SOFT_RST_POS_EDGE_DTCT                                                    |    <0.001 |
|             I_SOFT_RST_PULSEGEN                                                         |    <0.001 |
|     axi_smc                                                                             |     0.036 |
|       inst                                                                              |     0.036 |
|         clk_map                                                                         |    <0.001 |
|           psr_aclk                                                                      |    <0.001 |
|             U0                                                                          |    <0.001 |
|               EXT_LPF                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|               SEQ                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                             |    <0.001 |
|         m00_exit_pipeline                                                               |     0.006 |
|           m00_exit                                                                      |     0.006 |
|             inst                                                                        |     0.006 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |    <0.001 |
|               splitter_inst                                                             |     0.002 |
|                 gen_axi3.axi3_conv_inst                                                 |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                   |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                             |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                                 |    <0.001 |
|                   USE_WRITE.write_addr_inst                                             |    <0.001 |
|                     USE_BURSTS.cmd_queue                                                |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                                           |    <0.001 |
|                       gen_srls[0].srl_nx1                                               |    <0.001 |
|                       gen_srls[1].srl_nx1                                               |    <0.001 |
|                       gen_srls[2].srl_nx1                                               |    <0.001 |
|                       gen_srls[3].srl_nx1                                               |    <0.001 |
|                       gen_srls[4].srl_nx1                                               |    <0.001 |
|                   USE_WRITE.write_data_inst                                             |    <0.001 |
|               w_reg                                                                     |     0.002 |
|         m00_nodes                                                                       |     0.005 |
|           m00_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_82                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m00_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       xpm_memory_base_inst                                              |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         m01_exit_pipeline                                                               |     0.003 |
|           m01_exit                                                                      |     0.003 |
|             inst                                                                        |     0.003 |
|               ar_reg                                                                    |    <0.001 |
|               aw_reg                                                                    |    <0.001 |
|               b_reg                                                                     |    <0.001 |
|               exit_inst                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                               |    <0.001 |
|                   gen_srls[12].srl_nx1                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                     |     0.001 |
|               w_reg                                                                     |    <0.001 |
|         m01_nodes                                                                       |     0.005 |
|           m01_ar_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_aw_node                                                                   |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_4                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                      |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_82                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           m01_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         s00_entry_pipeline                                                              |     0.008 |
|           s00_mmu                                                                       |     0.004 |
|             inst                                                                        |     0.004 |
|               ar_reg_stall                                                              |    <0.001 |
|               ar_sreg                                                                   |    <0.001 |
|               aw_reg_stall                                                              |    <0.001 |
|               aw_sreg                                                                   |    <0.001 |
|               b_sreg                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                            |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                               |    <0.001 |
|                 gen_srls[0].srl_nx1                                                     |    <0.001 |
|                 gen_srls[1].srl_nx1                                                     |    <0.001 |
|               gen_wroute_fifo.wroute_split                                              |    <0.001 |
|               r_sreg                                                                    |    <0.001 |
|               w_sreg                                                                    |    <0.001 |
|           s00_si_converter                                                              |     0.003 |
|             inst                                                                        |     0.003 |
|               splitter_inst                                                             |     0.003 |
|                 ar_cmd_reg                                                              |    <0.001 |
|                 aw_cmd_reg                                                              |    <0.001 |
|                 gen_rsplitter.gen_rthread_loop[0].r_split_fifo                          |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                          |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                   |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                  |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                   |    <0.001 |
|                   gen_srls[0].srl_nx1                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                   |    <0.001 |
|           s00_transaction_regulator                                                     |     0.001 |
|             inst                                                                        |     0.001 |
|               gen_endpoint.gen_r_singleorder.r_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|               gen_endpoint.gen_w_singleorder.w_singleorder                              |    <0.001 |
|                 gen_cmd_reg.cmd_reg                                                     |    <0.001 |
|         s00_nodes                                                                       |     0.007 |
|           s00_ar_node                                                                   |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_138                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_aw_node                                                                   |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_138                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|           s00_b_node                                                                    |    <0.001 |
|             inst                                                                        |    <0.001 |
|               inst_mi_handler                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_r_node                                                                    |     0.001 |
|             inst                                                                        |     0.001 |
|               inst_mi_handler                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 inst_ingress                                                            |    <0.001 |
|                   inst_pipeline_valid                                                   |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter |    <0.001 |
|           s00_w_node                                                                    |     0.002 |
|             inst                                                                        |     0.002 |
|               inst_mi_handler                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |    <0.001 |
|                       xpm_memory_base_inst                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                      |     0.001 |
|                       xpm_memory_base_inst                                              |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_88                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                          |    <0.001 |
|               inst_si_handler                                                           |    <0.001 |
|                 inst_arb_stall_late                                                     |    <0.001 |
|         switchboards                                                                    |     0.002 |
|           ar_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           aw_switchboard                                                                |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|           b_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           r_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|           w_switchboard                                                                 |    <0.001 |
|             inst                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                |    <0.001 |
|     fir_memo_top_0                                                                      |     0.020 |
|       U0                                                                                |     0.020 |
|         i_adda_firtop                                                                   |     0.011 |
|           myfilter                                                                      |     0.011 |
|             i_reg1                                                                      |    <0.001 |
|             i_reg10                                                                     |    <0.001 |
|             i_reg100                                                                    |    <0.001 |
|             i_reg11                                                                     |    <0.001 |
|             i_reg12                                                                     |    <0.001 |
|             i_reg13                                                                     |    <0.001 |
|             i_reg14                                                                     |    <0.001 |
|             i_reg15                                                                     |    <0.001 |
|             i_reg16                                                                     |    <0.001 |
|             i_reg17                                                                     |    <0.001 |
|             i_reg18                                                                     |    <0.001 |
|             i_reg19                                                                     |    <0.001 |
|             i_reg2                                                                      |    <0.001 |
|             i_reg20                                                                     |    <0.001 |
|             i_reg21                                                                     |    <0.001 |
|             i_reg22                                                                     |    <0.001 |
|             i_reg23                                                                     |    <0.001 |
|             i_reg24                                                                     |    <0.001 |
|             i_reg25                                                                     |    <0.001 |
|             i_reg26                                                                     |    <0.001 |
|             i_reg27                                                                     |    <0.001 |
|             i_reg28                                                                     |    <0.001 |
|             i_reg29                                                                     |    <0.001 |
|             i_reg3                                                                      |    <0.001 |
|             i_reg30                                                                     |    <0.001 |
|             i_reg31                                                                     |    <0.001 |
|             i_reg32                                                                     |    <0.001 |
|             i_reg33                                                                     |    <0.001 |
|             i_reg34                                                                     |    <0.001 |
|             i_reg35                                                                     |    <0.001 |
|             i_reg36                                                                     |    <0.001 |
|             i_reg37                                                                     |    <0.001 |
|             i_reg38                                                                     |    <0.001 |
|             i_reg39                                                                     |    <0.001 |
|             i_reg4                                                                      |    <0.001 |
|             i_reg40                                                                     |    <0.001 |
|             i_reg41                                                                     |    <0.001 |
|             i_reg42                                                                     |    <0.001 |
|             i_reg43                                                                     |    <0.001 |
|             i_reg44                                                                     |    <0.001 |
|             i_reg45                                                                     |    <0.001 |
|             i_reg46                                                                     |    <0.001 |
|             i_reg47                                                                     |    <0.001 |
|             i_reg48                                                                     |    <0.001 |
|             i_reg49                                                                     |    <0.001 |
|             i_reg5                                                                      |    <0.001 |
|             i_reg50                                                                     |    <0.001 |
|             i_reg51                                                                     |    <0.001 |
|             i_reg52                                                                     |    <0.001 |
|             i_reg53                                                                     |    <0.001 |
|             i_reg54                                                                     |    <0.001 |
|             i_reg55                                                                     |    <0.001 |
|             i_reg56                                                                     |    <0.001 |
|             i_reg57                                                                     |    <0.001 |
|             i_reg58                                                                     |    <0.001 |
|             i_reg59                                                                     |    <0.001 |
|             i_reg6                                                                      |    <0.001 |
|             i_reg60                                                                     |    <0.001 |
|             i_reg61                                                                     |    <0.001 |
|             i_reg62                                                                     |    <0.001 |
|             i_reg63                                                                     |    <0.001 |
|             i_reg64                                                                     |    <0.001 |
|             i_reg65                                                                     |    <0.001 |
|             i_reg66                                                                     |    <0.001 |
|             i_reg67                                                                     |    <0.001 |
|             i_reg68                                                                     |    <0.001 |
|             i_reg69                                                                     |    <0.001 |
|             i_reg7                                                                      |    <0.001 |
|             i_reg70                                                                     |    <0.001 |
|             i_reg71                                                                     |    <0.001 |
|             i_reg72                                                                     |    <0.001 |
|             i_reg73                                                                     |    <0.001 |
|             i_reg74                                                                     |    <0.001 |
|             i_reg75                                                                     |    <0.001 |
|             i_reg76                                                                     |    <0.001 |
|             i_reg77                                                                     |    <0.001 |
|             i_reg78                                                                     |    <0.001 |
|             i_reg79                                                                     |    <0.001 |
|             i_reg8                                                                      |    <0.001 |
|             i_reg80                                                                     |    <0.001 |
|             i_reg81                                                                     |    <0.001 |
|             i_reg82                                                                     |    <0.001 |
|             i_reg83                                                                     |    <0.001 |
|             i_reg84                                                                     |    <0.001 |
|             i_reg85                                                                     |    <0.001 |
|             i_reg86                                                                     |    <0.001 |
|             i_reg87                                                                     |    <0.001 |
|             i_reg88                                                                     |    <0.001 |
|             i_reg89                                                                     |    <0.001 |
|             i_reg9                                                                      |    <0.001 |
|             i_reg90                                                                     |    <0.001 |
|             i_reg91                                                                     |    <0.001 |
|             i_reg92                                                                     |    <0.001 |
|             i_reg93                                                                     |    <0.001 |
|             i_reg94                                                                     |    <0.001 |
|             i_reg95                                                                     |    <0.001 |
|             i_reg96                                                                     |    <0.001 |
|             i_reg97                                                                     |    <0.001 |
|             i_reg98                                                                     |    <0.001 |
|             i_reg99                                                                     |    <0.001 |
|             i_sreg_fir                                                                  |     0.005 |
|         i_contr_reg                                                                     |    <0.001 |
|         i_mem_top                                                                       |     0.008 |
|           my_mem0                                                                       |     0.002 |
|           my_mem1                                                                       |     0.002 |
|           my_mem2                                                                       |     0.002 |
|           my_mem3                                                                       |     0.002 |
|         spi_dac                                                                         |    <0.001 |
|           i_fsm_pmodda3                                                                 |    <0.001 |
|           i_reg_din                                                                     |    <0.001 |
|     processing_system7_0                                                                |     1.536 |
|       inst                                                                              |     1.536 |
|     ps7_0_axi_periph                                                                    |     0.005 |
|       s00_couplers                                                                      |     0.005 |
|         auto_pc                                                                         |     0.005 |
|           inst                                                                          |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                        |     0.005 |
|               RD.ar_channel_0                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               RD.r_channel_0                                                            |    <0.001 |
|                 rd_data_fifo_0                                                          |    <0.001 |
|                 transaction_fifo_0                                                      |    <0.001 |
|               SI_REG                                                                    |     0.001 |
|                 ar.ar_pipe                                                              |    <0.001 |
|                 aw.aw_pipe                                                              |    <0.001 |
|                 b.b_pipe                                                                |    <0.001 |
|                 r.r_pipe                                                                |    <0.001 |
|               WR.aw_channel_0                                                           |     0.001 |
|                 aw_cmd_fsm_0                                                            |    <0.001 |
|                 cmd_translator_0                                                        |    <0.001 |
|                   incr_cmd_0                                                            |    <0.001 |
|                   wrap_cmd_0                                                            |    <0.001 |
|               WR.b_channel_0                                                            |    <0.001 |
|                 bid_fifo_0                                                              |    <0.001 |
|                 bresp_fifo_0                                                            |    <0.001 |
|     rst_ps7_0_102M                                                                      |    <0.001 |
|       U0                                                                                |    <0.001 |
|         EXT_LPF                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |    <0.001 |
|         SEQ                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                   |    <0.001 |
|     system_ila_0                                                                        |     0.089 |
|       U0                                                                                |     0.089 |
|         g_inst                                                                          |    <0.001 |
|           inst                                                                          |    <0.001 |
|             SLOT_0.inst_slot0                                                           |    <0.001 |
|             SLOT_1.inst_slot0                                                           |    <0.001 |
|             SLOT_2.inst_slot0                                                           |    <0.001 |
|             SLOT_3.inst_slot0                                                           |    <0.001 |
|         ila_lib                                                                         |     0.089 |
|           U0                                                                            |     0.089 |
|             ila_core_inst                                                               |     0.089 |
|               ila_trace_memory_inst                                                     |     0.052 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                           |     0.033 |
|                   inst_blk_mem_gen                                                      |     0.033 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.033 |
|                       valid.cstr                                                        |     0.033 |
|                         ramloop[0].ram.r                                                |    <0.001 |
|                           prim_noinit.ram                                               |    <0.001 |
|                         ramloop[10].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[11].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[12].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[13].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[14].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[15].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[16].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[17].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[18].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[19].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[1].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[20].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[21].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[22].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[23].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[24].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[25].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[26].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[27].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[28].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[2].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[3].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[4].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[5].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[6].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[7].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[8].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[9].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                 SUBCORE_RAM.trace_block_memory                                          |     0.019 |
|                   inst_blk_mem_gen                                                      |     0.019 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                |     0.019 |
|                       valid.cstr                                                        |     0.019 |
|                         ramloop[0].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[10].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[11].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[12].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[13].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[14].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[15].ram.r                                               |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[1].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[2].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[3].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[4].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[5].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[6].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[7].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[8].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|                         ramloop[9].ram.r                                                |     0.001 |
|                           prim_noinit.ram                                               |     0.001 |
|               u_ila_cap_ctrl                                                            |     0.001 |
|                 U_CDONE                                                                 |    <0.001 |
|                 U_NS0                                                                   |    <0.001 |
|                 U_NS1                                                                   |    <0.001 |
|                 u_cap_addrgen                                                           |     0.001 |
|                   U_CMPRESET                                                            |    <0.001 |
|                   u_cap_sample_counter                                                  |    <0.001 |
|                     U_SCE                                                               |    <0.001 |
|                     U_SCMPCE                                                            |    <0.001 |
|                     U_SCRST                                                             |    <0.001 |
|                     u_scnt_cmp                                                          |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                         DUT                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|                   u_cap_window_counter                                                  |    <0.001 |
|                     U_WCE                                                               |    <0.001 |
|                     U_WHCMPCE                                                           |    <0.001 |
|                     U_WLCMPCE                                                           |    <0.001 |
|                     u_wcnt_hcmp                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                         DUT                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|                     u_wcnt_lcmp                                                         |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst           |    <0.001 |
|                         DUT                                                             |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                  |    <0.001 |
|                             u_srlA                                                      |    <0.001 |
|                             u_srlB                                                      |    <0.001 |
|                             u_srlC                                                      |    <0.001 |
|                             u_srlD                                                      |    <0.001 |
|               u_ila_regs                                                                |     0.015 |
|                 MU_SRL[0].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[60].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[61].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[62].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[63].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[64].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[65].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[66].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[67].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[68].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[69].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[70].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[71].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[72].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[73].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[74].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[75].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[76].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[77].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[78].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[79].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[80].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[81].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[82].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[83].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[84].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[85].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[86].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[87].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[88].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[89].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                    |    <0.001 |
|                 MU_SRL[90].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[91].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[92].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[93].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[94].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[95].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[96].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[97].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[98].mu_srl_reg                                                   |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                    |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                    |    <0.001 |
|                 U_XSDB_SLAVE                                                            |     0.001 |
|                 reg_15                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_16                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_17                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_18                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_19                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_1a                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_6                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_7                                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_8                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|                 reg_80                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_81                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_82                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_83                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_84                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_85                                                                  |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_887                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|                 reg_88d                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|                 reg_890                                                                 |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|                 reg_9                                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|                 reg_srl_fff                                                             |    <0.001 |
|                 reg_stream_ffd                                                          |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                    |    <0.001 |
|                 reg_stream_ffe                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                  |    <0.001 |
|               u_ila_reset_ctrl                                                          |    <0.001 |
|                 arm_detection_inst                                                      |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                              |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                             |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                             |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                            |    <0.001 |
|                 halt_detection_inst                                                     |    <0.001 |
|               u_trig                                                                    |     0.012 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                          |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                     DUT                                                                 |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                      |    <0.001 |
|                         u_srlA                                                          |    <0.001 |
|                         u_srlB                                                          |    <0.001 |
|                         u_srlC                                                          |    <0.001 |
|                         u_srlD                                                          |    <0.001 |
|                 U_TM                                                                    |     0.011 |
|                   N_DDR_MODE.G_NMU[0].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[36].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[37].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[38].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[39].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[40].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[41].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[42].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[43].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[44].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[45].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[46].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[47].U_M                                              |     0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |     0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[48].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[49].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[50].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[51].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[52].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[53].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[54].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[55].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[56].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[57].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[58].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[59].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[60].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[61].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[62].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[63].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[64].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[65].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[66].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[67].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[68].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[69].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[70].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[71].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[72].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[73].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[74].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[75].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[76].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[77].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[78].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[79].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[80].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[81].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[82].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[83].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[84].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[85].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[86].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[87].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[88].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[89].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[90].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[91].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[92].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[93].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[94].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[95].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[96].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[97].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[98].U_M                                              |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                               |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                       DUT                                                               |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                           u_srlA                                                        |    <0.001 |
|                           u_srlB                                                        |    <0.001 |
|                           u_srlC                                                        |    <0.001 |
|                           u_srlD                                                        |    <0.001 |
|               xsdb_memory_read_inst                                                     |     0.003 |
|         slot_0_ar                                                                       |     0.000 |
|         slot_0_aw                                                                       |     0.000 |
|         slot_0_b                                                                        |     0.000 |
|         slot_0_r                                                                        |     0.000 |
|         slot_0_w                                                                        |     0.000 |
|         slot_1_ar                                                                       |     0.000 |
|         slot_1_aw                                                                       |     0.000 |
|         slot_1_b                                                                        |     0.000 |
|         slot_1_r                                                                        |     0.000 |
|         slot_1_w                                                                        |     0.000 |
|         slot_2_ar                                                                       |     0.000 |
|         slot_2_aw                                                                       |     0.000 |
|         slot_2_b                                                                        |     0.000 |
|         slot_2_r                                                                        |     0.000 |
|         slot_2_w                                                                        |     0.000 |
|         slot_3_ar                                                                       |     0.000 |
|         slot_3_aw                                                                       |     0.000 |
|         slot_3_b                                                                        |     0.000 |
|         slot_3_r                                                                        |     0.000 |
|         slot_3_w                                                                        |     0.000 |
|     xlconcat_0                                                                          |     0.000 |
|     xlslice_0                                                                           |     0.000 |
+-----------------------------------------------------------------------------------------+-----------+


