0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/lmh/zynq_experiment_1/zynq_experiment_1.sim/sim_1/synth/timing/lab1_tb_time_synth.v,1520261367,verilog,,,,glbl;lab1,,,,,,,,
D:/FPGA tech/zynq_test/1-zynq_experiment/1-FPGA Design Flow using Vivado/2016_2_zynq_sources/lab1/lab1_tb.v,1374174548,verilog,,,,lab1_tb,,,,,,,,
