//Petronela
//testing set_type

csl_register r1{
  r1(){
    set_width(10);
    set_type(counter);
    add_logic(count_direction,up);
  }
};
csl_register r2{
  r2(){
    set_width(2);
    set_type(counter);
    add_logic(count_direction,up);
  }
};
csl_register r3{
  r3(){
    set_width(4);
    set_type(register);
  }
};
csl_register r4{
  r4(){
    set_width(5);    
    set_type(register);
  }
};
csl_register r5{
 r5(){
    set_width(6);
    set_type(register);
  }
};

csl_register r6{
  r6(){
    set_width(7);
    set_type(register);
  }
};

csl_register r7{
  r7(){
    set_width(8);
    set_type(counter);
    add_logic(count_direction,up);
  }
};
csl_register r8{
  r8(){
    set_width(9);
    set_type(counter);
    add_logic(count_direction,down);
  }
};

csl_register r9{
  r9(){
    set_width(10);
    //    set_type(dff);  
    set_type(counter);
    add_logic(count_direction,up);
  }
};
csl_register r10{
  r10(){
    set_width(11);
    set_type(counter);
    add_logic(count_direction,down);
  }
};
csl_register r11{
  r11(){
    set_width(22);
    set_type(register);
  }
};

csl_unit u1{    
  csl_port clk(input);
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(output,10);
  //csl_port p6(input,10);
  csl_port p4(output,2);
  //csl_port p5(input,2);
  csl_port p7(output,4);
  csl_port p8(input,4);
  csl_port p9(output,5);
  csl_port p10(input,5);
  csl_port p11(output,6);
  csl_port p12(input,6);
  csl_port p13(output,7);
  csl_port p14(input,7);
  csl_port p15(output,8);
  //csl_port p16(input,8);
  csl_port p17(output,9);
  //csl_port p18(input,9);
  csl_port p19(output,10);
  // csl_port p20(input,10);
  csl_port p21(output,11);
  //csl_port p22(input,11);
  csl_port p23(output,22);
  csl_port p24(input,22);
  r1 r1(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p3));
  r2 r2(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p4));
  r3 r3(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p7),.reg_in(p8));
  r4 r4(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p9),.reg_in(p10));
  r5 r5(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p11),.reg_in(p12));
  r6 r6(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p13),.reg_in(p14));
  r7 r7(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p15));
  r8 r8(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p17));
  r9 r9(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p19));
  r10 r10(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p21));
  r11 r11(.reset_(p1),.enable(p2),.clock(clk),.reg_out(p23),.reg_in(p24));
  u1(){
    
  }
};
