m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time33/sim
vmux_tristate
Z0 !s110 1693815526
!i10b 1
!s100 bEJfVbGTXzjdkFho]L8fc3
!s11b 9Lc^R`d>[1ZT9cS7:DQ@j0
IFoo]XeC?ifb52da<fcD8D2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/sim
Z3 w1693815416
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/mux_tristate.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/mux_tristate.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693815526.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/mux_tristate.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/mux_tristate.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_mux_tristate
R0
!i10b 1
!s100 [X6oO8RYPIc_4z?^EGCX20
!s11b Rm6@BPH=EHSZ[Qbdzn[;i3
ImIf6Y:773mO?cS>VN81^I3
R1
R2
R3
R4
R5
L0 17
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time34/mux_tristate.v|
R8
!i113 1
R9
R10
