Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 15 16:02:14 2021
| Host         : tp-1a201-07 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_ooc_impl/cva6_ooc.timing_WORST_100.rpt
| Design       : ariane
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.105ns  (logic 4.755ns (24.889%)  route 14.350ns (75.111%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.636 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.552    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.850 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.299    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.423 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.900    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.024 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.505    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.629 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.078    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.202 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.686    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.810 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.305    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.429 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.889    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.013 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.473    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.597 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.160    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.284 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.733    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.381    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.505 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.954    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.078 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.078    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.078    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 r  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.104ns  (logic 4.747ns (24.848%)  route 14.357ns (75.152%))
  Logic Levels:           28  (LUT3=2 LUT4=5 LUT5=4 LUT6=15 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT4 (Prop_lut4_I0_O)        0.116     7.595 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9/O
                         net (fo=3, unplaced)         0.467     8.062    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.186 f  issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6/O
                         net (fo=2, unplaced)         0.460     8.646    issue_stage_i/i_scoreboard/debug_mode_q_inv_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     8.770 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.293    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.959    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.083 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.606    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.730 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.264    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.388 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.388    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.635 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.551    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.849 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.298    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.422 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.899    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.023 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.504    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.628 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.077    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.201 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.685    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.809 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.304    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.428 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.888    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.012 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.472    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.596 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.159    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.283 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.732    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.856 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.380    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.504 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.953    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.077 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.077    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.077    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 f  issue_stage_i/i_scoreboard/scause_q[31]_i_9/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_9_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241     3.020 f  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.211    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.509 r  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.040    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.164 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.613    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 f  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.214    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.338 f  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.857    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.981 f  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.473    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.597 r  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.070    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.194 r  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.641    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.765 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.288    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.412 r  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.954    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.078 f  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.601    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.725 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.259    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.383 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_85/O
                         net (fo=1, unplaced)         0.000    11.383    issue_stage_i/i_scoreboard/operand_a_q[31]_i_85_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247    11.630 f  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 r  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 r  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 r  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 r  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 r  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 r  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 f  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 f  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 r  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_i rise@20.000ns - clk_i rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.749ns (24.865%)  route 14.350ns (75.135%))
  Logic Levels:           28  (LUT2=1 LUT3=2 LUT4=4 LUT5=5 LUT6=14 MUXF7=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.973     0.973    issue_stage_i/i_scoreboard/clk_i
                         FDCE                                         r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]/Q
                         net (fo=5, unplaced)         0.993     2.484    issue_stage_i/i_scoreboard/mem_q_reg[5][sbe][valid]__0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.779 r  issue_stage_i/i_scoreboard/scause_q[31]_i_10/O
                         net (fo=1, unplaced)         0.000     2.779    issue_stage_i/i_scoreboard/scause_q[31]_i_10_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     3.026 r  issue_stage_i/i_scoreboard/scause_q_reg[31]_i_5/O
                         net (fo=40, unplaced)        1.191     4.217    issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
                         LUT6 (Prop_lut6_I1_O)        0.298     4.515 f  issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=50, unplaced)        0.531     5.046    issue_stage_i/i_scoreboard/wfi_q_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.170 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_32/O
                         net (fo=1, unplaced)         0.449     5.619    issue_stage_i/i_scoreboard/stvec_q[31]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, unplaced)         0.477     6.220    ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.344 r  ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, unplaced)        0.519     6.863    issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.987 r  issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, unplaced)        0.492     7.479    issue_stage_i/i_scoreboard/ex_commit[cause][1]
                         LUT5 (Prop_lut5_I2_O)        0.124     7.603 f  issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, unplaced)         0.473     8.076    issue_stage_i/i_scoreboard/mstatus_q[mie]_i_7_0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.200 f  issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4/O
                         net (fo=5, unplaced)         0.447     8.647    issue_stage_i/i_scoreboard/dcsr_q[cause][7]_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.771 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_4/O
                         net (fo=36, unplaced)        0.523     9.294    issue_stage_i/i_scoreboard/set_debug_pc
                         LUT4 (Prop_lut4_I2_O)        0.124     9.418 f  issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, unplaced)        0.542     9.960    ex_stage_i/i_mult/i_div/flush_ctrl_id
                         LUT5 (Prop_lut5_I1_O)        0.124    10.084 r  ex_stage_i/i_mult/i_div/mem_q[0][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, unplaced)        0.523    10.607    issue_stage_i/i_issue_read_operands/mult_valid_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.731 f  issue_stage_i/i_issue_read_operands/mem_q[0][sbe][bp][predict_address][31]_i_6/O
                         net (fo=56, unplaced)        0.534    11.265    issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  issue_stage_i/i_scoreboard/operand_a_q[31]_i_84/O
                         net (fo=1, unplaced)         0.000    11.389    issue_stage_i/i_scoreboard/operand_a_q[31]_i_84_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241    11.630 r  issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_81/O
                         net (fo=2, unplaced)         0.916    12.546    id_stage_i/operand_a_q[31]_i_39
                         LUT6 (Prop_lut6_I1_O)        0.298    12.844 f  id_stage_i/operand_a_q[31]_i_62/O
                         net (fo=1, unplaced)         0.449    13.293    issue_stage_i/i_scoreboard/operand_a_q[31]_i_16_0
                         LUT6 (Prop_lut6_I5_O)        0.124    13.417 f  issue_stage_i/i_scoreboard/operand_a_q[31]_i_39/O
                         net (fo=5, unplaced)         0.477    13.894    issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][4]
                         LUT6 (Prop_lut6_I1_O)        0.124    14.018 f  issue_stage_i/i_scoreboard/mult_valid_q_i_137/O
                         net (fo=6, unplaced)         0.481    14.499    issue_stage_i/i_scoreboard/mult_valid_q_i_137_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    14.623 f  issue_stage_i/i_scoreboard/mult_valid_q_i_54/O
                         net (fo=1, unplaced)         0.449    15.072    issue_stage_i/i_scoreboard/mult_valid_q_i_54_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124    15.196 f  issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, unplaced)         0.484    15.680    id_stage_i/rs1_valid_sb_iro
                         LUT6 (Prop_lut6_I5_O)        0.124    15.804 f  id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, unplaced)        0.495    16.299    issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
                         LUT6 (Prop_lut6_I3_O)        0.124    16.423 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, unplaced)         0.460    16.883    issue_stage_i/i_scoreboard/issue_ack_iro_sb
                         LUT4 (Prop_lut4_I0_O)        0.124    17.007 f  issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, unplaced)         0.460    17.467    id_stage_i/issue_ack_sb_rename
                         LUT3 (Prop_lut3_I1_O)        0.124    17.591 f  id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, unplaced)       0.563    18.154    i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
                         LUT6 (Prop_lut6_I5_O)        0.124    18.278 r  i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, unplaced)         0.449    18.727    i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
                         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, unplaced)        0.524    19.375    i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
                         LUT4 (Prop_lut4_I3_O)        0.124    19.499 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, unplaced)         0.449    19.948    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124    20.072 f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, unplaced)         0.000    20.072    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
                         FDCE                                         f  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     20.000    20.000 r  
                                                      0.000    20.000 r  clk_i (IN)
                         net (fo=9358, unset)         0.924    20.924    i_frontend/i_instr_queue/i_fifo_address/clk_i
                         FDCE                                         r  i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         FDCE (Setup_fdce_C_D)        0.077    20.966    i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.966    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                  0.894    




