# Fixed Point Unit
This project aims to implement a fixed-point unit in SystemVerilog on the Arty S7-25 FPGA.
