,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/jure/Projekti/rvj1-caravel-soc/openlane/rvj1_caravel_soc,rvj1_caravel_soc,rvj1_caravel_soc,flow completed,0h21m26s0ms,0h14m34s0ms,87775.01174553187,0.3561892560000001,27210.25364111488,31.79,2032.69,9692,0,0,0,0,0,0,0,17,0,0,-1,790449,101096,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,621236633.0,0.0,59.02,61.61,32.07,46.76,-1,8005,13796,443,5871,0,0,0,9980,310,14,246,169,2042,70,1,3019,2106,2082,19,426,4730,0,5156,10.0,100.0,100,AREA 2,5,31,1,153.6,153.18,0.33,0.3,sky130_fd_sc_hd,2,4
