// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2068\sampleModel2068_4_sub\Mysubsystem_42.v
// Created: 2024-08-17 01:52:37
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_42
// Source Path: sampleModel2068_4_sub/Subsystem/Mysubsystem_42
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_42
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk133_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk49_out1;  // uint8


  cfblk133 u_cfblk133 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk133_out1)  // uint8
                       );

  assign dtc_out = cfblk133_out1;



  assign cfblk49_out1 = dtc_out;



  assign Out1 = cfblk49_out1;

  assign Out2 = cfblk49_out1;

endmodule  // Mysubsystem_42

