#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr  1 02:49:29 2025
# Process ID         : 35356
# Current directory  : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1
# Command line       : vivado.exe -log alchitry_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace
# Log file           : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top.vdi
# Journal file       : C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1\vivado.jou
# Running On         : PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 9900X 12-Core Processor            
# CPU Frequency      : 4392 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 66125 MB
# Swap memory        : 4160 MB
# Total Virtual      : 70286 MB
# Available Virtual  : 34070 MB
#-----------------------------------------------------------
source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 491.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc:5]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1191.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1191.469 ; gain = 905.832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1191.469 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f14da273

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1226.172 ; gain = 34.703

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1617.773 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1617.773 ; gain = 0.000
Phase 1 Initialization | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1617.773 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1617.773 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1617.773 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f14da273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1617.773 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16bca7cac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1617.773 ; gain = 0.000
Retarget | Checksum: 16bca7cac
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16ad5a061

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1617.773 ; gain = 0.000
Constant propagation | Checksum: 16ad5a061
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.773 ; gain = 0.000
Phase 5 Sweep | Checksum: 183b11004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1617.773 ; gain = 0.000
Sweep | Checksum: 183b11004
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 183b11004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1617.773 ; gain = 0.000
BUFG optimization | Checksum: 183b11004
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 183b11004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1617.773 ; gain = 0.000
Shift Register Optimization | Checksum: 183b11004
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 183b11004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1617.773 ; gain = 0.000
Post Processing Netlist | Checksum: 183b11004
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1617.773 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1617.773 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1617.773 ; gain = 0.000
Phase 9 Finalization | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1617.773 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1617.773 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1699.496 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22d6c5456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1699.496 ; gain = 81.723

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22d6c5456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1699.496 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14668e754

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1699.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 25c99edec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2e950f6ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2e950f6ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2e950f6ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 345ae12d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 358ccd9dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 358ccd9dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.704 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21d316882

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2e6f2fe9f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 345 LUTNM shape to break, 72 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 28, two critical 317, total 345, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 377 nets or LUTs. Breaked 345 LUTs, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          345  |             32  |                   377  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          345  |             32  |                   377  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1dc41ff91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 22a839086

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 2 Global Placement | Checksum: 22a839086

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22725d50e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21d337119

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f327761

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d31b61f6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2729ed6ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 200583482

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23afba200

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b1f6653b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 10745f2f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 10745f2f0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25aa1ae75

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.057 | TNS=-3772.968 |
Phase 1 Physical Synthesis Initialization | Checksum: 2559c9330

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 284366363

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25aa1ae75

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-24.984. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d185e85f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2d185e85f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d185e85f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d185e85f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2d185e85f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.496 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 226c28841

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000
Ending Placer Task | Checksum: 17c73192a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1699.496 ; gain = 0.000
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1699.496 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.16s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.984 | TNS=-3428.555 |
Phase 1 Physical Synthesis Initialization | Checksum: 18ab6ecf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.984 | TNS=-3428.555 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18ab6ecf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.984 | TNS=-3428.555 |
INFO: [Physopt 32-663] Processed net sm/D_states_q[3].  Re-placed instance sm/D_states_q_reg[3]
INFO: [Physopt 32-735] Processed net sm/D_states_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.937 | TNS=-3429.160 |
INFO: [Physopt 32-663] Processed net L_reg/D_registers_q_reg[7]_0[31].  Re-placed instance L_reg/D_registers_q_reg[7][31]
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q_reg[7]_0[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.936 | TNS=-3428.935 |
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.922 | TNS=-3428.151 |
INFO: [Physopt 32-663] Processed net L_reg/M_sm_pbc[31].  Re-placed instance L_reg/D_registers_q_reg[3][31]
INFO: [Physopt 32-735] Processed net L_reg/M_sm_pbc[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.893 | TNS=-3428.051 |
INFO: [Physopt 32-663] Processed net L_reg/M_sm_timer[31].  Re-placed instance L_reg/D_registers_q_reg[6][31]
INFO: [Physopt 32-735] Processed net L_reg/M_sm_timer[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.871 | TNS=-3427.990 |
INFO: [Physopt 32-663] Processed net L_reg/D_registers_q_reg[1]_3[31].  Re-placed instance L_reg/D_registers_q_reg[1][31]
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q_reg[1]_3[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.871 | TNS=-3427.956 |
INFO: [Physopt 32-663] Processed net L_reg/M_sm_pac[31].  Re-placed instance L_reg/D_registers_q_reg[2][31]
INFO: [Physopt 32-735] Processed net L_reg/M_sm_pac[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.851 | TNS=-3427.936 |
INFO: [Physopt 32-702] Processed net L_reg/M_sm_pac[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/M_alum_out[31]. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][31]_i_2_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.837 | TNS=-3427.712 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][31]_i_14_n_0. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][31]_i_14_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][31]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.830 | TNS=-3427.632 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_23_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/D_registers_q[7][31]_i_23_n_0_repN_1. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][31]_i_23_comp_2.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][30]_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.810 | TNS=-3427.360 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][30]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.781 | TNS=-3426.664 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_35_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.734 | TNS=-3425.624 |
INFO: [Physopt 32-710] Processed net sm/D_states_q[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell sm/D_states_q[7]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_states_q[7]_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.726 | TNS=-3425.512 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_56_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_58_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.726 | TNS=-3425.104 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_84_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_103_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.718 | TNS=-3424.832 |
INFO: [Physopt 32-710] Processed net sm/M_alum_out[31]. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][31]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][31]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.717 | TNS=-3424.816 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_103_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_153_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_196_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.713 | TNS=-3424.688 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_196_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_224_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][26]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_353_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_355_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.706 | TNS=-3424.464 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_198_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_246_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_246_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][26]_i_24_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_299_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.695 | TNS=-3424.120 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_416_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_484_in.  Re-placed instance sm/D_registers_q[7][24]_i_38
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_484_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.689 | TNS=-3423.920 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_86_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.688 | TNS=-3423.760 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_248_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_248_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][24]_i_32_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_301_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.687 | TNS=-3423.216 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_101_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_174_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.686 | TNS=-3423.192 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_275_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_414_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.677 | TNS=-3422.904 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_484_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.673 | TNS=-3422.616 |
INFO: [Physopt 32-710] Processed net sm/M_alum_out[31]. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][31]_i_2_comp.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][31]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.672 | TNS=-3422.600 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_86_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_119_in.  Re-placed instance sm/D_registers_q[7][27]_i_20
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_119_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.652 | TNS=-3421.256 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_151_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_194_in.  Re-placed instance sm/D_registers_q[7][30]_i_126
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_194_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.647 | TNS=-3421.136 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_117_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_105_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_155_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_157_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.646 | TNS=-3419.168 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_70_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.641 | TNS=-3419.088 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_390_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.638 | TNS=-3418.992 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_327_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_386_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_452_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.628 | TNS=-3418.672 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_452_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_553_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.623 | TNS=-3418.512 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_70_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][30]_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.623 | TNS=-3418.512 |
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_416_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][24]_i_34_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_456_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.618 | TNS=-3418.352 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_480_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.610 | TNS=-3418.096 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_553_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.607 | TNS=-3418.000 |
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_279_in.  Re-placed instance sm/D_registers_q[7][23]_i_19
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_279_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.603 | TNS=-3416.584 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_355_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_357_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.593 | TNS=-3416.264 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_174_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.593 | TNS=-3416.096 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_250_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_281_in.  Re-placed instance sm/D_registers_q[7][22]_i_18
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_281_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.578 | TNS=-3414.776 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_390_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.570 | TNS=-3414.520 |
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_279_in.  Re-placed instance sm/D_registers_q[7][23]_i_19
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_279_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.567 | TNS=-3411.976 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_390_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][24]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_557_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_557_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][23]_i_33_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_529_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.566 | TNS=-3411.944 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_519_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.560 | TNS=-3411.728 |
INFO: [Physopt 32-663] Processed net sm/D_registers_q[7][23]_i_27_n_0.  Re-placed instance sm/D_registers_q[7][23]_i_27
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][23]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.552 | TNS=-3411.472 |
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_250_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][23]_i_20_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_281_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.547 | TNS=-3410.072 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-242] Processed net sm/alum/multiplier/p_99_in. Rewired (signal push) sm/alum/multiplier/p_133_in to 1 loads. Replicated 1 times.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_99_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.545 | TNS=-3410.040 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_418_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_418_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][23]_i_25_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_458_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.541 | TNS=-3409.912 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_519_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_593_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net L_reg/p_674_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.528 | TNS=-3409.408 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_456_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.522 | TNS=-3409.216 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][26]_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.516 | TNS=-3409.024 |
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_275_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][26]_i_25_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_414_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.516 | TNS=-3409.024 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_456_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_527_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_633_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_635_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.511 | TNS=-3408.864 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][26]_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_521_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][26]_i_63_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.509 | TNS=-3408.800 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_480_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_523_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_597_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_676_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][24]_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.500 | TNS=-3408.512 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][23]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.499 | TNS=-3408.480 |
INFO: [Physopt 32-702] Processed net L_reg/p_674_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_760_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net L_reg/p_849_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net L_reg/p_849_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/p_849_in. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][24]_i_50_comp.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_943_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.499 | TNS=-3408.480 |
INFO: [Physopt 32-702] Processed net L_reg/p_599_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/p_599_in. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][24]_i_45_comp.
INFO: [Physopt 32-735] Processed net L_reg/p_678_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.491 | TNS=-3408.224 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_796_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.488 | TNS=-3408.128 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][24]_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/p_891_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.487 | TNS=-3408.096 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_553_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_525_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.481 | TNS=-3407.856 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][31]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.478 | TNS=-3407.808 |
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][26]_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/p_712_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.477 | TNS=-3407.776 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_279_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.476 | TNS=-3406.104 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_99_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.471 | TNS=-3406.024 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_943_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1086_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.470 | TNS=-3405.992 |
INFO: [Physopt 32-702] Processed net L_reg/p_887_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/p_851_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/p_851_in. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][23]_i_47_comp.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1044_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.468 | TNS=-3405.928 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1086_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/p_1048_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.462 | TNS=-3405.736 |
INFO: [Physopt 32-134] Processed net sm/alum/multiplier/p_601_in. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_601_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.452 | TNS=-3405.320 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_113_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_192_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.445 | TNS=-3405.192 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1046_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.437 | TNS=-3404.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_157_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.433 | TNS=-3402.232 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1044_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1194_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.428 | TNS=-3402.032 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_484_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_486_in.  Re-placed instance sm/D_registers_q[7][23]_i_30
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_486_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.424 | TNS=-3401.872 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1044_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.419 | TNS=-3401.472 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_174_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_218_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.409 | TNS=-3400.848 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_525_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.406 | TNS=-3400.744 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_672_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/p_845_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.404 | TNS=-3400.680 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1194_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1152_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.396 | TNS=-3400.424 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_281_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_281_in_repN. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][22]_i_18_comp_1.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_359_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.394 | TNS=-3399.832 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_133_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.388 | TNS=-3399.736 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1044_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1148_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.385 | TNS=-3399.640 |
INFO: [Physopt 32-702] Processed net sm/p_891_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_855_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][21]_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.382 | TNS=-3399.544 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/D_registers_q[7][23]_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.378 | TNS=-3399.416 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_279_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.372 | TNS=-3398.864 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_525_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.372 | TNS=-3398.864 |
INFO: [Physopt 32-702] Processed net L_reg/p_845_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_941_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/alum/multiplier/p_941_in. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][26]_i_94_comp.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1040_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.372 | TNS=-3398.864 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_420_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.369 | TNS=-3396.144 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1198_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.364 | TNS=-3395.944 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net sm/D_registers_q[7][23]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.356 | TNS=-3395.624 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_716_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_804_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net sm/alum/multiplier/p_770_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_770_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_859_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.348 | TNS=-3395.304 |
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1154_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1309_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.348 | TNS=-3395.304 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_486_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.346 | TNS=-3395.224 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_559_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_561_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_639_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_609_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_808_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_901_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_999_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_1001_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.340 | TNS=-3391.272 |
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_192_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_192_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][30]_i_112_comp.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_220_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.337 | TNS=-3390.808 |
INFO: [Physopt 32-134] Processed net L_reg/alum/multiplier/p_1263_in. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1263_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.336 | TNS=-3390.760 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1148_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1259_in. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net sm/alum/multiplier/p_899_in. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net L_reg/alum/multiplier/p_1152_in. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_899_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1082_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_859_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_999_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][17]_i_31_comp.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1263_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1379_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1498_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1676_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1680_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1684_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1152_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1309_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1150_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1305_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1261_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][21]_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1548_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1500_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_955_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_1098_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1058_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1630_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_299_in_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_1102_in.  Re-placed instance sm/D_registers_q[7][16]_i_38
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_903_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_279_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_357_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1001_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_1062_in.  Re-placed instance sm/D_registers_q[7][16]_i_45
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1494_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1090_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net L_reg/p_1050_in.  Re-placed instance L_reg/D_registers_q[7][21]_i_73
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1265_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][19]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net L_reg/p_1267_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_563_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_641_in.  Re-placed instance sm/D_registers_q[7][18]_i_19
INFO: [Physopt 32-702] Processed net L_reg/M_sm_pac[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/M_alum_out[31].  Re-placed instance sm/D_registers_q[7][31]_i_2_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_56_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_84_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_103_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_153_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_196_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_244_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_246_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_248_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_279_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_357_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_101_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_174_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_420_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_422_in.  Re-placed instance sm/D_registers_q[7][21]_i_29
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_198_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_275_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_414_in_repN_1.  Re-placed instance sm/D_registers_q[7][26]_i_35_comp_1
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_151_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_277_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_416_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_456_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_527_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_222_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_325_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_390_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][24]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_557_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_559_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_561_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_639_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_609_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_808_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_901_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_999_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1001_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1062_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1210_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1212_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_220_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_1321_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_633_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_716_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_804_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_770_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_859_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_955_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1054_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_1439_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1441_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1443_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1445_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1568_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1642_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1771_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1963_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1911_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_2050_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_1827_in.  Re-placed instance sm/D_registers_q[7][8]_i_16
INFO: [Physopt 32-702] Processed net L_reg/ram_reg_i_30_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/M_alum_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_ra1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/D_states_q[7].  Re-placed instance sm/D_states_q_reg[7]
INFO: [Physopt 32-663] Processed net sm/D_states_q[7].  Re-placed instance sm/D_states_q_reg[7]
INFO: [Physopt 32-702] Processed net L_reg/M_alum_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/ram_reg_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_ra1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net L_reg/D_registers_q_reg[0]_4[31].  Re-placed instance L_reg/D_registers_q_reg[0][31]
INFO: [Physopt 32-663] Processed net display/D_state_q[0].  Re-placed instance display/D_state_q_reg[0]
INFO: [Physopt 32-702] Processed net sm/D_states_q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_stage_q[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_3_0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: abcd6083

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 1699.496 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net L_reg/M_sm_pac[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net sm/D_states_q[1]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_56_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_84_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_103_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_153_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_196_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_244_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_246_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_277_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_277_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][24]_i_31_comp.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_248_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_390_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_390_in_repN. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][24]_i_35_comp_1.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_222_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_222_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][27]_i_26_comp.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_416_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_456_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_527_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net sm/alum/multiplier/p_601_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_601_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_680_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_633_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_716_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_804_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net sm/alum/multiplier/p_770_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_770_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_859_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_955_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_1098_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_279_in.  Re-placed instance sm/D_registers_q[7][23]_i_19
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_855_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][27]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_273_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net sm/alum/multiplier/p_327_in. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][21]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1058_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/p_1208_in.  Re-placed instance sm/D_registers_q[7][16]_i_57
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_635_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_327_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_388_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_639_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_609_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_808_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_901_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_999_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1001_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_1001_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][16]_i_32_comp.
INFO: [Physopt 32-702] Processed net L_reg/p_1052_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1156_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1265_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][19]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1552_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1504_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1506_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1684_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1634_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1636_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net L_reg/alum/multiplier/p_1636_in. Critical path length was reduced through logic transformation on cell L_reg/D_registers_q[7][13]_i_35_comp.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1054_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net sm/alum/multiplier/p_1054_in. Critical path length was reduced through logic transformation on cell sm/D_registers_q[7][18]_i_38_comp.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1763_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/p_1955_in.  Re-placed instance sm/D_registers_q[7][13]_i_42
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][13]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_2098_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_2102_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_2046_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_2252_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/ram_reg_i_30_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/M_alum_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/ram_reg_i_77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/D_sclk_counter_q_reg[1]_0[0].  Re-placed instance display/D_sclk_counter_q_reg[0]
INFO: [Physopt 32-81] Processed net display/D_state_q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net sm/D_states_q[5]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net sm/D_states_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1102_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_250_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net sm/alum/multiplier/p_281_in_repN.  Re-placed instance sm/D_registers_q[7][22]_i_18_comp_1
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1062_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1210_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_1212_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net display/D_sclk_counter_q_reg[5].  Re-placed instance display/D_sclk_counter_q_reg[5]
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][16]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/p_1273_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_1437_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/M_alum_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_ra1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/M_display_reading. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[5]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_alum_out[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][31]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][30]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_56_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_84_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_103_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_153_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_196_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_244_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_246_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/M_sm_pac[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_248_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_277_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_416_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_456_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_527_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_601_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_680_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][22]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_855_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_registers_q[7][21]_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/p_1052_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1156_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1265_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][19]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1552_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1506_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1684_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1634_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_1763_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/D_registers_q[7][13]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_2098_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/p_2102_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_2046_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/alum/multiplier/p_2252_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/ram_reg_i_30_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/alum/multiplier/p_4_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net L_reg/M_alum_a[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/M_sm_ra1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/ram_reg_i_95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/M_display_reading. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net display/D_sclk_counter_q_reg[5]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sm/D_states_q[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1699.496 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 178cc2f9c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.491 | TNS=-3349.307 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.493  |         79.248  |            4  |              0  |                   210  |           0  |           2  |  00:00:49  |
|  Total          |          1.493  |         79.248  |            4  |              0  |                   210  |           0  |           3  |  00:00:49  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d2b1359b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
802 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1699.496 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1699.496 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1699.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 778915c1 ConstDB: 0 ShapeSum: 1a36cdb5 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: a640d718 | NumContArr: 3a99d544 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2662ca196

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.332 ; gain = 91.836

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2662ca196

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.332 ; gain = 91.836

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2662ca196

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.332 ; gain = 91.836
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 26a584daa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1823.449 ; gain = 123.953
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.659| TNS=-3176.008| WHS=-0.137 | THS=-4.163 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3451
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3451
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2676455c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1823.449 ; gain = 123.953

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2676455c8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1823.449 ; gain = 123.953

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f3f7a4a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1823.449 ; gain = 123.953
Phase 4 Initial Routing | Checksum: 2f3f7a4a6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1823.449 ; gain = 123.953

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2109
 Number of Nodes with overlaps = 946
 Number of Nodes with overlaps = 532
 Number of Nodes with overlaps = 297
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.910| TNS=-4497.046| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 14819b0e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1389
 Number of Nodes with overlaps = 795
 Number of Nodes with overlaps = 577
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-27.352| TNS=-4861.743| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c4d3fba7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219
Phase 5 Rip-up And Reroute | Checksum: 2c4d3fba7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2b4677b0d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.830| TNS=-4461.613| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 213eb054f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 213eb054f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219
Phase 6 Delay and Skew Optimization | Checksum: 213eb054f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-26.823| TNS=-4371.678| WHS=0.094  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 289b492e8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219
Phase 7 Post Hold Fix | Checksum: 289b492e8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.49829 %
  Global Horizontal Routing Utilization  = 1.92087 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 289b492e8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 289b492e8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2977967ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2977967ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-26.823| TNS=-4371.678| WHS=0.094  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2977967ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219
Total Elapsed time in route_design: 22.737 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 125d961dd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 125d961dd

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
817 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1856.715 ; gain = 157.219
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
834 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.715 ; gain = 43.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1899.715 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1899.715 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1899.715 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1899.715 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1899.715 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1899.715 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1899.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/vivado/blank.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10754016 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
849 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2394.059 ; gain = 494.344
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 02:51:25 2025...
