

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config10_0_0'
================================================================
* Date:           Sun Jun 20 16:03:33 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.898|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      9|        0|      225|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      9|        0|      225|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_153_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_2_fu_149_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_3_fu_147_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_4_fu_148_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_5_fu_155_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_6_fu_152_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_7_fu_154_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_8_fu_146_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_fu_151_p2    |     *    |      1|  0|   5|          16|           9|
    |add_ln1118_fu_709_p2    |     +    |      0|  0|  20|          20|          20|
    |add_ln703_1_fu_765_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_2_fu_771_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_777_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_4_fu_783_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_5_fu_789_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_6_fu_795_p2   |     +    |      0|  0|  16|          16|           3|
    |add_ln703_7_fu_801_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_8_fu_807_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_759_p2     |     +    |      0|  0|  16|          16|          16|
    |ap_return               |     +    |      0|  0|  16|          16|          16|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 225|         324|         237|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|ap_return      | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                 data_0_V_read                 |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                 data_1_V_read                 |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                 data_2_V_read                 |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                 data_3_V_read                 |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                 data_4_V_read                 |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                 data_5_V_read                 |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                 data_6_V_read                 |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                 data_7_V_read                 |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                 data_8_V_read                 |    scalar    |
|data_9_V_read  |  in |   16|   ap_none  |                 data_9_V_read                 |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_9_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_9_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_8_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_8_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_7_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'read' 'data_7_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'data_6_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_5_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_5_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'read' 'data_4_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 8 'read' 'data_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 9 'read' 'data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'read' 'data_1_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'read' 'data_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str23, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 14 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 15 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %data_0_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 16 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118, -176" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 17 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %data_1_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 19 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%mul_ln1118_1 = mul i24 %sext_ln1118_1, 212" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 20 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_1, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 21 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %data_2_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 22 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.94ns)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1118_2, -74" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 23 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_2, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 24 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %data_3_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 25 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_3, 95" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 26 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_3, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 27 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %data_4_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 28 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.94ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_4, -110" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 29 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_4, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 30 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %data_5_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 31 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.94ns)   --->   "%mul_ln1118_5 = mul i24 %sext_ln1118_5, -69" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 32 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_5, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 33 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %data_6_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 34 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.94ns)   --->   "%mul_ln1118_6 = mul i24 %sext_ln1118_6, 71" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 35 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_6, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 36 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_7_V_read_5, i3 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %shl_ln to i20" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 38 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_7_V_read_5, i1 false)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 39 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i17 %shl_ln1118_s to i20" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 40 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.56ns)   --->   "%add_ln1118 = add i20 %sext_ln1118_7, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 41 'add' 'add_ln1118' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %add_ln1118, i32 8, i32 19)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 42 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i12 %trunc_ln708_s to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 43 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %data_8_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 44 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.94ns)   --->   "%mul_ln1118_7 = mul i24 %sext_ln1118_9, 157" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 45 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_7, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 46 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %data_9_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 47 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln1118_8 = mul i24 %sext_ln1118_10, 87" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 48 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_8, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 49 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 50 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.60ns)   --->   "%add_ln703 = add i16 %trunc_ln708_1, %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 51 'add' 'add_ln703' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "%add_ln703_1 = add i16 %trunc_ln708_4, %trunc_ln708_3" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 52 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i16 %trunc_ln708_2, %add_ln703_1" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 53 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i16 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 54 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i16 %sext_ln708, %trunc_ln708_6" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 55 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i16 %trunc_ln708_5, %add_ln703_4" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 56 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i16 %trunc_ln708_9, 6" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 57 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i16 %trunc_ln708_8, %add_ln703_6" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 58 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i16 %add_ln703_5, %add_ln703_7" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 59 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i16 %add_ln703_3, %add_ln703_8" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 60 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:120]   --->   Operation 61 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "ret i16 %add_ln703_9" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_9_V_read_5        (read             ) [ 00]
data_8_V_read_5        (read             ) [ 00]
data_7_V_read_5        (read             ) [ 00]
data_6_V_read_5        (read             ) [ 00]
data_5_V_read_5        (read             ) [ 00]
data_4_V_read_5        (read             ) [ 00]
data_3_V_read_5        (read             ) [ 00]
data_2_V_read_5        (read             ) [ 00]
data_1_V_read_5        (read             ) [ 00]
data_0_V_read_5        (read             ) [ 00]
tmp                    (specregionbegin  ) [ 00]
specpipeline_ln49      (specpipeline     ) [ 00]
specresourcelimit_ln71 (specresourcelimit) [ 00]
empty                  (specregionend    ) [ 00]
sext_ln1118            (sext             ) [ 00]
mul_ln1118             (mul              ) [ 00]
trunc_ln               (partselect       ) [ 00]
sext_ln1118_1          (sext             ) [ 00]
mul_ln1118_1           (mul              ) [ 00]
trunc_ln708_1          (partselect       ) [ 00]
sext_ln1118_2          (sext             ) [ 00]
mul_ln1118_2           (mul              ) [ 00]
trunc_ln708_2          (partselect       ) [ 00]
sext_ln1118_3          (sext             ) [ 00]
mul_ln1118_3           (mul              ) [ 00]
trunc_ln708_3          (partselect       ) [ 00]
sext_ln1118_4          (sext             ) [ 00]
mul_ln1118_4           (mul              ) [ 00]
trunc_ln708_4          (partselect       ) [ 00]
sext_ln1118_5          (sext             ) [ 00]
mul_ln1118_5           (mul              ) [ 00]
trunc_ln708_5          (partselect       ) [ 00]
sext_ln1118_6          (sext             ) [ 00]
mul_ln1118_6           (mul              ) [ 00]
trunc_ln708_6          (partselect       ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
sext_ln1118_7          (sext             ) [ 00]
shl_ln1118_s           (bitconcatenate   ) [ 00]
sext_ln1118_8          (sext             ) [ 00]
add_ln1118             (add              ) [ 00]
trunc_ln708_s          (partselect       ) [ 00]
sext_ln708             (sext             ) [ 00]
sext_ln1118_9          (sext             ) [ 00]
mul_ln1118_7           (mul              ) [ 00]
trunc_ln708_8          (partselect       ) [ 00]
sext_ln1118_10         (sext             ) [ 00]
mul_ln1118_8           (mul              ) [ 00]
trunc_ln708_9          (partselect       ) [ 00]
specloopname_ln101     (specloopname     ) [ 00]
add_ln703              (add              ) [ 00]
add_ln703_1            (add              ) [ 00]
add_ln703_2            (add              ) [ 00]
add_ln703_3            (add              ) [ 00]
add_ln703_4            (add              ) [ 00]
add_ln703_5            (add              ) [ 00]
add_ln703_6            (add              ) [ 00]
add_ln703_7            (add              ) [ 00]
add_ln703_8            (add              ) [ 00]
add_ln703_9            (add              ) [ 00]
specloopname_ln120     (specloopname     ) [ 00]
ret_ln127              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="data_9_V_read_5_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_8_V_read_5_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_7_V_read_5_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_5/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_6_V_read_5_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_5_V_read_5_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_4_V_read_5_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_5/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_3_V_read_5_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_2_V_read_5_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_1_V_read_5_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_0_V_read_5_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mul_ln1118_8_fu_146">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_8/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="mul_ln1118_3_fu_147">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mul_ln1118_4_fu_148">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mul_ln1118_2_fu_149">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="mul_ln1118_fu_151">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="9" slack="0"/>
<pin id="518" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mul_ln1118_6_fu_152">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="mul_ln1118_1_fu_153">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="9" slack="0"/>
<pin id="522" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mul_ln1118_7_fu_154">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_7/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="mul_ln1118_5_fu_155">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="sext_ln1118_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="24" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sext_ln1118_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln708_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="24" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1118_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln708_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="24" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln1118_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln708_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="24" slack="0"/>
<pin id="633" dir="0" index="2" bw="5" slack="0"/>
<pin id="634" dir="0" index="3" bw="6" slack="0"/>
<pin id="635" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sext_ln1118_4_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln708_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="24" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="6" slack="0"/>
<pin id="650" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln1118_5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="trunc_ln708_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="24" slack="0"/>
<pin id="663" dir="0" index="2" bw="5" slack="0"/>
<pin id="664" dir="0" index="3" bw="6" slack="0"/>
<pin id="665" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sext_ln1118_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln708_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="0" index="1" bw="24" slack="0"/>
<pin id="678" dir="0" index="2" bw="5" slack="0"/>
<pin id="679" dir="0" index="3" bw="6" slack="0"/>
<pin id="680" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="shl_ln_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="19" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sext_ln1118_7_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="19" slack="0"/>
<pin id="695" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="shl_ln1118_s_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="17" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sext_ln1118_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="17" slack="0"/>
<pin id="707" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln1118_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="19" slack="0"/>
<pin id="711" dir="0" index="1" bw="17" slack="0"/>
<pin id="712" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="trunc_ln708_s_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="0" index="1" bw="20" slack="0"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln708_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln1118_9_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln708_8_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="0" index="1" bw="24" slack="0"/>
<pin id="737" dir="0" index="2" bw="5" slack="0"/>
<pin id="738" dir="0" index="3" bw="6" slack="0"/>
<pin id="739" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln1118_10_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="0"/>
<pin id="746" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="trunc_ln708_9_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="24" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="0" index="3" bw="6" slack="0"/>
<pin id="754" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln703_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln703_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="16" slack="0"/>
<pin id="768" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln703_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="0" index="1" bw="16" slack="0"/>
<pin id="774" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln703_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln703_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="12" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln703_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="0"/>
<pin id="792" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln703_6_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="0" index="1" bw="4" slack="0"/>
<pin id="798" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln703_7_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln703_8_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="16" slack="0"/>
<pin id="809" dir="0" index="1" bw="16" slack="0"/>
<pin id="810" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln703_9_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="0" index="1" bw="16" slack="0"/>
<pin id="816" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="519"><net_src comp="42" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="523"><net_src comp="50" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="531"><net_src comp="54" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="583"><net_src comp="140" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="151" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="48" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="134" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="153" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="46" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="128" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="621"><net_src comp="44" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="149" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="46" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="122" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="636"><net_src comp="44" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="147" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="46" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="639"><net_src comp="48" pin="0"/><net_sink comp="630" pin=3"/></net>

<net id="643"><net_src comp="116" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="651"><net_src comp="44" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="148" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="46" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="48" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="110" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="155" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="46" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="669"><net_src comp="48" pin="0"/><net_sink comp="660" pin=3"/></net>

<net id="673"><net_src comp="104" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="681"><net_src comp="44" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="152" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="46" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="48" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="690"><net_src comp="62" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="98" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="64" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="696"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="66" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="98" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="68" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="693" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="705" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="721"><net_src comp="70" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="46" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="72" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="715" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="92" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="740"><net_src comp="44" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="154" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="46" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="48" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="86" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="755"><net_src comp="44" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="146" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="46" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="48" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="763"><net_src comp="600" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="585" pin="4"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="645" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="630" pin="4"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="615" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="759" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="725" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="675" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="660" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="749" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="82" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="734" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="795" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="789" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="801" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="777" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_0_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_1_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_3_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_4_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_5_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_6_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_7_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_8_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_9_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		mul_ln1118 : 1
		trunc_ln : 2
		mul_ln1118_1 : 1
		trunc_ln708_1 : 2
		mul_ln1118_2 : 1
		trunc_ln708_2 : 2
		mul_ln1118_3 : 1
		trunc_ln708_3 : 2
		mul_ln1118_4 : 1
		trunc_ln708_4 : 2
		mul_ln1118_5 : 1
		trunc_ln708_5 : 2
		mul_ln1118_6 : 1
		trunc_ln708_6 : 2
		sext_ln1118_7 : 1
		sext_ln1118_8 : 1
		add_ln1118 : 2
		trunc_ln708_s : 3
		sext_ln708 : 4
		mul_ln1118_7 : 1
		trunc_ln708_8 : 2
		mul_ln1118_8 : 1
		trunc_ln708_9 : 2
		add_ln703 : 3
		add_ln703_1 : 3
		add_ln703_2 : 4
		add_ln703_3 : 5
		add_ln703_4 : 5
		add_ln703_5 : 6
		add_ln703_6 : 3
		add_ln703_7 : 4
		add_ln703_8 : 7
		add_ln703_9 : 8
		ret_ln127 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln1118_fu_709      |    0    |    0    |    19   |
|          |       add_ln703_fu_759      |    0    |    0    |    16   |
|          |      add_ln703_1_fu_765     |    0    |    0    |    16   |
|          |      add_ln703_2_fu_771     |    0    |    0    |    16   |
|          |      add_ln703_3_fu_777     |    0    |    0    |    16   |
|    add   |      add_ln703_4_fu_783     |    0    |    0    |    16   |
|          |      add_ln703_5_fu_789     |    0    |    0    |    16   |
|          |      add_ln703_6_fu_795     |    0    |    0    |    16   |
|          |      add_ln703_7_fu_801     |    0    |    0    |    16   |
|          |      add_ln703_8_fu_807     |    0    |    0    |    16   |
|          |      add_ln703_9_fu_813     |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |     mul_ln1118_8_fu_146     |    1    |    0    |    5    |
|          |     mul_ln1118_3_fu_147     |    1    |    0    |    5    |
|          |     mul_ln1118_4_fu_148     |    1    |    0    |    5    |
|          |     mul_ln1118_2_fu_149     |    1    |    0    |    5    |
|    mul   |      mul_ln1118_fu_151      |    1    |    0    |    5    |
|          |     mul_ln1118_6_fu_152     |    1    |    0    |    5    |
|          |     mul_ln1118_1_fu_153     |    1    |    0    |    5    |
|          |     mul_ln1118_7_fu_154     |    1    |    0    |    5    |
|          |     mul_ln1118_5_fu_155     |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_9_V_read_5_read_fu_86 |    0    |    0    |    0    |
|          |  data_8_V_read_5_read_fu_92 |    0    |    0    |    0    |
|          |  data_7_V_read_5_read_fu_98 |    0    |    0    |    0    |
|          | data_6_V_read_5_read_fu_104 |    0    |    0    |    0    |
|   read   | data_5_V_read_5_read_fu_110 |    0    |    0    |    0    |
|          | data_4_V_read_5_read_fu_116 |    0    |    0    |    0    |
|          | data_3_V_read_5_read_fu_122 |    0    |    0    |    0    |
|          | data_2_V_read_5_read_fu_128 |    0    |    0    |    0    |
|          | data_1_V_read_5_read_fu_134 |    0    |    0    |    0    |
|          | data_0_V_read_5_read_fu_140 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_580     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_595    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_610    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_625    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_640    |    0    |    0    |    0    |
|   sext   |     sext_ln1118_5_fu_655    |    0    |    0    |    0    |
|          |     sext_ln1118_6_fu_670    |    0    |    0    |    0    |
|          |     sext_ln1118_7_fu_693    |    0    |    0    |    0    |
|          |     sext_ln1118_8_fu_705    |    0    |    0    |    0    |
|          |      sext_ln708_fu_725      |    0    |    0    |    0    |
|          |     sext_ln1118_9_fu_729    |    0    |    0    |    0    |
|          |    sext_ln1118_10_fu_744    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_585       |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_600    |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_615    |    0    |    0    |    0    |
|          |     trunc_ln708_3_fu_630    |    0    |    0    |    0    |
|partselect|     trunc_ln708_4_fu_645    |    0    |    0    |    0    |
|          |     trunc_ln708_5_fu_660    |    0    |    0    |    0    |
|          |     trunc_ln708_6_fu_675    |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_715    |    0    |    0    |    0    |
|          |     trunc_ln708_8_fu_734    |    0    |    0    |    0    |
|          |     trunc_ln708_9_fu_749    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_685        |    0    |    0    |    0    |
|          |     shl_ln1118_s_fu_697     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |    0    |   224   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    9   |    0   |   224  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |    0   |   224  |
+-----------+--------+--------+--------+
