tegra132_init_table	,	V_86
pmc	,	V_22
TEGRA124_CLK_PLL_D2	,	V_66
writel_relaxed	,	F_33
RST_DFLL_DVCO	,	V_80
emc_lock	,	V_14
tegra124_132_clock_init_pre	,	F_38
ARRAY_SIZE	,	F_45
TEGRA124_CLK_PLL_DP	,	V_64
tegra124_cpu_clock_resume	,	F_27
PLLD_MISC	,	V_7
CLK_SET_RATE_GATE	,	V_35
"pll_re_out"	,	L_32
tegra124_pll_d2_params	,	V_65
node	,	V_89
tegra_audio_clk_init	,	F_47
tegra_clk_register_plle_tegra114	,	F_19
pr_err	,	F_40
tegra_cpu_car_ops	,	V_100
tegra_clk_pll_x	,	V_106
PLLD_BASE	,	V_96
"pll_u"	,	L_25
device_node	,	V_87
tegra_fixed_clk_init	,	F_46
pll_dp_params	,	V_63
tegra124_audio_plls	,	V_95
tegra_clk_register_periph_fixed	,	F_3
"pll_d"	,	L_30
"cml1"	,	L_13
"pll_m_out1"	,	L_23
clk_csite_src	,	V_72
tegra124_periph_clk_init	,	F_1
pmc_match	,	V_91
TEGRA124_CLK_PLL_U_48M	,	V_47
TEGRA124_CLK_PLL_D_DSI_OUT	,	V_9
TEGRA124_CLK_PLL_U_12M	,	V_48
v	,	V_81
tegra_super_clk_gen4_init	,	F_53
"pll_d2_out0"	,	L_36
of_iomap	,	F_39
"cml0"	,	L_11
"pll_e"	,	L_12
clk_readl	,	F_49
tegra_clk_register_pllxc	,	F_10
TEGRA124_CLK_PLL_C_UD	,	V_29
__iomem	,	T_2
pll_c3_params	,	V_32
pll_m_params	,	V_36
pll_e_params	,	V_59
pll_c2_params	,	V_30
"ioremap tegra124/tegra132 CAR failed\n"	,	L_37
pll_c_params	,	V_23
"pll_d_dsi_out"	,	L_5
tegra_clk_register_emc	,	F_56
tegra124_cpu_clock_suspend	,	F_25
clk_register_clkdev	,	F_7
reg	,	V_69
pll_p_params	,	V_21
"dpaux"	,	L_3
pll_x_params	,	V_97
tegra_clk_register_periph_gate	,	F_5
tegra_clk_register_pll_out	,	F_12
"pll_c"	,	L_14
TEGRA124_CLK_PLL_D2_OUT0	,	V_67
tegra_init_from_table	,	F_29
tegra_clk_cclk_g	,	V_103
pll_re_lock	,	V_53
PLLU_BASE	,	V_44
TEGRA124_CLK_MC	,	V_15
readl_relaxed	,	F_31
tegra_clk_init	,	F_43
CLK_IGNORE_UNUSED	,	V_34
"pll_re_vco"	,	L_31
PLLM_OUT	,	V_38
pll_e_lock	,	V_17
"pll_u_60M"	,	L_27
tegra_init_special_resets	,	F_54
"Can't map pmc registers\n"	,	L_39
TEGRA124_CLK_XUSB_SS_DIV2	,	V_5
"pll_p"	,	L_4
pll_d_lock	,	V_8
clk_register_gate	,	F_4
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_70
tegra124_reset_assert	,	F_35
TEGRA124_CLK_PLL_C2	,	V_31
tegra_register_devclks	,	F_57
TEGRA124_CLK_PLL_C3	,	V_33
tegra_clk_register_pllss	,	F_20
TEGRA124_CLK_PLL_C4	,	V_62
periph_clk_enb_refcnt	,	V_10
DVFS_DFLL_RESET_SHIFT	,	V_82
TEGRA124_CLK_PLL_M_UD	,	V_40
BIT	,	F_50
"pll_dp"	,	L_34
"pll_m_out1_div"	,	L_22
clk_base	,	V_1
TEGRA124_CLK_PLL_U_60M	,	V_46
"pll_c_out1_div"	,	L_16
common_init_table	,	V_77
tegra124_clock_assert_dfll_dvco_reset	,	F_32
tegra124_clock_init	,	F_58
"pll_d_out0"	,	L_6
id	,	V_83
"xusb_ss_src"	,	L_2
clk	,	V_3
PLLC_OUT	,	V_25
tegra_pmc_clk_init	,	F_48
"pll_c_ud"	,	L_18
TEGRA124_CLK_PLL_U_480M	,	V_45
tegra124_wait_cpu_in_reset	,	F_21
cclkg_divider	,	V_76
tegra_clk_register_pllre	,	F_17
pll_ref_freq	,	V_54
TEGRA124_CLK_PLL_M_OUT1	,	V_39
tegra124_132_clock_init_post	,	F_52
tegra_add_of_provider	,	F_55
tegra_clk_pll_x_out0	,	V_107
CLK_SOURCE_EMC	,	V_13
tegra_clk_register_pll	,	F_16
CLK_SOURCE_CSITE	,	V_73
clk_register_fixed_factor	,	F_2
tegra124_pll_init	,	F_9
"xusb_ss_div2"	,	L_1
tegra124_init_table	,	V_79
TEGRA124_CLK_DSIA	,	V_11
TEGRA124_CLK_EMC	,	V_98
pll_u_params	,	V_41
TEGRA124_CLK_DSIB	,	V_12
pll_u_lock	,	V_42
"pll_d2"	,	L_35
EINVAL	,	V_85
"pll_m"	,	L_21
clk_writel	,	F_51
tegra_osc_clk_init	,	F_44
CLK_SET_RATE_PARENT	,	V_27
"pll_ref"	,	L_15
"pll_u_12M"	,	L_29
tegra_clk_apply_init_table	,	V_102
__init	,	T_1
PLLRE_BASE	,	V_56
"dsia"	,	L_7
TEGRA124_RST_DFLL_DVCO	,	V_84
clk_register_divider_table	,	F_18
tegra_clk_register_mc	,	F_6
TEGRA124_CLK_PLL_E	,	V_60
pmc_base	,	V_2
TEGRA124_CLK_PLL_C	,	V_24
TEGRA124_CLK_PLL_D	,	V_50
of_find_matching_node	,	F_41
tegra124_input_freq	,	V_93
pll_re_div_table	,	V_57
tegra124_disable_cpu_clock	,	F_24
TEGRA124_CLK_PLL_U	,	V_43
pll_d_params	,	V_49
pll_re_vco_params	,	V_52
pll_c4_params	,	V_61
u32	,	T_3
tegra124_clock_apply_init_table	,	F_28
tegra124_reset_deassert	,	F_36
tegra_clk_cclk_lp	,	V_105
TEGRA124_CLK_PLL_M	,	V_37
"pll_u_48M"	,	L_28
TEGRA124_CLK_PLL_RE_VCO	,	V_55
tegra132_clock_apply_init_table	,	F_37
plld_base	,	V_90
cclkg_burst	,	V_74
"pll_c2"	,	L_19
cpu	,	V_68
"pll_m_ud"	,	L_24
TEGRA124_CLK_PLL_D_OUT0	,	V_51
tegra124_car_barrier	,	F_30
tegra_clk_register_pllm	,	F_14
tegra124_clks	,	V_20
"Failed to find pmc node\n"	,	L_38
tegra132_clock_init	,	F_59
TEGRA124_CLK_CLK_MAX	,	V_78
tegra124_cpu_clk_sctx	,	V_71
PLLE_AUX	,	V_16
present	,	V_104
clks	,	V_4
TEGRA124_CLK_PLL_C_OUT1	,	V_28
tegra_clk_register_pllu_tegra114	,	F_15
np	,	V_88
CCLKG_BURST_POLICY	,	V_75
"pll_c3"	,	L_20
TEGRA124_CLK_CML1	,	V_19
TEGRA124_CLK_CML0	,	V_18
tegra_clk_register_divider	,	F_11
devclks	,	V_99
tegra124_cpu_car_ops	,	V_101
osc_freq	,	V_94
tegra_clk_register_pllc	,	F_13
"pll_c_out1"	,	L_17
TEGRA_DIVIDER_ROUND_UP	,	V_26
"dsib"	,	L_8
readl	,	F_22
writel	,	F_26
"emc"	,	L_10
WARN_ON	,	F_42
"pll_c4"	,	L_33
TEGRA124_CAR_BANK_COUNT	,	V_92
TEGRA124_CLK_DPAUX	,	V_6
tegra_periph_clk_init	,	F_8
TEGRA124_CLK_PLL_RE_OUT	,	V_58
tegra124_clock_deassert_dfll_dvco_reset	,	F_34
"pll_u_480M"	,	L_26
"mc"	,	L_9
cpu_relax	,	F_23
