v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 1250 -550 1400 -550 { lab=Vout2}
N 670 -490 690 -490 { lab=#net1}
N 810 -310 870 -310 { lab=Vout}
N 870 -520 870 -310 { lab=Vout}
N 660 -490 660 -310 { lab=#net1}
N 660 -310 750 -310 { lab=#net1}
N 610 -490 670 -490 { lab=#net1}
N 610 -550 690 -550 { lab=#net2}
N 1380 -530 1440 -530 { lab=Vout2}
N 1380 -550 1380 -530 { lab=Vout2}
N 1510 -520 1540 -520 { lab=#net3}
N 1540 -520 1540 -440 { lab=#net3}
N 1840 -460 1840 -440 { lab=#net3}
N 1870 -550 1900 -550 { lab=Q0}
N 1890 -580 1890 -550 { lab=Q0}
N 1990 -500 2050 -500 { lab=Qn0}
N 2050 -640 2050 -500 { lab=Qn0}
N 1750 -640 2050 -640 { lab=Qn0}
N 1750 -640 1750 -550 { lab=Qn0}
N 1750 -550 1780 -550 { lab=Qn0}
N 1960 -460 1960 -440 { lab=#net4}
N 1960 -340 1960 -320 { lab=#net3}
N 1840 -320 1960 -320 { lab=#net3}
N 1840 -440 1840 -320 { lab=#net3}
N 2240 -550 2270 -550 { lab=Q1}
N 2360 -500 2420 -500 { lab=Qn1}
N 2420 -640 2420 -500 { lab=Qn1}
N 2120 -640 2420 -640 { lab=Qn1}
N 2120 -640 2120 -550 { lab=Qn1}
N 2120 -550 2150 -550 { lab=Qn1}
N 2610 -550 2640 -550 { lab=Q2}
N 2730 -500 2790 -500 { lab=Qn2}
N 2790 -640 2790 -500 { lab=Qn2}
N 2490 -640 2790 -640 { lab=Qn2}
N 2490 -640 2490 -550 { lab=Qn2}
N 2490 -550 2520 -550 { lab=Qn2}
N 2980 -550 3010 -550 { lab=Q3}
N 3100 -500 3160 -500 { lab=Qn3}
N 3160 -640 3160 -500 { lab=Qn3}
N 2860 -640 3160 -640 { lab=Qn3}
N 2860 -640 2860 -550 { lab=Qn3}
N 2860 -550 2890 -550 { lab=Qn3}
N 3350 -550 3380 -550 { lab=Q4}
N 3470 -500 3530 -500 { lab=Qn4}
N 3530 -640 3530 -500 { lab=Qn4}
N 3230 -640 3530 -640 { lab=Qn4}
N 3230 -640 3230 -550 { lab=Qn4}
N 3230 -550 3260 -550 { lab=Qn4}
N 2260 -680 2260 -550 { lab=Q1}
N 2620 -680 2620 -550 { lab=Q2}
N 2990 -680 2990 -550 { lab=Q3}
N 3360 -680 3360 -550 { lab=Q4}
N 2330 -460 2330 -320 { lab=0clk}
N 2050 -320 2330 -320 { lab=0clk}
N 2210 -360 2210 -320 { lab=0clk}
N 2700 -460 2700 -320 { lab=1clk}
N 2420 -320 2700 -320 { lab=1clk}
N 2580 -360 2580 -320 { lab=1clk}
N 3070 -460 3070 -320 { lab=2clk}
N 2790 -320 3070 -320 { lab=2clk}
N 2950 -360 2950 -320 { lab=2clk}
N 3440 -460 3440 -320 { lab=3clk}
N 3160 -320 3440 -320 { lab=3clk}
N 3320 -360 3320 -320 { lab=3clk}
N 3740 -550 3770 -550 { lab=Q5}
N 3860 -500 3920 -500 { lab=Qn5}
N 3920 -640 3920 -500 { lab=Qn5}
N 3620 -640 3920 -640 { lab=Qn5}
N 3620 -640 3620 -550 { lab=Qn5}
N 3620 -550 3650 -550 { lab=Qn5}
N 4110 -550 4140 -550 { lab=Q6}
N 4230 -500 4290 -500 { lab=Qn6}
N 4290 -640 4290 -500 { lab=Qn6}
N 3990 -640 4290 -640 { lab=Qn6}
N 3990 -640 3990 -550 { lab=Qn6}
N 3990 -550 4020 -550 { lab=Qn6}
N 3750 -680 3750 -550 { lab=Q5}
N 4120 -680 4120 -550 { lab=Q6}
N 3830 -460 3830 -320 { lab=4clk}
N 3550 -320 3830 -320 { lab=4clk}
N 3710 -360 3710 -320 { lab=4clk}
N 4200 -460 4200 -320 { lab=5clk}
N 3920 -320 4200 -320 { lab=5clk}
N 4080 -360 4080 -320 { lab=5clk}
N 1540 -440 1840 -440 { lab=#net3}
N 870 -520 1070 -520 { lab=Vout}
N 520 -490 550 -490 { lab=#net5}
N 400 -550 550 -550 { lab=#net6}
N 360 -510 360 -320 { lab=#net7}
N 480 -450 480 -390 { lab=#net7}
N 360 -390 480 -390 { lab=#net7}
N 1050 -580 1070 -580 { lab=#net8}
N 1010 -540 1010 -350 { lab=#net7}
N 360 -350 1010 -350 { lab=#net7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 1040 -550 0 0 {name=X2}
C {madvlsi/gnd.sym} 1150 -450 0 0 {name=l3 lab=GND}
C {madvlsi/vdd.sym} 1150 -650 0 0 {name=l6 lab=VDD}
C {devices/lab_pin.sym} 1440 -510 0 0 {name=l10 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 320 -780 0 0 {name=Vdd
value=1.8}
C {madvlsi/gnd.sym} 320 -750 0 0 {name=l23 lab=GND}
C {madvlsi/vdd.sym} 320 -810 0 0 {name=l26 lab=VDD}
C {madvlsi/vsource.sym} 420 -790 0 0 {name=VCLK
value="pulse(0 1.8 5u 1n 1n 5u 10u)"}
C {madvlsi/gnd.sym} 420 -760 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} 420 -820 0 0 {name=l25 sig_type=std_logic lab=CLK}
C {madvlsi/vsource.sym} 120 -780 0 0 {name=Vdd1
value=0.2}
C {madvlsi/gnd.sym} 120 -750 0 0 {name=l11 lab=GND}
C {madvlsi/vsource.sym} 210 -780 0 0 {name=Vin
value=0.4}
C {madvlsi/gnd.sym} 210 -750 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} 120 -810 1 0 {name=l12 sig_type=std_logic lab=Vhalf}
C {devices/lab_pin.sym} 210 -810 1 0 {name=l14 sig_type=std_logic lab=Vin}
C {madvlsi/isource.sym} 1090 -470 1 0 {name=I2
value=1u}
C {madvlsi/gnd.sym} 1060 -470 0 0 {name=l39 lab=GND}
C {devices/code_shown.sym} 650 -1010 0 0 {name=SPICE only_toplevel=false value=".ic v(Vout)=0.8
.ic v(Q0)=0 v(Qn0)=1.8
.ic v(Q1)=0 v(Qn1)=1.8
.ic v(Q2)=0 v(Qn2)=1.8
.ic v(Q3)=0 v(Qn3)=1.8
.ic v(Q4)=0 v(Qn4)=1.8
.ic v(Q5)=0 v(Qn5)=1.8
.ic v(Q6)=0 v(Qn6)=1.8
.control
  save all
  tran 1u 1000u
  plot v(Q0) v(Q1)
  plot v(Q2) v(Q3)
  plot v(Q4) v(Q5)
  plot v(Q6)
.endc"}
C {madvlsi/capacitor.sym} 780 -310 1 0 {name=C1
value=15p
m=1}
C {devices/lab_pin.sym} 890 -520 3 0 {name=l2 sig_type=std_logic lab=Vout}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} 660 -520 0 0 {name=X1}
C {madvlsi/gnd.sym} 770 -420 0 0 {name=l7 lab=GND}
C {madvlsi/vdd.sym} 770 -620 0 0 {name=l1 lab=VDD}
C {madvlsi/resistor.sym} 580 -490 1 0 {name=R1
value=15M
m=1}
C {madvlsi/capacitor.sym} 640 -580 2 0 {name=C2
value=15p
m=1}
C {madvlsi/resistor.sym} 580 -550 1 0 {name=R2
value=15M
m=1}
C {madvlsi/gnd.sym} 640 -610 2 0 {name=l38 lab=GND}
C {madvlsi/isource.sym} 710 -440 1 0 {name=I1
value=1u}
C {madvlsi/gnd.sym} 680 -440 0 0 {name=l4 lab=GND}
C {madvlsi/vsource.sym} 40 -780 0 0 {name=Vdd3
value=0.8}
C {madvlsi/gnd.sym} 40 -750 0 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 40 -810 1 0 {name=l56 sig_type=std_logic lab=Vref}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -160 3 0 {name=X4 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 360 -260 3 0 {name=X5 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/gnd.sym} 400 -160 3 0 {name=l57 lab=GND}
C {madvlsi/gnd.sym} 400 -260 3 0 {name=l58 lab=GND}
C {madvlsi/vdd.sym} 320 -260 3 0 {name=l59 lab=VDD}
C {madvlsi/vdd.sym} 320 -160 3 0 {name=l60 lab=VDD}
C {devices/lab_pin.sym} 1400 -550 2 0 {name=l61 sig_type=std_logic lab=Vout2}
C {madvlsi/tt_models.sym} 120 -620 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/and2.sym} 1410 -520 0 0 {name=X6}
C {madvlsi/vdd.sym} 1470 -550 0 0 {name=l62 lab=VDD}
C {madvlsi/gnd.sym} 1470 -490 0 0 {name=l63 lab=GND}
C {devices/lab_pin.sym} 1890 -580 1 0 {name=l40 sig_type=std_logic lab=Q0}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1730 -520 0 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 1850 -520 0 0 {name=X8}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 1960 -380 3 0 {name=X10 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 1920 -380 3 0 {name=l18 lab=VDD}
C {madvlsi/gnd.sym} 2000 -380 3 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} 2260 -680 1 0 {name=l20 sig_type=std_logic lab=Q1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2100 -520 0 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2220 -520 0 0 {name=X12}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2210 -400 3 0 {name=X15 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2170 -400 3 0 {name=l21 lab=VDD}
C {madvlsi/gnd.sym} 2250 -400 3 0 {name=l24 lab=GND}
C {devices/lab_pin.sym} 2050 -500 2 0 {name=l27 sig_type=std_logic lab=Qn0}
C {devices/lab_pin.sym} 2420 -500 2 0 {name=l28 sig_type=std_logic lab=Qn1}
C {devices/lab_pin.sym} 2620 -680 1 0 {name=l29 sig_type=std_logic lab=Q2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2470 -520 0 0 {name=X16}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2590 -520 0 0 {name=X19}
C {devices/lab_pin.sym} 2790 -500 2 0 {name=l30 sig_type=std_logic lab=Qn2}
C {devices/lab_pin.sym} 2990 -680 1 0 {name=l31 sig_type=std_logic lab=Q3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2840 -520 0 0 {name=X23}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 2960 -520 0 0 {name=X24}
C {devices/lab_pin.sym} 3160 -500 2 0 {name=l32 sig_type=std_logic lab=Qn3}
C {devices/lab_pin.sym} 3360 -680 1 0 {name=l33 sig_type=std_logic lab=Q4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3210 -520 0 0 {name=X25}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3330 -520 0 0 {name=X26}
C {devices/lab_pin.sym} 3530 -500 2 0 {name=l34 sig_type=std_logic lab=Qn4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2580 -400 3 0 {name=X27 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2540 -400 3 0 {name=l35 lab=VDD}
C {madvlsi/gnd.sym} 2620 -400 3 0 {name=l36 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 2950 -400 3 0 {name=X28 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 2910 -400 3 0 {name=l37 lab=VDD}
C {madvlsi/gnd.sym} 2990 -400 3 0 {name=l41 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3320 -400 3 0 {name=X29 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3280 -400 3 0 {name=l42 lab=VDD}
C {madvlsi/gnd.sym} 3360 -400 3 0 {name=l43 lab=GND}
C {devices/lab_pin.sym} 1870 -500 2 0 {name=l44 sig_type=std_logic lab=0clk}
C {devices/lab_pin.sym} 2240 -500 2 0 {name=l45 sig_type=std_logic lab=1clk}
C {devices/lab_pin.sym} 2610 -500 2 0 {name=l46 sig_type=std_logic lab=2clk}
C {devices/lab_pin.sym} 2980 -500 2 0 {name=l47 sig_type=std_logic lab=3clk}
C {devices/lab_pin.sym} 3350 -500 2 0 {name=l48 sig_type=std_logic lab=4clk}
C {devices/lab_pin.sym} 2050 -320 0 0 {name=l49 sig_type=std_logic lab=0clk}
C {devices/lab_pin.sym} 2420 -320 0 0 {name=l50 sig_type=std_logic lab=1clk}
C {devices/lab_pin.sym} 2790 -320 0 0 {name=l51 sig_type=std_logic lab=2clk}
C {devices/lab_pin.sym} 3160 -320 0 0 {name=l52 sig_type=std_logic lab=3clk}
C {devices/lab_pin.sym} 3750 -680 1 0 {name=l53 sig_type=std_logic lab=Q5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3600 -520 0 0 {name=X30}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3720 -520 0 0 {name=X31}
C {devices/lab_pin.sym} 3920 -500 2 0 {name=l54 sig_type=std_logic lab=Qn5}
C {devices/lab_pin.sym} 4120 -680 1 0 {name=l65 sig_type=std_logic lab=Q6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 3970 -520 0 0 {name=X32}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/dff.sym} 4090 -520 0 0 {name=X33}
C {devices/lab_pin.sym} 4290 -500 2 0 {name=l99 sig_type=std_logic lab=Qn6}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 3710 -400 3 0 {name=X34 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 3670 -400 3 0 {name=l110 lab=VDD}
C {madvlsi/gnd.sym} 3750 -400 3 0 {name=l111 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} 4080 -400 3 0 {name=X35 Wp=1 Lp=0.15 WW=1 LL=0.15}
C {madvlsi/vdd.sym} 4040 -400 3 0 {name=l115 lab=VDD}
C {madvlsi/gnd.sym} 4120 -400 3 0 {name=l117 lab=GND}
C {devices/lab_pin.sym} 3740 -500 2 0 {name=l122 sig_type=std_logic lab=5clk}
C {devices/lab_pin.sym} 4110 -500 2 0 {name=l123 sig_type=std_logic lab=6clk}
C {devices/lab_pin.sym} 3550 -320 0 0 {name=l124 sig_type=std_logic lab=4clk}
C {devices/lab_pin.sym} 3920 -320 0 0 {name=l125 sig_type=std_logic lab=5clk}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 360 -550 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 480 -490 0 0 {name=X9}
C {devices/lab_pin.sym} 320 -530 0 0 {name=l5 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 970 -560 0 0 {name=l8 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 440 -470 0 0 {name=l15 sig_type=std_logic lab=Vin}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/mux2.sym} 1010 -580 0 0 {name=X13}
C {madvlsi/gnd.sym} 970 -600 1 0 {name=l64 lab=GND}
C {madvlsi/gnd.sym} 440 -510 1 0 {name=l9 lab=GND}
C {madvlsi/gnd.sym} 320 -570 1 0 {name=l16 lab=GND}
C {madvlsi/vdd.sym} 360 -120 2 0 {name=l17 lab=VDD}
