Warning (10268): Verilog HDL information at RegFile.v(29): always construct contains both blocking and non-blocking assignments File: C:/Users/Windows/Desktop/dual-old/dual_issue_git/RegFile.v Line: 29
