lib_name: bag2_analog
cell_name: mirror_p
pins: [ "in", "out", "s_in", "VDD", "s_out" ]
instances:
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XIN:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "s_in"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
  XOUT:
    lib_name: BAG_prim
    cell_name: pmos4_svt
    instpins:
      S:
        direction: inputOutput
        net_name: "s_out"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "out"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
