#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c98702d830 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x55c98704e330_0 .var "readAddress1", 4 0;
v0x55c98704e410_0 .var "readAddress2", 4 0;
v0x55c98704e4e0_0 .net "readData1", 15 0, v0x55c98704ddc0_0;  1 drivers
v0x55c98704e5e0_0 .net "readData2", 15 0, v0x55c98704dea0_0;  1 drivers
v0x55c98704e6b0_0 .var "select", 0 0;
v0x55c98704e7a0_0 .var "writeAddress", 4 0;
v0x55c98704e870_0 .var "writeData", 15 0;
E_0x55c9870177b0 .event edge, v0x55c98704ddc0_0, v0x55c98704dea0_0;
S_0x55c98702d9b0 .scope module, "r1" "register" 2 9, 3 2 0, S_0x55c98702d830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "readAddress1"
    .port_info 2 /INPUT 5 "readAddress2"
    .port_info 3 /OUTPUT 16 "readData1"
    .port_info 4 /OUTPUT 16 "readData2"
    .port_info 5 /INPUT 5 "writeAddress"
    .port_info 6 /INPUT 16 "writeData"
v0x55c98702dd60 .array "imem", 31 0, 15 0;
v0x55c98704dc20_0 .net "readAddress1", 4 0, v0x55c98704e330_0;  1 drivers
v0x55c98704dd00_0 .net "readAddress2", 4 0, v0x55c98704e410_0;  1 drivers
v0x55c98704ddc0_0 .var "readData1", 15 0;
v0x55c98704dea0_0 .var "readData2", 15 0;
v0x55c98704dfd0_0 .net "select", 0 0, v0x55c98704e6b0_0;  1 drivers
v0x55c98704e090_0 .net "writeAddress", 4 0, v0x55c98704e7a0_0;  1 drivers
v0x55c98704e170_0 .net "writeData", 15 0, v0x55c98704e870_0;  1 drivers
v0x55c98702dd60_0 .array/port v0x55c98702dd60, 0;
v0x55c98702dd60_1 .array/port v0x55c98702dd60, 1;
E_0x55c987018440/0 .event edge, v0x55c98704dfd0_0, v0x55c98704dc20_0, v0x55c98702dd60_0, v0x55c98702dd60_1;
v0x55c98702dd60_2 .array/port v0x55c98702dd60, 2;
v0x55c98702dd60_3 .array/port v0x55c98702dd60, 3;
v0x55c98702dd60_4 .array/port v0x55c98702dd60, 4;
v0x55c98702dd60_5 .array/port v0x55c98702dd60, 5;
E_0x55c987018440/1 .event edge, v0x55c98702dd60_2, v0x55c98702dd60_3, v0x55c98702dd60_4, v0x55c98702dd60_5;
v0x55c98702dd60_6 .array/port v0x55c98702dd60, 6;
v0x55c98702dd60_7 .array/port v0x55c98702dd60, 7;
v0x55c98702dd60_8 .array/port v0x55c98702dd60, 8;
v0x55c98702dd60_9 .array/port v0x55c98702dd60, 9;
E_0x55c987018440/2 .event edge, v0x55c98702dd60_6, v0x55c98702dd60_7, v0x55c98702dd60_8, v0x55c98702dd60_9;
v0x55c98702dd60_10 .array/port v0x55c98702dd60, 10;
v0x55c98702dd60_11 .array/port v0x55c98702dd60, 11;
v0x55c98702dd60_12 .array/port v0x55c98702dd60, 12;
v0x55c98702dd60_13 .array/port v0x55c98702dd60, 13;
E_0x55c987018440/3 .event edge, v0x55c98702dd60_10, v0x55c98702dd60_11, v0x55c98702dd60_12, v0x55c98702dd60_13;
v0x55c98702dd60_14 .array/port v0x55c98702dd60, 14;
v0x55c98702dd60_15 .array/port v0x55c98702dd60, 15;
v0x55c98702dd60_16 .array/port v0x55c98702dd60, 16;
v0x55c98702dd60_17 .array/port v0x55c98702dd60, 17;
E_0x55c987018440/4 .event edge, v0x55c98702dd60_14, v0x55c98702dd60_15, v0x55c98702dd60_16, v0x55c98702dd60_17;
v0x55c98702dd60_18 .array/port v0x55c98702dd60, 18;
v0x55c98702dd60_19 .array/port v0x55c98702dd60, 19;
v0x55c98702dd60_20 .array/port v0x55c98702dd60, 20;
v0x55c98702dd60_21 .array/port v0x55c98702dd60, 21;
E_0x55c987018440/5 .event edge, v0x55c98702dd60_18, v0x55c98702dd60_19, v0x55c98702dd60_20, v0x55c98702dd60_21;
v0x55c98702dd60_22 .array/port v0x55c98702dd60, 22;
v0x55c98702dd60_23 .array/port v0x55c98702dd60, 23;
v0x55c98702dd60_24 .array/port v0x55c98702dd60, 24;
v0x55c98702dd60_25 .array/port v0x55c98702dd60, 25;
E_0x55c987018440/6 .event edge, v0x55c98702dd60_22, v0x55c98702dd60_23, v0x55c98702dd60_24, v0x55c98702dd60_25;
v0x55c98702dd60_26 .array/port v0x55c98702dd60, 26;
v0x55c98702dd60_27 .array/port v0x55c98702dd60, 27;
v0x55c98702dd60_28 .array/port v0x55c98702dd60, 28;
v0x55c98702dd60_29 .array/port v0x55c98702dd60, 29;
E_0x55c987018440/7 .event edge, v0x55c98702dd60_26, v0x55c98702dd60_27, v0x55c98702dd60_28, v0x55c98702dd60_29;
v0x55c98702dd60_30 .array/port v0x55c98702dd60, 30;
v0x55c98702dd60_31 .array/port v0x55c98702dd60, 31;
E_0x55c987018440/8 .event edge, v0x55c98702dd60_30, v0x55c98702dd60_31, v0x55c98704dd00_0, v0x55c98704e170_0;
E_0x55c987018440/9 .event edge, v0x55c98704e090_0;
E_0x55c987018440 .event/or E_0x55c987018440/0, E_0x55c987018440/1, E_0x55c987018440/2, E_0x55c987018440/3, E_0x55c987018440/4, E_0x55c987018440/5, E_0x55c987018440/6, E_0x55c987018440/7, E_0x55c987018440/8, E_0x55c987018440/9;
    .scope S_0x55c98702d9b0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x55c98702d9b0;
T_1 ;
    %wait E_0x55c987018440;
    %load/vec4 v0x55c98704dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c98704dc20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c98702dd60, 4;
    %assign/vec4 v0x55c98704ddc0_0, 0;
    %load/vec4 v0x55c98704dd00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c98702dd60, 4;
    %assign/vec4 v0x55c98704dea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c98704e170_0;
    %load/vec4 v0x55c98704e090_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c98702dd60, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c98702d830;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c98704e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c98704e330_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c98704e410_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c98704e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c98704e7a0_0, 0, 5;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x55c98704e870_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c98704e6b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c98704e7a0_0, 0, 5;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x55c98704e870_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c98704e6b0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c98704e330_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55c98704e410_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x55c98702d830;
T_3 ;
    %wait E_0x55c9870177b0;
    %vpi_call 2 21 "$monitor", $time, "     readData1=%d    readData2=%d", v0x55c98704e4e0_0, v0x55c98704e5e0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./main.v";
