-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Thu May 28 10:54:48 2026
-- Host        : sw running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub
--               e:/FPGAcam/udp_cam/udp_cam.srcs/sources_1/ip/uisetvbuf_0/uisetvbuf_0_stub.vhdl
-- Design      : uisetvbuf_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a35tfgg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity uisetvbuf_0 is
  Port ( 
    bufn_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bufn_o : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );

end uisetvbuf_0;

architecture stub of uisetvbuf_0 is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "bufn_i[7:0],bufn_o[7:0]";
attribute X_CORE_INFO : string;
attribute X_CORE_INFO of stub : architecture is "uisetvbuf,Vivado 2019.2";
begin
end;
