

================================================================
== Vitis HLS Report for 'accel'
================================================================
* Date:           Tue Oct 18 21:15:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.725 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   517523|   517523|  5.175 ms|  5.175 ms|  422242|  422242|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%gmem_softmax_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_biases" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 32 'read' 'gmem_softmax_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%gmem_softmax_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_weights" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 33 'read' 'gmem_softmax_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%gmem_dense_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_biases" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 34 'read' 'gmem_dense_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%gmem_dense_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_weights" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 35 'read' 'gmem_dense_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%gmem_conv2d_64_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_biases" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 36 'read' 'gmem_conv2d_64_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%gmem_conv2d_64_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_weights" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 37 'read' 'gmem_conv2d_64_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%gmem_conv2d_32_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_biases" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 38 'read' 'gmem_conv2d_32_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%gmem_conv2d_32_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_weights" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 39 'read' 'gmem_conv2d_32_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_softmax_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 40 'alloca' 'gmem_softmax_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_dense_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 41 'alloca' 'gmem_dense_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_maxp2d_64_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 42 'alloca' 'gmem_maxp2d_64_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_conv2d_64_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 43 'alloca' 'gmem_conv2d_64_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_maxp2d_32_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 44 'alloca' 'gmem_maxp2d_32_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_conv2d_32_feature_map_c = alloca i64 1" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 45 'alloca' 'gmem_conv2d_32_feature_map_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv2d_32_feature_map_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:602]   --->   Operation 46 'alloca' 'conv2d_32_feature_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv2d_32_activations_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:603]   --->   Operation 47 'alloca' 'conv2d_32_activations_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 25088> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%maxp2d_32_feature_map_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:605]   --->   Operation 48 'alloca' 'maxp2d_32_feature_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%maxp2d_32_activations_window_stream = alloca i64 1"   --->   Operation 49 'alloca' 'maxp2d_32_activations_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 6272> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv2d_64_feature_map_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:608]   --->   Operation 50 'alloca' 'conv2d_64_feature_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv2d_64_activations_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:609]   --->   Operation 51 'alloca' 'conv2d_64_activations_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 12544> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%maxp2d_64_feature_map_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:611]   --->   Operation 52 'alloca' 'maxp2d_64_feature_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%maxp2d_64_activations_window_stream = alloca i64 1"   --->   Operation 53 'alloca' 'maxp2d_64_activations_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 3136> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dense_feature_map_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:614]   --->   Operation 54 'alloca' 'dense_feature_map_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dense_activations_stream = alloca i64 1" [forward_prop/src/forward_prop.cpp:615]   --->   Operation 55 'alloca' 'dense_activations_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.29> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 128> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv2d_32_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:618]   --->   Operation 56 'alloca' 'conv2d_32_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 25088> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%maxp2d_32_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:619]   --->   Operation 57 'alloca' 'maxp2d_32_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6272> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv2d_64_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:620]   --->   Operation 58 'alloca' 'conv2d_64_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 12544> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%maxp2d_64_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:621]   --->   Operation 59 'alloca' 'maxp2d_64_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3136> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dense_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:622]   --->   Operation 60 'alloca' 'dense_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%softmax_f_map_out = alloca i64 1" [forward_prop/src/forward_prop.cpp:623]   --->   Operation 61 'alloca' 'softmax_f_map_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv2d_32_window_stream = alloca i64 1"   --->   Operation 62 'alloca' 'conv2d_32_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv2d_32_padded_window_stream = alloca i64 1"   --->   Operation 63 'alloca' 'conv2d_32_padded_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_sums = alloca i64 1" [forward_prop/src/forward_prop.cpp:629]   --->   Operation 64 'alloca' 'kernel_sums' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%maxp2d_32_window_stream = alloca i64 1"   --->   Operation 65 'alloca' 'maxp2d_32_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv2d_64_window_stream = alloca i64 1"   --->   Operation 66 'alloca' 'conv2d_64_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_0 = alloca i64 1"   --->   Operation 67 'alloca' 'conv2d_64_padded_window_stream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_1 = alloca i64 1"   --->   Operation 68 'alloca' 'conv2d_64_padded_window_stream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_2 = alloca i64 1"   --->   Operation 69 'alloca' 'conv2d_64_padded_window_stream_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_3 = alloca i64 1"   --->   Operation 70 'alloca' 'conv2d_64_padded_window_stream_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_4 = alloca i64 1"   --->   Operation 71 'alloca' 'conv2d_64_padded_window_stream_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_5 = alloca i64 1"   --->   Operation 72 'alloca' 'conv2d_64_padded_window_stream_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_6 = alloca i64 1"   --->   Operation 73 'alloca' 'conv2d_64_padded_window_stream_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_7 = alloca i64 1"   --->   Operation 74 'alloca' 'conv2d_64_padded_window_stream_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_8 = alloca i64 1"   --->   Operation 75 'alloca' 'conv2d_64_padded_window_stream_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_9 = alloca i64 1"   --->   Operation 76 'alloca' 'conv2d_64_padded_window_stream_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_10 = alloca i64 1"   --->   Operation 77 'alloca' 'conv2d_64_padded_window_stream_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_11 = alloca i64 1"   --->   Operation 78 'alloca' 'conv2d_64_padded_window_stream_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_12 = alloca i64 1"   --->   Operation 79 'alloca' 'conv2d_64_padded_window_stream_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_13 = alloca i64 1"   --->   Operation 80 'alloca' 'conv2d_64_padded_window_stream_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_14 = alloca i64 1"   --->   Operation 81 'alloca' 'conv2d_64_padded_window_stream_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_15 = alloca i64 1"   --->   Operation 82 'alloca' 'conv2d_64_padded_window_stream_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_16 = alloca i64 1"   --->   Operation 83 'alloca' 'conv2d_64_padded_window_stream_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_17 = alloca i64 1"   --->   Operation 84 'alloca' 'conv2d_64_padded_window_stream_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_18 = alloca i64 1"   --->   Operation 85 'alloca' 'conv2d_64_padded_window_stream_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_19 = alloca i64 1"   --->   Operation 86 'alloca' 'conv2d_64_padded_window_stream_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_20 = alloca i64 1"   --->   Operation 87 'alloca' 'conv2d_64_padded_window_stream_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_21 = alloca i64 1"   --->   Operation 88 'alloca' 'conv2d_64_padded_window_stream_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_22 = alloca i64 1"   --->   Operation 89 'alloca' 'conv2d_64_padded_window_stream_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_23 = alloca i64 1"   --->   Operation 90 'alloca' 'conv2d_64_padded_window_stream_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_24 = alloca i64 1"   --->   Operation 91 'alloca' 'conv2d_64_padded_window_stream_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_25 = alloca i64 1"   --->   Operation 92 'alloca' 'conv2d_64_padded_window_stream_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_26 = alloca i64 1"   --->   Operation 93 'alloca' 'conv2d_64_padded_window_stream_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_27 = alloca i64 1"   --->   Operation 94 'alloca' 'conv2d_64_padded_window_stream_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_28 = alloca i64 1"   --->   Operation 95 'alloca' 'conv2d_64_padded_window_stream_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_29 = alloca i64 1"   --->   Operation 96 'alloca' 'conv2d_64_padded_window_stream_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_30 = alloca i64 1"   --->   Operation 97 'alloca' 'conv2d_64_padded_window_stream_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv2d_64_padded_window_stream_31 = alloca i64 1"   --->   Operation 98 'alloca' 'conv2d_64_padded_window_stream_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%in_channel_map_stream_0 = alloca i64 1"   --->   Operation 99 'alloca' 'in_channel_map_stream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%in_channel_map_stream_1 = alloca i64 1"   --->   Operation 100 'alloca' 'in_channel_map_stream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%in_channel_map_stream_2 = alloca i64 1"   --->   Operation 101 'alloca' 'in_channel_map_stream_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%in_channel_map_stream_3 = alloca i64 1"   --->   Operation 102 'alloca' 'in_channel_map_stream_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%in_channel_map_stream_4 = alloca i64 1"   --->   Operation 103 'alloca' 'in_channel_map_stream_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%in_channel_map_stream_5 = alloca i64 1"   --->   Operation 104 'alloca' 'in_channel_map_stream_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%in_channel_map_stream_6 = alloca i64 1"   --->   Operation 105 'alloca' 'in_channel_map_stream_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%in_channel_map_stream_7 = alloca i64 1"   --->   Operation 106 'alloca' 'in_channel_map_stream_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%in_channel_map_stream_8 = alloca i64 1"   --->   Operation 107 'alloca' 'in_channel_map_stream_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%in_channel_map_stream_9 = alloca i64 1"   --->   Operation 108 'alloca' 'in_channel_map_stream_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%in_channel_map_stream_10 = alloca i64 1"   --->   Operation 109 'alloca' 'in_channel_map_stream_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%in_channel_map_stream_11 = alloca i64 1"   --->   Operation 110 'alloca' 'in_channel_map_stream_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%in_channel_map_stream_12 = alloca i64 1"   --->   Operation 111 'alloca' 'in_channel_map_stream_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%in_channel_map_stream_13 = alloca i64 1"   --->   Operation 112 'alloca' 'in_channel_map_stream_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%in_channel_map_stream_14 = alloca i64 1"   --->   Operation 113 'alloca' 'in_channel_map_stream_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%in_channel_map_stream_15 = alloca i64 1"   --->   Operation 114 'alloca' 'in_channel_map_stream_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%in_channel_map_stream_16 = alloca i64 1"   --->   Operation 115 'alloca' 'in_channel_map_stream_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%in_channel_map_stream_17 = alloca i64 1"   --->   Operation 116 'alloca' 'in_channel_map_stream_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%in_channel_map_stream_18 = alloca i64 1"   --->   Operation 117 'alloca' 'in_channel_map_stream_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%in_channel_map_stream_19 = alloca i64 1"   --->   Operation 118 'alloca' 'in_channel_map_stream_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%in_channel_map_stream_20 = alloca i64 1"   --->   Operation 119 'alloca' 'in_channel_map_stream_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%in_channel_map_stream_21 = alloca i64 1"   --->   Operation 120 'alloca' 'in_channel_map_stream_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%in_channel_map_stream_22 = alloca i64 1"   --->   Operation 121 'alloca' 'in_channel_map_stream_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%in_channel_map_stream_23 = alloca i64 1"   --->   Operation 122 'alloca' 'in_channel_map_stream_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%in_channel_map_stream_24 = alloca i64 1"   --->   Operation 123 'alloca' 'in_channel_map_stream_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%in_channel_map_stream_25 = alloca i64 1"   --->   Operation 124 'alloca' 'in_channel_map_stream_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%in_channel_map_stream_26 = alloca i64 1"   --->   Operation 125 'alloca' 'in_channel_map_stream_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%in_channel_map_stream_27 = alloca i64 1"   --->   Operation 126 'alloca' 'in_channel_map_stream_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%in_channel_map_stream_28 = alloca i64 1"   --->   Operation 127 'alloca' 'in_channel_map_stream_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%in_channel_map_stream_29 = alloca i64 1"   --->   Operation 128 'alloca' 'in_channel_map_stream_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%in_channel_map_stream_30 = alloca i64 1"   --->   Operation 129 'alloca' 'in_channel_map_stream_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%in_channel_map_stream_31 = alloca i64 1"   --->   Operation 130 'alloca' 'in_channel_map_stream_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%maxp2d_64_window_stream = alloca i64 1"   --->   Operation 131 'alloca' 'maxp2d_64_window_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv2d_32_weights = alloca i64 1" [forward_prop/src/forward_prop.cpp:576]   --->   Operation 132 'alloca' 'conv2d_32_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv2d_32_biases = alloca i64 1" [forward_prop/src/forward_prop.cpp:577]   --->   Operation 133 'alloca' 'conv2d_32_biases' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv2d_64_weights = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 134 'alloca' 'conv2d_64_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv2d_64_weights_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 135 'alloca' 'conv2d_64_weights_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv2d_64_weights_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 136 'alloca' 'conv2d_64_weights_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv2d_64_weights_3 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 137 'alloca' 'conv2d_64_weights_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv2d_64_weights_4 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 138 'alloca' 'conv2d_64_weights_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv2d_64_weights_5 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 139 'alloca' 'conv2d_64_weights_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv2d_64_weights_6 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 140 'alloca' 'conv2d_64_weights_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv2d_64_weights_7 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 141 'alloca' 'conv2d_64_weights_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv2d_64_weights_8 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 142 'alloca' 'conv2d_64_weights_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv2d_64_weights_9 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 143 'alloca' 'conv2d_64_weights_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv2d_64_weights_10 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 144 'alloca' 'conv2d_64_weights_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv2d_64_weights_11 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 145 'alloca' 'conv2d_64_weights_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv2d_64_weights_12 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 146 'alloca' 'conv2d_64_weights_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv2d_64_weights_13 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 147 'alloca' 'conv2d_64_weights_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv2d_64_weights_14 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 148 'alloca' 'conv2d_64_weights_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv2d_64_weights_15 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 149 'alloca' 'conv2d_64_weights_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv2d_64_weights_16 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 150 'alloca' 'conv2d_64_weights_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv2d_64_weights_17 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 151 'alloca' 'conv2d_64_weights_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv2d_64_weights_18 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 152 'alloca' 'conv2d_64_weights_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv2d_64_weights_19 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 153 'alloca' 'conv2d_64_weights_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv2d_64_weights_20 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 154 'alloca' 'conv2d_64_weights_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv2d_64_weights_21 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 155 'alloca' 'conv2d_64_weights_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv2d_64_weights_22 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 156 'alloca' 'conv2d_64_weights_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv2d_64_weights_23 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 157 'alloca' 'conv2d_64_weights_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv2d_64_weights_24 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 158 'alloca' 'conv2d_64_weights_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv2d_64_weights_25 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 159 'alloca' 'conv2d_64_weights_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv2d_64_weights_26 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 160 'alloca' 'conv2d_64_weights_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv2d_64_weights_27 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 161 'alloca' 'conv2d_64_weights_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv2d_64_weights_28 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 162 'alloca' 'conv2d_64_weights_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv2d_64_weights_29 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 163 'alloca' 'conv2d_64_weights_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv2d_64_weights_30 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 164 'alloca' 'conv2d_64_weights_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv2d_64_weights_31 = alloca i64 1" [forward_prop/src/forward_prop.cpp:579]   --->   Operation 165 'alloca' 'conv2d_64_weights_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv2d_64_biases = alloca i64 1" [forward_prop/src/forward_prop.cpp:583]   --->   Operation 166 'alloca' 'conv2d_64_biases' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%dense_weights = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 167 'alloca' 'dense_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%dense_weights_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 168 'alloca' 'dense_weights_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%dense_weights_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 169 'alloca' 'dense_weights_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%dense_weights_3 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 170 'alloca' 'dense_weights_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%dense_weights_4 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 171 'alloca' 'dense_weights_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%dense_weights_5 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 172 'alloca' 'dense_weights_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%dense_weights_6 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 173 'alloca' 'dense_weights_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%dense_weights_7 = alloca i64 1" [forward_prop/src/forward_prop.cpp:585]   --->   Operation 174 'alloca' 'dense_weights_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%dense_biases = alloca i64 1" [forward_prop/src/forward_prop.cpp:586]   --->   Operation 175 'alloca' 'dense_biases' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%softmax_weights = alloca i64 1" [forward_prop/src/forward_prop.cpp:588]   --->   Operation 176 'alloca' 'softmax_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%softmax_weights_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:588]   --->   Operation 177 'alloca' 'softmax_weights_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%softmax_weights_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:588]   --->   Operation 178 'alloca' 'softmax_weights_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%softmax_biases = alloca i64 1" [forward_prop/src/forward_prop.cpp:589]   --->   Operation 179 'alloca' 'softmax_biases' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 180 [2/2] (7.30ns)   --->   "%call_ln591 = call void @save_variables_locally, i512 %gmem, i64 %gmem_conv2d_32_weights_read, i64 %gmem_conv2d_32_biases_read, i64 %gmem_conv2d_64_weights_read, i64 %gmem_conv2d_64_biases_read, i64 %gmem_dense_weights_read, i64 %gmem_dense_biases_read, i64 %gmem_softmax_weights_read, i64 %gmem_softmax_biases_read, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %conv2d_64_weights, i32 %conv2d_64_weights_1, i32 %conv2d_64_weights_2, i32 %conv2d_64_weights_3, i32 %conv2d_64_weights_4, i32 %conv2d_64_weights_5, i32 %conv2d_64_weights_6, i32 %conv2d_64_weights_7, i32 %conv2d_64_weights_8, i32 %conv2d_64_weights_9, i32 %conv2d_64_weights_10, i32 %conv2d_64_weights_11, i32 %conv2d_64_weights_12, i32 %conv2d_64_weights_13, i32 %conv2d_64_weights_14, i32 %conv2d_64_weights_15, i32 %conv2d_64_weights_16, i32 %conv2d_64_weights_17, i32 %conv2d_64_weights_18, i32 %conv2d_64_weights_19, i32 %conv2d_64_weights_20, i32 %conv2d_64_weights_21, i32 %conv2d_64_weights_22, i32 %conv2d_64_weights_23, i32 %conv2d_64_weights_24, i32 %conv2d_64_weights_25, i32 %conv2d_64_weights_26, i32 %conv2d_64_weights_27, i32 %conv2d_64_weights_28, i32 %conv2d_64_weights_29, i32 %conv2d_64_weights_30, i32 %conv2d_64_weights_31, i32 %conv2d_64_biases, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases" [forward_prop/src/forward_prop.cpp:591]   --->   Operation 180 'call' 'call_ln591' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln632 = call void @create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i288 %conv2d_32_window_stream" [forward_prop/src/forward_prop.cpp:632]   --->   Operation 181 'call' 'call_ln632' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln591 = call void @save_variables_locally, i512 %gmem, i64 %gmem_conv2d_32_weights_read, i64 %gmem_conv2d_32_biases_read, i64 %gmem_conv2d_64_weights_read, i64 %gmem_conv2d_64_biases_read, i64 %gmem_dense_weights_read, i64 %gmem_dense_biases_read, i64 %gmem_softmax_weights_read, i64 %gmem_softmax_biases_read, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %conv2d_64_weights, i32 %conv2d_64_weights_1, i32 %conv2d_64_weights_2, i32 %conv2d_64_weights_3, i32 %conv2d_64_weights_4, i32 %conv2d_64_weights_5, i32 %conv2d_64_weights_6, i32 %conv2d_64_weights_7, i32 %conv2d_64_weights_8, i32 %conv2d_64_weights_9, i32 %conv2d_64_weights_10, i32 %conv2d_64_weights_11, i32 %conv2d_64_weights_12, i32 %conv2d_64_weights_13, i32 %conv2d_64_weights_14, i32 %conv2d_64_weights_15, i32 %conv2d_64_weights_16, i32 %conv2d_64_weights_17, i32 %conv2d_64_weights_18, i32 %conv2d_64_weights_19, i32 %conv2d_64_weights_20, i32 %conv2d_64_weights_21, i32 %conv2d_64_weights_22, i32 %conv2d_64_weights_23, i32 %conv2d_64_weights_24, i32 %conv2d_64_weights_25, i32 %conv2d_64_weights_26, i32 %conv2d_64_weights_27, i32 %conv2d_64_weights_28, i32 %conv2d_64_weights_29, i32 %conv2d_64_weights_30, i32 %conv2d_64_weights_31, i32 %conv2d_64_biases, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases" [forward_prop/src/forward_prop.cpp:591]   --->   Operation 182 'call' 'call_ln591' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln632 = call void @create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i288 %conv2d_32_window_stream" [forward_prop/src/forward_prop.cpp:632]   --->   Operation 183 'call' 'call_ln632' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln637 = call void @pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_window_stream, i288 %conv2d_32_padded_window_stream" [forward_prop/src/forward_prop.cpp:637]   --->   Operation 184 'call' 'call_ln637' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln637 = call void @pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_window_stream, i288 %conv2d_32_padded_window_stream" [forward_prop/src/forward_prop.cpp:637]   --->   Operation 185 'call' 'call_ln637' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 186 [2/2] (0.00ns)   --->   "%call_ln643 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_padded_window_stream, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %kernel_sums" [forward_prop/src/forward_prop.cpp:643]   --->   Operation 186 'call' 'call_ln643' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln643 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_padded_window_stream, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %kernel_sums" [forward_prop/src/forward_prop.cpp:643]   --->   Operation 187 'call' 'call_ln643' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 188 [2/2] (0.00ns)   --->   "%call_ln648 = call void @conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>, i32 %kernel_sums, i32 %conv2d_32_feature_map_stream, i1 %conv2d_32_activations_stream, i32 %conv2d_32_f_map_out" [forward_prop/src/forward_prop.cpp:648]   --->   Operation 188 'call' 'call_ln648' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln648 = call void @conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>, i32 %kernel_sums, i32 %conv2d_32_feature_map_stream, i1 %conv2d_32_activations_stream, i32 %conv2d_32_f_map_out" [forward_prop/src/forward_prop.cpp:648]   --->   Operation 189 'call' 'call_ln648' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 190 [2/2] (0.00ns)   --->   "%call_ln657 = call void @create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>, i32 %conv2d_32_feature_map_stream, i128 %maxp2d_32_window_stream" [forward_prop/src/forward_prop.cpp:657]   --->   Operation 190 'call' 'call_ln657' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln657 = call void @create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>, i32 %conv2d_32_feature_map_stream, i128 %maxp2d_32_window_stream" [forward_prop/src/forward_prop.cpp:657]   --->   Operation 191 'call' 'call_ln657' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln663 = call void @maxp2d<6272u, 2u, 2u>, i128 %maxp2d_32_window_stream, i32 %maxp2d_32_feature_map_stream, i4 %maxp2d_32_activations_window_stream, i32 %maxp2d_32_f_map_out" [forward_prop/src/forward_prop.cpp:663]   --->   Operation 192 'call' 'call_ln663' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln663 = call void @maxp2d<6272u, 2u, 2u>, i128 %maxp2d_32_window_stream, i32 %maxp2d_32_feature_map_stream, i4 %maxp2d_32_activations_window_stream, i32 %maxp2d_32_f_map_out" [forward_prop/src/forward_prop.cpp:663]   --->   Operation 193 'call' 'call_ln663' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 194 [2/2] (0.00ns)   --->   "%call_ln673 = call void @create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>, i32 %maxp2d_32_feature_map_stream, i288 %conv2d_64_window_stream" [forward_prop/src/forward_prop.cpp:673]   --->   Operation 194 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln673 = call void @create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>, i32 %maxp2d_32_feature_map_stream, i288 %conv2d_64_window_stream" [forward_prop/src/forward_prop.cpp:673]   --->   Operation 195 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln678 = call void @pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>, i288 %conv2d_64_window_stream, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_31" [forward_prop/src/forward_prop.cpp:678]   --->   Operation 196 'call' 'call_ln678' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 197 [1/2] (0.00ns)   --->   "%call_ln678 = call void @pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>, i288 %conv2d_64_window_stream, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_31" [forward_prop/src/forward_prop.cpp:678]   --->   Operation 197 'call' 'call_ln678' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 198 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>, i288 %conv2d_64_padded_window_stream_0, i32 %conv2d_64_weights, i32 %in_channel_map_stream_0" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 198 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 199 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1, i288 %conv2d_64_padded_window_stream_1, i32 %conv2d_64_weights_1, i32 %in_channel_map_stream_1" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 199 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 200 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2, i288 %conv2d_64_padded_window_stream_2, i32 %conv2d_64_weights_2, i32 %in_channel_map_stream_2" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 200 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 201 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3, i288 %conv2d_64_padded_window_stream_3, i32 %conv2d_64_weights_3, i32 %in_channel_map_stream_3" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 201 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 202 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4, i288 %conv2d_64_padded_window_stream_4, i32 %conv2d_64_weights_4, i32 %in_channel_map_stream_4" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 202 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 203 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5, i288 %conv2d_64_padded_window_stream_5, i32 %conv2d_64_weights_5, i32 %in_channel_map_stream_5" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 203 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 204 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6, i288 %conv2d_64_padded_window_stream_6, i32 %conv2d_64_weights_6, i32 %in_channel_map_stream_6" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 204 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 205 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7, i288 %conv2d_64_padded_window_stream_7, i32 %conv2d_64_weights_7, i32 %in_channel_map_stream_7" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 205 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 206 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8, i288 %conv2d_64_padded_window_stream_8, i32 %conv2d_64_weights_8, i32 %in_channel_map_stream_8" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 206 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 207 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9, i288 %conv2d_64_padded_window_stream_9, i32 %conv2d_64_weights_9, i32 %in_channel_map_stream_9" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 207 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 208 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10, i288 %conv2d_64_padded_window_stream_10, i32 %conv2d_64_weights_10, i32 %in_channel_map_stream_10" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 208 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 209 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11, i288 %conv2d_64_padded_window_stream_11, i32 %conv2d_64_weights_11, i32 %in_channel_map_stream_11" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 209 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 210 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12, i288 %conv2d_64_padded_window_stream_12, i32 %conv2d_64_weights_12, i32 %in_channel_map_stream_12" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 210 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 211 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13, i288 %conv2d_64_padded_window_stream_13, i32 %conv2d_64_weights_13, i32 %in_channel_map_stream_13" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 211 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 212 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14, i288 %conv2d_64_padded_window_stream_14, i32 %conv2d_64_weights_14, i32 %in_channel_map_stream_14" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 212 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 213 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15, i288 %conv2d_64_padded_window_stream_15, i32 %conv2d_64_weights_15, i32 %in_channel_map_stream_15" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 213 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16, i288 %conv2d_64_padded_window_stream_16, i32 %conv2d_64_weights_16, i32 %in_channel_map_stream_16" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 214 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 215 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17, i288 %conv2d_64_padded_window_stream_17, i32 %conv2d_64_weights_17, i32 %in_channel_map_stream_17" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 215 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18, i288 %conv2d_64_padded_window_stream_18, i32 %conv2d_64_weights_18, i32 %in_channel_map_stream_18" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 216 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19, i288 %conv2d_64_padded_window_stream_19, i32 %conv2d_64_weights_19, i32 %in_channel_map_stream_19" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 217 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 218 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20, i288 %conv2d_64_padded_window_stream_20, i32 %conv2d_64_weights_20, i32 %in_channel_map_stream_20" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 218 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 219 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21, i288 %conv2d_64_padded_window_stream_21, i32 %conv2d_64_weights_21, i32 %in_channel_map_stream_21" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 219 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22, i288 %conv2d_64_padded_window_stream_22, i32 %conv2d_64_weights_22, i32 %in_channel_map_stream_22" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 220 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23, i288 %conv2d_64_padded_window_stream_23, i32 %conv2d_64_weights_23, i32 %in_channel_map_stream_23" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 221 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24, i288 %conv2d_64_padded_window_stream_24, i32 %conv2d_64_weights_24, i32 %in_channel_map_stream_24" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 222 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25, i288 %conv2d_64_padded_window_stream_25, i32 %conv2d_64_weights_25, i32 %in_channel_map_stream_25" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 223 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 224 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26, i288 %conv2d_64_padded_window_stream_26, i32 %conv2d_64_weights_26, i32 %in_channel_map_stream_26" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 224 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 225 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27, i288 %conv2d_64_padded_window_stream_27, i32 %conv2d_64_weights_27, i32 %in_channel_map_stream_27" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 225 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 226 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28, i288 %conv2d_64_padded_window_stream_28, i32 %conv2d_64_weights_28, i32 %in_channel_map_stream_28" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 226 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29, i288 %conv2d_64_padded_window_stream_29, i32 %conv2d_64_weights_29, i32 %in_channel_map_stream_29" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 227 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 228 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30, i288 %conv2d_64_padded_window_stream_30, i32 %conv2d_64_weights_30, i32 %in_channel_map_stream_30" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 228 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 229 [2/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31, i288 %conv2d_64_padded_window_stream_31, i32 %conv2d_64_weights_31, i32 %in_channel_map_stream_31" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 229 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>, i288 %conv2d_64_padded_window_stream_0, i32 %conv2d_64_weights, i32 %in_channel_map_stream_0" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 230 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 231 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1, i288 %conv2d_64_padded_window_stream_1, i32 %conv2d_64_weights_1, i32 %in_channel_map_stream_1" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 231 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2, i288 %conv2d_64_padded_window_stream_2, i32 %conv2d_64_weights_2, i32 %in_channel_map_stream_2" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 232 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3, i288 %conv2d_64_padded_window_stream_3, i32 %conv2d_64_weights_3, i32 %in_channel_map_stream_3" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 233 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4, i288 %conv2d_64_padded_window_stream_4, i32 %conv2d_64_weights_4, i32 %in_channel_map_stream_4" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 234 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5, i288 %conv2d_64_padded_window_stream_5, i32 %conv2d_64_weights_5, i32 %in_channel_map_stream_5" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 235 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6, i288 %conv2d_64_padded_window_stream_6, i32 %conv2d_64_weights_6, i32 %in_channel_map_stream_6" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 236 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7, i288 %conv2d_64_padded_window_stream_7, i32 %conv2d_64_weights_7, i32 %in_channel_map_stream_7" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 237 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8, i288 %conv2d_64_padded_window_stream_8, i32 %conv2d_64_weights_8, i32 %in_channel_map_stream_8" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 238 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 239 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9, i288 %conv2d_64_padded_window_stream_9, i32 %conv2d_64_weights_9, i32 %in_channel_map_stream_9" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 239 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10, i288 %conv2d_64_padded_window_stream_10, i32 %conv2d_64_weights_10, i32 %in_channel_map_stream_10" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 240 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11, i288 %conv2d_64_padded_window_stream_11, i32 %conv2d_64_weights_11, i32 %in_channel_map_stream_11" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 241 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12, i288 %conv2d_64_padded_window_stream_12, i32 %conv2d_64_weights_12, i32 %in_channel_map_stream_12" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 242 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 243 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13, i288 %conv2d_64_padded_window_stream_13, i32 %conv2d_64_weights_13, i32 %in_channel_map_stream_13" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 243 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14, i288 %conv2d_64_padded_window_stream_14, i32 %conv2d_64_weights_14, i32 %in_channel_map_stream_14" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 244 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15, i288 %conv2d_64_padded_window_stream_15, i32 %conv2d_64_weights_15, i32 %in_channel_map_stream_15" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 245 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 246 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16, i288 %conv2d_64_padded_window_stream_16, i32 %conv2d_64_weights_16, i32 %in_channel_map_stream_16" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 246 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 247 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17, i288 %conv2d_64_padded_window_stream_17, i32 %conv2d_64_weights_17, i32 %in_channel_map_stream_17" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 247 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 248 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18, i288 %conv2d_64_padded_window_stream_18, i32 %conv2d_64_weights_18, i32 %in_channel_map_stream_18" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 248 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19, i288 %conv2d_64_padded_window_stream_19, i32 %conv2d_64_weights_19, i32 %in_channel_map_stream_19" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 249 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 250 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20, i288 %conv2d_64_padded_window_stream_20, i32 %conv2d_64_weights_20, i32 %in_channel_map_stream_20" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 250 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21, i288 %conv2d_64_padded_window_stream_21, i32 %conv2d_64_weights_21, i32 %in_channel_map_stream_21" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 251 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 252 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22, i288 %conv2d_64_padded_window_stream_22, i32 %conv2d_64_weights_22, i32 %in_channel_map_stream_22" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 252 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 253 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23, i288 %conv2d_64_padded_window_stream_23, i32 %conv2d_64_weights_23, i32 %in_channel_map_stream_23" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 253 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24, i288 %conv2d_64_padded_window_stream_24, i32 %conv2d_64_weights_24, i32 %in_channel_map_stream_24" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 254 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25, i288 %conv2d_64_padded_window_stream_25, i32 %conv2d_64_weights_25, i32 %in_channel_map_stream_25" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 255 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 256 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26, i288 %conv2d_64_padded_window_stream_26, i32 %conv2d_64_weights_26, i32 %in_channel_map_stream_26" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 256 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27, i288 %conv2d_64_padded_window_stream_27, i32 %conv2d_64_weights_27, i32 %in_channel_map_stream_27" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 257 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28, i288 %conv2d_64_padded_window_stream_28, i32 %conv2d_64_weights_28, i32 %in_channel_map_stream_28" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 258 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 259 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29, i288 %conv2d_64_padded_window_stream_29, i32 %conv2d_64_weights_29, i32 %in_channel_map_stream_29" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 259 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 260 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30, i288 %conv2d_64_padded_window_stream_30, i32 %conv2d_64_weights_30, i32 %in_channel_map_stream_30" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 260 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31, i288 %conv2d_64_padded_window_stream_31, i32 %conv2d_64_weights_31, i32 %in_channel_map_stream_31" [forward_prop/src/forward_prop.cpp:692]   --->   Operation 261 'call' 'call_ln692' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 262 [2/2] (0.00ns)   --->   "%call_ln700 = call void @conv2d_aggregate_channels<14u, 14u, 32u, 64u>, i32 %conv2d_64_biases, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_31, i32 %conv2d_64_feature_map_stream, i1 %conv2d_64_activations_stream, i32 %conv2d_64_f_map_out" [forward_prop/src/forward_prop.cpp:700]   --->   Operation 262 'call' 'call_ln700' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln700 = call void @conv2d_aggregate_channels<14u, 14u, 32u, 64u>, i32 %conv2d_64_biases, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_31, i32 %conv2d_64_feature_map_stream, i1 %conv2d_64_activations_stream, i32 %conv2d_64_f_map_out" [forward_prop/src/forward_prop.cpp:700]   --->   Operation 263 'call' 'call_ln700' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln708 = call void @create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>, i32 %conv2d_64_feature_map_stream, i128 %maxp2d_64_window_stream" [forward_prop/src/forward_prop.cpp:708]   --->   Operation 264 'call' 'call_ln708' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln708 = call void @create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>, i32 %conv2d_64_feature_map_stream, i128 %maxp2d_64_window_stream" [forward_prop/src/forward_prop.cpp:708]   --->   Operation 265 'call' 'call_ln708' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 266 [2/2] (0.00ns)   --->   "%call_ln714 = call void @maxp2d<3136u, 2u, 2u>, i128 %maxp2d_64_window_stream, i32 %maxp2d_64_feature_map_stream, i4 %maxp2d_64_activations_window_stream, i32 %maxp2d_64_f_map_out" [forward_prop/src/forward_prop.cpp:714]   --->   Operation 266 'call' 'call_ln714' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 267 [1/2] (0.00ns)   --->   "%call_ln714 = call void @maxp2d<3136u, 2u, 2u>, i128 %maxp2d_64_window_stream, i32 %maxp2d_64_feature_map_stream, i4 %maxp2d_64_activations_window_stream, i32 %maxp2d_64_f_map_out" [forward_prop/src/forward_prop.cpp:714]   --->   Operation 267 'call' 'call_ln714' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 268 [2/2] (0.00ns)   --->   "%call_ln718 = call void @dense<128u, 3136u>, i32 %maxp2d_64_feature_map_stream, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %dense_feature_map_stream, i1 %dense_activations_stream, i32 %dense_f_map_out" [forward_prop/src/forward_prop.cpp:718]   --->   Operation 268 'call' 'call_ln718' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 269 [1/2] (0.00ns)   --->   "%call_ln718 = call void @dense<128u, 3136u>, i32 %maxp2d_64_feature_map_stream, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %dense_feature_map_stream, i1 %dense_activations_stream, i32 %dense_f_map_out" [forward_prop/src/forward_prop.cpp:718]   --->   Operation 269 'call' 'call_ln718' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 270 [2/2] (0.00ns)   --->   "%call_ln722 = call void @softmax<10u, 128u>, i32 %dense_feature_map_stream, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases, i32 %softmax_f_map_out" [forward_prop/src/forward_prop.cpp:722]   --->   Operation 270 'call' 'call_ln722' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 271 [1/1] (1.00ns)   --->   "%gmem_softmax_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 271 'read' 'gmem_softmax_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 272 [1/1] (1.00ns)   --->   "%gmem_dense_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 272 'read' 'gmem_dense_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 273 [1/1] (1.00ns)   --->   "%gmem_maxp2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_maxp2d_64_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 273 'read' 'gmem_maxp2d_64_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 274 [1/1] (1.00ns)   --->   "%gmem_conv2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 274 'read' 'gmem_conv2d_64_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 275 [1/1] (1.00ns)   --->   "%gmem_maxp2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_maxp2d_32_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 275 'read' 'gmem_maxp2d_32_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 276 [1/1] (1.00ns)   --->   "%gmem_conv2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_feature_map" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 276 'read' 'gmem_conv2d_32_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 277 [1/1] (1.98ns)   --->   "%call_ln574 = call void @entry_proc, i64 %gmem_conv2d_32_feature_map_read, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_read, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_read, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_read, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_read, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_read, i64 %gmem_softmax_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 277 'call' 'call_ln574' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 278 [1/2] (0.00ns)   --->   "%call_ln722 = call void @softmax<10u, 128u>, i32 %dense_feature_map_stream, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases, i32 %softmax_f_map_out" [forward_prop/src/forward_prop.cpp:722]   --->   Operation 278 'call' 'call_ln722' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 279 [2/2] (0.00ns)   --->   "%call_ln726 = call void @write_gmem, i32 %conv2d_32_f_map_out, i32 %maxp2d_32_f_map_out, i32 %conv2d_64_f_map_out, i32 %maxp2d_64_f_map_out, i32 %dense_f_map_out, i32 %softmax_f_map_out, i512 %gmem, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_c, i1 %conv2d_32_activations_stream, i4 %maxp2d_32_activations_window_stream, i1 %conv2d_64_activations_stream, i4 %maxp2d_64_activations_window_stream, i1 %dense_activations_stream" [forward_prop/src/forward_prop.cpp:726]   --->   Operation 279 'call' 'call_ln726' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 280 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_softmax_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_softmax_feature_map_c, i64 %gmem_softmax_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 280 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 281 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 281 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 282 [1/1] (0.00ns)   --->   "%empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_dense_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_dense_feature_map_c, i64 %gmem_dense_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 282 'specchannel' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 283 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 284 [1/1] (0.00ns)   --->   "%empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_maxp2d_64_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 284 'specchannel' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 285 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 286 [1/1] (0.00ns)   --->   "%empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_conv2d_64_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_conv2d_64_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 286 'specchannel' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 287 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 288 [1/1] (0.00ns)   --->   "%empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_maxp2d_32_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 288 'specchannel' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 289 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (0.00ns)   --->   "%empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_conv2d_32_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_conv2d_32_feature_map_c" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 290 'specchannel' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 291 'specinterface' 'specinterface_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln574 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:574]   --->   Operation 292 'specdataflowpipeline' 'specdataflowpipeline_ln574' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%spectopmodule_ln553 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [forward_prop/src/forward_prop.cpp:553]   --->   Operation 293 'spectopmodule' 'spectopmodule_ln553' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%specinterface_ln553 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_37, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0" [forward_prop/src/forward_prop.cpp:553]   --->   Operation 294 'specinterface' 'specinterface_ln553' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 295 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 296 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_21, i32 1, i32 1, void @empty_33, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 297 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 298 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 299 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 299 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 300 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 300 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 301 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 301 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 302 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 303 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 303 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_51, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 304 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 305 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 305 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 306 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_48, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 306 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 307 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_57, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 309 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_44, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 311 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 311 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_43, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 313 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 313 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 314 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_58, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 314 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 315 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 315 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 316 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_40, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 316 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 317 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 317 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 318 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 318 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 320 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_50, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_46, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 324 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_45, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 326 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_38, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 328 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %conv2d_32_feature_map_stream, i32 %conv2d_32_feature_map_stream"   --->   Operation 331 'specchannel' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 333 [1/1] (0.00ns)   --->   "%empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_activations_stream_str, i32 1, void @p_str, void @p_str, i32 25088, i32 25088, i1 %conv2d_32_activations_stream, i1 %conv2d_32_activations_stream"   --->   Operation 333 'specchannel' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_32_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 334 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %maxp2d_32_feature_map_stream, i32 %maxp2d_32_feature_map_stream"   --->   Operation 335 'specchannel' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 337 [1/1] (0.00ns)   --->   "%empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_activations_window_stream_str, i32 1, void @p_str, void @p_str, i32 6272, i32 6272, i4 %maxp2d_32_activations_window_stream, i4 %maxp2d_32_activations_window_stream"   --->   Operation 337 'specchannel' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_32_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 338 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [1/1] (0.00ns)   --->   "%empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %conv2d_64_feature_map_stream, i32 %conv2d_64_feature_map_stream"   --->   Operation 339 'specchannel' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 341 [1/1] (0.00ns)   --->   "%empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_activations_stream_str, i32 1, void @p_str, void @p_str, i32 12544, i32 12544, i1 %conv2d_64_activations_stream, i1 %conv2d_64_activations_stream"   --->   Operation 341 'specchannel' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_64_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 343 [1/1] (0.00ns)   --->   "%empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %maxp2d_64_feature_map_stream, i32 %maxp2d_64_feature_map_stream"   --->   Operation 343 'specchannel' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 344 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 344 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_activations_window_stream_str, i32 1, void @p_str, void @p_str, i32 3136, i32 3136, i4 %maxp2d_64_activations_window_stream, i4 %maxp2d_64_activations_window_stream"   --->   Operation 345 'specchannel' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_64_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 347 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %dense_feature_map_stream, i32 %dense_feature_map_stream"   --->   Operation 347 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 348 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 348 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "%empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_activations_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i1 %dense_activations_stream, i1 %dense_activations_stream"   --->   Operation 349 'specchannel' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dense_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 350 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_f_map_out_str, i32 1, void @p_str, void @p_str, i32 25088, i32 25088, i32 %conv2d_32_f_map_out, i32 %conv2d_32_f_map_out"   --->   Operation 351 'specchannel' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 352 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 352 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 353 [1/1] (0.00ns)   --->   "%empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_f_map_out_str, i32 1, void @p_str, void @p_str, i32 6272, i32 6272, i32 %maxp2d_32_f_map_out, i32 %maxp2d_32_f_map_out"   --->   Operation 353 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 354 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 354 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 355 [1/1] (0.00ns)   --->   "%empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_f_map_out_str, i32 1, void @p_str, void @p_str, i32 12544, i32 12544, i32 %conv2d_64_f_map_out, i32 %conv2d_64_f_map_out"   --->   Operation 355 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 356 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 356 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_f_map_out_str, i32 1, void @p_str, void @p_str, i32 3136, i32 3136, i32 %maxp2d_64_f_map_out, i32 %maxp2d_64_f_map_out"   --->   Operation 357 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 358 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_f_map_out_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %dense_f_map_out, i32 %dense_f_map_out"   --->   Operation 359 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 360 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "%empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @softmax_f_map_out_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %softmax_f_map_out, i32 %softmax_f_map_out"   --->   Operation 361 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 362 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_32_window_stream, i288 %conv2d_32_window_stream"   --->   Operation 363 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 364 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_padded_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_32_padded_window_stream, i288 %conv2d_32_padded_window_stream"   --->   Operation 365 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_padded_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 366 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @kernel_sums_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %kernel_sums, i32 %kernel_sums"   --->   Operation 367 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_sums, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 368 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i128 %maxp2d_32_window_stream, i128 %maxp2d_32_window_stream"   --->   Operation 369 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 370 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_window_stream, i288 %conv2d_64_window_stream"   --->   Operation 371 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 372 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 373 [1/1] (0.00ns)   --->   "%empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_0_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_0"   --->   Operation 373 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 374 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 374 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_1_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_1"   --->   Operation 375 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 376 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_2_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_2"   --->   Operation 377 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 378 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 378 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 379 [1/1] (0.00ns)   --->   "%empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_3_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_3"   --->   Operation 379 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 380 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 380 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 381 [1/1] (0.00ns)   --->   "%empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_4_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_4"   --->   Operation 381 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 382 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 382 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_5_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_5"   --->   Operation 383 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 384 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "%empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_6_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_6"   --->   Operation 385 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 386 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "%empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_7_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_7"   --->   Operation 387 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 388 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 388 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_8_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_8"   --->   Operation 389 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 390 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "%empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_9_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_9"   --->   Operation 391 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 392 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 392 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 393 [1/1] (0.00ns)   --->   "%empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_10_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_10"   --->   Operation 393 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 394 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_11_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_11"   --->   Operation 395 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 396 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_12_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_12"   --->   Operation 397 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_12, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 398 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_13_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_13"   --->   Operation 399 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 400 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_14_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_14"   --->   Operation 401 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 402 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_15_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_15"   --->   Operation 403 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_16_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_16"   --->   Operation 405 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_17_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_17"   --->   Operation 407 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_18_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_18"   --->   Operation 409 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_19_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_19"   --->   Operation 411 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 412 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_20_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_20"   --->   Operation 413 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 414 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_21_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_21"   --->   Operation 415 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 417 [1/1] (0.00ns)   --->   "%empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_22_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_22"   --->   Operation 417 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_23_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_23"   --->   Operation 419 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_23, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 420 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_24_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_24"   --->   Operation 421 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 422 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_25_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_25"   --->   Operation 423 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_26_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_26"   --->   Operation 425 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (0.00ns)   --->   "%empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_27_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_27"   --->   Operation 427 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 428 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 428 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_28_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_28"   --->   Operation 429 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 431 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_29_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_29"   --->   Operation 431 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 433 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_30_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_30"   --->   Operation 433 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_31_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_31, i288 %conv2d_64_padded_window_stream_31"   --->   Operation 435 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 436 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 436 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 437 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_0_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_0"   --->   Operation 437 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 438 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_1_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_1"   --->   Operation 439 'specchannel' 'empty_221' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 440 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_2_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_2"   --->   Operation 441 'specchannel' 'empty_222' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 442 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 442 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "%empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_3_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_3"   --->   Operation 443 'specchannel' 'empty_223' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 444 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 444 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_4_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_4"   --->   Operation 445 'specchannel' 'empty_224' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 446 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_5_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_5"   --->   Operation 447 'specchannel' 'empty_225' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 448 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_6_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_6"   --->   Operation 449 'specchannel' 'empty_226' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 450 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_7_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_7"   --->   Operation 451 'specchannel' 'empty_227' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 452 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_8_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_8"   --->   Operation 453 'specchannel' 'empty_228' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 454 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_9_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_9"   --->   Operation 455 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 456 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_10_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_10"   --->   Operation 457 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 458 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_11_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_11"   --->   Operation 459 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 460 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_12_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_12"   --->   Operation 461 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 462 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_12, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 462 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 463 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_13_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_13"   --->   Operation 463 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 464 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 464 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 465 [1/1] (0.00ns)   --->   "%empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_14_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_14"   --->   Operation 465 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 466 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 466 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 467 [1/1] (0.00ns)   --->   "%empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_15_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_15"   --->   Operation 467 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 468 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_16_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_16"   --->   Operation 469 'specchannel' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 470 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_17_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_17"   --->   Operation 471 'specchannel' 'empty_237' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 472 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 472 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 473 [1/1] (0.00ns)   --->   "%empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_18_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_18"   --->   Operation 473 'specchannel' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 474 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 474 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_19_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_19"   --->   Operation 475 'specchannel' 'empty_239' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 476 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_20_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_20"   --->   Operation 477 'specchannel' 'empty_240' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 478 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_21_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_21"   --->   Operation 479 'specchannel' 'empty_241' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 480 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 481 [1/1] (0.00ns)   --->   "%empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_22_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_22"   --->   Operation 481 'specchannel' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 482 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 482 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 483 [1/1] (0.00ns)   --->   "%empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_23_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_23"   --->   Operation 483 'specchannel' 'empty_243' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 484 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_23, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 484 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 485 [1/1] (0.00ns)   --->   "%empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_24_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_24"   --->   Operation 485 'specchannel' 'empty_244' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 486 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 486 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 487 [1/1] (0.00ns)   --->   "%empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_25_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_25"   --->   Operation 487 'specchannel' 'empty_245' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 488 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 488 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_26_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_26"   --->   Operation 489 'specchannel' 'empty_246' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 490 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 491 [1/1] (0.00ns)   --->   "%empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_27_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_27"   --->   Operation 491 'specchannel' 'empty_247' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 492 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 492 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 493 [1/1] (0.00ns)   --->   "%empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_28_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_28"   --->   Operation 493 'specchannel' 'empty_248' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 494 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 494 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 495 [1/1] (0.00ns)   --->   "%empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_29_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_29"   --->   Operation 495 'specchannel' 'empty_249' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 496 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 496 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 497 [1/1] (0.00ns)   --->   "%empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_30_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_30"   --->   Operation 497 'specchannel' 'empty_250' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 498 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 498 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 499 [1/1] (0.00ns)   --->   "%empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_31_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_31, i32 %in_channel_map_stream_31"   --->   Operation 499 'specchannel' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 500 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 500 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 501 [1/1] (0.00ns)   --->   "%empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i128 %maxp2d_64_window_stream, i128 %maxp2d_64_window_stream"   --->   Operation 501 'specchannel' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 502 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 502 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 503 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_31, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 503 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_30, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 504 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_29, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 505 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_28, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 506 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_27, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 507 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_26, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 508 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_25, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 509 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_24, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 510 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_23, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 511 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_22, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 512 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 513 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_21, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 513 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_20, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 514 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_19, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 515 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_18, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 516 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_17, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 517 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 518 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_16, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 518 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 519 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_15, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 519 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 520 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_14, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 520 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 521 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_13, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 521 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_12, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 522 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_11, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 523 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 524 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_10, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 524 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_9, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 525 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_8, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 526 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 527 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_7, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 527 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 528 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_6, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 528 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 529 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_5, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 529 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 530 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_4, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 530 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 531 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_3, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 531 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 532 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_2, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 532 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 533 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_1, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 533 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights, void " [forward_prop/src/forward_prop.cpp:581]   --->   Operation 534 'specshared' 'specshared_ln581' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 535 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_31, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 535 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 536 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_30, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 536 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 537 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_29, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 537 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 538 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_28, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 538 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 539 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_27, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 539 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 540 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_26, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 540 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 541 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_25, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 541 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 542 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_24, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 542 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 543 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_23, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 543 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_22, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 544 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 545 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_21, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 545 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 546 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_20, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 546 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 547 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_19, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 547 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_18, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 548 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 549 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_17, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 549 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_16, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 550 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_15, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 551 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_14, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 552 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_13, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 553 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_12, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 554 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_11, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 555 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_10, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 556 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 557 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_9, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 557 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 558 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_8, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 558 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_7, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 559 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_6, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 560 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 561 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_5, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 561 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 562 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_4, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 562 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 563 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_3, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 563 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_2, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 564 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_1, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 565 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights, void " [forward_prop/src/forward_prop.cpp:582]   --->   Operation 566 'specstablecontent' 'specstablecontent_ln582' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%empty_253 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights, i32 0, void @p_str"   --->   Operation 567 'specpipodepth' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 568 [1/1] (0.00ns)   --->   "%empty_254 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_1, i32 0, void @p_str"   --->   Operation 568 'specpipodepth' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%empty_255 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_2, i32 0, void @p_str"   --->   Operation 569 'specpipodepth' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%empty_256 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_3, i32 0, void @p_str"   --->   Operation 570 'specpipodepth' 'empty_256' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%empty_257 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_4, i32 0, void @p_str"   --->   Operation 571 'specpipodepth' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 572 [1/1] (0.00ns)   --->   "%empty_258 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_5, i32 0, void @p_str"   --->   Operation 572 'specpipodepth' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 573 [1/1] (0.00ns)   --->   "%empty_259 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_6, i32 0, void @p_str"   --->   Operation 573 'specpipodepth' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%empty_260 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_7, i32 0, void @p_str"   --->   Operation 574 'specpipodepth' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (0.00ns)   --->   "%empty_261 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_8, i32 0, void @p_str"   --->   Operation 575 'specpipodepth' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%empty_262 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_9, i32 0, void @p_str"   --->   Operation 576 'specpipodepth' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (0.00ns)   --->   "%empty_263 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_10, i32 0, void @p_str"   --->   Operation 577 'specpipodepth' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%empty_264 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_11, i32 0, void @p_str"   --->   Operation 578 'specpipodepth' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 579 [1/1] (0.00ns)   --->   "%empty_265 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_12, i32 0, void @p_str"   --->   Operation 579 'specpipodepth' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%empty_266 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_13, i32 0, void @p_str"   --->   Operation 580 'specpipodepth' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 581 [1/1] (0.00ns)   --->   "%empty_267 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_14, i32 0, void @p_str"   --->   Operation 581 'specpipodepth' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%empty_268 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_15, i32 0, void @p_str"   --->   Operation 582 'specpipodepth' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%empty_269 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_16, i32 0, void @p_str"   --->   Operation 583 'specpipodepth' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (0.00ns)   --->   "%empty_270 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_17, i32 0, void @p_str"   --->   Operation 584 'specpipodepth' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%empty_271 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_18, i32 0, void @p_str"   --->   Operation 585 'specpipodepth' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%empty_272 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_19, i32 0, void @p_str"   --->   Operation 586 'specpipodepth' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (0.00ns)   --->   "%empty_273 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_20, i32 0, void @p_str"   --->   Operation 587 'specpipodepth' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 588 [1/1] (0.00ns)   --->   "%empty_274 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_21, i32 0, void @p_str"   --->   Operation 588 'specpipodepth' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 589 [1/1] (0.00ns)   --->   "%empty_275 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_22, i32 0, void @p_str"   --->   Operation 589 'specpipodepth' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 590 [1/1] (0.00ns)   --->   "%empty_276 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_23, i32 0, void @p_str"   --->   Operation 590 'specpipodepth' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 591 [1/1] (0.00ns)   --->   "%empty_277 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_24, i32 0, void @p_str"   --->   Operation 591 'specpipodepth' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%empty_278 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_25, i32 0, void @p_str"   --->   Operation 592 'specpipodepth' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 593 [1/1] (0.00ns)   --->   "%empty_279 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_26, i32 0, void @p_str"   --->   Operation 593 'specpipodepth' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 594 [1/1] (0.00ns)   --->   "%empty_280 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_27, i32 0, void @p_str"   --->   Operation 594 'specpipodepth' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 595 [1/1] (0.00ns)   --->   "%empty_281 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_28, i32 0, void @p_str"   --->   Operation 595 'specpipodepth' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 596 [1/1] (0.00ns)   --->   "%empty_282 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_29, i32 0, void @p_str"   --->   Operation 596 'specpipodepth' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 597 [1/1] (0.00ns)   --->   "%empty_283 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_30, i32 0, void @p_str"   --->   Operation 597 'specpipodepth' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 598 [1/1] (0.00ns)   --->   "%empty_284 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_31, i32 0, void @p_str"   --->   Operation 598 'specpipodepth' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 599 [1/2] (0.00ns)   --->   "%call_ln726 = call void @write_gmem, i32 %conv2d_32_f_map_out, i32 %maxp2d_32_f_map_out, i32 %conv2d_64_f_map_out, i32 %maxp2d_64_f_map_out, i32 %dense_f_map_out, i32 %softmax_f_map_out, i512 %gmem, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_c, i1 %conv2d_32_activations_stream, i4 %maxp2d_32_activations_window_stream, i1 %conv2d_64_activations_stream, i4 %maxp2d_64_activations_window_stream, i1 %dense_activations_stream" [forward_prop/src/forward_prop.cpp:726]   --->   Operation 599 'call' 'call_ln726' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 600 [1/1] (0.00ns)   --->   "%ret_ln744 = ret" [forward_prop/src/forward_prop.cpp:744]   --->   Operation 600 'ret' 'ret_ln744' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read operation ('gmem_softmax_biases_read', forward_prop/src/forward_prop.cpp:574) on port 'gmem_softmax_biases' (forward_prop/src/forward_prop.cpp:574) [26]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln591', forward_prop/src/forward_prop.cpp:591) to 'save_variables_locally' [462]  (7.3 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 2.99ns
The critical path consists of the following:
	wire read operation ('gmem_softmax_feature_map_read', forward_prop/src/forward_prop.cpp:574) on port 'gmem_softmax_feature_map' (forward_prop/src/forward_prop.cpp:574) [20]  (1 ns)
	'call' operation ('call_ln574', forward_prop/src/forward_prop.cpp:574) to 'entry_proc' [461]  (1.99 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
