 
****************************************
Report : qor
Design : simple_spi_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:32:35 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.05
  Critical Path Slack:           8.55
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.12
  Total Hold Violation:         -6.02
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         72
  Leaf Cell Count:                456
  Buf/Inv Cell Count:              42
  Buf Cell Count:                   0
  Inv Cell Count:                  42
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       325
  Sequential Cell Count:          131
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      769.802180
  Noncombinational Area:   907.548243
  Buf/Inv Area:             53.370240
  Total Buffer Area:             0.00
  Total Inverter Area:          53.37
  Macro/Black Box Area:      0.000000
  Net Area:                265.932877
  Net XLength        :        3528.12
  Net YLength        :        3732.45
  -----------------------------------
  Cell Area:              1677.350423
  Design Area:            1943.283300
  Net Length        :         7260.56


  Design Rules
  -----------------------------------
  Total Number of Nets:           494
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.15
  -----------------------------------------
  Overall Compile Time:                1.21
  Overall Compile Wall Clock Time:     1.28

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.12  TNS: 6.02  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
