[    0.687072] 0x000000040000-0x000000048000 : "env"
[    0.693025] 0x000000048000-0x000000080000 : "config"
[    0.699231] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705392] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711713] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718288] 0x000000080000-0x000001000000 : "upgrade"
[    0.724641] 0x000000000000-0x000001000000 : "all"
[    0.730634] SPI NOR MTD LOAD OK
[    0.734209] usbcore: registered new interface driver asix
[    0.740062] usbcore: registered new interface driver cdc_ether
[    0.746275] usbcore: registered new interface driver cdc_ncm
[    0.752231] i2c /dev entries driver
[    0.756689] jz-wdt: watchdog initialized
[    0.761421] TCP: cubic registered
[    0.765838] NET: Registered protocol family 10
[    0.771230] NET: Registered protocol family 17
[    0.777013] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787896] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798267] devtmpfs: mounted
[    0.801726] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.206847] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.409685] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.945335] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.947888] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.947947] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.950612] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.067456] exFAT: Version 1.2.9
[    6.108563] usbcore: registered new interface driver usbserial
[    6.128447] usbcore: registered new interface driver ch341
[    6.131000] usbserial: USB Serial support registered for ch341-uart
[    6.145597] usbcore: registered new interface driver cp210x
[    6.147996] usbserial: USB Serial support registered for cp210x
[    6.173535] request spk en gpio 63 ok!
[    6.173547] jz_codec_register: probe() successful!
[    6.173621] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.173630] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.173647] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.173655] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.579347] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48f6000)
[    6.579637] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a4848000)
[    6.579954] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a4860000)
[    6.609718] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.646915] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.649367] Additional GPIO keys device registered with 1 buttons
[    6.659358] The version of PWM driver is H20210412a
[    6.670187] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.148392] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.261575] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.320032] mmc1: new SDIO card at address 0001
[    7.538122] RTW: module init start
[    7.538137] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.538143] RTW: build time: Aug 28 2025 05:46:40
[    7.538367] RTW: == SDIO Card Info ==
[    7.538377] RTW:   card: 84299c00
[    7.538383] RTW:   clock: 24000000 Hz
[    7.538388] RTW:   timing spec: legacy
[    7.538395] RTW:   sd3_bus_mode: FALSE
[    7.538401] RTW:   func num: 1
[    7.538407] RTW:   func1: 848c4300 (*)
[    7.538412] RTW: ================
[    7.567719] RTW: HW EFUSE
[    7.567733] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.567765] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.567798] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567831] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567863] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567896] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567929] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567961] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.567994] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568027] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568059] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568092] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.568124] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.568157] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.568189] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.568221] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.568252] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.568284] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.568316] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568349] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568381] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568413] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568446] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568479] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568511] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568545] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568577] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568610] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568643] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568675] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568708] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568741] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.568782] RTW: hal_com_config_channel_plan chplan:0x20
[    7.652786] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.652799] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.652806] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.652813] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.652820] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.652826] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.652833] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.652839] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.652845] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.654107] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.674158] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.687375] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.702917] RTW: module init ret=0
[    8.331806] RTW: txpath=0x1, rxpath=0x1
[    8.331818] RTW: txpath_1ss:0x1, num:1
[    8.417627] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.103099] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.427261] RTW: start auth
[   10.432805] RTW: auth success, start assoc
[   10.442133] RTW: assoc success
[   10.442227] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.443703] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.443713] RTW: mac_id : 0
[   10.443719] RTW: wireless_mode : 0x0b
[   10.443725] RTW: mimo_type : 0
[   10.443730] RTW: static smps : N
[   10.443736] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.443742] RTW: rate_id : 3
[   10.443748] RTW: rssi : -1 (%), rssi_level : 0
[   10.443754] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.443760] RTW: disable_ra : N, disable_pt : N
[   10.443765] RTW: is_noisy : N
[   10.443771] RTW: txrx_state : 0
[   10.443777] RTW: curr_tx_rate : CCK_1M (L)
[   10.443783] RTW: curr_tx_bw : 20MHz
[   10.443788] RTW: curr_retry_ratio : 0
[   10.443793] RTW: ra_mask : 0x00000000000fffff
[   10.443793] 
[   10.448667] RTW: recv eapol packet 1/4
[   10.449933] RTW: send eapol packet 2/4
[   10.459616] RTW: recv eapol packet 3/4
[   10.459985] RTW: send eapol packet 4/4
[   10.461236] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.461692] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   13.362725] codec_codec_ctl: set repaly channel...
[   13.362763] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.362770] codec_codec_ctl: set sample rate...
[   13.362855] codec_codec_ctl: set device...
[   13.599173] codec_set_device: set device: speaker...
[   72.147568] ISP Register Monitor v1.3 initializing
[   72.147707] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   72.175571] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   72.177139] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   72.177275] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   74.210459] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   74.212628] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   74.212646] *** PROBE: ISP device allocated successfully: 80514000 ***
[   74.212663] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   74.212668] *** PROBE: ISP device mutex and spinlock initialized ***
[   74.212676] *** PROBE: Event callback structure initialized at 0x80555680 (offset 0xc from isp_dev) ***
[   74.212686] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   74.212693] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   74.212699] *** PROBE: Platform data: c06b6060 ***
[   74.212704] *** PROBE: Platform data validation passed ***
[   74.212710] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   74.212716] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   74.212721] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   74.212772] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   74.212779] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   74.230592] All ISP subdev platform drivers registered successfully
[   74.235070] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   74.235084] *** Registering platform device 0 from platform data ***
[   74.237758] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   74.237774] *** tx_isp_subdev_init: pdev=c06b5d40, sd=8521b800, ops=c06b6360 ***
[   74.237780] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.237787] *** tx_isp_subdev_init: ops=c06b6360, ops->core=c06b6394 ***
[   74.237793] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   74.237800] *** tx_isp_subdev_init: Set sd->dev=c06b5d50, sd->pdev=c06b5d40 ***
[   74.237806] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   74.237812] tx_isp_module_init: Module initialized for isp-w00
[   74.237818] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.237824] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   74.237832] tx_isp_subdev_init: platform_get_resource returned c06b5e38 for device isp-w00
[   74.237840] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   74.237849] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   74.237855] isp_subdev_init_clks: Using platform data clock arrays: c06b5e28
[   74.237861] isp_subdev_init_clks: Using platform data clock configs
[   74.237868] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.237880] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.237887] Clock cgu_isp enabled successfully
[   74.237894] Platform data clock[1]: name=isp, rate=65535
[   74.237902] Clock isp enabled successfully
[   74.241486] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.241501] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   74.241510] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   74.241520] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   74.241532] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   74.241542] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   74.241551] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   74.241560] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   74.241573] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   74.241582] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   74.241592] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   74.241601] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   74.241610] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   74.241620] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   74.241628] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   74.241638] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   74.241647] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   74.241656] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   74.241666] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   74.241675] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   74.241684] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   74.241694] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   74.241703] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   74.241712] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   74.241722] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   74.241732] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   74.241741] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   74.241756] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   74.241766] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   74.241775] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   74.245015] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   74.245030] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.245039] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.245048] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   74.245058] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.245068] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.245081] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.245090] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.245099] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   74.245109] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   74.245118] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   74.245129] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   74.245138] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.245147] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.245156] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   74.245166] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   74.245175] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.245184] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   74.245194] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   74.245205] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   74.245214] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   74.247034] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   74.247048] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   74.247058] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   74.247067] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247076] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247086] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.247096] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.247105] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   74.247131] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   74.247140] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   74.247151] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   74.247160] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247172] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247181] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247190] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   74.247199] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247209] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.247218] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   74.247228] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.247238] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.247491] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   74.247500] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247510] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247519] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247528] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   74.247538] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247548] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247557] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   74.247566] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   74.247576] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   74.247585] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   74.247594] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   74.247604] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   74.247613] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   74.247623] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   74.247632] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   74.247643] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.247652] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.247662] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   74.247671] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   74.247680] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   74.262776] CPM clock gates configured
[   74.262789] isp_subdev_init_clks: Successfully initialized 2 clocks
[   74.262798] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5d40, sd=8521b800, ourISPdev=80514000 ***
[   74.262807] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   74.262812] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   74.262818] *** DEBUG: About to check device name matches ***
[   74.262824] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   74.262831] *** LINKED CSI device: 8521b800, regs: b0022000 ***
[   74.262838] *** CSI PROBE: Set dev_priv to csi_dev 8521b800 AFTER subdev_init ***
[   74.262844] *** CSI PROBE: Set host_priv to csi_dev 8521b800 AFTER subdev_init ***
[   74.262850] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   74.262856] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.262880] *** Platform device 0 (isp-w00) registered successfully ***
[   74.262886] *** Registering platform device 1 from platform data ***
[   74.271094] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   74.271109] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   74.271115] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   74.271121] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   74.271128] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   74.271134] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   74.271140] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   74.271145] *** VIC will operate in FULL mode with complete buffer operations ***
[   74.271150] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   74.271158] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   74.271164] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   74.271170] *** VIC PROBE: Stored vic_dev pointer 85bea000 in subdev dev_priv ***
[   74.271176] *** VIC PROBE: Set host_priv to vic_dev 85bea000 for Binary Ninja compatibility ***
[   74.271182] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   74.271189] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   74.271197] *** tx_isp_subdev_init: pdev=c06b5e58, sd=85bea000, ops=c06b62e0 ***
[   74.271203] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.271210] *** tx_isp_subdev_init: ops=c06b62e0, ops->core=c06b62fc ***
[   74.271216] *** tx_isp_subdev_init: ops->core->init=c0681ddc ***
[   74.271222] *** tx_isp_subdev_init: Set sd->dev=c06b5e68, sd->pdev=c06b5e58 ***
[   74.271229] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   74.271235] tx_isp_module_init: Module initialized for isp-w02
[   74.271241] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.271249] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   74.271256] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   74.271266] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674958, thread=c0667584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   74.271274] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674958, thread=c0667584 ***
[   74.273662] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.273674] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   74.273680] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   74.273689] tx_isp_subdev_init: platform_get_resource returned c06b5f50 for device isp-w02
[   74.273697] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   74.273706] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   74.273713] isp_subdev_init_clks: Using platform data clock arrays: c06b5f40
[   74.273720] isp_subdev_init_clks: Using platform data clock configs
[   74.273728] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.273744] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.273750] Clock cgu_isp enabled successfully
[   74.273756] Platform data clock[1]: name=isp, rate=65535
[   74.273764] Clock isp enabled successfully
[   74.302771] CPM clock gates configured
[   74.302784] isp_subdev_init_clks: Successfully initialized 2 clocks
[   74.302794] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5e58, sd=85bea000, ourISPdev=80514000 ***
[   74.302802] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   74.302808] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   74.302814] *** DEBUG: About to check device name matches ***
[   74.302819] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   74.302825] *** DEBUG: Retrieved vic_dev from subdev data: 85bea000 ***
[   74.302832] *** DEBUG: About to set ourISPdev->vic_dev = 85bea000 ***
[   74.302837] *** DEBUG: ourISPdev before linking: 80514000 ***
[   74.302843] *** DEBUG: ourISPdev->vic_dev set to: 85bea000 ***
[   74.302849] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   74.302854] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   74.302860] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   74.302868] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.302874] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   74.302880] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   74.302885] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   74.302908] *** Platform device 1 (isp-w02) registered successfully ***
[   74.302915] *** Registering platform device 2 from platform data ***
[   74.307402] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   74.307417] *** tx_isp_subdev_init: pdev=c06b5c68, sd=80551000, ops=c06b71c4 ***
[   74.307423] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.307430] *** tx_isp_subdev_init: ops=c06b71c4, ops->core=c06b71e4 ***
[   74.307436] *** tx_isp_subdev_init: ops->core->init=c068e1e0 ***
[   74.307443] *** tx_isp_subdev_init: Set sd->dev=c06b5c78, sd->pdev=c06b5c68 ***
[   74.307450] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b71c4 ***
[   74.307456] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6360 ***
[   74.307462] tx_isp_module_init: Module initialized for isp-w01
[   74.307468] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.307476] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c68, sd=80551000, ourISPdev=80514000 ***
[   74.307484] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   74.307490] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.307495] *** DEBUG: About to check device name matches ***
[   74.307500] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.307506] *** LINKED VIN device: 80551000 ***
[   74.307514] *** VIN SUBDEV OPS CONFIGURED: core=c06b71e4, video=c06b71d8, s_stream=c068e3d8 ***
[   74.307520] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.307527] *** VIN PROBE: Set dev_priv to vin_dev 80551000 AFTER subdev_init ***
[   74.307533] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.307552] *** Platform device 2 (isp-w01) registered successfully ***
[   74.307558] *** Registering platform device 3 from platform data ***
[   74.310021] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.310036] *** tx_isp_subdev_init: pdev=c06b5b28, sd=80551400, ops=c06b6414 ***
[   74.310042] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.310050] *** tx_isp_subdev_init: ops=c06b6414, ops->core=c06bd29c ***
[   74.310055] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.310062] *** tx_isp_subdev_init: Set sd->dev=c06b5b38, sd->pdev=c06b5b28 ***
[   74.310068] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6414 ***
[   74.310076] *** tx_isp_subdev_init: ops->sensor=c06bd290, csi_subdev_ops=c06b6360 ***
[   74.310082] tx_isp_module_init: Module initialized for isp-fs
[   74.310087] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.310094] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.310101] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.310107] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.310114] *** FS PROBE: Set dev_priv to fs_dev 80551400 AFTER subdev_init ***
[   74.310120] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.310140] *** Platform device 3 (isp-fs) registered successfully ***
[   74.310147] *** Registering platform device 4 from platform data ***
[   74.312702] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.312716] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.312726] *** tx_isp_create_core_device: Core device created successfully: 85bea400 ***
[   74.312782] *** CORE PROBE: Set dev_priv to core_dev 85bea400 ***
[   74.312790] *** CORE PROBE: Set host_priv to core_dev 85bea400 - PREVENTS BadVA CRASH ***
[   74.312797] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.312804] *** tx_isp_subdev_init: pdev=c06b59f0, sd=85bea400, ops=c06b6118 ***
[   74.312810] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.312818] *** tx_isp_subdev_init: ops=c06b6118, ops->core=c06b6144 ***
[   74.312824] *** tx_isp_subdev_init: ops->core->init=c067e92c ***
[   74.312830] *** tx_isp_subdev_init: Set sd->dev=c06b5a00, sd->pdev=c06b59f0 ***
[   74.312837] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.312843] tx_isp_module_init: Module initialized for isp-m0
[   74.312849] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.312865] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.312872] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.312882] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   74.312890] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[   74.321498] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.321510] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.321517] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.321526] tx_isp_subdev_init: platform_get_resource returned c06b5af0 for device isp-m0
[   74.321534] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.321544] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   74.321550] isp_subdev_init_clks: Using platform data clock arrays: c06b5ad8
[   74.321557] isp_subdev_init_clks: Using platform data clock configs
[   74.321564] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.321574] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.321580] Clock cgu_isp enabled successfully
[   74.321586] Platform data clock[1]: name=isp, rate=65535
[   74.321593] Clock isp enabled successfully
[   74.321600] Platform data clock[2]: name=csi, rate=65535
[   74.321607] Clock csi enabled successfully
[   74.342776] CPM clock gates configured
[   74.342790] isp_subdev_init_clks: Successfully initialized 3 clocks
[   74.342800] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59f0, sd=85bea400, ourISPdev=80514000 ***
[   74.342808] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   74.342814] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.342819] *** DEBUG: About to check device name matches ***
[   74.342826] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.342832] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.342839] *** tx_isp_link_core_device: Linking core device 85bea400 to ISP device 80514000 ***
[   74.342845] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.342852] *** Core subdev already registered at slot 3: 85bea400 ***
[   74.342858] *** LINKED CORE device: 85bea400 ***
[   74.342862] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.342868] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.342874] *** tx_isp_core_device_init: Initializing core device: 85bea400 ***
[   74.342887] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.342892] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.342898] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.342905] *** tx_isp_link_core_device: Linking core device 85bea400 to ISP device 80514000 ***
[   74.342911] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.342918] *** Core subdev already registered at slot 3: 85bea400 ***
[   74.342931] *** tx_isp_core_probe: Assigned frame_channels=85bea800 to core_dev ***
[   74.342937] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.342942] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.342948] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.342954] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.342959] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   74.342965] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   74.342972] ispcore_slake_module: VIC device=85bea000, state=1ispcore_slake_module: Processing subdevices
[   74.342980] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   74.342988] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   74.342995] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   74.343002] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   74.343007] ispcore_slake_module: CSI slake success
[   74.343011] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   74.343018] *** tx_isp_vic_slake_subdev: ENTRY - sd=85bea000 ***
[   74.343025] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85bea000, current state=1 ***
[   74.343031] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   74.343036] ispcore_slake_module: VIC slake success
[   74.343041] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   74.343046] ispcore_slake_module: Managing ISP clocks
[   74.343051] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   74.343058] ispcore_slake_module: Complete, result=0<6>[   74.343064] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   74.343069] *** tx_isp_core_probe: Core device setup complete ***
[   74.343075] ***   - Core device: 85bea400 ***
[   74.343080] ***   - Channel count: 6 ***
[   74.343086] ***   - Linked to ISP device: 80514000 ***
[   74.343091] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.343096] isp_core_tuning_init: Initializing tuning data structure
[   74.343108] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   74.343114] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.343120] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.343124] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.343130] *** tx_isp_core_probe: Set platform driver data ***
[   74.343135] *** tx_isp_core_probe: Set global core device reference ***
[   74.343140] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.343146] ***   - Core device: 85bea400 ***
[   74.343152] ***   - Tuning device: 84bf6000 ***
[   74.343157] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.343162] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.351978] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.354591] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.357095] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.359634] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.359644] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.359650] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.359656] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.359662] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.359670] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.372229] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.372240] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.372246] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.372267] *** Platform device 4 (isp-m0) registered successfully ***
[   74.372273] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.372295] *** Created /proc/jz/isp directory ***
[   74.372303] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.372312] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.372318] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.372326] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683c20 ***
[   74.372333] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85bea000 for isp-w02 ***
[   74.372342] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.372348] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.372357] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.372366] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.372375] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.372381] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.372386] *** Misc device registration handled via main tx-isp device ***
[   74.372392] *** Misc device registration handled via main tx-isp device ***
[   74.372397] *** Misc device registration handled via main tx-isp device ***
[   74.372402] *** Misc device registration handled via main tx-isp device ***
[   74.372408] *** Misc device registration handled via main tx-isp device ***
[   74.372413] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.372422] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.372430] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.372435] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.372442] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85bea000 ***
[   74.372448] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.372452] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.372458] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   74.372464] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   74.372470] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   74.372475] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.372481] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.372486] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.372492] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.372498] *** PROBE: Binary Ninja reference implementation complete ***
[   74.375066] *** tx_isp_init: Platform device and driver registered successfully ***
[   74.389571] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   74.392573] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   74.392584] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.392594] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.393162] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   74.395001] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   74.395042] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   74.395052] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   75.303898] === gc2053 SENSOR MODULE INIT ===
[   75.306357] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   74.307450] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b71c4 ***
[   74.307456] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b6360 ***
[   74.307462] tx_isp_module_init: Module initialized for isp-w01
[   74.307468] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.307476] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5c68, sd=80551000, ourISPdev=80514000 ***
[   74.307484] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   74.307490] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.307495] *** DEBUG: About to check device name matches ***
[   74.307500] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.307506] *** LINKED VIN device: 80551000 ***
[   74.307514] *** VIN SUBDEV OPS CONFIGURED: core=c06b71e4, video=c06b71d8, s_stream=c068e3d8 ***
[   74.307520] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.307527] *** VIN PROBE: Set dev_priv to vin_dev 80551000 AFTER subdev_init ***
[   74.307533] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.307552] *** Platform device 2 (isp-w01) registered successfully ***
[   74.307558] *** Registering platform device 3 from platform data ***
[   74.310021] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.310036] *** tx_isp_subdev_init: pdev=c06b5b28, sd=80551400, ops=c06b6414 ***
[   74.310042] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.310050] *** tx_isp_subdev_init: ops=c06b6414, ops->core=c06bd29c ***
[   74.310055] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.310062] *** tx_isp_subdev_init: Set sd->dev=c06b5b38, sd->pdev=c06b5b28 ***
[   74.310068] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6414 ***
[   74.310076] *** tx_isp_subdev_init: ops->sensor=c06bd290, csi_subdev_ops=c06b6360 ***
[   74.310082] tx_isp_module_init: Module initialized for isp-fs
[   74.310087] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.310094] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.310101] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.310107] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.310114] *** FS PROBE: Set dev_priv to fs_dev 80551400 AFTER subdev_init ***
[   74.310120] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.310140] *** Platform device 3 (isp-fs) registered successfully ***
[   74.310147] *** Registering platform device 4 from platform data ***
[   74.312702] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.312716] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.312726] *** tx_isp_create_core_device: Core device created successfully: 85bea400 ***
[   74.312782] *** CORE PROBE: Set dev_priv to core_dev 85bea400 ***
[   74.312790] *** CORE PROBE: Set host_priv to core_dev 85bea400 - PREVENTS BadVA CRASH ***
[   74.312797] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.312804] *** tx_isp_subdev_init: pdev=c06b59f0, sd=85bea400, ops=c06b6118 ***
[   74.312810] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.312818] *** tx_isp_subdev_init: ops=c06b6118, ops->core=c06b6144 ***
[   74.312824] *** tx_isp_subdev_init: ops->core->init=c067e92c ***
[   74.312830] *** tx_isp_subdev_init: Set sd->dev=c06b5a00, sd->pdev=c06b59f0 ***
[   74.312837] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.312843] tx_isp_module_init: Module initialized for isp-m0
[   74.312849] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.312865] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.312872] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.312882] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674958, thread=c0667584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   74.312890] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674958, thread=c0667584 ***
[   74.321498] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.321510] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.321517] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.321526] tx_isp_subdev_init: platform_get_resource returned c06b5af0 for device isp-m0
[   74.321534] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.321544] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   74.321550] isp_subdev_init_clks: Using platform data clock arrays: c06b5ad8
[   74.321557] isp_subdev_init_clks: Using platform data clock configs
[   74.321564] Platform data clock[0]: name=cgu_isp, rate=100000000
[   74.321574] Clock cgu_isp: set rate 100000000 Hz, result=0
[   74.321580] Clock cgu_isp enabled successfully
[   74.321586] Platform data clock[1]: name=isp, rate=65535
[   74.321593] Clock isp enabled successfully
[   74.321600] Platform data clock[2]: name=csi, rate=65535
[   74.321607] Clock csi enabled successfully
[   74.342776] CPM clock gates configured
[   74.342790] isp_subdev_init_clks: Successfully initialized 3 clocks
[   74.342800] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b59f0, sd=85bea400, ourISPdev=80514000 ***
[   74.342808] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   74.342814] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.342819] *** DEBUG: About to check device name matches ***
[   74.342826] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.342832] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.342839] *** tx_isp_link_core_device: Linking core device 85bea400 to ISP device 80514000 ***
[   74.342845] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.342852] *** Core subdev already registered at slot 3: 85bea400 ***
[   74.342858] *** LINKED CORE device: 85bea400 ***
[   74.342862] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.342868] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.342874] *** tx_isp_core_device_init: Initializing core device: 85bea400 ***
[   74.342887] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.342892] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.342898] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.342905] *** tx_isp_link_core_device: Linking core device 85bea400 to ISP device 80514000 ***
[   74.342911] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.342918] *** Core subdev already registered at slot 3: 85bea400 ***
[   74.342931] *** tx_isp_core_probe: Assigned frame_channels=85bea800 to core_dev ***
[   74.342937] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.342942] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.342948] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.342954] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.342959] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   74.342965] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   74.342972] ispcore_slake_module: VIC device=85bea000, state=1ispcore_slake_module: Processing subdevices
[   74.342980] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[   74.342988] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   74.342995] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   74.343002] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   74.343007] ispcore_slake_module: CSI slake success
[   74.343011] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   74.343018] *** tx_isp_vic_slake_subdev: ENTRY - sd=85bea000 ***
[   74.343025] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85bea000, current state=1 ***
[   74.343031] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   74.343036] ispcore_slake_module: VIC slake success
[   74.343041] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   74.343046] ispcore_slake_module: Managing ISP clocks
[   74.343051] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   74.343058] ispcore_slake_module: Complete, result=0<6>[   74.343064] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   74.343069] *** tx_isp_core_probe: Core device setup complete ***
[   74.343075] ***   - Core device: 85bea400 ***
[   74.343080] ***   - Channel count: 6 ***
[   74.343086] ***   - Linked to ISP device: 80514000 ***
[   74.343091] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.343096] isp_core_tuning_init: Initializing tuning data structure
[   74.343108] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   74.343114] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.343120] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.343124] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.343130] *** tx_isp_core_probe: Set platform driver data ***
[   74.343135] *** tx_isp_core_probe: Set global core device reference ***
[   74.343140] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.343146] ***   - Core device: 85bea400 ***
[   74.343152] ***   - Tuning device: 84bf6000 ***
[   74.343157] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.343162] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.351978] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.354591] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.357095] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.359634] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.359644] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.359650] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.359656] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.359662] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.359670] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.372229] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.372240] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.372246] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.372267] *** Platform device 4 (isp-m0) registered successfully ***
[   74.372273] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.372295] *** Created /proc/jz/isp directory ***
[   74.372303] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.372312] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.372318] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.372326] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683c20 ***
[   74.372333] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85bea000 for isp-w02 ***
[   74.372342] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.372348] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.372357] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.372366] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.372375] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.372381] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.372386] *** Misc device registration handled via main tx-isp device ***
[   74.372392] *** Misc device registration handled via main tx-isp device ***
[   74.372397] *** Misc device registration handled via main tx-isp device ***
[   74.372402] *** Misc device registration handled via main tx-isp device ***
[   74.372408] *** Misc device registration handled via main tx-isp device ***
[   74.372413] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.372422] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.372430] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.372435] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.372442] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85bea000 ***
[   74.372448] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.372452] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.372458] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   74.372464] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   74.372470] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   74.372475] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.372481] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.372486] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.372492] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.372498] *** PROBE: Binary Ninja reference implementation complete ***
[   74.375066] *** tx_isp_init: Platform device and driver registered successfully ***
[   74.389571] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   74.392573] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   74.392584] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   74.392594] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   74.393162] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   74.395001] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   74.395042] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   74.395052] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   75.303898] === gc2053 SENSOR MODULE INIT ===
[   75.306357] gc2053 I2C driver registered, waiting for device creation by ISP
[   77.782224] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   77.782237] === ISP Subdevice Array Status ===
[   77.782246]   [0]: isp-w00 (sd=8521b800)
[   77.782253]   [1]: isp-w02 (sd=85bea000)
[   77.782259]   [2]: isp-w01 (sd=80551000)
[   77.782266]   [3]: isp-m0 (sd=85bea400)
[   77.782271]   [4]: (empty)
[   77.782277]   [5]: (empty)
[   77.782282]   [6]: (empty)
[   77.782287]   [7]: (empty)
[   77.782292]   [8]: (empty)
[   77.782297]   [9]: (empty)
[   77.782302]   [10]: (empty)
[   77.782307]   [11]: (empty)
[   77.782312]   [12]: (empty)
[   77.782317]   [13]: (empty)
[   77.782322]   [14]: (empty)
[   77.782327]   [15]: (empty)
[   77.782332] === End Subdevice Array ===
[   77.782339] *** tx_isp_open: Found core subdev 85bea400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   77.782346] *** DEBUG: core_sd->dev_priv=85bea400, core_sd->host_priv=85bea400 ***
[   77.782353] *** DEBUG: core_sd->pdev=c06b59f0, core_sd->ops=c06b6118 ***
[   77.782360] *** ispcore_core_ops_init: ENTRY - sd=85bea400, on=1 ***
[   77.782367] *** ispcore_core_ops_init: sd->dev_priv=85bea400, sd->host_priv=85bea400 ***
[   77.782373] *** ispcore_core_ops_init: sd->pdev=c06b59f0, sd->ops=c06b6118 ***
[   77.782380] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   77.782385] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   77.782394] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   77.782400] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   77.782405] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   77.782410] *** ispcore_core_ops_init: s0 (core_dev) = 85bea400 from sd->host_priv ***
[   77.782418] ispcore_core_ops_init: core_dev=85bea400, vic_dev=85bea000, vic_state=1
[   77.782423] ispcore_core_ops_init: Complete, result=0<6>[   77.782428] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   77.782434] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   77.782774] ISP IOCTL: cmd=0x805056c1 arg=0x76fb5d60
[   77.782789] subdev_sensor_ops_ioctl: cmd=0x2000000
[   77.782795] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   77.782801] *** Creating I2C sensor device on adapter 0 ***
[   77.782877] *** Creating I2C device: gc2053 at 0x37 ***
[   77.782884] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   77.782892] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   77.782898] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   77.790918] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   77.793128] === GC2053 SENSOR PROBE START ===
[   77.793145] sensor_probe: client=8583dc00, addr=0x37, adapter=84074c10 (i2c0)
[   77.793150] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   77.793156] Requesting reset GPIO 18
[   77.793164] GPIO reset sequence: HIGH -> LOW -> HIGH
[   78.022856] GPIO reset sequence completed successfully
[   78.022868] === GPIO INITIALIZATION COMPLETE ===
[   78.022878] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   78.022894] sensor_probe: data_interface=1, sensor_max_fps=30
[   78.022899] sensor_probe: MIPI 30fps
[   78.022906] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   78.022914] *** tx_isp_subdev_init: pdev=c06e0168, sd=85edd400, ops=c06e0248 ***
[   78.022920] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   78.022928] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   78.022934] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   78.022940] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   78.022948] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   78.022953] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   78.022960] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85edd400 ***
[   78.022967] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   78.022972] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   78.022979] tx_isp_module_init: Module initialized for (null)
[   78.022985] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   78.022993] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=85edd400, ourISPdev=80514000 ***
[   78.023000] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   78.023006] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   78.023012] *** DEBUG: About to check device name matches ***
[   78.023018] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   78.023025] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   78.023032] *** SENSOR subdev: 85edd400, ops: c06e0248 ***
[   78.023038] *** SENSOR ops->sensor: c06e025c ***
[   78.023043] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   78.023049] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   78.023122] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   78.023130] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   78.023137] sensor_probe: I2C client association complete
[   78.023145]   sd=85edd400, client=8583dc00, addr=0x37, adapter=i2c0
[   78.023150] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   78.023159] sensor_read: reg=0xf0, client=8583dc00, adapter=i2c0, addr=0x37
[   78.023657] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   78.023664] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   78.023670] *** SUCCESS: I2C communication working after GPIO reset! ***
[   78.023678] sensor_read: reg=0xf1, client=8583dc00, adapter=i2c0, addr=0x37
[   78.024164] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   78.024171] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   78.024176] === I2C COMMUNICATION TEST COMPLETE ===
[   78.024184] Registering gc2053 with ISP framework (sd=85edd400, sensor=85edd400)
[   78.024190] gc2053 registered with ISP framework successfully
[   78.024210] *** MIPS-SAFE: I2C device created successfully at 0x8583dc00 ***
[   78.024218] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   78.024224] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   78.024230] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   78.024237] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   78.024271] ISP IOCTL: cmd=0xc050561a arg=0x7fdab128
[   78.024278] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   78.024285] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   78.024293] ISP IOCTL: cmd=0xc050561a arg=0x7fdab128
[   78.024299] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   78.024305] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   78.024313] ISP IOCTL: cmd=0xc0045627 arg=0x7fdab180
[   78.024323] ISP IOCTL: cmd=0x800856d5 arg=0x7fdab178
[   78.024328] TX_ISP_GET_BUF: IOCTL handler called
[   78.024336] TX_ISP_GET_BUF: core_dev=85bea400, isp_dev=80514000
[   78.024342] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   78.024349] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   78.104009] ISP IOCTL: cmd=0x800856d4 arg=0x7fdab178
[   78.104022] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   78.104244] ISP IOCTL: cmd=0x40045626 arg=0x7fdab190
[   78.104256] subdev_sensor_ops_ioctl: cmd=0x2000003
[   78.104262] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   78.104269] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   78.104275] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   78.104284] ISP IOCTL: cmd=0x80045612 arg=0x0
[   78.104291] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   78.104297] === ISP Subdevice Array Status ===
[   78.104305]   [0]: isp-w00 (sd=8521b800)
[   78.104312]   [1]: isp-w02 (sd=85bea000)
[   78.104318]   [2]: isp-w01 (sd=80551000)
[   78.104325]   [3]: isp-m0 (sd=85bea400)
[   78.104332]   [4]: gc2053 (sd=85edd400)
[   78.104338]   [5]: gc2053 (sd=85edd400)
[   78.104344]   [6]: (empty)
[   78.104348]   [7]: (empty)
[   78.104354]   [8]: (empty)
[   78.104359]   [9]: (empty)
[   78.104364]   [10]: (empty)
[   78.104369]   [11]: (empty)
[   78.104374]   [12]: (empty)
[   78.104379]   [13]: (empty)
[   78.104384]   [14]: (empty)
[   78.104389]   [15]: (empty)
[   78.104394] === End Subdevice Array ===
[   78.104399] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   78.104405] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   78.104410] *** ispcore_activate_module: Fixed for our struct layouts ***
[   78.104416] *** VIC device in state 1, proceeding with activation ***
[   78.104422] *** CLOCK CONFIGURATION SECTION: clk_array=80555480, clk_count=2 ***
[   78.104430] Clock 0 set to 100000000 Hz
[   78.104436] Clock 0 enabled
[   78.104442] Clock 1 set to 100000000 Hz
[   78.104448] Clock 1 enabled
[   78.104452] *** SUBDEVICE VALIDATION SECTION ***
[   78.104458] VIC device state set to 2 (activated)
[   78.104462] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   78.104468] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   78.104473] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   78.104478] *** SUBDEVICE INITIALIZATION LOOP ***
[   78.104484] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   78.104490] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   78.104498] *** SENSOR_INIT: gc2053 enable=1 ***
[   78.104506] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   78.104512] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   78.104522] sensor_write: reg=0xfe val=0x80, client=8583dc00, adapter=i2c0, addr=0x37
[   78.104846] sensor_write: reg=0xfe val=0x80 SUCCESS
[   78.104854] sensor_write_array: reg[1] 0xfe=0x80 OK
[   78.104863] sensor_write: reg=0xfe val=0x80, client=8583dc00, adapter=i2c0, addr=0x37
[   78.105182] sensor_write: reg=0xfe val=0x80 SUCCESS
[   78.105190] sensor_write_array: reg[2] 0xfe=0x80 OK
[   78.105198] sensor_write: reg=0xfe val=0x80, client=8583dc00, adapter=i2c0, addr=0x37
[   78.105512] sensor_write: reg=0xfe val=0x80 SUCCESS
[   78.105520] sensor_write_array: reg[3] 0xfe=0x80 OK
[   78.105528] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.105841] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.105848] sensor_write_array: reg[4] 0xfe=0x00 OK
[   78.105856] sensor_write: reg=0xf2 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.106169] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   78.106176] sensor_write_array: reg[5] 0xf2=0x00 OK
[   78.106184] sensor_write: reg=0xf3 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.106498] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   78.106504] sensor_write_array: reg[6] 0xf3=0x00 OK
[   78.106513] sensor_write: reg=0xf4 val=0x36, client=8583dc00, adapter=i2c0, addr=0x37
[   78.106826] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   78.106833] sensor_write_array: reg[7] 0xf4=0x36 OK
[   78.106841] sensor_write: reg=0xf5 val=0xc0, client=8583dc00, adapter=i2c0, addr=0x37
[   78.107154] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   78.107161] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   78.107170] sensor_write: reg=0xf6 val=0x44, client=8583dc00, adapter=i2c0, addr=0x37
[   78.107483] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   78.107490] sensor_write_array: reg[9] 0xf6=0x44 OK
[   78.107498] sensor_write: reg=0xf7 val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.107812] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   78.107818] sensor_write_array: reg[10] 0xf7=0x01 OK
[   78.107827] sensor_write: reg=0xf8 val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.108140] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   78.108149] sensor_write: reg=0xf9 val=0x40, client=8583dc00, adapter=i2c0, addr=0x37
[   78.111764] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   78.111779] sensor_write: reg=0xfc val=0x8e, client=8583dc00, adapter=i2c0, addr=0x37
[   78.112096] sensor_write: reg=0xfc val=0x8e SUCCESS
[   78.112106] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.112424] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.112434] sensor_write: reg=0x87 val=0x18, client=8583dc00, adapter=i2c0, addr=0x37
[   78.112748] sensor_write: reg=0x87 val=0x18 SUCCESS
[   78.112756] sensor_write: reg=0xee val=0x30, client=8583dc00, adapter=i2c0, addr=0x37
[   78.113098] sensor_write: reg=0xee val=0x30 SUCCESS
[   78.113109] sensor_write: reg=0xd0 val=0xb7, client=8583dc00, adapter=i2c0, addr=0x37
[   78.113426] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   78.113435] sensor_write: reg=0x03 val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.113757] sensor_write: reg=0x03 val=0x04 SUCCESS
[   78.113766] sensor_write: reg=0x04 val=0x60, client=8583dc00, adapter=i2c0, addr=0x37
[   78.114080] sensor_write: reg=0x04 val=0x60 SUCCESS
[   78.114088] sensor_write: reg=0x05 val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.114402] sensor_write: reg=0x05 val=0x04 SUCCESS
[   78.114410] sensor_write: reg=0x06 val=0x4c, client=8583dc00, adapter=i2c0, addr=0x37
[   78.114723] sensor_write: reg=0x06 val=0x4c SUCCESS
[   78.114732] sensor_write: reg=0x07 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.121878] sensor_write: reg=0x07 val=0x00 SUCCESS
[   78.121893] sensor_write: reg=0x08 val=0x11, client=8583dc00, adapter=i2c0, addr=0x37
[   78.122210] sensor_write: reg=0x08 val=0x11 SUCCESS
[   78.122220] sensor_write: reg=0x09 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.122536] sensor_write: reg=0x09 val=0x00 SUCCESS
[   78.122546] sensor_write: reg=0x0a val=0x02, client=8583dc00, adapter=i2c0, addr=0x37
[   78.122905] sensor_write: reg=0x0a val=0x02 SUCCESS
[   78.122916] sensor_write: reg=0x0b val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.123231] sensor_write: reg=0x0b val=0x00 SUCCESS
[   78.123240] sensor_write: reg=0x0c val=0x02, client=8583dc00, adapter=i2c0, addr=0x37
[   78.123554] sensor_write: reg=0x0c val=0x02 SUCCESS
[   78.123562] sensor_write: reg=0x0d val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.123875] sensor_write: reg=0x0d val=0x04 SUCCESS
[   78.123884] sensor_write: reg=0x0e val=0x40, client=8583dc00, adapter=i2c0, addr=0x37
[   78.124197] sensor_write: reg=0x0e val=0x40 SUCCESS
[   78.124206] sensor_write: reg=0x12 val=0xe2, client=8583dc00, adapter=i2c0, addr=0x37
[   78.124518] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   78.124527] sensor_write: reg=0x13 val=0x16, client=8583dc00, adapter=i2c0, addr=0x37
[   78.124840] sensor_write: reg=0x13 val=0x16 SUCCESS
[   78.124848] sensor_write: reg=0x19 val=0x0a, client=8583dc00, adapter=i2c0, addr=0x37
[   78.125162] sensor_write: reg=0x19 val=0x0a SUCCESS
[   78.125170] sensor_write: reg=0x21 val=0x1c, client=8583dc00, adapter=i2c0, addr=0x37
[   78.125483] sensor_write: reg=0x21 val=0x1c SUCCESS
[   78.125492] sensor_write: reg=0x28 val=0x0a, client=8583dc00, adapter=i2c0, addr=0x37
[   78.125804] sensor_write: reg=0x28 val=0x0a SUCCESS
[   78.125813] sensor_write: reg=0x29 val=0x24, client=8583dc00, adapter=i2c0, addr=0x37
[   78.126126] sensor_write: reg=0x29 val=0x24 SUCCESS
[   78.126134] sensor_write: reg=0x2b val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.126448] sensor_write: reg=0x2b val=0x04 SUCCESS
[   78.126456] sensor_write: reg=0x32 val=0xf8, client=8583dc00, adapter=i2c0, addr=0x37
[   78.126769] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   78.126778] sensor_write: reg=0x37 val=0x03, client=8583dc00, adapter=i2c0, addr=0x37
[   78.127090] sensor_write: reg=0x37 val=0x03 SUCCESS
[   78.127099] sensor_write: reg=0x39 val=0x15, client=8583dc00, adapter=i2c0, addr=0x37
[   78.127412] sensor_write: reg=0x39 val=0x15 SUCCESS
[   78.127420] sensor_write: reg=0x43 val=0x07, client=8583dc00, adapter=i2c0, addr=0x37
[   78.127733] sensor_write: reg=0x43 val=0x07 SUCCESS
[   78.127742] sensor_write: reg=0x44 val=0x40, client=8583dc00, adapter=i2c0, addr=0x37
[   78.128054] sensor_write: reg=0x44 val=0x40 SUCCESS
[   78.128063] sensor_write: reg=0x46 val=0x0b, client=8583dc00, adapter=i2c0, addr=0x37
[   78.131988] sensor_write: reg=0x46 val=0x0b SUCCESS
[   78.132003] sensor_write: reg=0x4b val=0x20, client=8583dc00, adapter=i2c0, addr=0x37
[   78.132322] sensor_write: reg=0x4b val=0x20 SUCCESS
[   78.132331] sensor_write: reg=0x4e val=0x08, client=8583dc00, adapter=i2c0, addr=0x37
[   78.132650] sensor_write: reg=0x4e val=0x08 SUCCESS
[   78.132659] sensor_write: reg=0x55 val=0x20, client=8583dc00, adapter=i2c0, addr=0x37
[   78.132962] sensor_write: reg=0x55 val=0x20 SUCCESS
[   78.132973] sensor_write: reg=0x66 val=0x05, client=8583dc00, adapter=i2c0, addr=0x37
[   78.133289] sensor_write: reg=0x66 val=0x05 SUCCESS
[   78.133298] sensor_write: reg=0x67 val=0x05, client=8583dc00, adapter=i2c0, addr=0x37
[   78.133616] sensor_write: reg=0x67 val=0x05 SUCCESS
[   78.133625] sensor_write: reg=0x77 val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.133940] sensor_write: reg=0x77 val=0x01 SUCCESS
[   78.133948] sensor_write: reg=0x78 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.134262] sensor_write: reg=0x78 val=0x00 SUCCESS
[   78.134270] sensor_write: reg=0x7c val=0x93, client=8583dc00, adapter=i2c0, addr=0x37
[   78.134583] sensor_write: reg=0x7c val=0x93 SUCCESS
[   78.134591] sensor_write_array: reg[50] 0x7c=0x93 OK
[   78.134599] sensor_write: reg=0x8c val=0x12, client=8583dc00, adapter=i2c0, addr=0x37
[   78.134912] sensor_write: reg=0x8c val=0x12 SUCCESS
[   78.134921] sensor_write: reg=0x8d val=0x92, client=8583dc00, adapter=i2c0, addr=0x37
[   78.135234] sensor_write: reg=0x8d val=0x92 SUCCESS
[   78.135242] sensor_write: reg=0x90 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.135556] sensor_write: reg=0x90 val=0x00 SUCCESS
[   78.135564] sensor_write: reg=0x41 val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.139401] sensor_write: reg=0x41 val=0x04 SUCCESS
[   78.139414] sensor_write: reg=0x42 val=0x9d, client=8583dc00, adapter=i2c0, addr=0x37
[   78.139733] sensor_write: reg=0x42 val=0x9d SUCCESS
[   78.139742] sensor_write: reg=0x9d val=0x10, client=8583dc00, adapter=i2c0, addr=0x37
[   78.140060] sensor_write: reg=0x9d val=0x10 SUCCESS
[   78.140070] sensor_write: reg=0xce val=0x7c, client=8583dc00, adapter=i2c0, addr=0x37
[   78.140384] sensor_write: reg=0xce val=0x7c SUCCESS
[   78.140393] sensor_write: reg=0xd2 val=0x41, client=8583dc00, adapter=i2c0, addr=0x37
[   78.140706] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   78.140716] sensor_write: reg=0xd3 val=0xdc, client=8583dc00, adapter=i2c0, addr=0x37
[   78.141028] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   78.141037] sensor_write: reg=0xe6 val=0x50, client=8583dc00, adapter=i2c0, addr=0x37
[   78.141350] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   78.141359] sensor_write: reg=0xb6 val=0xc0, client=8583dc00, adapter=i2c0, addr=0x37
[   78.141672] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   78.141680] sensor_write: reg=0xb0 val=0x70, client=8583dc00, adapter=i2c0, addr=0x37
[   78.141994] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   78.142002] sensor_write: reg=0xb1 val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.142311] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   78.142322] sensor_write: reg=0xb2 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.142636] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   78.142644] sensor_write: reg=0xb3 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.142990] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   78.143001] sensor_write: reg=0xb4 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.152206] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   78.152220] sensor_write: reg=0xb8 val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.152538] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   78.152548] sensor_write: reg=0xb9 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.152884] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   78.152894] sensor_write: reg=0x26 val=0x30, client=8583dc00, adapter=i2c0, addr=0x37
[   78.153206] sensor_write: reg=0x26 val=0x30 SUCCESS
[   78.153214] sensor_write: reg=0xfe val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.153542] sensor_write: reg=0xfe val=0x01 SUCCESS
[   78.153551] sensor_write: reg=0x40 val=0x23, client=8583dc00, adapter=i2c0, addr=0x37
[   78.153863] sensor_write: reg=0x40 val=0x23 SUCCESS
[   78.153872] sensor_write: reg=0x55 val=0x07, client=8583dc00, adapter=i2c0, addr=0x37
[   78.154185] sensor_write: reg=0x55 val=0x07 SUCCESS
[   78.154194] sensor_write: reg=0x60 val=0x40, client=8583dc00, adapter=i2c0, addr=0x37
[   78.154507] sensor_write: reg=0x60 val=0x40 SUCCESS
[   78.154516] sensor_write: reg=0xfe val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.154829] sensor_write: reg=0xfe val=0x04 SUCCESS
[   78.154837] sensor_write: reg=0x14 val=0x78, client=8583dc00, adapter=i2c0, addr=0x37
[   78.155150] sensor_write: reg=0x14 val=0x78 SUCCESS
[   78.155159] sensor_write: reg=0x15 val=0x78, client=8583dc00, adapter=i2c0, addr=0x37
[   78.155472] sensor_write: reg=0x15 val=0x78 SUCCESS
[   78.155480] sensor_write: reg=0x16 val=0x78, client=8583dc00, adapter=i2c0, addr=0x37
[   78.155794] sensor_write: reg=0x16 val=0x78 SUCCESS
[   78.155802] sensor_write: reg=0x17 val=0x78, client=8583dc00, adapter=i2c0, addr=0x37
[   78.156120] sensor_write: reg=0x17 val=0x78 SUCCESS
[   78.156128] sensor_write: reg=0xfe val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.156442] sensor_write: reg=0xfe val=0x01 SUCCESS
[   78.156450] sensor_write: reg=0x92 val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.156763] sensor_write: reg=0x92 val=0x00 SUCCESS
[   78.156772] sensor_write: reg=0x94 val=0x03, client=8583dc00, adapter=i2c0, addr=0x37
[   78.157084] sensor_write: reg=0x94 val=0x03 SUCCESS
[   78.157093] sensor_write: reg=0x95 val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.157406] sensor_write: reg=0x95 val=0x04 SUCCESS
[   78.157414] sensor_write: reg=0x96 val=0x38, client=8583dc00, adapter=i2c0, addr=0x37
[   78.157727] sensor_write: reg=0x96 val=0x38 SUCCESS
[   78.157736] sensor_write: reg=0x97 val=0x07, client=8583dc00, adapter=i2c0, addr=0x37
[   78.158049] sensor_write: reg=0x97 val=0x07 SUCCESS
[   78.158057] sensor_write: reg=0x98 val=0x80, client=8583dc00, adapter=i2c0, addr=0x37
[   78.158370] sensor_write: reg=0x98 val=0x80 SUCCESS
[   78.158379] sensor_write: reg=0xfe val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.158692] sensor_write: reg=0xfe val=0x01 SUCCESS
[   78.158700] sensor_write: reg=0x01 val=0x05, client=8583dc00, adapter=i2c0, addr=0x37
[   78.159013] sensor_write: reg=0x01 val=0x05 SUCCESS
[   78.159022] sensor_write: reg=0x02 val=0x89, client=8583dc00, adapter=i2c0, addr=0x37
[   78.159334] sensor_write: reg=0x02 val=0x89 SUCCESS
[   78.159343] sensor_write: reg=0x04 val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.159656] sensor_write: reg=0x04 val=0x01 SUCCESS
[   78.159664] sensor_write: reg=0x07 val=0xa6, client=8583dc00, adapter=i2c0, addr=0x37
[   78.159977] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   78.159985] sensor_write: reg=0x08 val=0xa9, client=8583dc00, adapter=i2c0, addr=0x37
[   78.160298] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   78.160306] sensor_write: reg=0x09 val=0xa8, client=8583dc00, adapter=i2c0, addr=0x37
[   78.162285] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   78.162296] sensor_write: reg=0x0a val=0xa7, client=8583dc00, adapter=i2c0, addr=0x37
[   78.162612] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   78.162620] sensor_write: reg=0x0b val=0xff, client=8583dc00, adapter=i2c0, addr=0x37
[   78.162950] sensor_write: reg=0x0b val=0xff SUCCESS
[   78.162960] sensor_write: reg=0x0c val=0xff, client=8583dc00, adapter=i2c0, addr=0x37
[   78.163273] sensor_write: reg=0x0c val=0xff SUCCESS
[   78.163282] sensor_write: reg=0x0f val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.163598] sensor_write: reg=0x0f val=0x00 SUCCESS
[   78.163607] sensor_write: reg=0x50 val=0x1c, client=8583dc00, adapter=i2c0, addr=0x37
[   78.172406] sensor_write: reg=0x50 val=0x1c SUCCESS
[   78.172421] sensor_write: reg=0x89 val=0x03, client=8583dc00, adapter=i2c0, addr=0x37
[   78.172744] sensor_write: reg=0x89 val=0x03 SUCCESS
[   78.172753] sensor_write: reg=0xfe val=0x04, client=8583dc00, adapter=i2c0, addr=0x37
[   78.173090] sensor_write: reg=0xfe val=0x04 SUCCESS
[   78.173100] sensor_write: reg=0x28 val=0x86, client=8583dc00, adapter=i2c0, addr=0x37
[   78.173416] sensor_write: reg=0x28 val=0x86 SUCCESS
[   78.173424] sensor_write_array: reg[100] 0x28=0x86 OK
[   78.173433] sensor_write: reg=0x29 val=0x86, client=8583dc00, adapter=i2c0, addr=0x37
[   78.173754] sensor_write: reg=0x29 val=0x86 SUCCESS
[   78.173763] sensor_write: reg=0x2a val=0x86, client=8583dc00, adapter=i2c0, addr=0x37
[   78.174076] sensor_write: reg=0x2a val=0x86 SUCCESS
[   78.174085] sensor_write: reg=0x2b val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.174398] sensor_write: reg=0x2b val=0x68 SUCCESS
[   78.174407] sensor_write: reg=0x2c val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.174720] sensor_write: reg=0x2c val=0x68 SUCCESS
[   78.174729] sensor_write: reg=0x2d val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.175042] sensor_write: reg=0x2d val=0x68 SUCCESS
[   78.175050] sensor_write: reg=0x2e val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.175364] sensor_write: reg=0x2e val=0x68 SUCCESS
[   78.175372] sensor_write: reg=0x2f val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.175686] sensor_write: reg=0x2f val=0x68 SUCCESS
[   78.175694] sensor_write: reg=0x30 val=0x4f, client=8583dc00, adapter=i2c0, addr=0x37
[   78.176007] sensor_write: reg=0x30 val=0x4f SUCCESS
[   78.176016] sensor_write: reg=0x31 val=0x68, client=8583dc00, adapter=i2c0, addr=0x37
[   78.176329] sensor_write: reg=0x31 val=0x68 SUCCESS
[   78.176338] sensor_write: reg=0x32 val=0x67, client=8583dc00, adapter=i2c0, addr=0x37
[   78.176650] sensor_write: reg=0x32 val=0x67 SUCCESS
[   78.176659] sensor_write: reg=0x33 val=0x66, client=8583dc00, adapter=i2c0, addr=0x37
[   78.176972] sensor_write: reg=0x33 val=0x66 SUCCESS
[   78.176980] sensor_write: reg=0x34 val=0x66, client=8583dc00, adapter=i2c0, addr=0x37
[   78.177294] sensor_write: reg=0x34 val=0x66 SUCCESS
[   78.177302] sensor_write: reg=0x35 val=0x66, client=8583dc00, adapter=i2c0, addr=0x37
[   78.177615] sensor_write: reg=0x35 val=0x66 SUCCESS
[   78.177624] sensor_write: reg=0x36 val=0x66, client=8583dc00, adapter=i2c0, addr=0x37
[   78.177937] sensor_write: reg=0x36 val=0x66 SUCCESS
[   78.177946] sensor_write: reg=0x37 val=0x66, client=8583dc00, adapter=i2c0, addr=0x37
[   78.178258] sensor_write: reg=0x37 val=0x66 SUCCESS
[   78.178267] sensor_write: reg=0x38 val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.178580] sensor_write: reg=0x38 val=0x62 SUCCESS
[   78.178589] sensor_write: reg=0x39 val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.178902] sensor_write: reg=0x39 val=0x62 SUCCESS
[   78.178910] sensor_write: reg=0x3a val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.179224] sensor_write: reg=0x3a val=0x62 SUCCESS
[   78.179232] sensor_write: reg=0x3b val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.179545] sensor_write: reg=0x3b val=0x62 SUCCESS
[   78.179554] sensor_write: reg=0x3c val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.179867] sensor_write: reg=0x3c val=0x62 SUCCESS
[   78.179876] sensor_write: reg=0x3d val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
d[   78.180188] sensor_write: reg=0x3d val=0x62 SUCCESS
[   78.180197] sensor_write: reg=0x3e val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.180510] sensor_write: reg=0x3e val=0x62 SUCCESS
[   78.180519] sensor_write: reg=0x3f val=0x62, client=8583dc00, adapter=i2c0, addr=0x37
[   78.182484] sensor_write: reg=0x3f val=0x62 SUCCESS
[   78.182495] sensor_write: reg=0xfe val=0x01, client=8583dc00, adapter=i2c0, addr=0x37
[   78.182814] sensor_write: reg=0xfe val=0x01 SUCCESS
[   78.182842] sensor_write: reg=0x9a val=0x06, client=8583dc00, adapter=i2c0, addr=0x37
[   78.183162] sensor_write: reg=0x9a val=0x06 SUCCESS
[   78.183171] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.183485] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.183494] sensor_write: reg=0x7b val=0x2a, client=8583dc00, adapter=i2c0, addr=0x37
[   78.183808] sensor_write: reg=0x7b val=0x2a SUCCESS
[   78.183816] sensor_write: reg=0x23 val=0x2d, client=8583dc00, adapter=i2c0, addr=0x37
[   78.192201] sensor_write: reg=0x23 val=0x2d SUCCESS
[   78.192216] sensor_write: reg=0xfe val=0x03, client=8583dc00, adapter=i2c0, addr=0x37
[   78.192592] sensor_write: reg=0xfe val=0x03 SUCCESS
[   78.192602] sensor_write: reg=0x01 val=0x27, client=8583dc00, adapter=i2c0, addr=0x37
[   78.192940] sensor_write: reg=0x01 val=0x27 SUCCESS
[   78.192949] sensor_write: reg=0x02 val=0x56, client=8583dc00, adapter=i2c0, addr=0x37
[   78.193266] sensor_write: reg=0x02 val=0x56 SUCCESS
[   78.193276] sensor_write: reg=0x03 val=0x8e, client=8583dc00, adapter=i2c0, addr=0x37
[   78.193596] sensor_write: reg=0x03 val=0x8e SUCCESS
[   78.193606] sensor_write: reg=0x12 val=0x80, client=8583dc00, adapter=i2c0, addr=0x37
[   78.193920] sensor_write: reg=0x12 val=0x80 SUCCESS
[   78.193928] sensor_write: reg=0x13 val=0x07, client=8583dc00, adapter=i2c0, addr=0x37
[   78.194241] sensor_write: reg=0x13 val=0x07 SUCCESS
[   78.194250] sensor_write: reg=0x15 val=0x12, client=8583dc00, adapter=i2c0, addr=0x37
[   78.194563] sensor_write: reg=0x15 val=0x12 SUCCESS
[   78.194572] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   78.194884] sensor_write: reg=0xfe val=0x00 SUCCESS
[   78.194893] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   78.195206] sensor_write: reg=0x3e val=0x91 SUCCESS
[   78.195213] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   78.195220] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   78.195226] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   78.195233] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   78.195240] *** SENSOR_INIT: gc2053 enable=1 ***
[   78.195246] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   78.195252] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   78.195258] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   78.195266] *** ispcore_core_ops_init: ENTRY - sd=85bea400, on=1 ***
[   78.195272] *** ispcore_core_ops_init: sd->dev_priv=85bea400, sd->host_priv=85bea400 ***
[   78.195280] *** ispcore_core_ops_init: sd->pdev=c06b59f0, sd->ops=c06b6118 ***
[   78.195286] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   78.195292] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   78.195300] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.195308] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   78.195315] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   78.195321] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   78.195326] *** ispcore_core_ops_init: s0 (core_dev) = 85bea400 from sd->host_priv ***
[   78.195334] ispcore_core_ops_init: core_dev=85bea400, vic_dev=85bea000, vic_state=2
[   78.195338] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   78.195347] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   78.195355] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   78.195362] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   78.195369] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   78.195374] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   78.195379] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   78.195384] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   78.195392] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   78.195398] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   78.195404] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   78.195409] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   78.195415] tisp_event_init: Initializing ISP event system
[   78.195422] tisp_event_init: SAFE event system initialized with 20 nodes
[   78.195428] tisp_event_set_cb: Setting callback for event 4
[   78.195435] tisp_event_set_cb: Event 4 callback set to c0684860
[   78.195440] tisp_event_set_cb: Setting callback for event 5
[   78.195447] tisp_event_set_cb: Event 5 callback set to c0684d28
[   78.195452] tisp_event_set_cb: Setting callback for event 7
[   78.195459] tisp_event_set_cb: Event 7 callback set to c06848f4
[   78.195464] tisp_event_set_cb: Setting callback for event 9
[   78.195471] tisp_event_set_cb: Event 9 callback set to c068497c
[   78.195476] tisp_event_set_cb: Setting callback for event 8
[   78.195483] tisp_event_set_cb: Event 8 callback set to c0684a40
[   78.195490] *** system_irq_func_set: Registered handler c067d588 at index 13 ***
[   78.212868] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.212884] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   78.212892] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212898] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212905] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212912] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   78.212919] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212926] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212933] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   78.212940] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   78.212946] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   78.212954] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   78.212960] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   78.212967] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   78.212974] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   78.212981] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   78.212988] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   78.212993] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   78.213000] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   78.213006] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   78.213013] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   78.213020] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   78.213026] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   78.213031] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.213038] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   78.213044] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   78.213052] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   78.213058] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   78.213064] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   78.213072] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   78.213078] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   78.213086] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   78.213091] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.213098] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.213104] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   78.213112] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.213118] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   78.213125] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   78.213131] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   78.213138] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   78.213144] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   78.213151] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   78.213158] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   78.213164] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   78.213172] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   78.213179] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   78.213185] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   78.213192] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   78.213198] *** tisp_init: ISP control register set to enable processing pipeline ***
[   78.213260] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.213267] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   78.213274] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.213279] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   78.213286] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   78.213292] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   78.213298] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   78.213304] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.213311] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.213317] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   78.213323] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.213331] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   78.213338] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   78.213344] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   78.213351] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   78.213358] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   78.213364] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   78.213370] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   78.213376] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   78.213383] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   78.213390] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
m[   78.213396] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.213403] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   78.213410] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   78.213418] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   78.213425] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   78.213432] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   78.213439] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   78.213446] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   78.213452] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   78.213458] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   78.213464] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   78.213469] *** This should eliminate green frames by enabling proper color processing ***
[   78.213476] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   78.213482] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   78.213489] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   78.213496] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   78.213502] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   78.213508] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   78.213515] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   78.213522] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   78.213535] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   78.213541] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   78.213546] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   78.213552] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   78.213557] *** tisp_init: Standard tuning parameters loaded successfully ***
[   78.213562] *** tisp_init: Custom tuning parameters loaded successfully ***
[   78.213568] tisp_set_csc_version: Setting CSC version 0
[   78.213575] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   78.213582] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   78.213588] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   78.213594] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.213601] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.213606] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   78.213612] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.213618] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.213625] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   78.213630] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   78.213637] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   78.213643] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   78.213648] *** tisp_init: ISP processing pipeline fully enabled ***
[   78.213655] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   78.213662] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   78.213667] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   78.213674] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.213681] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.213686] tisp_init: ISP memory buffers configured
[   78.213691] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.213698] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.213707] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.213718] tiziano_ae_params_refresh: AE parameters refreshed
[   78.213724] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.213730] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.213735] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.213740] tiziano_ae_para_addr: AE parameter addresses configured
[   78.213747] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.213754] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
	[   78.213760] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.213768] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.213774] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.213781] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   78.213788] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.213795] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   78.213802] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.213809] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.213816] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.213822] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.213828] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.213834] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.213841] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.213848] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.213854] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.213860] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.213867] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.213874] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.213880] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.213887] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.213893] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.213900] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.213906] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.213912] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.213918] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.213926] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   78.221550] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   78.242854] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   78.256842] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   78.264782] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   78.264906] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   78.265298] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   78.265312] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   78.265332] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 4020.000 ms)
[   78.267446] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   78.552994] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   78.553001] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   78.553007] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   78.553013] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   78.553019] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   78.553026] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   78.553033] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   78.553039] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   78.553045] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   78.553051] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.553057] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   78.553064] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   78.553071] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   78.553078] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   78.553084] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   78.553091] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   78.553098] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   78.553105] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   78.553111] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   78.553117] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.553124] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   78.553131] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   78.553138] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   78.553145] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   78.553151] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   78.553157] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   78.553164] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   78.553171] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   78.553177] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   78.553183] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   78.553192] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   78.553199] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   78.553205] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   78.553212] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   78.553217] *** tisp_init: ISP control register set to enable processing pipeline ***
[   78.553224] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.553230] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   78.553237] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.553242] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   78.553249] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   78.553255] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   78.553265] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   78.560711] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[   78.560717] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   78.568435] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[   78.575887] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   78.583598] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   78.591128] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   78.597319] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   78.605399] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685a38 ***
[   78.613660] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   78.622907] ae0_interrupt_static: Processing AE0 static interrupt
[   78.622914] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   78.622919] ae0_interrupt_static: AE0 static interrupt processed
[   78.622926] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   78.631097] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   78.674646] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4430.000 ms)
[   78.674661] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4430.000 ms)
[   78.674677] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   78.676810] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[   78.676820] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[   78.731064] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   78.731079] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.731087] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.731093] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   78.731099] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.731107] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   78.731113] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   78.731121] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   78.731127] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   78.731134] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   78.731139] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   78.731146] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   78.731153] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   78.731159] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   78.731166] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   78.731173] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.731179] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   78.731186] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   78.731195] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   78.731202] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   78.731209] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   78.731215] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   78.731222] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   78.731229] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   78.731235] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   78.731240] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   78.731245] *** This should eliminate green frames by enabling proper color processing ***
[   78.731252] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   78.731259] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   78.731265] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   78.731272] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   78.731279] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   78.731285] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   78.731292] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   78.731299] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   78.731305] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   78.731311] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   78.731316] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   78.731322] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   78.731327] *** tisp_init: Standard tuning parameters loaded successfully ***
[   78.731333] *** tisp_init: Custom tuning parameters loaded successfully ***
[   78.731339] tisp_set_csc_version: Setting CSC version 0
[   78.731345] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   78.731352] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   78.731358] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   78.731365] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.731371] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.731377] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   78.731382] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.731389] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   78.731395] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   78.731401] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   78.731407] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   78.731414] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   78.731419] *** tisp_init: ISP processing pipeline fully enabled ***
[   78.731426] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   78.731432] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   78.731462] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   78.731470] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   78.731477] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   78.731483] tisp_init: ISP memory buffers configured
[   78.731488] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   78.731495] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.731504] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.731515] tiziano_ae_params_refresh: AE parameters refreshed
[   78.731521] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.731527] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.731533] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.731538] tiziano_ae_para_addr: AE parameter addresses configured
[   78.731545] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.731552] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   78.731559] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.731565] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.731573] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.731579] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   78.731586] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.731593] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   78.731600] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.731607] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.731613] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.731621] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.731626] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.731633] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.731639] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.731646] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.731652] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.731659] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.731665] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.731672] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.731679] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.731685] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.731692] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.731698] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.731705] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.731711] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.731717] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.731725] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   78.744011] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[   78.744026] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[   78.749422] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   78.762875] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   78.780685] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   78.800873] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   78.808540] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   78.826325] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   78.842879] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   78.859084] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   78.876940] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   78.892889] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   78.892911] tiziano_deflicker_expt: Generated 119 LUT entries
[   78.892918] tisp_event_set_cb: Setting callback for event 1
[   78.892926] tisp_event_set_cb: Event 1 callback set to c0685638
[   78.892931] tisp_event_set_cb: Setting callback for event 6
[   78.892938] tisp_event_set_cb: Event 6 callback set to c0684b98
[   78.892943] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   78.892949] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   78.892957] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   78.892964] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   78.892971] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   78.892976] tiziano_awb_init: AWB hardware blocks enabled
[   78.892981] tiziano_gamma_init: Initializing Gamma processing
[   78.892987] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   78.893047] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   78.893052] tiziano_gib_init: Initializing GIB processing
[   78.893057] tiziano_lsc_init: Initializing LSC processing
[   78.893063] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   78.893069] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   78.893076] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   78.893083] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   78.893088] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   78.893146] tiziano_ccm_init: Initializing Color Correction Matrix
[   78.893151] tiziano_ccm_init: Using linear CCM parameters
[   78.893157] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   78.893163] jz_isp_ccm: EV=64, CT=9984
[   78.893170] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   78.893176] cm_control: saturation=128
[   78.893181] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   78.893187] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   78.893193] tiziano_ccm_init: CCM initialized successfully
[   78.893198] tiziano_dmsc_init: Initializing DMSC processing
[   78.893203] tiziano_sharpen_init: Initializing Sharpening
[   78.893209] tiziano_sharpen_init: Using linear sharpening parameters
[   78.893214] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   78.893221] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   78.893227] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   78.893253] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   78.893259] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   78.893265] tiziano_sharpen_init: Sharpening initialized successfully
[   78.893271] tiziano_sdns_init: Initializing SDNS processing
[   78.893279] tiziano_sdns_init: Using linear SDNS parameters
[   78.893284] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   78.893291] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   78.893297] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   78.893329] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   78.893336] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   78.893341] tiziano_sdns_init: SDNS processing initialized successfully
[   78.893348] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   78.893353] tiziano_mdns_init: Using linear MDNS parameters
[   78.893363] tiziano_mdns_init: MDNS processing initialized successfully
[   78.893369] tiziano_clm_init: Initializing CLM processing
[   78.893374] tiziano_dpc_init: Initializing DPC processing
[   78.893379] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   78.893385] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   78.893392] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   78.893398] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   78.893413] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   78.893419] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   78.893425] tiziano_hldc_init: Initializing HLDC processing
[   78.893431] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   78.893437] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   78.893444] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   78.893451] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   78.893458] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   78.893465] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   78.893471] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   78.893478] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   78.893485] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   78.893492] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   78.893499] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   78.893506] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   78.893513] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   78.893518] tiziano_adr_params_refresh: Refreshing ADR parameters
[   78.893524] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   78.893529] tiziano_adr_params_init: Initializing ADR parameter arrays
[   78.893536] tisp_adr_set_params: Writing ADR parameters to registers
[   78.893569] tisp_adr_set_params: ADR parameters written to hardware
[   78.893574] tisp_event_set_cb: Setting callback for event 18
[   78.893581] tisp_event_set_cb: Event 18 callback set to c0685d54
[   78.893587] tisp_event_set_cb: Setting callback for event 2
[   78.893593] tisp_event_set_cb: Event 2 callback set to c0684834
[   78.893598] tiziano_adr_init: ADR processing initialized successfully
[   78.893605] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   78.893610] tiziano_bcsh_init: Initializing BCSH processing
[   78.893615] tiziano_ydns_init: Initializing YDNS processing
[   78.893620] tiziano_rdns_init: Initializing RDNS processing
[   78.893625] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   78.893638] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1198000 (Binary Ninja EXACT) ***
[   78.893645] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1199000 (Binary Ninja EXACT) ***
[   78.893652] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x119a000 (Binary Ninja EXACT) ***
[   78.893659] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x119b000 (Binary Ninja EXACT) ***
[   78.893666] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x119c000 (Binary Ninja EXACT) ***
[   78.893673] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x119c800 (Binary Ninja EXACT) ***
[   78.893680] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x119d000 (Binary Ninja EXACT) ***
[   78.893687] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x119d800 (Binary Ninja EXACT) ***
[   78.893693] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   78.893700] *** tisp_init: AE0 buffer allocated at 0x01198000 ***
[   78.893706] *** CRITICAL FIX: data_b2f3c initialized to 0x81198000 (prevents stack corruption) ***
[   78.893715] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x11a0000 (Binary Ninja EXACT) ***
[   78.893721] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x11a1000 (Binary Ninja EXACT) ***
[   78.893729] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x11a2000 (Binary Ninja EXACT) ***
[   78.893735] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x11a3000 (Binary Ninja EXACT) ***
[   78.893742] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x11a4000 (Binary Ninja EXACT) ***
[   78.893749] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x11a4800 (Binary Ninja EXACT) ***
[   78.893756] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x11a5000 (Binary Ninja EXACT) ***
[   78.893763] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x11a5800 (Binary Ninja EXACT) ***
[   78.893770] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   78.893776] *** tisp_init: AE1 buffer allocated at 0x011a0000 ***
[   78.893781] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   78.893787] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   78.893794] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   78.893800] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   78.893807] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   78.893812] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   78.893819] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   78.893827] tiziano_ae_params_refresh: Refreshing AE parameters
[   78.893838] tiziano_ae_params_refresh: AE parameters refreshed
[   78.893843] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   78.893849] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   78.893855] tiziano_ae_para_addr: Setting up AE parameter addresses
[   78.893861] tiziano_ae_para_addr: AE parameter addresses configured
[   78.893867] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   78.893874] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   78.893881] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   78.893888] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   78.893895] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   78.893901] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   78.893909] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   78.893915] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b712814 (Binary Ninja EXACT) ***
[   78.893922] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   78.893929] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   78.893935] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   78.893943] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   78.893948] tiziano_ae_set_hardware_param: Parameters written to AE0
[   78.893955] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   78.893961] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   78.893967] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   78.893974] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   78.893981] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   78.893987] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   78.893994] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   78.894001] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   78.894007] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   78.894013] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   78.894020] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   78.894027] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   78.894033] tiziano_ae_set_hardware_param: Parameters written to AE1
[   78.894038] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   78.894045] *** system_irq_func_set: Registered handler c0685a38 at index 10 ***
[   78.911859] *** system_irq_func_set: Registered handler c0685b50 at index 27 ***
[   78.932057] *** system_irq_func_set: Registered handler c0685a38 at index 26 ***
[   78.939717] *** system_irq_func_set: Registered handler c0685c38 at index 29 ***
[   78.957499] *** system_irq_func_set: Registered handler c0685bc4 at index 28 ***
[   78.972884] *** system_irq_func_set: Registered handler c0685cac at index 30 ***
[   78.985241] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   78.985256] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   78.990322] *** system_irq_func_set: Registered handler c0685d00 at index 20 ***
[   79.002890] *** system_irq_func_set: Registered handler c0685d54 at index 18 ***
[   79.020704] *** system_irq_func_set: Registered handler c0685da8 at index 31 ***
[   79.033016] *** system_irq_func_set: Registered handler c0685dfc at index 11 ***
[   79.040651] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   79.040668] tiziano_deflicker_expt: Generated 119 LUT entries
[   79.040675] tisp_event_set_cb: Setting callback for event 1
[   79.040681] tisp_event_set_cb: Event 1 callback set to c0685638
[   79.040687] tisp_event_set_cb: Setting callback for event 6
[   79.040693] tisp_event_set_cb: Event 6 callback set to c0684b98
[   79.040699] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   79.040705] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   79.040712] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   79.040719] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   79.040726] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   79.040731] tiziano_awb_init: AWB hardware blocks enabled
[   79.040737] tiziano_gamma_init: Initializing Gamma processing
[   79.040743] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   79.040802] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   79.040807] tiziano_gib_init: Initializing GIB processing
[   79.040813] tiziano_lsc_init: Initializing LSC processing
[   79.040818] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   79.040825] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   79.040831] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   79.040838] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   79.051011] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   79.051076] tiziano_ccm_init: Initializing Color Correction Matrix
[   79.051081] tiziano_ccm_init: Using linear CCM parameters
[   79.051087] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   79.051095] jz_isp_ccm: EV=64, CT=9984
[   79.051101] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   79.051107] cm_control: saturation=128
[   79.051112] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   79.051119] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   79.051124] tiziano_ccm_init: CCM initialized successfully
[   79.051129] tiziano_dmsc_init: Initializing DMSC processing
[   79.051135] tiziano_sharpen_init: Initializing Sharpening
[   79.051140] tiziano_sharpen_init: Using linear sharpening parameters
[   79.051146] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   79.051153] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   79.051159] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   79.051185] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   79.051193] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   79.051198] tiziano_sharpen_init: Sharpening initialized successfully
[   79.051203] tiziano_sdns_init: Initializing SDNS processing
[   79.051211] tiziano_sdns_init: Using linear SDNS parameters
[   79.051217] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   79.051224] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   79.051230] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   79.051263] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   79.051269] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   79.051275] tiziano_sdns_init: SDNS processing initialized successfully
[   79.051281] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   79.051287] tiziano_mdns_init: Using linear MDNS parameters
[   79.051297] tiziano_mdns_init: MDNS processing initialized successfully
[   79.051302] tiziano_clm_init: Initializing CLM processing
[   79.051307] tiziano_dpc_init: Initializing DPC processing
[   79.051313] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   79.051319] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   79.051325] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   79.051331] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   79.051346] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   79.051353] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   79.051358] tiziano_hldc_init: Initializing HLDC processing
[   79.051365] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   79.051371] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   79.051378] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   79.051385] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   79.051391] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   79.051399] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   79.051405] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   79.051412] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   79.051419] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   79.051426] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   79.051433] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   79.051440] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   79.051447] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   79.051452] tiziano_adr_params_refresh: Refreshing ADR parameters
[   79.051458] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   79.051463] tiziano_adr_params_init: Initializing ADR parameter arrays
[   79.051470] tisp_adr_set_params: Writing ADR parameters to registers
[   79.051503] tisp_adr_set_params: ADR parameters written to hardware
[   79.051509] tisp_event_set_cb: Setting callback for event 18
[   79.051516] tisp_event_set_cb: Event 18 callback set to c0685d54
[   79.051521] tisp_event_set_cb: Setting callback for event 2
[   79.051528] tisp_event_set_cb: Event 2 callback set to c0684834
[   79.051533] tiziano_adr_init: ADR processing initialized successfully
[   79.051539] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   79.051545] tiziano_bcsh_init: Initializing BCSH processing
[   79.051550] tiziano_ydns_init: Initializing YDNS processing
[   79.051555] tiziano_rdns_init: Initializing RDNS processing
[   79.051561] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.051566] tisp_event_init: Initializing ISP event system
[   79.051573] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.051579] tisp_event_set_cb: Setting callback for event 4
[   79.051585] tisp_event_set_cb: Event 4 callback set to c0684860
[   79.051591] tisp_event_set_cb: Setting callback for event 5
[   79.051597] tisp_event_set_cb: Event 5 callback set to c0684d28
[   79.051603] tisp_event_set_cb: Setting callback for event 7
[   79.051609] tisp_event_set_cb: Event 7 callback set to c06848f4
[   79.051615] tisp_event_set_cb: Setting callback for event 9
[   79.051621] tisp_event_set_cb: Event 9 callback set to c068497c
[   79.051627] tisp_event_set_cb: Setting callback for event 8
[   79.051633] tisp_event_set_cb: Event 8 callback set to c0684a40
[   79.051639] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   79.051645] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.051651] tisp_param_operate_init: Initializing parameter operations
[   79.051658] tisp_netlink_init: Initializing netlink communication
[   79.051663] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   79.051695] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   79.051707] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   79.051719] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   79.051726] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   79.051732] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   79.051737] tisp_code_create_tuning_node: Device already created, skipping
[   79.051743] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   79.051749] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   79.051756] *** ispcore_core_ops_init: Second tisp_init completed ***
[   79.051761] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   79.051770] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   79.051778] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   79.051783] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   79.051789] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.051795] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   79.051799] ispcore_core_ops_init: Complete, result=0<6>[   79.051805] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   79.051811] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   79.051819] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.051827] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.051833] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.051838] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   79.051844] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   79.051851] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   79.051857] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.051864] csi_video_s_stream: sd=8521b800, enable=1
[   79.051869] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.051877] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.051884] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.051890] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.051896] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   79.051903] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   79.051910] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   79.051916] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   79.051921] *** vic_core_s_stream: STREAM ON ***
[   79.051927] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   79.051933] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   79.051939] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.051946] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.051952] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.051958] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.051964] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.072892] STREAMING: CPM clocks configured for VIC access
[   79.072905] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   79.072913] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   79.072919] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   79.072925] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   79.072932] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   79.072938] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   79.072944] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   79.072950] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   79.072959] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   79.072965] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   79.072973] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   79.072979] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   79.072984] *** VIC unlock: Commands written, checking VIC status register ***
[   79.072991] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   79.072997] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   79.073003] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   79.073008] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   79.073014] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   79.073020] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   79.073097] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.073105] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   79.073112] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   79.073119] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   79.073127] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   79.073133] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   79.073141] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   79.073147] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   79.073153] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   79.073159] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   79.073165] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   79.073171] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   79.073177] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   79.073183] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   79.073189] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   79.073195] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   79.073201] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   79.073207] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   79.073213] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.073221] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   79.073226] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   79.073235] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   79.073243] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   79.073250] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   79.073256] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.073264] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.073270] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.073276] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.073281] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.073287] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.073293] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   79.073299] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
d[   79.073305] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   79.083567] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083583] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   79.083592] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   79.083601] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   79.083610] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   79.083620] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083629] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   79.083638] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   79.083647] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   79.083657] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   79.083665] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   79.083675] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083684] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   79.083693] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   79.083702] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083711] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.083721] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083730] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083739] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   79.083748] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   79.083757] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083767] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083775] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083785] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   79.083794] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   79.083803] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   79.083813] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   79.083822] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   79.083835] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.083844] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.083853] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.083862] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.083871] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.083881] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083890] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   79.083899] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083908] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
m[   79.083917] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083927] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083935] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083945] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.083954] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083963] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.083973] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083982] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.083991] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084000] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084009] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084019] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084028] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084037] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084047] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084056] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084065] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084074] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084083] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084093] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084102] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084111] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084120] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084129] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084139] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084148] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084157] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084166] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084175] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084185] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084194] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084203] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084212] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084221] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084231] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084240] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084249] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084259] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084268] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084277] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084286] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084296] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084305] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084314] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084323] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084333] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084342] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084351] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084360] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084369] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084379] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084388] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084397] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084407] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084416] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084425] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084434] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084443] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084453] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084462] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084471] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084481] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084490] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084499] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084509] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084518] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084527] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084537] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084546] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084555] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084565] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084574] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084583] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084592] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084601] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084611] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084620] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084629] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084639] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084647] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084657] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084666] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   79.084675] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084685] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084694] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084703] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084713] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084722] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084731] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084741] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084750] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084909] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4700.000 ms)
[   79.084917] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084927] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4700.000 ms)
[   79.091629] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   79.109380] *** VIC IRQ: Got vic_dev=85bea000 ***
[   79.114267] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bea000 ***
[   79.131323] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   79.141439] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   79.151550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   79.171741] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   79.191096] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   79.197967] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.197982] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   79.197992] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   79.198001] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 4960.000 ms)
[   79.198015] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.198030] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   79.198040] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   79.198056] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.201857] *** VIC IRQ: About to read reg 0x1e8 ***
[   79.212907] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.222912] *** VIC IRQ: About to read reg 0x1e0 ***
[   79.228036] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   79.243083] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   79.248034] *** VIC IRQ: Read v1_10 = 0x0 ***
[   79.252526] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   79.279079] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   79.289168] *** VIC IRQ: Register writes completed ***
[   79.299276] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   79.313204] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   79.329595] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   79.339718] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   79.359898] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   79.359909] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   79.359916] *** VIC FRAME DONE: Frame completion signaled ***
[   79.359924] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   79.359930] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   79.359936] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.359943] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.359951] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.359958] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.359964] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.359970] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.359976] ispvic_frame_channel_s_stream: arg1=85bea000, arg2=1
[   79.359982] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bea000
[   79.359990] ispvic_frame_channel_s_stream[2489]: streamon
[   79.359996] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.360002] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.360008] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.360014] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.360021] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.360026] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.360034] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.360040] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.360046] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.360051] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.360057] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.360064] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.360071] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.360079] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.360086] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.360094] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.360102] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.360108] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.360114] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.360120] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.360126] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.360132] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.360138] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.360144] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.360150] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.360162] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   79.360170] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   79.360231] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   79.360242] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.360249] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.360258] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.360264] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.360270] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.360276] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   79.360283] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   79.361292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.361297] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.361303] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.361308] tx_vic_enable_irq: VIC interrupts already enabled
[   79.361314] *** tx_vic_enable_irq: completed successfully ***
[   79.433522] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5050.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.051399] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   79.051405] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   79.051412] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   79.051419] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   79.051426] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   79.051433] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   79.051440] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   79.051447] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   79.051452] tiziano_adr_params_refresh: Refreshing ADR parameters
[   79.051458] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   79.051463] tiziano_adr_params_init: Initializing ADR parameter arrays
[   79.051470] tisp_adr_set_params: Writing ADR parameters to registers
[   79.051503] tisp_adr_set_params: ADR parameters written to hardware
[   79.051509] tisp_event_set_cb: Setting callback for event 18
[   79.051516] tisp_event_set_cb: Event 18 callback set to c0685d54
[   79.051521] tisp_event_set_cb: Setting callback for event 2
[   79.051528] tisp_event_set_cb: Event 2 callback set to c0684834
[   79.051533] tiziano_adr_init: ADR processing initialized successfully
[   79.051539] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   79.051545] tiziano_bcsh_init: Initializing BCSH processing
[   79.051550] tiziano_ydns_init: Initializing YDNS processing
[   79.051555] tiziano_rdns_init: Initializing RDNS processing
[   79.051561] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.051566] tisp_event_init: Initializing ISP event system
[   79.051573] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.051579] tisp_event_set_cb: Setting callback for event 4
[   79.051585] tisp_event_set_cb: Event 4 callback set to c0684860
[   79.051591] tisp_event_set_cb: Setting callback for event 5
[   79.051597] tisp_event_set_cb: Event 5 callback set to c0684d28
[   79.051603] tisp_event_set_cb: Setting callback for event 7
[   79.051609] tisp_event_set_cb: Event 7 callback set to c06848f4
[   79.051615] tisp_event_set_cb: Setting callback for event 9
[   79.051621] tisp_event_set_cb: Event 9 callback set to c068497c
[   79.051627] tisp_event_set_cb: Setting callback for event 8
[   79.051633] tisp_event_set_cb: Event 8 callback set to c0684a40
[   79.051639] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   79.051645] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.051651] tisp_param_operate_init: Initializing parameter operations
[   79.051658] tisp_netlink_init: Initializing netlink communication
[   79.051663] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   79.051695] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   79.051707] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   79.051719] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   79.051726] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   79.051732] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   79.051737] tisp_code_create_tuning_node: Device already created, skipping
[   79.051743] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   79.051749] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   79.051756] *** ispcore_core_ops_init: Second tisp_init completed ***
[   79.051761] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   79.051770] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   79.051778] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   79.051783] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   79.051789] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.051795] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   79.051799] ispcore_core_ops_init: Complete, result=0<6>[   79.051805] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   79.051811] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   79.051819] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.051827] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.051833] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.051838] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   79.051844] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   79.051851] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   79.051857] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.051864] csi_video_s_stream: sd=8521b800, enable=1
[   79.051869] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.051877] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.051884] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.051890] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.051896] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   79.051903] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   79.051910] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   79.051916] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   79.051921] *** vic_core_s_stream: STREAM ON ***
[   79.051927] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   79.051933] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   79.051939] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.051946] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.051952] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.051958] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.051964] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.072892] STREAMING: CPM clocks configured for VIC access
[   79.072905] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   79.072913] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   79.072919] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   79.072925] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   79.072932] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   79.072938] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   79.072944] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   79.072950] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   79.072959] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   79.072965] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   79.072973] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   79.072979] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   79.072984] *** VIC unlock: Commands written, checking VIC status register ***
[   79.072991] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   79.072997] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   79.073003] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   79.073008] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   79.073014] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   79.073020] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   79.073097] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.073105] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   79.073112] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   79.073119] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   79.073127] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   79.073133] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   79.073141] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   79.073147] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   79.073153] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   79.073159] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   79.073165] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   79.073171] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   79.073177] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   79.073183] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   79.073189] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   79.073195] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   79.073201] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   79.073207] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   79.073213] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.073221] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   79.073226] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   79.073235] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   79.073243] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   79.073250] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   79.073256] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.073264] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.073270] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.073276] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.073281] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.073287] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.073293] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   79.073299] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   79.073305] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   79.083567] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083583] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   79.083592] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   79.083601] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   79.083610] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   79.083620] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083629] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   79.083638] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   79.083647] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   79.083657] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   79.083665] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   79.083675] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083684] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   79.083693] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   79.083702] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083711] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.083721] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083730] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083739] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   79.083748] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   79.083757] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083767] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083775] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083785] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   79.083794] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   79.083803] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   79.083813] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   79.083822] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   79.083835] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.083844] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.083853] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.083862] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.083871] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.083881] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083890] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   79.083899] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083908] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.083917] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083927] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083935] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083945] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.083954] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083963] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.083973] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083982] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.083991] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084000] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084009] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084019] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084028] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084037] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084047] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084056] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084065] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084074] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084083] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084093] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084102] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084111] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084120] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084129] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084139] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084148] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084157] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084166] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084175] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084185] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084194] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084203] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084212] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084221] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084231] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084240] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084249] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084259] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084268] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084277] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084286] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084296] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084305] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084314] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084323] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084333] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084342] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084351] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084360] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084369] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084379] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084388] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084397] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084407] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084416] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084425] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084434] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084443] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084453] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084462] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084471] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084481] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084490] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084499] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084509] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084518] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084527] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084537] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084546] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084555] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084565] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084574] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084583] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084592] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084601] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084611] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084620] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084629] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084639] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084647] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084657] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084666] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084675] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084685] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084694] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084703] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084713] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084722] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084731] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084741] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084750] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084909] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4700.000 ms)
[   79.084917] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084927] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4700.000 ms)
[   79.091629] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   79.109380] *** VIC IRQ: Got vic_dev=85bea000 ***
[   79.114267] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bea000 ***
[   79.131323] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   79.141439] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   79.151550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   79.171741] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   79.191096] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   79.197967] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.197982] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   79.197992] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   79.198001] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 4960.000 ms)
[   79.198015] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.198030] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   79.198040] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   79.198056] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.201857] *** VIC IRQ: About to read reg 0x1e8 ***
[   79.212907] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.222912] *** VIC IRQ: About to read reg 0x1e0 ***
[   79.228036] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   79.243083] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   79.248034] *** VIC IRQ: Read v1_10 = 0x0 ***
[   79.252526] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   79.279079] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   79.289168] *** VIC IRQ: Register writes completed ***
[   79.299276] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   79.313204] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   79.329595] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   79.339718] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   79.359898] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   79.359909] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   79.359916] *** VIC FRAME DONE: Frame completion signaled ***
[   79.359924] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   79.359930] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   79.359936] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.359943] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.359951] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.359958] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.359964] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.359970] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.359976] ispvic_frame_channel_s_stream: arg1=85bea000, arg2=1
[   79.359982] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bea000
[   79.359990] ispvic_frame_channel_s_stream[2489]: streamon
[   79.359996] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.360002] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.360008] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.360014] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.360021] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.360026] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.360034] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.360040] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.360046] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.360051] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.360057] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.360064] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.360071] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.360079] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.360086] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.360094] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.360102] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.360108] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.360114] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.360120] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.360126] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.360132] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.360138] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.360144] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.360150] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.360162] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   79.360170] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   79.360231] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   79.360242] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.360249] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.360258] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.360264] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.360270] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.360276] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   79.360283] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   79.361292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.361297] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.361303] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.361308] tx_vic_enable_irq: VIC interrupts already enabled
[   79.361314] *** tx_vic_enable_irq: completed successfully ***
[   79.433522] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5050.000 ms)
[   79.768642] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   79.768655] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   79.768662] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   79.768668] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   79.768676] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   79.768684] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   79.768690] vin_s_stream: VIN state = 3, enable = 1
[   79.768696] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.768706] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.768712] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.768718] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.768724] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.768730] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   79.768737] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   79.768744] gc2053: s_stream called with enable=1
[   79.768752] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.768758] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.768764] gc2053: About to write streaming registers for interface 1
[   79.768770] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.768780] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.769099] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.769107] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.769116] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.783986] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.783999] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.784006] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.784014] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.784020] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.784026] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.784032] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   79.784040] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   79.784046] gc2053: s_stream called with enable=1
[   79.784053] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.784059] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.784066] gc2053: About to write streaming registers for interface 1
[   79.784072] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.784082] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.784424] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.784431] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.784440] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.784755] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.784762] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.784769] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.784776] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.784782] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.784788] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.784794] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   79.784832] ISP IOCTL: cmd=0x800456d0 arg=0x7fdab190
[   79.784840] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.784846] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   79.784852] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.784860] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.784866] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.784873] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.784880] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.784886] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.784893] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.784900] csi_video_s_stream: sd=8521b800, enable=1
[   79.784906] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.784914] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.784921] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.784926] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.784934] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   79.784940] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.784945] *** vic_core_s_stream: STREAM ON ***
[   79.784951] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   79.784958] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   79.784965] vin_s_stream: VIN state = 4, enable = 1
[   79.784970] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.784978] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.784984] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.784990] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.784996] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.785002] gc2053: s_stream called with enable=1
[   79.785008] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.785014] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.785021] gc2053: About to write streaming registers for interface 1
[   79.785027] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.785036] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.785350] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.785358] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.785366] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.785683] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.785690] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.785697] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.785704] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.785710] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.785716] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.785722] gc2053: s_stream called with enable=1
[   79.785728] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.785734] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.785741] gc2053: About to write streaming registers for interface 1
[   79.785747] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.785756] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.786070] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.786077] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.786086] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.786399] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.786406] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.786412] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.786419] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.786425] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.786431] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.023747] ISP M0 device open called from pid 2483
[   80.023781] *** REFERENCE DRIVER IMPLEMENTATION ***
[   80.023790] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   80.023796] tisp_par_ioctl global variable set: 805a0000
[   80.023850] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   80.023857] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   80.023863] isp_core_tuning_init: Initializing tuning data structure
[   80.023883] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   80.023889] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   80.023895] *** SAFE: mode_flag properly initialized using struct member access ***
[   80.023901] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   80.023907] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   80.023913] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   80.023920] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.023927] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.023933] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.023939] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.023944] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.023969] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.023976] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   80.023982] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   80.023990] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.023996] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   80.024003] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   80.024359] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024371] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.024379] Set control: cmd=0x980901 value=128
[   80.024446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024454] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.024461] Set control: cmd=0x98091b value=128
[   80.024518] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024526] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.024533] Set control: cmd=0x980902 value=128
[   80.024539] tisp_bcsh_saturation: saturation=128
[   80.024545] tiziano_bcsh_update: Updating BCSH parameters
[   80.024552]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.024557] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.024613] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024621] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.024627] Set control: cmd=0x980900 value=128
[   80.024698] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024706] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.024713] Set control: cmd=0x980901 value=128
[   80.024767] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024775] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.024782] Set control: cmd=0x98091b value=128
[   80.024835] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024843] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.024849] Set control: cmd=0x980902 value=128
[   80.024855] tisp_bcsh_saturation: saturation=128
[   80.024860] tiziano_bcsh_update: Updating BCSH parameters
[   80.024867]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.024873] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.024927] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024935] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.024941] Set control: cmd=0x980900 value=128
[   80.025002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.025010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.025016] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.025079] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.025087] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.025093] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.026996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.027009] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   80.027015] Set control: cmd=0x980914 value=0
[   80.027219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.027229] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   80.027235] Set control: cmd=0x980915 value=0
[   80.027355] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.027403] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.027411] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.027571] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   80.027583] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   80.027591] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.027598] csi_video_s_stream: sd=8521b800, enable=0
[   80.027603] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.027613] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.027619] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.027625] csi_video_s_stream: Stream OFF - CSI state set to 3
[   80.027633] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=0 ***
[   80.027639] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   80.027644] *** vic_core_s_stream: STREAM OFF ***
[   80.027649] vic_core_s_stream: Stream OFF - state 4 -> 3
[   80.027656] *** vin_s_stream: SAFE implementation - sd=80551000, enable=0 ***
[   80.027663] vin_s_stream: VIN state = 4, enable = 0
[   80.027668] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.027675] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.027681] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.027687] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.027693] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   80.027701] gc2053: s_stream called with enable=0
[   80.027708] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.027715] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.027720] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.027730] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028052] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.028126] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.028256] sensor_write: reg=0x3e val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028577] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.028584] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.028609] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.028616] gc2053: Sensor hardware streaming stopped
[   80.028623] gc2053: s_stream called with enable=0
[   80.028629] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
d[   80.028635] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.028641] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.028650] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028964] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.028971] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.028979] sensor_write: reg=0x3e val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.030376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.030388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.030394] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.030400] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.030405] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.034617] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.034630] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.034637] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.034644] gc2053: Sensor hardware streaming stopped
[   80.034659] ISP IOCTL: cmd=0x800456d1 arg=0x7fdab190
[   80.034667] tx_isp_video_link_destroy: Destroying links for config 0
[   80.034675] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   80.034683] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.034691] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   80.034697] Set control: cmd=0x8000164 value=1
[   80.034705] ISP IOCTL: cmd=0x800456d0 arg=0x7fdab190
[   80.034711] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.034717] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   80.034723] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   80.034729] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.034735] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.034741] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.034748] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.034755] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.034761] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.034767] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.034775] csi_video_s_stream: sd=8521b800, enable=1
[   80.034780] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.034789] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.034795] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.034801] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.034807] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   80.034814] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.034819] *** vic_core_s_stream: STREAM ON ***
[   80.034824] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.034830] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.034836] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.034843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.034849] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.034855] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.034861] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.062921] STREAMING: CPM clocks configured for VIC access
[   80.062935] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   80.062941] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   80.062948] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.062953] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.062961] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.062966] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.062972] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.062978] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.062987] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.062993] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.063001] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.063006] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.063012] *** VIC unlock: Commands written, checking VIC status register ***
[   80.063019] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.063024] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.063030] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.063035] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.063041] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.063047] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.063120] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.063128] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.063135] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   80.063142] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.063148] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.063155] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   80.063162] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.063168] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.063173] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.063179] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.063185] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.063191] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.063197] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.063203] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.063209] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.063215] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.063221] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.063227] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.063234] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.063240] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.063248] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   80.063257] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   80.063263] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.063269] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.063276] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.063282] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.063288] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.063293] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.063299] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.063305] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   80.063311] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   80.063317] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.081589] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   80.101623] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 660.000 ms)
[   80.101778] *** VIC IRQ: Got vic_dev=85bea000 ***
[   80.106729] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bea000 ***
[   80.118603] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   80.132933] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   80.142927] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   80.160190] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   80.172907] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   80.179477] *** VIC IRQ: About to read reg 0x1e8 ***
[   80.202898] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   80.208433] *** VIC IRQ: About to read reg 0x1e0 ***
[   80.218544] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   80.228899] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   80.238901] *** VIC IRQ: Read v1_10 = 0x0 ***
[   80.249010] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   80.262907] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   80.279456] *** VIC IRQ: Register writes completed ***
[   80.284924] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   80.302087] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   80.312175] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   80.332377] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   80.342447] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   80.342454] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   80.342462] *** VIC FRAME DONE: Frame completion signaled ***
[   80.342469] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   80.342474] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   80.342481] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.342487] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.342496] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   80.342502] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.342508] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.342514] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.342521] ispvic_frame_channel_s_stream: arg1=85bea000, arg2=1
[   80.342527] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bea000
[   80.342533] ispvic_frame_channel_s_stream[2489]: streamon
[   80.342539] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.342545] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.342551] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
m[   80.342557] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.342565] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.342570] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.342577] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.342583] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.342589] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.342594] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.342600] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.342607] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.342615] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.342622] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.342629] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.342637] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.342645] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.342651] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.342657] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.342662] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.342669] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.342675] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.342681] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.342687] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   80.342692] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.342703] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   80.342711] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   80.342773] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   80.342785] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.342791] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.342800] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.342807] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.342812] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.342819] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.342825] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   80.343849] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.343856] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.343861] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.343867] tx_vic_enable_irq: VIC interrupts already enabled
[   80.343873] *** tx_vic_enable_irq: completed successfully ***
[   80.356105] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 260.000 ms)
root@ing-wyze-cam3-a000 ~# dm[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dmesg [INFO:WS.cpp]: Server started on port 8089

[   79.051952] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.051958] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.051964] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.072892] STREAMING: CPM clocks configured for VIC access
[   79.072905] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   79.072913] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   79.072919] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   79.072925] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   79.072932] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   79.072938] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   79.072944] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   79.072950] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   79.072959] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   79.072965] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   79.072973] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   79.072979] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   79.072984] *** VIC unlock: Commands written, checking VIC status register ***
[   79.072991] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   79.072997] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   79.073003] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   79.073008] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   79.073014] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   79.073020] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   79.073097] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.073105] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   79.073112] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   79.073119] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   79.073127] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   79.073133] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   79.073141] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   79.073147] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   79.073153] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   79.073159] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   79.073165] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   79.073171] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   79.073177] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   79.073183] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   79.073189] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   79.073195] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   79.073201] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   79.073207] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   79.073213] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.073221] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   79.073226] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   79.073235] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   79.073243] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   79.073250] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   79.073256] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.073264] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.073270] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.073276] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.073281] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.073287] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.073293] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   79.073299] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   79.073305] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   79.083567] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083583] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   79.083592] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   79.083601] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   79.083610] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   79.083620] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083629] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   79.083638] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   79.083647] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   79.083657] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   79.083665] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   79.083675] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083684] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   79.083693] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   79.083702] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083711] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.083721] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083730] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083739] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   79.083748] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   79.083757] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083767] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083775] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   79.083785] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   79.083794] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   79.083803] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   79.083813] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   79.083822] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   79.083835] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.083844] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.083853] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.083862] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.083871] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.083881] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.083890] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   79.083899] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083908] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.083917] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083927] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.083935] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.083945] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.083954] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.083963] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.083973] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.083982] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.083991] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084000] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084009] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084019] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084028] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084037] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084047] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084056] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084065] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084074] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084083] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084093] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084102] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084111] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084120] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084129] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084139] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084148] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084157] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084166] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084175] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084185] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084194] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084203] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084212] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084221] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084231] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084240] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084249] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084259] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084268] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084277] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084286] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084296] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084305] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084314] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084323] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084333] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084342] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084351] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084360] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084369] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084379] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084388] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084397] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084407] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084416] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084425] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084434] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084443] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084453] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084462] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084471] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084481] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084490] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084499] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084509] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084518] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084527] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   79.084537] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   79.084546] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   79.084555] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   79.084565] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   79.084574] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084583] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   79.084592] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084601] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   79.084611] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084620] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   79.084629] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   79.084639] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   79.084647] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   79.084657] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   79.084666] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084675] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   79.084685] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   79.084694] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084703] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   79.084713] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   79.084722] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   79.084731] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   79.084741] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   79.084750] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   79.084909] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 4700.000 ms)
[   79.084917] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.084927] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 4700.000 ms)
[   79.091629] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   79.109380] *** VIC IRQ: Got vic_dev=85bea000 ***
[   79.114267] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bea000 ***
[   79.131323] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   79.141439] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   79.151550] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   79.171741] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   79.191096] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   79.197967] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.197982] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 4960.000 ms)
[   79.197992] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   79.198001] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x30 (delta: 4960.000 ms)
[   79.198015] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.198030] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 4960.000 ms)
[   79.198040] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 4960.000 ms)
[   79.198056] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   79.201857] *** VIC IRQ: About to read reg 0x1e8 ***
[   79.212907] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   79.222912] *** VIC IRQ: About to read reg 0x1e0 ***
[   79.228036] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   79.243083] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   79.248034] *** VIC IRQ: Read v1_10 = 0x0 ***
[   79.252526] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   79.279079] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   79.289168] *** VIC IRQ: Register writes completed ***
[   79.299276] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   79.313204] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   79.329595] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   79.339718] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   79.359898] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   79.359909] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   79.359916] *** VIC FRAME DONE: Frame completion signaled ***
[   79.359924] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   79.359930] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   79.359936] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.359943] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.359951] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.359958] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.359964] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.359970] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.359976] ispvic_frame_channel_s_stream: arg1=85bea000, arg2=1
[   79.359982] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bea000
[   79.359990] ispvic_frame_channel_s_stream[2489]: streamon
[   79.359996] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.360002] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.360008] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.360014] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.360021] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.360026] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.360034] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.360040] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.360046] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.360051] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.360057] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.360064] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.360071] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.360079] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.360086] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.360094] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.360102] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.360108] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.360114] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.360120] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.360126] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.360132] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.360138] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.360144] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   79.360150] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.360162] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   79.360170] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   79.360231] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   79.360242] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.360249] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.360258] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.360264] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.360270] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.360276] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   79.360283] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   79.361292] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.361297] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.361303] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.361308] tx_vic_enable_irq: VIC interrupts already enabled
[   79.361314] *** tx_vic_enable_irq: completed successfully ***
[   79.433522] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 5050.000 ms)
[   79.768642] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   79.768655] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   79.768662] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   79.768668] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   79.768676] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   79.768684] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   79.768690] vin_s_stream: VIN state = 3, enable = 1
[   79.768696] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.768706] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.768712] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.768718] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.768724] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.768730] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   79.768737] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   79.768744] gc2053: s_stream called with enable=1
[   79.768752] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.768758] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.768764] gc2053: About to write streaming registers for interface 1
[   79.768770] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.768780] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.769099] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.769107] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.769116] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.783986] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.783999] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.784006] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.784014] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.784020] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.784026] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.784032] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   79.784040] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   79.784046] gc2053: s_stream called with enable=1
[   79.784053] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.784059] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.784066] gc2053: About to write streaming registers for interface 1
[   79.784072] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.784082] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.784424] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.784431] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.784440] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.784755] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.784762] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.784769] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.784776] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.784782] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.784788] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.784794] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   79.784832] ISP IOCTL: cmd=0x800456d0 arg=0x7fdab190
[   79.784840] TX_ISP_VIDEO_LINK_SETUP: config=0
[   79.784846] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   79.784852] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   79.784860] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   79.784866] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   79.784873] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   79.784880] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   79.784886] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   79.784893] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   79.784900] csi_video_s_stream: sd=8521b800, enable=1
[   79.784906] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.784914] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.784921] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.784926] csi_video_s_stream: Stream ON - CSI state set to 4
[   79.784934] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   79.784940] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   79.784945] *** vic_core_s_stream: STREAM ON ***
[   79.784951] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   79.784958] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   79.784965] vin_s_stream: VIN state = 4, enable = 1
[   79.784970] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.784978] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   79.784984] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   79.784990] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   79.784996] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   79.785002] gc2053: s_stream called with enable=1
[   79.785008] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.785014] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.785021] gc2053: About to write streaming registers for interface 1
[   79.785027] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.785036] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.785350] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.785358] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.785366] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.785683] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.785690] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.785697] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.785704] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.785710] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.785716] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   79.785722] gc2053: s_stream called with enable=1
[   79.785728] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   79.785734] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   79.785741] gc2053: About to write streaming registers for interface 1
[   79.785747] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   79.785756] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   79.786070] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.786077] sensor_write_array: reg[1] 0xfe=0x00 OK
[   79.786086] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   79.786399] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.786406] sensor_write_array: reg[2] 0x3e=0x91 OK
[   79.786412] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   79.786419] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   79.786425] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   79.786431] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.023747] ISP M0 device open called from pid 2483
[   80.023781] *** REFERENCE DRIVER IMPLEMENTATION ***
[   80.023790] ISP M0 tuning buffer allocated: 805a0000 (size=0x500c, aligned)
[   80.023796] tisp_par_ioctl global variable set: 805a0000
[   80.023850] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   80.023857] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   80.023863] isp_core_tuning_init: Initializing tuning data structure
[   80.023883] isp_core_tuning_init: Tuning data structure initialized at 805a8000
[   80.023889] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   80.023895] *** SAFE: mode_flag properly initialized using struct member access ***
[   80.023901] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 805a8000
[   80.023907] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   80.023913] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   80.023920] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.023927] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.023933] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.023939] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.023944] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.023969] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.023976] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   80.023982] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   80.023990] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   80.023996] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   80.024003] CRITICAL: Cannot access saturation field at 805a8024 - PREVENTING BadVA CRASH
[   80.024359] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024371] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.024379] Set control: cmd=0x980901 value=128
[   80.024446] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024454] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.024461] Set control: cmd=0x98091b value=128
[   80.024518] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024526] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.024533] Set control: cmd=0x980902 value=128
[   80.024539] tisp_bcsh_saturation: saturation=128
[   80.024545] tiziano_bcsh_update: Updating BCSH parameters
[   80.024552]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.024557] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.024613] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024621] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.024627] Set control: cmd=0x980900 value=128
[   80.024698] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024706] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   80.024713] Set control: cmd=0x980901 value=128
[   80.024767] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024775] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   80.024782] Set control: cmd=0x98091b value=128
[   80.024835] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024843] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   80.024849] Set control: cmd=0x980902 value=128
[   80.024855] tisp_bcsh_saturation: saturation=128
[   80.024860] tiziano_bcsh_update: Updating BCSH parameters
[   80.024867]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   80.024873] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   80.024927] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.024935] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   80.024941] Set control: cmd=0x980900 value=128
[   80.025002] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.025010] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.025016] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.025079] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.025087] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.025093] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.026996] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.027009] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   80.027015] Set control: cmd=0x980914 value=0
[   80.027219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.027229] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   80.027235] Set control: cmd=0x980915 value=0
[   80.027355] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.027403] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.027411] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.027571] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   80.027583] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   80.027591] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.027598] csi_video_s_stream: sd=8521b800, enable=0
[   80.027603] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.027613] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.027619] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.027625] csi_video_s_stream: Stream OFF - CSI state set to 3
[   80.027633] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=0 ***
[   80.027639] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   80.027644] *** vic_core_s_stream: STREAM OFF ***
[   80.027649] vic_core_s_stream: Stream OFF - state 4 -> 3
[   80.027656] *** vin_s_stream: SAFE implementation - sd=80551000, enable=0 ***
[   80.027663] vin_s_stream: VIN state = 4, enable = 0
[   80.027668] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.027675] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.027681] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.027687] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.027693] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   80.027701] gc2053: s_stream called with enable=0
[   80.027708] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.027715] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.027720] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.027730] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028052] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.028126] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.028256] sensor_write: reg=0x3e val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028577] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.028584] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.028609] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.028616] gc2053: Sensor hardware streaming stopped
[   80.028623] gc2053: s_stream called with enable=0
[   80.028629] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.028635] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   80.028641] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   80.028650] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.028964] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.028971] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.028979] sensor_write: reg=0x3e val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.030376] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.030388] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   80.030394] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   80.030400] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   80.030405] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   80.034617] sensor_write: reg=0x3e val=0x00 SUCCESS
[   80.034630] sensor_write_array: reg[2] 0x3e=0x00 OK
[   80.034637] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.034644] gc2053: Sensor hardware streaming stopped
[   80.034659] ISP IOCTL: cmd=0x800456d1 arg=0x7fdab190
[   80.034667] tx_isp_video_link_destroy: Destroying links for config 0
[   80.034675] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   80.034683] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.034691] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   80.034697] Set control: cmd=0x8000164 value=1
[   80.034705] ISP IOCTL: cmd=0x800456d0 arg=0x7fdab190
[   80.034711] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.034717] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   80.034723] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   80.034729] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.034735] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.034741] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.034748] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.034755] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.034761] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.034767] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   80.034775] csi_video_s_stream: sd=8521b800, enable=1
[   80.034780] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.034789] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.034795] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.034801] csi_video_s_stream: Stream ON - CSI state set to 4
[   80.034807] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bea000, enable=1 ***
[   80.034814] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   80.034819] *** vic_core_s_stream: STREAM ON ***
[   80.034824] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.034830] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.034836] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.034843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.034849] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.034855] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.034861] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.062921] STREAMING: CPM clocks configured for VIC access
[   80.062935] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   80.062941] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   80.062948] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.062953] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.062961] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.062966] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.062972] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.062978] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.062987] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.062993] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.063001] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.063006] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.063012] *** VIC unlock: Commands written, checking VIC status register ***
[   80.063019] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.063024] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.063030] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.063035] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.063041] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.063047] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.063120] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.063128] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.063135] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   80.063142] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   80.063148] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.063155] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   80.063162] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.063168] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.063173] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.063179] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.063185] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.063191] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.063197] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.063203] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.063209] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.063215] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.063221] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.063227] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.063234] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.063240] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.063248] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   80.063257] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000030 ***
[   80.063263] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.063269] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.063276] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.063282] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.063288] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.063293] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.063299] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.063305] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   80.063311] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   80.063317] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   80.081589] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[   80.101623] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 660.000 ms)
[   80.101778] *** VIC IRQ: Got vic_dev=85bea000 ***
[   80.106729] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bea000 ***
[   80.118603] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   80.132933] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   80.142927] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   80.160190] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   80.172907] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   80.179477] *** VIC IRQ: About to read reg 0x1e8 ***
[   80.202898] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   80.208433] *** VIC IRQ: About to read reg 0x1e0 ***
[   80.218544] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   80.228899] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   80.238901] *** VIC IRQ: Read v1_10 = 0x0 ***
[   80.249010] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   80.262907] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   80.279456] *** VIC IRQ: Register writes completed ***
[   80.284924] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   80.302087] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   80.312175] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   80.332377] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   80.342447] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   80.342454] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   80.342462] *** VIC FRAME DONE: Frame completion signaled ***
[   80.342469] *** VIC TEST 2: Manual frame done function returned -1066704068 ***
[   80.342474] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   80.342481] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.342487] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.342496] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   80.342502] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.342508] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.342514] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.342521] ispvic_frame_channel_s_stream: arg1=85bea000, arg2=1
[   80.342527] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bea000
[   80.342533] ispvic_frame_channel_s_stream[2489]: streamon
[   80.342539] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.342545] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.342551] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.342557] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.342565] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.342570] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.342577] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   80.342583] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.342589] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.342594] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.342600] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.342607] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.342615] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.342622] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.342629] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.342637] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.342645] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.342651] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.342657] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.342662] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.342669] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.342675] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.342681] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.342687] ispvic_frame_channel_qbuf: arg1=85bea000, arg2=  (null)
[   80.342692] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.342703] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0xfffffffe ***
[   80.342711] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 ***
[   80.342773] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[   80.342785] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.342791] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.342800] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.342807] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.342812] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.342819] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   80.342825] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[   80.343849] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.343856] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.343861] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.343867] tx_vic_enable_irq: VIC interrupts already enabled
[   80.343873] *** tx_vic_enable_irq: completed successfully ***
[   80.356105] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 260.000 ms)
[   80.768944] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   80.768957] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   80.768964] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   80.768973] *** vin_s_stream: SAFE implementation - sd=80551000, enable=1 ***
[   80.768980] vin_s_stream: VIN state = 3, enable = 1
[   80.768985] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.768995] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85edd400 (name=gc2053) ***
[   80.769002] *** tx_isp_get_sensor: Found real sensor: 85edd400 ***
[   80.769007] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.769013] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.769021] gc2053: s_stream called with enable=1
[   80.769028] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.769034] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.769040] gc2053: About to write streaming registers for interface 1
[   80.769047] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.769056] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.769377] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.769384] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.769393] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   80.772916] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.772928] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.772934] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.772942] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.772948] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.772954] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.772962] gc2053: s_stream called with enable=1
[   80.772968] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[   80.772974] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.772980] gc2053: About to write streaming registers for interface 1
[   80.772986] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.772996] sensor_write: reg=0xfe val=0x00, client=8583dc00, adapter=i2c0, addr=0x37
[   80.773313] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.773320] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.773329] sensor_write: reg=0x3e val=0x91, client=8583dc00, adapter=i2c0, addr=0x37
[   80.773653] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.773661] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.773668] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.773674] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.773680] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.773686] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.773923] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   80.773934] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   80.773941] Set control: cmd=0x980918 value=2
[   80.774078] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774088] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774094] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774228] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774234] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774354] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774363] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774369] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774478] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774487] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774493] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774632] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774642] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774647] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774762] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774770] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774776] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.774896] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.774905] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.774911] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.775030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.775038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.775044] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.777351] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.777364] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.777370] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   80.777522] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   80.777530] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   80.777536] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   81.029556] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   81.029568] codec_codec_ctl: set sample rate...
[   81.029702] codec_codec_ctl: set device...
[   81.030678] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.030690] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   81.030697] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   81.030702] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   81.030708] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
warn: shm_init,53shm init already
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      14645   jz-intc  jz-timerost
 14:         20   jz-intc  ipu
 15:      69196   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:       9784   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        385   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:          9   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

