

================================================================
== Vivado HLS Report for 'trace_cntrl'
================================================================
* Date:           Sun Oct 15 10:19:37 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        trace_cntrl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp_1)
	3  / (tmp_1)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 3.44ns
ST_1: samples [1/1] 0.00ns
:0  %samples = alloca i32

ST_1: i [1/1] 0.00ns
:1  %i = alloca i32

ST_1: length_read [1/1] 1.00ns
:2  %length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length)

ST_1: data_compare_V_read [1/1] 1.00ns
:3  %data_compare_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %data_compare_V)

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_data_V), !map !40

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %A_keep_V), !map !46

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %A_strb_V), !map !50

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i2* %A_user_V), !map !54

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_last_V), !map !58

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i5* %A_id_V), !map !62

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %A_dest_V), !map !66

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i64* %B_data_V), !map !70

ST_1: stg_17 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %B_keep_V), !map !74

ST_1: stg_18 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %B_strb_V), !map !78

ST_1: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i2* %B_user_V), !map !82

ST_1: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_last_V), !map !86

ST_1: stg_21 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i5* %B_id_V), !map !90

ST_1: stg_22 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %B_dest_V), !map !94

ST_1: stg_23 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i64 %data_compare_V), !map !98

ST_1: stg_24 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length), !map !104

ST_1: stg_25 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @trace_cntrl_str) nounwind

ST_1: stg_26 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %A_data_V, i8* %A_keep_V, i8* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i1* %A_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i64* %B_data_V, i8* %B_keep_V, i8* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i1* %B_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i64 %data_compare_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %length, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [12 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: tmp [1/1] 2.44ns
:26  %tmp = add nsw i32 -1, %length_read

ST_1: tmp_2 [1/1] 0.00ns
:27  %tmp_2 = trunc i64 %data_compare_V_read to i32

ST_1: stg_33 [1/1] 1.57ns
:28  store i32 0, i32* %i

ST_1: stg_34 [1/1] 1.57ns
:29  store i32 0, i32* %samples

ST_1: stg_35 [1/1] 1.57ns
:30  br label %1


 <State 2>: 6.63ns
ST_2: match [1/1] 0.00ns
:0  %match = phi i1 [ false, %0 ], [ %tmp_7, %._crit_edge14 ]

ST_2: i_load [1/1] 0.00ns
:1  %i_load = load i32* %i

ST_2: tmp_1 [1/1] 2.52ns
:2  %tmp_1 = icmp slt i32 %i_load, %length_read

ST_2: stg_39 [1/1] 0.00ns
:3  br i1 %tmp_1, label %_ifconv, label %3

ST_2: empty [1/1] 0.00ns
_ifconv:2  %empty = call { i64, i8, i8, i2, i1, i5, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P(i64* %A_data_V, i8* %A_keep_V, i8* %A_strb_V, i2* %A_user_V, i1* %A_last_V, i5* %A_id_V, i1* %A_dest_V)

ST_2: A_temp_data_V [1/1] 0.00ns
_ifconv:3  %A_temp_data_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 0

ST_2: A_temp_keep_V [1/1] 0.00ns
_ifconv:4  %A_temp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 1

ST_2: A_temp_strb_V [1/1] 0.00ns
_ifconv:5  %A_temp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 2

ST_2: A_temp_user_V [1/1] 0.00ns
_ifconv:6  %A_temp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 3

ST_2: A_temp_id_V [1/1] 0.00ns
_ifconv:7  %A_temp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 5

ST_2: A_temp_dest_V [1/1] 0.00ns
_ifconv:8  %A_temp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i1 } %empty, 6

ST_2: tmp_3 [1/1] 0.00ns (grouped into LUT with out node tmp_6)
_ifconv:9  %tmp_3 = trunc i64 %A_temp_data_V to i32

ST_2: tmp_5 [1/1] 0.00ns (grouped into LUT with out node tmp_6)
_ifconv:10  %tmp_5 = and i32 %tmp_2, %tmp_3

ST_2: tmp_6 [1/1] 2.52ns (out node of the LUT)
_ifconv:11  %tmp_6 = icmp eq i32 %tmp_5, %tmp_2

ST_2: tmp_7 [1/1] 1.37ns
_ifconv:12  %tmp_7 = or i1 %tmp_6, %match

ST_2: stg_51 [1/1] 0.00ns
_ifconv:13  br i1 %tmp_7, label %2, label %._crit_edge14

ST_2: samples_load [1/1] 0.00ns
:0  %samples_load = load i32* %samples

ST_2: A_temp_last_V [1/1] 2.52ns
:1  %A_temp_last_V = icmp eq i32 %samples_load, %tmp

ST_2: samples_1 [1/1] 2.44ns
:3  %samples_1 = add nsw i32 %samples_load, 1

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add nsw i32 %i_load, 1

ST_2: stg_56 [1/1] 1.57ns
:5  store i32 %i_1, i32* %i

ST_2: stg_57 [1/1] 1.57ns
:6  store i32 %samples_1, i32* %samples


 <State 3>: 0.00ns
ST_3: tmp_8 [1/1] 0.00ns
_ifconv:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_3: stg_59 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_60 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i1P(i64* %B_data_V, i8* %B_keep_V, i8* %B_strb_V, i2* %B_user_V, i1* %B_last_V, i5* %B_id_V, i1* %B_dest_V, i64 %A_temp_data_V, i8 %A_temp_keep_V, i8 %A_temp_strb_V, i2 %A_temp_user_V, i1 %A_temp_last_V, i5 %A_temp_id_V, i1 %A_temp_dest_V)

ST_3: stg_61 [1/1] 0.00ns
:7  br label %._crit_edge14

ST_3: empty_3 [1/1] 0.00ns
._crit_edge14:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_8)

ST_3: stg_63 [1/1] 0.00ns
._crit_edge14:1  br label %1


 <State 4>: 0.00ns
ST_4: stg_64 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
