# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_digi_clock.srcs/sources_1/new/clock_counter.vhd" \
"../../../../project_digi_clock.srcs/sim_1/new/tb_clock_counter.vhd" \

# Do not sort compile order
nosort
