{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 01:24:54 2017 " "Info: Processing started: Tue May 23 01:24:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cfpga -c cfpga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cfpga -c cfpga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[0\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[0\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[1\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[1\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[2\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[2\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[3\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[3\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[4\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[4\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[5\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[5\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[6\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[6\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[7\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[7\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[8\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[8\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[9\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[9\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[10\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[10\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[11\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[11\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[12\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[12\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[13\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[13\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[14\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[14\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu_ahb:uut_ahb\|efpga_dageH\[15\] " "Warning: Node \"cpu_ahb:uut_ahb\|efpga_dageH\[15\]\" is a latch" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK100M_FPGAC " "Info: Assuming node \"CLOCK100M_FPGAC\" is an undefined clock" {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK100M_FPGAC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LADDR\[21\] " "Info: Assuming node \"LADDR\[21\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LNOE " "Info: Assuming node \"LNOE\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 57 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LADDR\[22\] " "Info: Assuming node \"LADDR\[22\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 63 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LNGCS5 " "Info: Assuming node \"LNGCS5\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 58 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cpu_ahb:uut_ahb\|LDATA~80 " "Info: Detected gated clock \"cpu_ahb:uut_ahb\|LDATA~80\" as buffer" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu_ahb:uut_ahb\|LDATA~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK100M_FPGAC register register cpu_ahb:uut_ahb\|memin_Hdate\[1\] cpu_ahb:uut_ahb\|read_reg\[1\] 500.0 MHz Internal " "Info: Clock \"CLOCK100M_FPGAC\" Internal fmax is restricted to 500.0 MHz between source register \"cpu_ahb:uut_ahb\|memin_Hdate\[1\]\" and destination register \"cpu_ahb:uut_ahb\|read_reg\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.715 ns + Longest register register " "Info: + Longest register to register delay is 1.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_ahb:uut_ahb\|memin_Hdate\[1\] 1 REG LCFF_X9_Y19_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y19_N11; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_ahb:uut_ahb|memin_Hdate[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.053 ns) 0.830 ns cpu_ahb:uut_ahb\|read_reg~76 2 COMB LCCOMB_X7_Y21_N12 1 " "Info: 2: + IC(0.777 ns) + CELL(0.053 ns) = 0.830 ns; Loc. = LCCOMB_X7_Y21_N12; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~76'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { cpu_ahb:uut_ahb|memin_Hdate[1] cpu_ahb:uut_ahb|read_reg~76 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.234 ns) 1.560 ns cpu_ahb:uut_ahb\|read_reg~90 3 COMB LCCOMB_X9_Y21_N20 1 " "Info: 3: + IC(0.496 ns) + CELL(0.234 ns) = 1.560 ns; Loc. = LCCOMB_X9_Y21_N20; Fanout = 1; COMB Node = 'cpu_ahb:uut_ahb\|read_reg~90'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { cpu_ahb:uut_ahb|read_reg~76 cpu_ahb:uut_ahb|read_reg~90 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.715 ns cpu_ahb:uut_ahb\|read_reg\[1\] 4 REG LCFF_X9_Y21_N21 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.715 ns; Loc. = LCFF_X9_Y21_N21; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|read_reg\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { cpu_ahb:uut_ahb|read_reg~90 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.442 ns ( 25.77 % ) " "Info: Total cell delay = 0.442 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.273 ns ( 74.23 % ) " "Info: Total interconnect delay = 1.273 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { cpu_ahb:uut_ahb|memin_Hdate[1] cpu_ahb:uut_ahb|read_reg~76 cpu_ahb:uut_ahb|read_reg~90 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { cpu_ahb:uut_ahb|memin_Hdate[1] {} cpu_ahb:uut_ahb|read_reg~76 {} cpu_ahb:uut_ahb|read_reg~90 {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.777ns 0.496ns 0.000ns } { 0.000ns 0.053ns 0.234ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK100M_FPGAC\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK100M_FPGAC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns cpu_ahb:uut_ahb\|read_reg\[1\] 3 REG LCFF_X9_Y21_N21 1 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X9_Y21_N21; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|read_reg\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK100M_FPGAC\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK100M_FPGAC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns cpu_ahb:uut_ahb\|memin_Hdate\[1\] 3 REG LCFF_X9_Y19_N11 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X9_Y19_N11; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[1\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[1] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { cpu_ahb:uut_ahb|memin_Hdate[1] cpu_ahb:uut_ahb|read_reg~76 cpu_ahb:uut_ahb|read_reg~90 cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.715 ns" { cpu_ahb:uut_ahb|memin_Hdate[1] {} cpu_ahb:uut_ahb|read_reg~76 {} cpu_ahb:uut_ahb|read_reg~90 {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.777ns 0.496ns 0.000ns } { 0.000ns 0.053ns 0.234ns 0.155ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|read_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[1] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_ahb:uut_ahb|read_reg[1] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cpu_ahb:uut_ahb|read_reg[1] {} } {  } {  } "" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 67 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpu_ahb:uut_ahb\|memin_Hdate\[0\] LNGCS5 CLOCK100M_FPGAC 6.223 ns register " "Info: tsu for register \"cpu_ahb:uut_ahb\|memin_Hdate\[0\]\" (data pin = \"LNGCS5\", clock pin = \"CLOCK100M_FPGAC\") is 6.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.614 ns + Longest pin register " "Info: + Longest pin to register delay is 8.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns LNGCS5 1 CLK PIN_H5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H5; Fanout = 4; CLK Node = 'LNGCS5'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LNGCS5 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.366 ns) 5.628 ns cpu_ahb:uut_ahb\|process_3~2 2 COMB LCCOMB_X5_Y21_N2 20 " "Info: 2: + IC(4.462 ns) + CELL(0.366 ns) = 5.628 ns; Loc. = LCCOMB_X5_Y21_N2; Fanout = 20; COMB Node = 'cpu_ahb:uut_ahb\|process_3~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { LNGCS5 cpu_ahb:uut_ahb|process_3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.378 ns) 7.073 ns cpu_ahb:uut_ahb\|memin_Hdate\[0\]~0 3 COMB LCCOMB_X10_Y19_N6 16 " "Info: 3: + IC(1.067 ns) + CELL(0.378 ns) = 7.073 ns; Loc. = LCCOMB_X10_Y19_N6; Fanout = 16; COMB Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[0\]~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { cpu_ahb:uut_ahb|process_3~2 cpu_ahb:uut_ahb|memin_Hdate[0]~0 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.746 ns) 8.614 ns cpu_ahb:uut_ahb\|memin_Hdate\[0\] 4 REG LCFF_X7_Y21_N9 1 " "Info: 4: + IC(0.795 ns) + CELL(0.746 ns) = 8.614 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[0\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.290 ns ( 26.58 % ) " "Info: Total cell delay = 2.290 ns ( 26.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.324 ns ( 73.42 % ) " "Info: Total interconnect delay = 6.324 ns ( 73.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.614 ns" { LNGCS5 cpu_ahb:uut_ahb|process_3~2 cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.614 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|process_3~2 {} cpu_ahb:uut_ahb|memin_Hdate[0]~0 {} cpu_ahb:uut_ahb|memin_Hdate[0] {} } { 0.000ns 0.000ns 4.462ns 1.067ns 0.795ns } { 0.000ns 0.800ns 0.366ns 0.378ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK100M_FPGAC\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK100M_FPGAC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns cpu_ahb:uut_ahb\|memin_Hdate\[0\] 3 REG LCFF_X7_Y21_N9 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|memin_Hdate\[0\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.614 ns" { LNGCS5 cpu_ahb:uut_ahb|process_3~2 cpu_ahb:uut_ahb|memin_Hdate[0]~0 cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.614 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|process_3~2 {} cpu_ahb:uut_ahb|memin_Hdate[0]~0 {} cpu_ahb:uut_ahb|memin_Hdate[0] {} } { 0.000ns 0.000ns 4.462ns 1.067ns 0.795ns } { 0.000ns 0.800ns 0.366ns 0.378ns 0.746ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|memin_Hdate[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|memin_Hdate[0] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK100M_FPGAC LDATA\[9\] cpu_ahb:uut_ahb\|LDATA\[0\]~en 7.874 ns register " "Info: tco from clock \"CLOCK100M_FPGAC\" to destination pin \"LDATA\[9\]\" through register \"cpu_ahb:uut_ahb\|LDATA\[0\]~en\" is 7.874 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK100M_FPGAC source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK100M_FPGAC\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLOCK100M_FPGAC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLOCK100M_FPGAC'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK100M_FPGAC } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLOCK100M_FPGAC~clkctrl 2 COMB CLKCTRL_G3 129 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 129; COMB Node = 'CLOCK100M_FPGAC~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns cpu_ahb:uut_ahb\|LDATA\[0\]~en 3 REG LCFF_X5_Y21_N15 17 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X5_Y21_N15; Fanout = 17; REG Node = 'cpu_ahb:uut_ahb\|LDATA\[0\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|LDATA[0]~en } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|LDATA[0]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|LDATA[0]~en {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.302 ns + Longest register pin " "Info: + Longest register to pin delay is 5.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu_ahb:uut_ahb\|LDATA\[0\]~en 1 REG LCFF_X5_Y21_N15 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y21_N15; Fanout = 17; REG Node = 'cpu_ahb:uut_ahb\|LDATA\[0\]~en'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu_ahb:uut_ahb|LDATA[0]~en } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns cpu_ahb:uut_ahb\|LDATA\[0\]~146 2 COMB LCCOMB_X5_Y21_N14 16 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X5_Y21_N14; Fanout = 16; COMB Node = 'cpu_ahb:uut_ahb\|LDATA\[0\]~146'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { cpu_ahb:uut_ahb|LDATA[0]~en cpu_ahb:uut_ahb|LDATA[0]~146 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.829 ns) + CELL(2.140 ns) 5.302 ns LDATA\[9\] 3 PIN PIN_H2 0 " "Info: 3: + IC(2.829 ns) + CELL(2.140 ns) = 5.302 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'LDATA\[9\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.969 ns" { cpu_ahb:uut_ahb|LDATA[0]~146 LDATA[9] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 46.64 % ) " "Info: Total cell delay = 2.473 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 53.36 % ) " "Info: Total interconnect delay = 2.829 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { cpu_ahb:uut_ahb|LDATA[0]~en cpu_ahb:uut_ahb|LDATA[0]~146 LDATA[9] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { cpu_ahb:uut_ahb|LDATA[0]~en {} cpu_ahb:uut_ahb|LDATA[0]~146 {} LDATA[9] {} } { 0.000ns 0.000ns 2.829ns } { 0.000ns 0.333ns 2.140ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { CLOCK100M_FPGAC CLOCK100M_FPGAC~clkctrl cpu_ahb:uut_ahb|LDATA[0]~en } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { CLOCK100M_FPGAC {} CLOCK100M_FPGAC~combout {} CLOCK100M_FPGAC~clkctrl {} cpu_ahb:uut_ahb|LDATA[0]~en {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { cpu_ahb:uut_ahb|LDATA[0]~en cpu_ahb:uut_ahb|LDATA[0]~146 LDATA[9] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { cpu_ahb:uut_ahb|LDATA[0]~en {} cpu_ahb:uut_ahb|LDATA[0]~146 {} LDATA[9] {} } { 0.000ns 0.000ns 2.829ns } { 0.000ns 0.333ns 2.140ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LNWE CE_REG_DATA\[29\] 11.795 ns Longest " "Info: Longest tpd from source pin \"LNWE\" to destination pin \"CE_REG_DATA\[29\]\" is 11.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns LNWE 1 PIN PIN_W16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W16; Fanout = 3; PIN Node = 'LNWE'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LNWE } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.366 ns) 5.727 ns cpu_ahb:uut_ahb\|CE_REG_CS~3 2 COMB LCCOMB_X5_Y21_N6 2 " "Info: 2: + IC(4.524 ns) + CELL(0.366 ns) = 5.727 ns; Loc. = LCCOMB_X5_Y21_N6; Fanout = 2; COMB Node = 'cpu_ahb:uut_ahb\|CE_REG_CS~3'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { LNWE cpu_ahb:uut_ahb|CE_REG_CS~3 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.225 ns) 6.170 ns cpu_ahb:uut_ahb\|CE_REG_DATA~64 3 COMB LCCOMB_X5_Y21_N18 32 " "Info: 3: + IC(0.218 ns) + CELL(0.225 ns) = 6.170 ns; Loc. = LCCOMB_X5_Y21_N18; Fanout = 32; COMB Node = 'cpu_ahb:uut_ahb\|CE_REG_DATA~64'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.443 ns" { cpu_ahb:uut_ahb|CE_REG_CS~3 cpu_ahb:uut_ahb|CE_REG_DATA~64 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.525 ns) + CELL(2.100 ns) 11.795 ns CE_REG_DATA\[29\] 4 PIN PIN_K7 0 " "Info: 4: + IC(3.525 ns) + CELL(2.100 ns) = 11.795 ns; Loc. = PIN_K7; Fanout = 0; PIN Node = 'CE_REG_DATA\[29\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { cpu_ahb:uut_ahb|CE_REG_DATA~64 CE_REG_DATA[29] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.528 ns ( 29.91 % ) " "Info: Total cell delay = 3.528 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.267 ns ( 70.09 % ) " "Info: Total interconnect delay = 8.267 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.795 ns" { LNWE cpu_ahb:uut_ahb|CE_REG_CS~3 cpu_ahb:uut_ahb|CE_REG_DATA~64 CE_REG_DATA[29] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.795 ns" { LNWE {} LNWE~combout {} cpu_ahb:uut_ahb|CE_REG_CS~3 {} cpu_ahb:uut_ahb|CE_REG_DATA~64 {} CE_REG_DATA[29] {} } { 0.000ns 0.000ns 4.524ns 0.218ns 3.525ns } { 0.000ns 0.837ns 0.366ns 0.225ns 2.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpu_ahb:uut_ahb\|efpga_dageH\[3\] CE_REG_DATA\[19\] LNGCS5 0.458 ns register " "Info: th for register \"cpu_ahb:uut_ahb\|efpga_dageH\[3\]\" (data pin = \"CE_REG_DATA\[19\]\", clock pin = \"LNGCS5\") is 0.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "LNGCS5 destination 5.488 ns + Longest register " "Info: + Longest clock path from clock \"LNGCS5\" to destination register is 5.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns LNGCS5 1 CLK PIN_H5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_H5; Fanout = 4; CLK Node = 'LNGCS5'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LNGCS5 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.346 ns) 2.719 ns cpu_ahb:uut_ahb\|LDATA~80 2 COMB LCCOMB_X5_Y21_N16 18 " "Info: 2: + IC(1.573 ns) + CELL(0.346 ns) = 2.719 ns; Loc. = LCCOMB_X5_Y21_N16; Fanout = 18; COMB Node = 'cpu_ahb:uut_ahb\|LDATA~80'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { LNGCS5 cpu_ahb:uut_ahb|LDATA~80 } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 4.518 ns cpu_ahb:uut_ahb\|LDATA~80clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(1.799 ns) + CELL(0.000 ns) = 4.518 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'cpu_ahb:uut_ahb\|LDATA~80clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 5.488 ns cpu_ahb:uut_ahb\|efpga_dageH\[3\] 4 REG LCCOMB_X7_Y21_N30 1 " "Info: 4: + IC(0.917 ns) + CELL(0.053 ns) = 5.488 ns; Loc. = LCCOMB_X7_Y21_N30; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|efpga_dageH\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.199 ns ( 21.85 % ) " "Info: Total cell delay = 1.199 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 78.15 % ) " "Info: Total interconnect delay = 4.289 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { LNGCS5 cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|LDATA~80 {} cpu_ahb:uut_ahb|LDATA~80clkctrl {} cpu_ahb:uut_ahb|efpga_dageH[3] {} } { 0.000ns 0.000ns 1.573ns 1.799ns 0.917ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.030 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CE_REG_DATA\[19\] 1 PIN PIN_H14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H14; Fanout = 1; PIN Node = 'CE_REG_DATA\[19\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CE_REG_DATA[19] } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns CE_REG_DATA\[19\]~12 2 COMB IOC_X7_Y27_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = IOC_X7_Y27_N2; Fanout = 1; COMB Node = 'CE_REG_DATA\[19\]~12'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { CE_REG_DATA[19] CE_REG_DATA[19]~12 } "NODE_NAME" } } { "cfpga.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cfpga.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.985 ns) + CELL(0.228 ns) 5.030 ns cpu_ahb:uut_ahb\|efpga_dageH\[3\] 3 REG LCCOMB_X7_Y21_N30 1 " "Info: 3: + IC(3.985 ns) + CELL(0.228 ns) = 5.030 ns; Loc. = LCCOMB_X7_Y21_N30; Fanout = 1; REG Node = 'cpu_ahb:uut_ahb\|efpga_dageH\[3\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { CE_REG_DATA[19]~12 cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "cpu_ahb.vhd" "" { Text "E:/mycode/quartus/prj/cfpga/cpu_ahb.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 20.78 % ) " "Info: Total cell delay = 1.045 ns ( 20.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.985 ns ( 79.22 % ) " "Info: Total interconnect delay = 3.985 ns ( 79.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { CE_REG_DATA[19] CE_REG_DATA[19]~12 cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { CE_REG_DATA[19] {} CE_REG_DATA[19]~12 {} cpu_ahb:uut_ahb|efpga_dageH[3] {} } { 0.000ns 0.000ns 3.985ns } { 0.000ns 0.817ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { LNGCS5 cpu_ahb:uut_ahb|LDATA~80 cpu_ahb:uut_ahb|LDATA~80clkctrl cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { LNGCS5 {} LNGCS5~combout {} cpu_ahb:uut_ahb|LDATA~80 {} cpu_ahb:uut_ahb|LDATA~80clkctrl {} cpu_ahb:uut_ahb|efpga_dageH[3] {} } { 0.000ns 0.000ns 1.573ns 1.799ns 0.917ns } { 0.000ns 0.800ns 0.346ns 0.000ns 0.053ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.030 ns" { CE_REG_DATA[19] CE_REG_DATA[19]~12 cpu_ahb:uut_ahb|efpga_dageH[3] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "5.030 ns" { CE_REG_DATA[19] {} CE_REG_DATA[19]~12 {} cpu_ahb:uut_ahb|efpga_dageH[3] {} } { 0.000ns 0.000ns 3.985ns } { 0.000ns 0.817ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 01:24:55 2017 " "Info: Processing ended: Tue May 23 01:24:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
