FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.4-2019 S029 (4026063) 4/26/2022}
"PAGE_NUMBER" = 3;
0"NC";
1"UN$3$CAPCERSMDCL2$I346$B";
2"GND\g";
3"P3V3\g";
4"P3V3\g";
5"GND\g";
6"P3V3\g";
7"P3V3\g";
8"P3V3\g";
9"GND\g";
10"GND\g";
11"GND\g";
12"GND\g";
13"GND\g";
14"P3V3\g";
15"T_FFD_CLK_P";
16"T_FFD_CLK_N";
17"UN$3$CAPCERSMDCL2$I349$B";
18"UN$3$CAPCERSMDCL2$I337$B";
19"UN$3$CAPCERSMDCL2$I325$B";
20"C2M_SFP_DATA_P";
21"C2M_SFP_DATA_N";
22"T_SFP_N";
23"T_SFP_P";
24"UN$3$CAPCERSMDCL2$I332$A";
25"UN$3$CAPCERSMDCL2$I331$A";
%"CAPCERSMDCL2"
"1","(-2430,450)","3","cnpassive","I242";
;
CDS_LOCATION"C6"
VALUE"100nF"
LOCATION"C6"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"5;
%"P3V3"
"1","(-2810,650)","0","cnpower","I243";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"6;
%"CAPCERSMDCL2"
"1","(-2620,450)","3","cnpassive","I244";
;
CDS_LOCATION"C3"
VALUE"100nF"
LOCATION"C3"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"5;
%"GND"
"1","(-2810,160)","0","cnpower","I245";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"5;
%"CAPCERSMDCL2"
"1","(-2810,450)","3","cnpassive","I246";
;
CDS_LOCATION"C5"
VALUE"100nF"
LOCATION"C5"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"5;
%"CAPCERSMDCL2"
"1","(-2230,450)","3","cnpassive","I247";
;
CDS_LOCATION"C4"
VALUE"100nF"
LOCATION"C4"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"5;
%"MAX9381ESA"
"1","(970,2580)","0","bris_cds_logic","I322";
;
VALUE"MAX9381ESA"
$LOCATION"U1"
C"COPYRIGHT (C) 2015 ACCELERATED DESIGNS. ALL RIGHTS RESERVED"
CDS_LMAN_SYM_OUTLINE"-465,400,480,-300"
CDS_SEC"1"
CDS_LOCATION"U1"
CDS_LIB"bris_cds_logic"
PACK_TYPE"SMD";
"VCC"
$PN"?"8;
"Q"
$PN"?"24;
"VEE"
$PN"?"10;
"CLK"
$PN"?"17;
"D"
$PN"?"19;
"D* \B"
$PN"?"18;
"CLK* \B"
$PN"?"1;
"Q* \B"
$PN"?"25;
%"CAPCERSMDCL2"
"1","(-1660,3180)","0","cnpassive","I325";
;
VALUE"100NF"
$LOCATION"C1"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"C1"
PACK_TYPE"0402"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN";
"A <SIZE-1..0>\NAC"
$PN"1"20;
"B <SIZE-1..0>\NAC"
$PN"2"19;
%"RSMD0603"
"2","(-860,2420)","1","cnpassive","I327";
;
PACK_TYPE"1/10W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION"R54"
VALUE"200"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R54";
"A <SIZE-1..0>\NAC"
$PN"1"11;
"B <SIZE-1..0>\NAC"
$PN"2"18;
%"RSMD0603"
"2","(-860,2730)","1","cnpassive","I328";
;
PACK_TYPE"1/10W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
VALUE"825"
$LOCATION"R53"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R53";
"A <SIZE-1..0>\NAC"
$PN"1"18;
"B <SIZE-1..0>\NAC"
$PN"2"7;
%"RSMD0402"
"2","(1800,2270)","1","cnpassive","I329";
;
VALUE"150"
$LOCATION"R6"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R6"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"9;
"B <SIZE-1..0>\NAC"
$PN"2"24;
%"RSMD0402"
"2","(1680,2270)","1","cnpassive","I330";
;
VALUE"150"
$LOCATION"R5"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R5"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"9;
"B <SIZE-1..0>\NAC"
$PN"2"25;
%"CAPCERSMDCL2"
"1","(2300,2480)","0","cnpassive","I331";
;
$LOCATION"C2"
VALUE"100NF"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"C2"
PACK_TYPE"0402"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN";
"A <SIZE-1..0>\NAC"
$PN"1"25;
"B <SIZE-1..0>\NAC"
$PN"2"22;
%"CAPCERSMDCL2"
"1","(2150,2680)","0","cnpassive","I332";
;
CDS_LOCATION"C39"
CDS_SEC"1"
$SEC"1"
PACK_TYPE"0402"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
$LOCATION"C39"
VALUE"100NF";
"A <SIZE-1..0>\NAC"
$PN"1"24;
"B <SIZE-1..0>\NAC"
$PN"2"23;
%"GND"
"1","(1800,1960)","0","cnpower","I333";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"9;
%"P3V3"
"1","(-860,2930)","0","cnpower","I334";
;
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower"
HDL_POWER"P3V3";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"7;
%"GND"
"1","(-860,2240)","0","cnpower","I335";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"11;
%"RSMD0603"
"2","(-390,2970)","2","cnpassive","I336";
;
CDS_LOCATION"R2"
CDS_SEC"1"
$SEC"1"
VALUE"100"
TOL"1%"
$LOCATION"R2"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/10W";
"A <SIZE-1..0>\NAC"
$PN"1"19;
"B <SIZE-1..0>\NAC"
$PN"2"18;
%"CAPCERSMDCL2"
"1","(-1400,3120)","0","cnpassive","I337";
;
CDS_LOCATION"C8"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1"
$LOCATION"C8"
VALUE"100NF";
"A <SIZE-1..0>\NAC"
$PN"1"21;
"B <SIZE-1..0>\NAC"
$PN"2"18;
%"P3V3"
"1","(-1200,2940)","0","cnpower","I338";
;
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING"
HDL_POWER"P3V3";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"4;
%"RSMD0603"
"2","(-1200,2740)","1","cnpassive","I339";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/10W"
VALUE"825"
$LOCATION"R4"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R4";
"A <SIZE-1..0>\NAC"
$PN"1"19;
"B <SIZE-1..0>\NAC"
$PN"2"4;
%"RSMD0603"
"2","(-1200,2430)","1","cnpassive","I340";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/10W"
$LOCATION"R12"
VALUE"200"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R12";
"A <SIZE-1..0>\NAC"
$PN"1"12;
"B <SIZE-1..0>\NAC"
$PN"2"19;
%"GND"
"1","(-1200,2250)","0","cnpower","I341";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"12;
%"P3V3"
"1","(-850,1590)","0","cnpower","I342";
;
CDS_LIB"cnpower"
SIZE"1B"
BODY_TYPE"PLUMBING"
HDL_POWER"P3V3";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"14;
%"RSMD0603"
"2","(-850,1390)","1","cnpassive","I343";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/10W"
$LOCATION"R55"
VALUE"825"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R55";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"14;
%"RSMD0603"
"2","(-850,1080)","1","cnpassive","I344";
;
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/10W"
$LOCATION"R57"
VALUE"200"
TOL"1%"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R57";
"A <SIZE-1..0>\NAC"
$PN"1"13;
"B <SIZE-1..0>\NAC"
$PN"2"1;
%"GND"
"1","(-850,900)","0","cnpower","I345";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"13;
%"CAPCERSMDCL2"
"1","(-1390,1780)","0","cnpassive","I346";
;
CDS_LOCATION"C38"
CDS_SEC"1"
$SEC"1"
PACK_TYPE"0402"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
$LOCATION"C38"
VALUE"100NF";
"A <SIZE-1..0>\NAC"
$PN"1"16;
"B <SIZE-1..0>\NAC"
$PN"2"1;
%"P3V3"
"1","(-1190,1600)","0","cnpower","I347";
;
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower"
HDL_POWER"P3V3";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"3;
%"RSMD0603"
"2","(-1190,1400)","1","cnpassive","I348";
;
PACK_TYPE"1/10W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION"R34"
TOL"1%"
VALUE"825"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R34";
"A <SIZE-1..0>\NAC"
$PN"1"17;
"B <SIZE-1..0>\NAC"
$PN"2"3;
%"CAPCERSMDCL2"
"1","(-1660,1840)","0","cnpassive","I349";
;
VALUE"100NF"
$LOCATION"C7"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"C7";
"A <SIZE-1..0>\NAC"
$PN"1"15;
"B <SIZE-1..0>\NAC"
$PN"2"17;
%"RSMD0603"
"2","(-1190,1090)","1","cnpassive","I350";
;
PACK_TYPE"1/10W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION"R52"
TOL"1%"
VALUE"200"
$SEC"1"
CDS_SEC"1"
CDS_LOCATION"R52";
"A <SIZE-1..0>\NAC"
$PN"1"2;
"B <SIZE-1..0>\NAC"
$PN"2"17;
%"GND"
"1","(-1190,910)","0","cnpower","I351";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"2;
%"RSMD0603"
"2","(-390,1970)","2","cnpassive","I352";
;
CDS_LOCATION"R3"
CDS_SEC"1"
$SEC"1"
TOL"1%"
VALUE"100"
$LOCATION"R3"
PACK_TYPE"1/10W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"17;
%"P3V3"
"1","(970,3310)","0","cnpower","I359";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"8;
%"GND"
"1","(970,1950)","0","cnpower","I360";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"10;
END.
