{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 15:22:20 2018 " "Info: Processing started: Thu Nov 01 15:22:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off frequency_divider -c frequency_divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } } { "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register tmp1\[1\] register tmp1\[11\] 86.44 MHz 11.569 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 86.44 MHz between source register \"tmp1\[1\]\" and destination register \"tmp1\[11\]\" (period= 11.569 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.860 ns + Longest register register " "Info: + Longest register to register delay is 10.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmp1\[1\] 1 REG LC_X9_Y9_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N1; Fanout = 7; REG Node = 'tmp1\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmp1[1] } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.248 ns) + CELL(0.914 ns) 4.162 ns Equal0~0 2 COMB LC_X2_Y7_N3 3 " "Info: 2: + IC(3.248 ns) + CELL(0.914 ns) = 4.162 ns; Loc. = LC_X2_Y7_N3; Fanout = 3; COMB Node = 'Equal0~0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.162 ns" { tmp1[1] Equal0~0 } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(0.200 ns) 6.770 ns Equal0~3 3 COMB LC_X4_Y9_N0 1 " "Info: 3: + IC(2.408 ns) + CELL(0.200 ns) = 6.770 ns; Loc. = LC_X4_Y9_N0; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { Equal0~0 Equal0~3 } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 7.275 ns Equal0~7 4 COMB LC_X4_Y9_N1 13 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 7.275 ns; Loc. = LC_X4_Y9_N1; Fanout = 13; COMB Node = 'Equal0~7'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal0~3 Equal0~7 } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.994 ns) + CELL(0.591 ns) 10.860 ns tmp1\[11\] 5 REG LC_X14_Y9_N5 3 " "Info: 5: + IC(2.994 ns) + CELL(0.591 ns) = 10.860 ns; Loc. = LC_X14_Y9_N5; Fanout = 3; REG Node = 'tmp1\[11\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { Equal0~7 tmp1[11] } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.905 ns ( 17.54 % ) " "Info: Total cell delay = 1.905 ns ( 17.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.955 ns ( 82.46 % ) " "Info: Total interconnect delay = 8.955 ns ( 82.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.860 ns" { tmp1[1] Equal0~0 Equal0~3 Equal0~7 tmp1[11] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.860 ns" { tmp1[1] {} Equal0~0 {} Equal0~3 {} Equal0~7 {} tmp1[11] {} } { 0.000ns 3.248ns 2.408ns 0.305ns 2.994ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 63; CLK Node = 'clk_in'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tmp1\[11\] 2 REG LC_X14_Y9_N5 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y9_N5; Fanout = 3; REG Node = 'tmp1\[11\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tmp1[11] } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[11] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 63; CLK Node = 'clk_in'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tmp1\[1\] 2 REG LC_X9_Y9_N1 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N1; Fanout = 7; REG Node = 'tmp1\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in tmp1[1] } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[11] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.860 ns" { tmp1[1] Equal0~0 Equal0~3 Equal0~7 tmp1[11] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "10.860 ns" { tmp1[1] {} Equal0~0 {} Equal0~3 {} Equal0~7 {} tmp1[11] {} } { 0.000ns 3.248ns 2.408ns 0.305ns 2.994ns } { 0.000ns 0.914ns 0.200ns 0.200ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[11] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[11] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in tmp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} tmp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clk3t clear clk_in 2.274 ns register " "Info: tsu for register \"clk3t\" (data pin = \"clear\", clock pin = \"clk_in\") is 2.274 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.760 ns + Longest pin register " "Info: + Longest pin to register delay is 5.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clear 1 PIN PIN_20 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 63; PIN Node = 'clear'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.793 ns) + CELL(0.804 ns) 5.760 ns clk3t 2 REG LC_X13_Y9_N8 2 " "Info: 2: + IC(3.793 ns) + CELL(0.804 ns) = 5.760 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'clk3t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { clear clk3t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 34.15 % ) " "Info: Total cell delay = 1.967 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.793 ns ( 65.85 % ) " "Info: Total interconnect delay = 3.793 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.760 ns" { clear clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.760 ns" { clear {} clear~combout {} clk3t {} } { 0.000ns 0.000ns 3.793ns } { 0.000ns 1.163ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 63; CLK Node = 'clk_in'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk3t 2 REG LC_X13_Y9_N8 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'clk3t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clk3t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk3t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.760 ns" { clear clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.760 ns" { clear {} clear~combout {} clk3t {} } { 0.000ns 0.000ns 3.793ns } { 0.000ns 1.163ns 0.804ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk3t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in clk3 clk3t 9.691 ns register " "Info: tco from clock \"clk_in\" to destination pin \"clk3\" through register \"clk3t\" is 9.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 63; CLK Node = 'clk_in'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk3t 2 REG LC_X13_Y9_N8 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'clk3t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clk3t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk3t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.496 ns + Longest register pin " "Info: + Longest register to pin delay is 5.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk3t 1 REG LC_X13_Y9_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y9_N8; Fanout = 2; REG Node = 'clk3t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.174 ns) + CELL(2.322 ns) 5.496 ns clk3 2 PIN PIN_4 0 " "Info: 2: + IC(3.174 ns) + CELL(2.322 ns) = 5.496 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { clk3t clk3 } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.25 % ) " "Info: Total cell delay = 2.322 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.174 ns ( 57.75 % ) " "Info: Total interconnect delay = 3.174 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { clk3t clk3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { clk3t {} clk3 {} } { 0.000ns 3.174ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk3t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk3t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.496 ns" { clk3t clk3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.496 ns" { clk3t {} clk3 {} } { 0.000ns 3.174ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clk2t clear clk_in -1.263 ns register " "Info: th for register \"clk2t\" (data pin = \"clear\", clock pin = \"clk_in\") is -1.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 63; CLK Node = 'clk_in'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns clk2t 2 REG LC_X6_Y9_N2 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y9_N2; Fanout = 2; REG Node = 'clk2t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in clk2t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk2t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk2t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clear 1 PIN PIN_20 63 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 63; PIN Node = 'clear'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.079 ns) + CELL(1.061 ns) 5.303 ns clk2t 2 REG LC_X6_Y9_N2 2 " "Info: 2: + IC(3.079 ns) + CELL(1.061 ns) = 5.303 ns; Loc. = LC_X6_Y9_N2; Fanout = 2; REG Node = 'clk2t'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.140 ns" { clear clk2t } "NODE_NAME" } } { "frequency_divider.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/frequency_divider/frequency_divider.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.224 ns ( 41.94 % ) " "Info: Total cell delay = 2.224 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.079 ns ( 58.06 % ) " "Info: Total interconnect delay = 3.079 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { clear clk2t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.303 ns" { clear {} clear~combout {} clk2t {} } { 0.000ns 0.000ns 3.079ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in clk2t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} clk2t {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { clear clk2t } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.303 ns" { clear {} clear~combout {} clk2t {} } { 0.000ns 0.000ns 3.079ns } { 0.000ns 1.163ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 15:22:20 2018 " "Info: Processing ended: Thu Nov 01 15:22:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
