

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Wed May 13 21:28:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2560|     2560|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        8|        8|         2|          -|          -|     4|    no    |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1310|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |       34|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     149|    -|
|Register         |        -|      -|     111|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       34|      0|     111|    1459|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |prod_U         |matrix_mul_1_prod     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_U         |matrix_mul_1_temp     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |temp_matrix_U  |matrix_mul_1_tempeOg  |       32|  0|   0|    0|  10752|   32|     1|       344064|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |                      |       34|  0|   0|    0|  10880|   96|     3|       348160|
    +---------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln133_fu_309_p2      |     +    |      0|  0|   16|           9|           9|
    |add_ln134_fu_323_p2      |     +    |      0|  0|   21|          14|          14|
    |add_ln68_fu_609_p2       |     +    |      0|  0|   15|           3|           6|
    |i_5_fu_351_p2            |     +    |      0|  0|   12|           3|           1|
    |i_fu_275_p2              |     +    |      0|  0|   15|           1|           8|
    |j_fu_303_p2              |     +    |      0|  0|   12|           3|           1|
    |loop_fu_875_p2           |     +    |      0|  0|   12|           3|           1|
    |sub_ln68_1_fu_651_p2     |     -    |      0|  0|   15|           6|           6|
    |sub_ln68_2_fu_681_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_3_fu_793_p2     |     -    |      0|  0|   15|           5|           6|
    |sub_ln68_fu_639_p2       |     -    |      0|  0|   15|           6|           6|
    |and_ln68_1_fu_707_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln68_2_fu_846_p2     |    and   |      0|  0|   32|          32|          32|
    |and_ln68_fu_744_p2       |    and   |      0|  0|    8|           8|           8|
    |prod_d0                  |    and   |      0|  0|   32|          32|          32|
    |temp_d0                  |    and   |      0|  0|   32|          32|          32|
    |icmp_ln128_fu_269_p2     |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln130_fu_297_p2     |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln140_fu_869_p2     |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln68_1_fu_756_p2    |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln68_fu_619_p2      |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln87_fu_345_p2      |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln68_1_fu_701_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_2_fu_840_p2    |   lshr   |      0|  0|  101|           2|          32|
    |lshr_ln68_fu_695_p2      |   lshr   |      0|  0|  101|          32|          32|
    |or_ln68_fu_750_p2        |    or    |      0|  0|    8|           8|           8|
    |select_ln68_1_fu_665_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_2_fu_673_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_3_fu_774_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_4_fu_780_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_5_fu_786_p3  |  select  |      0|  0|    6|           1|           6|
    |select_ln68_6_fu_827_p3  |  select  |      0|  0|   32|           1|          32|
    |select_ln68_fu_657_p3    |  select  |      0|  0|    6|           1|           6|
    |shl_ln68_1_fu_738_p2     |    shl   |      0|  0|   19|           8|           8|
    |shl_ln68_2_fu_811_p2     |    shl   |      0|  0|  101|          32|          32|
    |shl_ln68_3_fu_834_p2     |    shl   |      0|  0|  101|           2|          32|
    |shl_ln68_4_fu_862_p2     |    shl   |      0|  0|   11|           1|           4|
    |shl_ln68_fu_726_p2       |    shl   |      0|  0|   19|           1|           8|
    |x_1_fu_382_p2            |    xor   |      0|  0|   32|          32|          32|
    |xor_ln101_1_fu_566_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_2_fu_572_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_3_fu_578_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_4_fu_584_p2    |    xor   |      0|  0|    2|           1|           1|
    |xor_ln101_fu_560_p2      |    xor   |      0|  0|    2|           1|           1|
    |xor_ln68_1_fu_732_p2     |    xor   |      0|  0|    8|           8|           2|
    |xor_ln68_2_fu_645_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_3_fu_768_p2     |    xor   |      0|  0|    6|           6|           5|
    |xor_ln68_fu_717_p2       |    xor   |      0|  0|    3|           3|           2|
    |xor_ln97_fu_456_p2       |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_2_fu_522_p2     |    xor   |      0|  0|   24|          24|          24|
    |xor_ln98_fu_500_p2       |    xor   |      0|  0|   24|          24|          24|
    |y_1_fu_472_p2            |    xor   |      0|  0|   32|          32|          32|
    |y_2_fu_516_p2            |    xor   |      0|  0|   32|          32|          32|
    |y_3_fu_546_p2            |    xor   |      0|  0|   24|          24|          24|
    |y_fu_428_p2              |    xor   |      0|  0|   32|          32|          32|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0| 1310|         686|         874|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |bitNumber_assign_reg_210  |   9|          2|    8|         16|
    |i_0_i_reg_243             |   9|          2|    3|          6|
    |j_0_reg_222               |   9|          2|    3|          6|
    |loop_0_reg_254            |   9|          2|    3|          6|
    |prod_address0             |  21|          4|    6|         24|
    |temp_address0             |  21|          4|    6|         24|
    |temp_we0                  |   9|          2|    4|          8|
    |x_0_i_reg_233             |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 149|         32|   66|        166|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln68_reg_976          |   3|   0|    6|          3|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |bitNumber_assign_reg_210  |   8|   0|    8|          0|
    |i_0_i_reg_243             |   3|   0|    3|          0|
    |i_5_reg_950               |   3|   0|    3|          0|
    |i_reg_904                 |   8|   0|    8|          0|
    |icmp_ln68_1_reg_987       |   1|   0|    1|          0|
    |j_0_reg_222               |   3|   0|    3|          0|
    |j_reg_917                 |   3|   0|    3|          0|
    |loop_0_reg_254            |   3|   0|    3|          0|
    |loop_reg_998              |   3|   0|    3|          0|
    |or_ln68_reg_982           |   8|   0|    8|          0|
    |shl_ln_reg_909            |   7|   0|    9|          2|
    |temp_addr_4_reg_961       |   2|   0|    6|          4|
    |tmp_7_reg_955             |   2|   0|    2|          0|
    |trunc_ln128_reg_896       |   3|   0|    3|          0|
    |x_0_i_reg_233             |  32|   0|   32|          0|
    |zext_ln134_reg_922        |   3|   0|   64|         61|
    |zext_ln141_reg_1003       |   3|   0|   64|         61|
    |zext_ln68_cast_reg_971    |   2|   0|    5|          3|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 111|   0|  245|        134|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  matrix_mul.1 | return value |
|output_r_address0  | out |    4|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
|state_address0     | out |    3|  ap_memory |     state     |     array    |
|state_ce0          | out |    1|  ap_memory |     state     |     array    |
|state_q0           |  in |   32|  ap_memory |     state     |     array    |
|matrix_offset      |  in |   14|   ap_none  | matrix_offset |    scalar    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 12 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:125]   --->   Operation 13 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 14 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 15 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "br label %1" [picnic_impl.c:128]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 17 'phi' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i8 %bitNumber_assign to i3" [picnic_impl.c:128]   --->   Operation 18 'trunc' 'trunc_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.24ns)   --->   "%icmp_ln128 = icmp eq i8 %bitNumber_assign, -128" [picnic_impl.c:128]   --->   Operation 19 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.71ns)   --->   "%i = add i8 1, %bitNumber_assign" [picnic_impl.c:128]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str928) nounwind" [picnic_impl.c:129]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str928)" [picnic_impl.c:129]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i8 %bitNumber_assign to i7" [picnic_impl.c:133]   --->   Operation 25 'trunc' 'trunc_ln133' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln133, i2 0)" [picnic_impl.c:133]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 27 'br' <Predicate = (!icmp_ln128)> <Delay = 1.35>
ST_2 : Operation 28 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 28 'br' <Predicate = (icmp_ln128)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %j, %3 ]"   --->   Operation 29 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i3 %j_0 to i9" [picnic_impl.c:130]   --->   Operation 30 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%icmp_ln130 = icmp eq i3 %j_0, -4" [picnic_impl.c:130]   --->   Operation 31 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 32 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [picnic_impl.c:130]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %4, label %3" [picnic_impl.c:130]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %shl_ln, %zext_ln130" [picnic_impl.c:133]   --->   Operation 35 'add' 'add_ln133' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i14" [picnic_impl.c:133]   --->   Operation 36 'zext' 'zext_ln133' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %j_0 to i64" [picnic_impl.c:134]   --->   Operation 37 'zext' 'zext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %state, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 38 'getelementptr' 'state_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 39 'load' 'state_load' <Predicate = (!icmp_ln130)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %zext_ln133, %matrix_offset_read" [picnic_impl.c:134]   --->   Operation 40 'add' 'add_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 41 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_matrix_addr = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 42 'getelementptr' 'temp_matrix_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 43 'load' 'temp_matrix_load' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 44 'load' 'x' <Predicate = (icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1029) nounwind" [picnic_impl.c:131]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 46 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 47 'load' 'temp_matrix_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 48 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix_load, %state_load" [picnic_impl.c:134]   --->   Operation 48 'and' 'and_ln134' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 49 'getelementptr' 'prod_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:130]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.77>
ST_5 : Operation 52 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 52 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 53 [1/1] (1.35ns)   --->   "br label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %4 ], [ %x_1, %6 ]"   --->   Operation 54 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %4 ], [ %i_5, %6 ]"   --->   Operation 55 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 56 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 57 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %6" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 60 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 61 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 62 [1/1] (1.34ns)   --->   "%i_5 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 62 'add' 'i_5' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 63 'partselect' 'tmp_7' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 64 'partselect' 'tmp_8' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i2 %tmp_8 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 65 'zext' 'zext_ln68_3' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 66 'getelementptr' 'temp_addr_4' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 67 'load' 'temp_load_2' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 3.58>
ST_7 : Operation 68 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 68 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 69 [1/1] (0.80ns)   --->   "%x_1 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 69 'xor' 'x_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br label %5" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 8.36>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 71 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %lshr_ln to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 72 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%trunc_ln96 = trunc i32 %x_0_i to i1" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 73 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 74 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln96_1 = trunc i32 %x_0_i to i24" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 75 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln96_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 76 'partselect' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln96, %x_0_i" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 77 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 78 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i30 %lshr_ln2 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 79 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 80 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln97 = xor i24 %trunc_ln96_3, %trunc_ln96_1" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 81 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln97_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 82 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.80ns)   --->   "%y_1 = xor i32 %zext_ln97, %y" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 83 'xor' 'y_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_1, i32 4, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 84 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %lshr_ln3 to i32" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 85 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_1, i32 4)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 86 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln98 = xor i24 %trunc_ln97_1, %xor_ln97" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 87 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln98_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_1, i32 4, i32 27)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 88 'partselect' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%y_2 = xor i32 %zext_ln98, %y_1" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 89 'xor' 'y_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln98_2 = xor i24 %trunc_ln98_1, %xor_ln98" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 90 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_2, i32 8, i32 31)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 91 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_2, i32 8)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 92 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%y_3 = xor i24 %trunc_ln5, %xor_ln98_2" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 93 'xor' 'y_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_3, i32 16)" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 94 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101 = xor i1 %trunc_ln96, %tmp_3" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 95 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_1 = xor i1 %xor_ln101, %tmp_2" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 96 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln101_2 = xor i1 %tmp_5, %tmp_6" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 97 'xor' 'xor_ln101_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_3 = xor i1 %xor_ln101_2, %tmp_4" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 98 'xor' 'xor_ln101_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_4 = xor i1 %xor_ln101_3, %xor_ln101_1" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 99 'xor' 'xor_ln101_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%zext_ln101 = zext i1 %xor_ln101_4 to i8" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 100 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_7, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 101 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 102 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 103 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 104 'load' 'temp_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 105 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 106 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 107 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 108 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_9 = call i32 @llvm.part.select.i32(i32 %temp_load_2, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 109 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_5, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 110 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_2 = xor i6 %zext_ln68_5, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 111 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.60ns)   --->   "%sub_ln68_1 = sub i6 %add_ln68, %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 112 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 113 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_1 = select i1 %icmp_ln68, i32 %tmp_9, i32 %temp_load_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 114 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_2 = select i1 %icmp_ln68, i6 %xor_ln68_2, i6 %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 115 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_2 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 116 'sub' 'sub_ln68_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_6 = zext i6 %select_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 117 'zext' 'zext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_7 = zext i6 %sub_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 118 'zext' 'zext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_1, %zext_ln68_6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 119 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_1 = lshr i32 -1, %zext_ln68_7" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 120 'lshr' 'lshr_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_1 = and i32 %lshr_ln68, %lshr_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 121 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_1 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln128, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_1 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_1 = shl i8 %zext_ln101, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'shl' 'shl_ln68_1' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.22ns)   --->   "%icmp_ln68_1 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.46>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'zext' 'zext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_9 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'zext' 'zext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln68_3 = xor i6 %zext_ln68_8, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'xor' 'xor_ln68_3' <Predicate = (icmp_ln68_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_3)   --->   "%select_ln68_3 = select i1 %icmp_ln68_1, i6 %zext_ln68_8, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%select_ln68_4 = select i1 %icmp_ln68_1, i6 %add_ln68, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%select_ln68_5 = select i1 %icmp_ln68_1, i6 %xor_ln68_3, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_3 = sub i6 31, %select_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'sub' 'sub_ln68_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_10 = zext i6 %select_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'zext' 'zext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_11 = zext i6 %select_ln68_4 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_12 = zext i6 %sub_ln68_3 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'zext' 'zext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i32 %zext_ln68_9, %zext_ln68_10" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%tmp_10 = call i32 @llvm.part.select.i32(i32 %shl_ln68_2, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'partselect' 'tmp_10' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%select_ln68_6 = select i1 %icmp_ln68_1, i32 %tmp_10, i32 %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'select' 'select_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%shl_ln68_3 = shl i32 -1, %zext_ln68_11" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'shl' 'shl_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%lshr_ln68_2 = lshr i32 -1, %zext_ln68_12" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'lshr' 'lshr_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_2 = and i32 %shl_ln68_3, %lshr_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'and' 'and_ln68_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_3 = and i32 %select_ln68_6, %and_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i2 %tmp_7 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'zext' 'zext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (1.49ns)   --->   "%shl_ln68_4 = shl i4 1, %zext_ln68_13" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'shl' 'shl_ln68_4' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_4, i32 %and_ln68_3, i4 %shl_ln68_4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str928, i32 %tmp)" [picnic_impl.c:138]   --->   Operation 152 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "br label %1" [picnic_impl.c:128]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.77>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 154 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.00ns)   --->   "%icmp_ln140 = icmp eq i3 %loop_0, -4" [picnic_impl.c:140]   --->   Operation 155 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 156 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:140]   --->   Operation 157 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %8, label %7" [picnic_impl.c:140]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %loop_0 to i64" [picnic_impl.c:141]   --->   Operation 159 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 160 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 161 'load' 'temp_load' <Predicate = (!icmp_ln140)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:142]   --->   Operation 162 'ret' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.52>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1130) nounwind" [picnic_impl.c:141]   --->   Operation 163 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 164 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i32]* %output_r, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 165 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %output_addr, align 4" [picnic_impl.c:141]   --->   Operation 166 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 001111111100]
prod                        (alloca                ) [ 001111111100]
temp                        (alloca                ) [ 001111111111]
prod_addr                   (getelementptr         ) [ 001111111100]
br_ln128                    (br                    ) [ 011111111100]
bitNumber_assign            (phi                   ) [ 001111110000]
trunc_ln128                 (trunc                 ) [ 000111111000]
icmp_ln128                  (icmp                  ) [ 001111111100]
empty                       (speclooptripcount     ) [ 000000000000]
i                           (add                   ) [ 011111111100]
br_ln128                    (br                    ) [ 000000000000]
specloopname_ln129          (specloopname          ) [ 000000000000]
tmp                         (specregionbegin       ) [ 000111111100]
trunc_ln133                 (trunc                 ) [ 000000000000]
shl_ln                      (bitconcatenate        ) [ 000110000000]
br_ln130                    (br                    ) [ 001111111100]
br_ln140                    (br                    ) [ 001111111111]
j_0                         (phi                   ) [ 000100000000]
zext_ln130                  (zext                  ) [ 000000000000]
icmp_ln130                  (icmp                  ) [ 001111111100]
empty_37                    (speclooptripcount     ) [ 000000000000]
j                           (add                   ) [ 001111111100]
br_ln130                    (br                    ) [ 000000000000]
add_ln133                   (add                   ) [ 000000000000]
zext_ln133                  (zext                  ) [ 000000000000]
zext_ln134                  (zext                  ) [ 000010000000]
state_addr                  (getelementptr         ) [ 000010000000]
add_ln134                   (add                   ) [ 000000000000]
zext_ln134_1                (zext                  ) [ 000000000000]
temp_matrix_addr            (getelementptr         ) [ 000010000000]
specloopname_ln131          (specloopname          ) [ 000000000000]
state_load                  (load                  ) [ 000000000000]
temp_matrix_load            (load                  ) [ 000000000000]
and_ln134                   (and                   ) [ 000000000000]
prod_addr_1                 (getelementptr         ) [ 000000000000]
store_ln134                 (store                 ) [ 000000000000]
br_ln130                    (br                    ) [ 001111111100]
x                           (load                  ) [ 001111111100]
br_ln87                     (br                    ) [ 001111111100]
x_0_i                       (phi                   ) [ 000000111000]
i_0_i                       (phi                   ) [ 000000100000]
zext_ln87                   (zext                  ) [ 000000000000]
icmp_ln87                   (icmp                  ) [ 001111111100]
empty_38                    (speclooptripcount     ) [ 000000000000]
br_ln87                     (br                    ) [ 000000000000]
prod_addr_2                 (getelementptr         ) [ 000000010000]
i_5                         (add                   ) [ 001111111100]
tmp_7                       (partselect            ) [ 000000001100]
tmp_8                       (partselect            ) [ 000000000000]
zext_ln68_3                 (zext                  ) [ 000000000000]
temp_addr_4                 (getelementptr         ) [ 000000001100]
prod_load                   (load                  ) [ 000000000000]
x_1                         (xor                   ) [ 001111111100]
br_ln87                     (br                    ) [ 001111111100]
lshr_ln                     (partselect            ) [ 000000000000]
zext_ln96                   (zext                  ) [ 000000000000]
trunc_ln96                  (trunc                 ) [ 000000000000]
tmp_2                       (bitselect             ) [ 000000000000]
trunc_ln96_1                (trunc                 ) [ 000000000000]
trunc_ln96_3                (partselect            ) [ 000000000000]
y                           (xor                   ) [ 000000000000]
lshr_ln2                    (partselect            ) [ 000000000000]
zext_ln97                   (zext                  ) [ 000000000000]
tmp_3                       (bitselect             ) [ 000000000000]
xor_ln97                    (xor                   ) [ 000000000000]
trunc_ln97_1                (partselect            ) [ 000000000000]
y_1                         (xor                   ) [ 000000000000]
lshr_ln3                    (partselect            ) [ 000000000000]
zext_ln98                   (zext                  ) [ 000000000000]
tmp_4                       (bitselect             ) [ 000000000000]
xor_ln98                    (xor                   ) [ 000000000000]
trunc_ln98_1                (partselect            ) [ 000000000000]
y_2                         (xor                   ) [ 000000000000]
xor_ln98_2                  (xor                   ) [ 000000000000]
trunc_ln5                   (partselect            ) [ 000000000000]
tmp_5                       (bitselect             ) [ 000000000000]
y_3                         (xor                   ) [ 000000000000]
tmp_6                       (bitselect             ) [ 000000000000]
xor_ln101                   (xor                   ) [ 000000000000]
xor_ln101_1                 (xor                   ) [ 000000000000]
xor_ln101_2                 (xor                   ) [ 000000000000]
xor_ln101_3                 (xor                   ) [ 000000000000]
xor_ln101_4                 (xor                   ) [ 000000000000]
zext_ln101                  (zext                  ) [ 000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 000000000100]
zext_ln68                   (zext                  ) [ 000000000000]
zext_ln68_2                 (zext                  ) [ 000000000000]
temp_load_2                 (load                  ) [ 000000000000]
add_ln68                    (add                   ) [ 000000000100]
zext_ln68_4                 (zext                  ) [ 000000000000]
icmp_ln68                   (icmp                  ) [ 000000000000]
zext_ln68_5                 (zext                  ) [ 000000000000]
tmp_9                       (partselect            ) [ 000000000000]
sub_ln68                    (sub                   ) [ 000000000000]
xor_ln68_2                  (xor                   ) [ 000000000000]
sub_ln68_1                  (sub                   ) [ 000000000000]
select_ln68                 (select                ) [ 000000000000]
select_ln68_1               (select                ) [ 000000000000]
select_ln68_2               (select                ) [ 000000000000]
sub_ln68_2                  (sub                   ) [ 000000000000]
zext_ln68_6                 (zext                  ) [ 000000000000]
zext_ln68_7                 (zext                  ) [ 000000000000]
lshr_ln68                   (lshr                  ) [ 000000000000]
lshr_ln68_1                 (lshr                  ) [ 000000000000]
and_ln68_1                  (and                   ) [ 000000000000]
trunc_ln68                  (trunc                 ) [ 000000000000]
xor_ln68                    (xor                   ) [ 000000000000]
zext_ln68_1                 (zext                  ) [ 000000000000]
shl_ln68                    (shl                   ) [ 000000000000]
xor_ln68_1                  (xor                   ) [ 000000000000]
shl_ln68_1                  (shl                   ) [ 000000000000]
and_ln68                    (and                   ) [ 000000000000]
or_ln68                     (or                    ) [ 000000000100]
icmp_ln68_1                 (icmp                  ) [ 000000000100]
zext_ln68_8                 (zext                  ) [ 000000000000]
zext_ln68_9                 (zext                  ) [ 000000000000]
xor_ln68_3                  (xor                   ) [ 000000000000]
select_ln68_3               (select                ) [ 000000000000]
select_ln68_4               (select                ) [ 000000000000]
select_ln68_5               (select                ) [ 000000000000]
sub_ln68_3                  (sub                   ) [ 000000000000]
zext_ln68_10                (zext                  ) [ 000000000000]
zext_ln68_11                (zext                  ) [ 000000000000]
zext_ln68_12                (zext                  ) [ 000000000000]
shl_ln68_2                  (shl                   ) [ 000000000000]
tmp_10                      (partselect            ) [ 000000000000]
select_ln68_6               (select                ) [ 000000000000]
shl_ln68_3                  (shl                   ) [ 000000000000]
lshr_ln68_2                 (lshr                  ) [ 000000000000]
and_ln68_2                  (and                   ) [ 000000000000]
and_ln68_3                  (and                   ) [ 000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 000000000000]
zext_ln68_13                (zext                  ) [ 000000000000]
shl_ln68_4                  (shl                   ) [ 000000000000]
store_ln68                  (store                 ) [ 000000000000]
empty_39                    (specregionend         ) [ 000000000000]
br_ln128                    (br                    ) [ 011111111100]
loop_0                      (phi                   ) [ 000000000010]
icmp_ln140                  (icmp                  ) [ 000000000011]
empty_40                    (speclooptripcount     ) [ 000000000000]
loop                        (add                   ) [ 001000000011]
br_ln140                    (br                    ) [ 000000000000]
zext_ln141                  (zext                  ) [ 000000000001]
temp_addr                   (getelementptr         ) [ 000000000001]
ret_ln142                   (ret                   ) [ 000000000000]
specloopname_ln141          (specloopname          ) [ 000000000000]
temp_load                   (load                  ) [ 000000000000]
output_addr                 (getelementptr         ) [ 000000000000]
store_ln141                 (store                 ) [ 000000000000]
br_ln140                    (br                    ) [ 001000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str928"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1029"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1130"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="prod_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="temp_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="matrix_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="prod_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="state_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="temp_matrix_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix_load/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="x/3 store_ln134/4 prod_load/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="prod_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="1"/>
<pin id="167" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="prod_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="temp_addr_4_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_4/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_2/6 store_ln68/9 temp_load/10 "/>
</bind>
</comp>

<comp id="189" class="1004" name="temp_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="3" slack="1"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln141_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/11 "/>
</bind>
</comp>

<comp id="210" class="1005" name="bitNumber_assign_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitNumber_assign_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="x_0_i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="x_0_i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="i_0_i_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="1"/>
<pin id="245" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="i_0_i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="loop_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="loop_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/10 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln128_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln128_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln133_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln130_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln130_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln133_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="1"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln133_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln134_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln134_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="14" slack="2"/>
<pin id="326" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln134_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln134_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln87_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln87_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="3" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_5_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="8" slack="3"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="0" index="3" bw="4" slack="0"/>
<pin id="362" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="3"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="0" index="3" bw="4" slack="0"/>
<pin id="372" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln68_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="x_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="1"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="31" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="1"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="0" index="3" bw="6" slack="0"/>
<pin id="393" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln96_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="trunc_ln96_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln96_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln96_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="6" slack="0"/>
<pin id="423" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_3/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="y_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="1"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="lshr_ln2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="30" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln97_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="30" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln97_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="24" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="0"/>
<pin id="459" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln97_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="0" index="2" bw="3" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="y_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="0"/>
<pin id="475" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="lshr_ln3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="28" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln98_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="28" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="0" index="2" bw="4" slack="0"/>
<pin id="496" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln98_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="24" slack="0"/>
<pin id="502" dir="0" index="1" bw="24" slack="0"/>
<pin id="503" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln98_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="24" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="y_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_2/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln98_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="0"/>
<pin id="524" dir="0" index="1" bw="24" slack="0"/>
<pin id="525" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_2/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="y_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="24" slack="0"/>
<pin id="548" dir="0" index="1" bw="24" slack="0"/>
<pin id="549" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_3/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="24" slack="0"/>
<pin id="555" dir="0" index="2" bw="6" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="xor_ln101_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln101_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_1/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln101_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_2/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="xor_ln101_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_3/8 "/>
</bind>
</comp>

<comp id="584" class="1004" name="xor_ln101_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_4/8 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln101_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln68_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="1"/>
<pin id="597" dir="0" index="2" bw="1" slack="0"/>
<pin id="598" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/8 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln68_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln68_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln68_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="5" slack="0"/>
<pin id="612" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln68_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_4/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln68_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="6" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln68_5_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_5/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_9_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="6" slack="0"/>
<pin id="633" dir="0" index="3" bw="1" slack="0"/>
<pin id="634" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sub_ln68_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="0" index="1" bw="6" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln68_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="0"/>
<pin id="647" dir="0" index="1" bw="6" slack="0"/>
<pin id="648" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sub_ln68_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="0" index="1" bw="5" slack="0"/>
<pin id="654" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="select_ln68_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="0" index="2" bw="6" slack="0"/>
<pin id="661" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln68_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="32" slack="0"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln68_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="6" slack="0"/>
<pin id="676" dir="0" index="2" bw="6" slack="0"/>
<pin id="677" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sub_ln68_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_2/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln68_6_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_6/8 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln68_7_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_7/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="lshr_ln68_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="6" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="lshr_ln68_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="6" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_1/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="and_ln68_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_1/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln68_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="xor_ln68_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="4"/>
<pin id="719" dir="0" index="1" bw="3" slack="0"/>
<pin id="720" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln68_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="shl_ln68_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="3" slack="0"/>
<pin id="729" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="xor_ln68_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="0"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_1/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="shl_ln68_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="3" slack="0"/>
<pin id="741" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_1/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="and_ln68_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/8 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln68_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln68_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="0" index="1" bw="6" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln68_8_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_8/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln68_9_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_9/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="xor_ln68_3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_3/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln68_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="0" index="1" bw="6" slack="0"/>
<pin id="777" dir="0" index="2" bw="6" slack="1"/>
<pin id="778" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_3/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln68_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="1"/>
<pin id="782" dir="0" index="1" bw="6" slack="1"/>
<pin id="783" dir="0" index="2" bw="6" slack="0"/>
<pin id="784" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_4/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln68_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="0" index="1" bw="6" slack="0"/>
<pin id="789" dir="0" index="2" bw="6" slack="0"/>
<pin id="790" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_5/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="sub_ln68_3_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="0" index="1" bw="6" slack="0"/>
<pin id="796" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_3/9 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln68_10_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_10/9 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln68_11_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="6" slack="0"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_11/9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln68_12_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_12/9 "/>
</bind>
</comp>

<comp id="811" class="1004" name="shl_ln68_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="0" index="1" bw="6" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/9 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_10_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="0" index="3" bw="1" slack="0"/>
<pin id="822" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="827" class="1004" name="select_ln68_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_6/9 "/>
</bind>
</comp>

<comp id="834" class="1004" name="shl_ln68_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="6" slack="0"/>
<pin id="837" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_3/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="lshr_ln68_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="6" slack="0"/>
<pin id="843" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_2/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="and_ln68_2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_2/9 "/>
</bind>
</comp>

<comp id="852" class="1004" name="and_ln68_3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_3/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln68_13_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="2"/>
<pin id="861" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_13/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="shl_ln68_4_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="2" slack="0"/>
<pin id="865" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_4/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="icmp_ln140_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="3" slack="0"/>
<pin id="871" dir="0" index="1" bw="3" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/10 "/>
</bind>
</comp>

<comp id="875" class="1004" name="loop_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln141_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/10 "/>
</bind>
</comp>

<comp id="886" class="1005" name="matrix_offset_read_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="14" slack="2"/>
<pin id="888" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="891" class="1005" name="prod_addr_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="2"/>
<pin id="893" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="896" class="1005" name="trunc_ln128_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="4"/>
<pin id="898" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="904" class="1005" name="i_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="909" class="1005" name="shl_ln_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="9" slack="1"/>
<pin id="911" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="917" class="1005" name="j_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="3" slack="0"/>
<pin id="919" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="922" class="1005" name="zext_ln134_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="1"/>
<pin id="924" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="927" class="1005" name="state_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="1"/>
<pin id="929" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="temp_matrix_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="14" slack="1"/>
<pin id="934" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="x_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="945" class="1005" name="prod_addr_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="1"/>
<pin id="947" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="i_5_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="3" slack="0"/>
<pin id="952" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_7_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="2" slack="1"/>
<pin id="957" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="961" class="1005" name="temp_addr_4_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="6" slack="1"/>
<pin id="963" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_4 "/>
</bind>
</comp>

<comp id="966" class="1005" name="x_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="zext_ln68_cast_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="1"/>
<pin id="973" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln68_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="1"/>
<pin id="978" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="982" class="1005" name="or_ln68_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="987" class="1005" name="icmp_ln68_1_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="loop_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="3" slack="0"/>
<pin id="1000" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1003" class="1005" name="zext_ln141_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="temp_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="6" slack="1"/>
<pin id="1010" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="110" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="168"><net_src comp="12" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="183" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="214" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="242"><net_src comp="236" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="268"><net_src comp="214" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="214" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="16" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="214" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="214" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="226" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="226" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="226" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="226" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="337"><net_src comp="152" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="139" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="343"><net_src comp="247" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="349"><net_src comp="247" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="247" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="210" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="48" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="46" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="210" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="52" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="367" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="386"><net_src comp="158" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="233" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="56" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="233" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="233" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="233" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="233" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="64" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="233" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="432"><net_src comp="398" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="233" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="434" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="62" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="428" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="418" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="414" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="428" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="70" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="72" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="444" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="428" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="74" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="60" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="472" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="504"><net_src comp="462" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="456" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="472" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="488" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="472" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="506" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="500" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="64" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="516" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="543"><net_src comp="62" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="516" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="78" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="528" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="522" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="80" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="82" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="402" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="448" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="406" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="538" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="552" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="492" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="578" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="566" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="34" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="604"><net_src comp="594" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="594" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="86" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="601" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="605" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="594" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="183" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="60" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="90" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="643"><net_src comp="625" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="609" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="625" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="92" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="609" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="625" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="662"><net_src comp="619" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="639" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="651" pin="2"/><net_sink comp="657" pin=2"/></net>

<net id="670"><net_src comp="619" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="629" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="183" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="619" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="645" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="625" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="92" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="657" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="673" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="665" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="687" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="94" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="691" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="695" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="96" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="717" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="730"><net_src comp="22" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="722" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="590" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="722" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="713" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="732" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="738" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="605" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="615" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="772"><net_src comp="762" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="92" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="762" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="785"><net_src comp="762" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="791"><net_src comp="768" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="792"><net_src comp="762" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="92" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="774" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="786" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="780" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="793" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="765" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="799" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="823"><net_src comp="88" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="60" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="826"><net_src comp="90" pin="0"/><net_sink comp="817" pin=3"/></net>

<net id="832"><net_src comp="817" pin="4"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="811" pin="2"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="94" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="803" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="94" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="807" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="834" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="827" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="852" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="866"><net_src comp="102" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="862" pin="2"/><net_sink comp="183" pin=2"/></net>

<net id="873"><net_src comp="258" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="36" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="258" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="40" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="884"><net_src comp="258" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="889"><net_src comp="118" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="894"><net_src comp="124" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="899"><net_src comp="265" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="907"><net_src comp="275" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="912"><net_src comp="285" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="920"><net_src comp="303" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="925"><net_src comp="318" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="930"><net_src comp="132" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="935"><net_src comp="145" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="940"><net_src comp="158" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="948"><net_src comp="170" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="953"><net_src comp="351" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="958"><net_src comp="357" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="964"><net_src comp="177" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="969"><net_src comp="382" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="974"><net_src comp="594" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="979"><net_src comp="609" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="774" pin=2"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="985"><net_src comp="750" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="990"><net_src comp="756" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1001"><net_src comp="875" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="1006"><net_src comp="881" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1011"><net_src comp="189" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="183" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
	Port: state | {}
	Port: temp_matrix | {}
 - Input state : 
	Port: matrix_mul.1 : state | {3 4 }
	Port: matrix_mul.1 : matrix_offset | {1 }
	Port: matrix_mul.1 : temp_matrix | {3 4 }
  - Chain level:
	State 1
		prod_addr : 1
	State 2
		trunc_ln128 : 1
		icmp_ln128 : 1
		i : 1
		br_ln128 : 2
		trunc_ln133 : 1
		shl_ln : 2
	State 3
		zext_ln130 : 1
		icmp_ln130 : 1
		j : 1
		br_ln130 : 2
		add_ln133 : 2
		zext_ln133 : 3
		zext_ln134 : 1
		state_addr : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_1 : 5
		temp_matrix_addr : 6
		temp_matrix_load : 7
	State 4
		and_ln134 : 1
		store_ln134 : 1
	State 5
	State 6
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_2 : 2
		prod_load : 3
		i_5 : 1
		zext_ln68_3 : 1
		temp_addr_4 : 2
		temp_load_2 : 3
	State 7
		x_1 : 1
	State 8
		zext_ln96 : 1
		y : 2
		lshr_ln2 : 2
		zext_ln97 : 3
		tmp_3 : 2
		xor_ln97 : 1
		trunc_ln97_1 : 2
		y_1 : 4
		lshr_ln3 : 4
		zext_ln98 : 5
		tmp_4 : 4
		xor_ln98 : 3
		trunc_ln98_1 : 4
		y_2 : 6
		xor_ln98_2 : 5
		trunc_ln5 : 6
		tmp_5 : 6
		y_3 : 7
		tmp_6 : 7
		xor_ln101 : 3
		xor_ln101_1 : 3
		xor_ln101_2 : 8
		xor_ln101_3 : 8
		xor_ln101_4 : 8
		zext_ln101 : 8
		zext_ln68 : 1
		zext_ln68_2 : 1
		add_ln68 : 2
		zext_ln68_4 : 3
		icmp_ln68 : 4
		zext_ln68_5 : 1
		tmp_9 : 1
		sub_ln68 : 3
		xor_ln68_2 : 2
		sub_ln68_1 : 3
		select_ln68 : 5
		select_ln68_1 : 5
		select_ln68_2 : 5
		sub_ln68_2 : 6
		zext_ln68_6 : 6
		zext_ln68_7 : 7
		lshr_ln68 : 7
		lshr_ln68_1 : 8
		and_ln68_1 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_1 : 2
		shl_ln68_1 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_1 : 4
	State 9
		xor_ln68_3 : 1
		select_ln68_3 : 1
		select_ln68_4 : 1
		select_ln68_5 : 1
		sub_ln68_3 : 2
		zext_ln68_10 : 2
		zext_ln68_11 : 2
		zext_ln68_12 : 3
		shl_ln68_2 : 3
		tmp_10 : 4
		select_ln68_6 : 5
		shl_ln68_3 : 3
		lshr_ln68_2 : 4
		and_ln68_2 : 5
		and_ln68_3 : 6
		shl_ln68_4 : 1
		store_ln68 : 6
	State 10
		icmp_ln140 : 1
		loop : 1
		br_ln140 : 2
		zext_ln141 : 1
		temp_addr : 2
		temp_load : 3
	State 11
		store_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_1_fu_382           |    0    |    32   |
|          |            y_fu_428            |    0    |    32   |
|          |         xor_ln97_fu_456        |    0    |    24   |
|          |           y_1_fu_472           |    0    |    32   |
|          |         xor_ln98_fu_500        |    0    |    24   |
|          |           y_2_fu_516           |    0    |    32   |
|          |        xor_ln98_2_fu_522       |    0    |    24   |
|          |           y_3_fu_546           |    0    |    24   |
|    xor   |        xor_ln101_fu_560        |    0    |    2    |
|          |       xor_ln101_1_fu_566       |    0    |    2    |
|          |       xor_ln101_2_fu_572       |    0    |    2    |
|          |       xor_ln101_3_fu_578       |    0    |    2    |
|          |       xor_ln101_4_fu_584       |    0    |    2    |
|          |        xor_ln68_2_fu_645       |    0    |    6    |
|          |         xor_ln68_fu_717        |    0    |    3    |
|          |        xor_ln68_1_fu_732       |    0    |    8    |
|          |        xor_ln68_3_fu_768       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_333        |    0    |    32   |
|          |        and_ln68_1_fu_707       |    0    |    32   |
|    and   |         and_ln68_fu_744        |    0    |    8    |
|          |        and_ln68_2_fu_846       |    0    |    32   |
|          |        and_ln68_3_fu_852       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_695        |    0    |   101   |
|   lshr   |       lshr_ln68_1_fu_701       |    0    |    13   |
|          |       lshr_ln68_2_fu_840       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_275            |    0    |    15   |
|          |            j_fu_303            |    0    |    12   |
|          |        add_ln133_fu_309        |    0    |    16   |
|    add   |        add_ln134_fu_323        |    0    |    21   |
|          |           i_5_fu_351           |    0    |    12   |
|          |         add_ln68_fu_609        |    0    |    15   |
|          |           loop_fu_875          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_657       |    0    |    6    |
|          |      select_ln68_1_fu_665      |    0    |    32   |
|          |      select_ln68_2_fu_673      |    0    |    6    |
|  select  |      select_ln68_3_fu_774      |    0    |    6    |
|          |      select_ln68_4_fu_780      |    0    |    6    |
|          |      select_ln68_5_fu_786      |    0    |    6    |
|          |      select_ln68_6_fu_827      |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln128_fu_269       |    0    |    11   |
|          |        icmp_ln130_fu_297       |    0    |    9    |
|   icmp   |        icmp_ln87_fu_345        |    0    |    9    |
|          |        icmp_ln68_fu_619        |    0    |    11   |
|          |       icmp_ln68_1_fu_756       |    0    |    11   |
|          |        icmp_ln140_fu_869       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_639        |    0    |    15   |
|    sub   |        sub_ln68_1_fu_651       |    0    |    15   |
|          |        sub_ln68_2_fu_681       |    0    |    15   |
|          |        sub_ln68_3_fu_793       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_726        |    0    |    10   |
|          |        shl_ln68_1_fu_738       |    0    |    10   |
|    shl   |        shl_ln68_2_fu_811       |    0    |    19   |
|          |        shl_ln68_3_fu_834       |    0    |    13   |
|          |        shl_ln68_4_fu_862       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln68_fu_750         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_118 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln128_fu_265       |    0    |    0    |
|          |       trunc_ln133_fu_281       |    0    |    0    |
|   trunc  |        trunc_ln96_fu_402       |    0    |    0    |
|          |       trunc_ln96_1_fu_414      |    0    |    0    |
|          |        trunc_ln68_fu_713       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_285         |    0    |    0    |
|          |      zext_ln68_cast_fu_594     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_293       |    0    |    0    |
|          |        zext_ln133_fu_314       |    0    |    0    |
|          |        zext_ln134_fu_318       |    0    |    0    |
|          |       zext_ln134_1_fu_328      |    0    |    0    |
|          |        zext_ln87_fu_340        |    0    |    0    |
|          |       zext_ln68_3_fu_377       |    0    |    0    |
|          |        zext_ln96_fu_398        |    0    |    0    |
|          |        zext_ln97_fu_444        |    0    |    0    |
|          |        zext_ln98_fu_488        |    0    |    0    |
|          |        zext_ln101_fu_590       |    0    |    0    |
|          |        zext_ln68_fu_601        |    0    |    0    |
|   zext   |       zext_ln68_2_fu_605       |    0    |    0    |
|          |       zext_ln68_4_fu_615       |    0    |    0    |
|          |       zext_ln68_5_fu_625       |    0    |    0    |
|          |       zext_ln68_6_fu_687       |    0    |    0    |
|          |       zext_ln68_7_fu_691       |    0    |    0    |
|          |       zext_ln68_1_fu_722       |    0    |    0    |
|          |       zext_ln68_8_fu_762       |    0    |    0    |
|          |       zext_ln68_9_fu_765       |    0    |    0    |
|          |       zext_ln68_10_fu_799      |    0    |    0    |
|          |       zext_ln68_11_fu_803      |    0    |    0    |
|          |       zext_ln68_12_fu_807      |    0    |    0    |
|          |       zext_ln68_13_fu_859      |    0    |    0    |
|          |        zext_ln141_fu_881       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_7_fu_357          |    0    |    0    |
|          |          tmp_8_fu_367          |    0    |    0    |
|          |         lshr_ln_fu_388         |    0    |    0    |
|          |       trunc_ln96_3_fu_418      |    0    |    0    |
|          |         lshr_ln2_fu_434        |    0    |    0    |
|partselect|       trunc_ln97_1_fu_462      |    0    |    0    |
|          |         lshr_ln3_fu_478        |    0    |    0    |
|          |       trunc_ln98_1_fu_506      |    0    |    0    |
|          |        trunc_ln5_fu_528        |    0    |    0    |
|          |          tmp_9_fu_629          |    0    |    0    |
|          |          tmp_10_fu_817         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_2_fu_406          |    0    |    0    |
|          |          tmp_3_fu_448          |    0    |    0    |
| bitselect|          tmp_4_fu_492          |    0    |    0    |
|          |          tmp_5_fu_538          |    0    |    0    |
|          |          tmp_6_fu_552          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   903   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln68_reg_976     |    6   |
| bitNumber_assign_reg_210 |    8   |
|       i_0_i_reg_243      |    3   |
|        i_5_reg_950       |    3   |
|         i_reg_904        |    8   |
|    icmp_ln68_1_reg_987   |    1   |
|        j_0_reg_222       |    3   |
|         j_reg_917        |    3   |
|      loop_0_reg_254      |    3   |
|       loop_reg_998       |    3   |
|matrix_offset_read_reg_886|   14   |
|      or_ln68_reg_982     |    8   |
|    prod_addr_2_reg_945   |    6   |
|     prod_addr_reg_891    |    6   |
|      shl_ln_reg_909      |    9   |
|    state_addr_reg_927    |    3   |
|    temp_addr_4_reg_961   |    6   |
|    temp_addr_reg_1008    |    6   |
| temp_matrix_addr_reg_932 |   14   |
|       tmp_7_reg_955      |    2   |
|    trunc_ln128_reg_896   |    3   |
|       x_0_i_reg_233      |   32   |
|        x_1_reg_966       |   32   |
|         x_reg_937        |   32   |
|    zext_ln134_reg_922    |   64   |
|    zext_ln141_reg_1003   |   64   |
|  zext_ln68_cast_reg_971  |    5   |
+--------------------------+--------+
|           Total          |   347  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_139    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_152    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_access_fu_158    |  p0  |   4  |   6  |   24   ||    21   |
|     grp_access_fu_183    |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign_reg_210 |  p0  |   2  |   8  |   16   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   98   ||  7.157  ||    69   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   903  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   69   |    -   |
|  Register |    -   |    -   |   347  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   347  |   972  |    0   |
+-----------+--------+--------+--------+--------+--------+
