// Seed: 2564211930
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4
    , id_12,
    input logic id_5,
    input logic id_6,
    output id_7,
    output id_8,
    output id_9,
    output id_10,
    input logic id_11
);
  logic id_13;
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  assign id_3 = id_5;
  logic id_12;
  assign id_7[1] = 1;
  assign id_1 = 1;
  assign id_3 = 1 ? 1 : 1;
  logic id_13 = !1;
  logic id_14, id_15, id_16, id_17, id_18 = id_11, id_19, id_20 = 1'b0, id_21;
  always id_16 = 1 - id_4[1'h0];
  assign id_8 = id_17;
  logic id_22;
endmodule
