[{"DBLP title": "Reliability-Aware Multi-Vth Domain Digital Design Assessment.", "DBLP authors": ["Theodor Hillebrand", "Ludwig Karsthof", "Steffen Paul", "Dagmar Peters-Drolshagen"], "year": 2018, "MAG papers": [{"PaperId": 2847591210, "PaperTitle": "reliability aware multi vth domain digital design assessment", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Heap Queue: A Novel Efficient Hardware Architecture of MIN/MAX Queues for Real-Time Systems.", "DBLP authors": ["Lukas Kohutka", "Viera Stopjakov\u00e1"], "year": 2018, "MAG papers": [{"PaperId": 2848766944, "PaperTitle": "heap queue a novel efficient hardware architecture of min max queues for real time systems", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["slovak university of technology in bratislava", "slovak university of technology in bratislava"]}], "source": "ES"}, {"DBLP title": "Flip-Flop SEUs Mitigation through Partial Hardening of Internal Latch and Adjustment of Clock Duty Cycle.", "DBLP authors": ["Yuanqing Li", "Anselm Breitenreiter", "Marko S. Andjelkovic", "Oliver Schrape", "Milos Krstic"], "year": 2018, "MAG papers": [{"PaperId": 2825435108, "PaperTitle": "flip flop seus mitigation through partial hardening of internal latch and adjustment of clock duty cycle", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["innovations for high performance microelectronics", "university of nis", "university of saskatchewan", null, null]}], "source": "ES"}, {"DBLP title": "Nonlinear Binary Codes and Their Utilization for Test.", "DBLP authors": ["Ondreg Novak"], "year": 2018, "MAG papers": [{"PaperId": 2857051447, "PaperTitle": "nonlinear binary codes and their utilization for test", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells.", "DBLP authors": ["Siavoosh Payandeh Azad", "Adeboye Stephen Oyeniran", "Raimund Ubar"], "year": 2018, "MAG papers": [{"PaperId": 2837498078, "PaperTitle": "replication based deterministic testing of 2 dimensional arrays with highly interrelated cells", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Contribution to Automated Generating of System Power-Management Specification.", "DBLP authors": ["Dominik Macko"], "year": 2018, "MAG papers": [{"PaperId": 2881078800, "PaperTitle": "contribution to automated generating of system power management specification", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["slovak university of technology in bratislava"]}], "source": "ES"}, {"DBLP title": "A Rare Event Based Yield Estimation Methodology for Analog Circuits.", "DBLP authors": ["Izel Cagin Odabasi", "Mustafa Berke Yelten", "Engin Afacan", "I. Faik Baskaya", "Ali Emre Pusane", "G\u00fcnhan D\u00fcndar"], "year": 2018, "MAG papers": [{"PaperId": 2873308031, "PaperTitle": "a rare event based yield estimation methodology for analog circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["bogazici university", "bogazici university", "bogazici university", "bogazici university", "istanbul technical university", null]}], "source": "ES"}, {"DBLP title": "A Novel TFET 8T-SRAM Cell with Improved Noise Margin and Stability.", "DBLP authors": ["Seyed Hamid Fani", "Ali Peiravi", "Hooman Farkhani", "Farshad Moradi"], "year": 2018, "MAG papers": [{"PaperId": 2881004142, "PaperTitle": "a novel tfet 8t sram cell with improved noise margin and stability", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "aarhus university", "aarhus university", "ferdowsi university of mashhad"]}], "source": "ES"}, {"DBLP title": "Two-Stage Bulk-Driven Variable Gain Amplifier for Low-Voltage Applications.", "DBLP authors": ["Daniel Arbet", "Martin Kov\u00e1c", "Luk\u00e1s Nagy", "Viera Stopjakov\u00e1", "Michal Sovcik"], "year": 2018, "MAG papers": [{"PaperId": 2863751843, "PaperTitle": "two stage bulk driven variable gain amplifier for low voltage applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["slovak university of technology in bratislava", null, "slovak university of technology in bratislava", "slovak university of technology in bratislava", null]}], "source": "ES"}, {"DBLP title": "Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology.", "DBLP authors": ["Luk\u00e1s Nagy", "Daniel Arbet", "Martin Kov\u00e1c", "Miroslav Potocn\u00fd", "Viera Stopjakov\u00e1"], "year": 2018, "MAG papers": [{"PaperId": 2852337501, "PaperTitle": "design and performance analysis of ultra low voltage rail to rail comparator in 130 nm cmos technology", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["slovak university of technology in bratislava", "slovak university of technology in bratislava", null, null, "slovak university of technology in bratislava"]}], "source": "ES"}, {"DBLP title": "Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC.", "DBLP authors": ["Amila Akagic", "Emir Buza", "Razija Turcinhodzic", "Hana Haseljic", "Hiroyuki Noda", "Hideharu Amano"], "year": 2018, "MAG papers": [{"PaperId": 2833186756, "PaperTitle": "superpixel accelerator for computer vision applications on arria 10 soc", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of sarajevo", "university of sarajevo", "university of sarajevo", "university of sarajevo", null, null]}], "source": "ES"}, {"DBLP title": "Heuristic for Page-Based Incremental Reprogramming of Wireless Sensor Nodes.", "DBLP authors": ["Kai Lehniger", "Stefan Weidling", "Mario Sch\u00f6lzel"], "year": 2018, "MAG papers": [{"PaperId": 2838266658, "PaperTitle": "heuristic for page based incremental reprogramming of wireless sensor nodes", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of potsdam", null, "university of potsdam"]}], "source": "ES"}, {"DBLP title": "QoSinNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications.", "DBLP authors": ["Serhiy Avramenko", "Siavoosh Payandeh Azad", "Stefano Esposito", "Behrad Niazmand", "Massimo Violante", "Jaan Raik", "Maksim Jenihhin"], "year": 2018, "MAG papers": [{"PaperId": 2869107697, "PaperTitle": "qosinnoc analysis of qos aware noc architectures for mixed criticality applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "polytechnic university of turin", "tallinn university of technology", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Tuning Stochastic Space Compaction to Faster-than-at-Speed Test.", "DBLP authors": ["Alexander Sprenger", "Sybille Hellebrand"], "year": 2018, "MAG papers": [{"PaperId": 2831054899, "PaperTitle": "tuning stochastic space compaction to faster than at speed test", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "university of paderborn"]}], "source": "ES"}, {"DBLP title": "Constraint-Based Pattern Retargeting for Reducing Localized Power Activity During Testing.", "DBLP authors": ["Harshad Dhotre", "Stephan Eggersgl\u00fc\u00df", "Rolf Drechsler", "Mehdi Dehbashi", "Ulrike Pfannkuchen"], "year": 2018, "MAG papers": [{"PaperId": 2825209101, "PaperTitle": "constraint based pattern retargeting for reducing localized power activity during testing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["infineon technologies", "university of bremen", "university of bremen", "university of bremen", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "On the Comparison of Different ATPG Approaches for Approximate Integrated Circuits.", "DBLP authors": ["Marcello Traiola", "Arnaud Virazel", "Patrick Girard", "Mario Barbareschi", "Alberto Bosio"], "year": 2018, "MAG papers": [{"PaperId": 2822591263, "PaperTitle": "on the comparison of different atpg approaches for approximate integrated circuits", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of naples federico ii", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays.", "DBLP authors": ["Giulio D'Amato", "Giovanni Piccinni", "Gianfranco Avitabile", "Giuseppe Coviello", "Claudio Talarico"], "year": 2018, "MAG papers": [{"PaperId": 2818657150, "PaperTitle": "an integrated phase shifting frequency synthesizer for active electronically scanned arrays", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["instituto politecnico nacional", "instituto politecnico nacional", "instituto politecnico nacional", null, "gonzaga university"]}], "source": "ES"}, {"DBLP title": "Modeling and Accelerated Mixed-Signal Simulation of a Control System.", "DBLP authors": ["Sara Divanbeigi", "Felix Winkler", "Martin Bergen", "Markus Olbrich"], "year": 2018, "MAG papers": [{"PaperId": 2876590830, "PaperTitle": "modeling and accelerated mixed signal simulation of a control system", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["leibniz university of hanover", null, null, null]}], "source": "ES"}, {"DBLP title": "Natural Language Based Power Domain Partitioning.", "DBLP authors": ["David Lemma", "Daniel Gro\u00dfe", "Rolf Drechsler"], "year": 2018, "MAG papers": [{"PaperId": 2879088593, "PaperTitle": "natural language based power domain partitioning", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bremen", "university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Synthesis of Finite State Machines on Memristor Crossbars.", "DBLP authors": ["Umberto Ferrandino", "Marcello Traiola", "Mario Barbareschi", "Antonino Mazzeo", "Petr Fiser", "Alberto Bosio"], "year": 2018, "MAG papers": [{"PaperId": 2882546831, "PaperTitle": "synthesis of finite state machines on memristor crossbars", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "centre national de la recherche scientifique", "centre national de la recherche scientifique", "university of naples federico ii", "university of naples federico ii", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "2.4 GHz LC-VCO with Improved Robustness against PVT Using FD-SOI Body Biasing Technique.", "DBLP authors": ["Szymon Reszewicz", "Krzysztof Siwiec", "Witold A. Pleskacz"], "year": 2018, "MAG papers": [{"PaperId": 2840805419, "PaperTitle": "2 4 ghz lc vco with improved robustness against pvt using fd soi body biasing technique", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["warsaw university of technology", "warsaw university of technology", null]}], "source": "ES"}, {"DBLP title": "Augmenting All Solution SAT Solving for Circuits with Structural Information.", "DBLP authors": ["Abraham Temesgen Tibebu", "G\u00f6rschwin Fey"], "year": 2018, "MAG papers": [{"PaperId": 2830979276, "PaperTitle": "augmenting all solution sat solving for circuits with structural information", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["german aerospace center", null]}], "source": "ES"}, {"DBLP title": "Design of Low-Bit Robust Analog-to-Digital Converters for Signals with Gaussian Distribution.", "DBLP authors": ["Milan R. Dincic", "Zoran H. Peric", "Dragan B. Denic", "Zoran Stamenkovic"], "year": 2018, "MAG papers": [{"PaperId": 2817623549, "PaperTitle": "design of low bit robust analog to digital converters for signals with gaussian distribution", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of nis", "university of nis", "university of nis", "innovations for high performance microelectronics"]}], "source": "ES"}, {"DBLP title": "An Evolutionary Technique for Reducing the Duration of Reconfigurable Scan Network Test.", "DBLP authors": ["Riccardo Cantoro", "Luigi San Paolo", "Matteo Sonza Reorda", "Giovanni Squillero"], "year": 2018, "MAG papers": [{"PaperId": 2837827673, "PaperTitle": "an evolutionary technique for reducing the duration of reconfigurable scan network test", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", null]}], "source": "ES"}, {"DBLP title": "Intermittent Resistance Fault Detection at Board Level.", "DBLP authors": ["Hassan Ebrahimi", "Hans G. Kerkhoff"], "year": 2018, "MAG papers": [{"PaperId": 2862235443, "PaperTitle": "intermittent resistance fault detection at board level", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "Using a Duplex Time-to-Digital Converter for Metastability Characterization of an FPGA.", "DBLP authors": ["Florian Huemer", "Thomas Polzer", "Andreas Steininger"], "year": 2018, "MAG papers": [{"PaperId": 2845016085, "PaperTitle": "using a duplex time to digital converter for metastability characterization of an fpga", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Software-Level TMR Approach for On-Board Data Processing in Space Applications.", "DBLP authors": ["Karl Janson", "Carl Johann Treudler", "Thomas Hollstein", "Jaan Raik", "Maksim Jenihhin", "G\u00f6rschwin Fey"], "year": 2018, "MAG papers": [{"PaperId": 2881753706, "PaperTitle": "software level tmr approach for on board data processing in space applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "technische universitat darmstadt", "german aerospace center", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}]