anycore
=======

This contains the RTL for Anycore and associated simulation and synthesis framework for the latest RISCV based development of AnyCore

