
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.469 ; gain = 2.020 ; free physical = 307047 ; free virtual = 390264
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes" "*.svh"]] 
# }
# synth_design -top des_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top des_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6209
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 306914 ; free virtual = 390200
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'des_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/wb_descontroller_top.v:46]
INFO: [Synth 8-6157] synthesizing module 'des' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/des.v:52]
INFO: [Synth 8-6157] synthesizing module 'desround' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/desround.v:57]
INFO: [Synth 8-6157] synthesizing module 'key_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/key_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'key_gen' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/key_gen.v:53]
INFO: [Synth 8-6155] done synthesizing module 'desround' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/desround.v:57]
INFO: [Synth 8-6157] synthesizing module 's1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's1' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s1.v:53]
INFO: [Synth 8-6157] synthesizing module 's2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s2.v:53]
INFO: [Synth 8-6155] done synthesizing module 's2' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s2.v:53]
INFO: [Synth 8-6157] synthesizing module 's3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s3.v:53]
INFO: [Synth 8-6155] done synthesizing module 's3' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s3.v:53]
INFO: [Synth 8-6157] synthesizing module 's4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s4.v:53]
INFO: [Synth 8-6155] done synthesizing module 's4' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s4.v:53]
INFO: [Synth 8-6157] synthesizing module 's5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s5.v:53]
INFO: [Synth 8-6155] done synthesizing module 's5' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s5.v:53]
INFO: [Synth 8-6157] synthesizing module 's6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s6.v:53]
INFO: [Synth 8-6155] done synthesizing module 's6' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s6.v:53]
INFO: [Synth 8-6157] synthesizing module 's7' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s7.v:52]
INFO: [Synth 8-6155] done synthesizing module 's7' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s7.v:52]
INFO: [Synth 8-6157] synthesizing module 's8' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s8.v:52]
INFO: [Synth 8-6155] done synthesizing module 's8' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/s8.v:52]
INFO: [Synth 8-6155] done synthesizing module 'des' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/des.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/wb_descontroller_top.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/wb_descontroller_top.v:134]
INFO: [Synth 8-6155] done synthesizing module 'des_top' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/wb_descontroller_top.v:46]
WARNING: [Synth 8-7129] Port key_i[56] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[48] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[40] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[32] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[24] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[16] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[8] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port key_i[0] in module des is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module des_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 306048 ; free virtual = 389296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 305820 ; free virtual = 389098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 305795 ; free virtual = 389074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 307142 ; free virtual = 390434
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input   64 Bit        Muxes := 2     
	   3 Input   56 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module des_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module des_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 311311 ; free virtual = 394544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------+---------------+----------------+
|Module Name | RTL Object              | Depth x Width | Implemented As | 
+------------+-------------------------+---------------+----------------+
|s1          | stage1_output           | 64x4          | LUT            | 
|s2          | stage1_output           | 64x4          | LUT            | 
|s3          | stage1_output           | 64x4          | LUT            | 
|s4          | stage1_output           | 64x4          | LUT            | 
|s5          | stage1_output           | 64x4          | LUT            | 
|s6          | stage1_output           | 64x4          | LUT            | 
|s7          | stage1_output           | 64x4          | LUT            | 
|s8          | stage1_output           | 64x4          | LUT            | 
|des_top     | des/sbox7/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox1/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox3/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox6/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox2/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox8/stage1_output | 64x4          | LUT            | 
|des_top     | des/sbox4/stage1_output | 64x4          | LUT            | 
+------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 311302 ; free virtual = 394536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 311197 ; free virtual = 394431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316501 ; free virtual = 399709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316496 ; free virtual = 399705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316542 ; free virtual = 399746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316534 ; free virtual = 399738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316530 ; free virtual = 399734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316546 ; free virtual = 399751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     4|
|4     |LUT4 |   121|
|5     |LUT5 |   100|
|6     |LUT6 |   146|
|7     |FDCE |   410|
|8     |FDPE |     1|
|9     |IBUF |    45|
|10    |OBUF |    33|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   866|
|2     |  des    |des      |   517|
|3     |    rd1  |desround |   435|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316545 ; free virtual = 399749
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316518 ; free virtual = 399722
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 316508 ; free virtual = 399713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 315657 ; free virtual = 398855
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 316238 ; free virtual = 399494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3505d3c6
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 316342 ; free virtual = 399602
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/util_temp_des_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/timing_temp_des_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2977.250 ; gain = 102.672 ; free physical = 313678 ; free virtual = 396918
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/power_temp_des_top_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/systemCdes/power_temp_des_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:51:08 2022...
real 78.34
user 85.77
sys 6.07
