// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/04/2023 01:45:10"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pbl (
	hh1,
	hh2,
	at_in,
	button_confirmation,
	clk,
	out_7seg,
	out_7seg_ac,
	m_col,
	m_line,
	rgb_output,
	out);
input 	[1:0] hh1;
input 	[1:0] hh2;
input 	[5:0] at_in;
input 	button_confirmation;
input 	clk;
output 	[7:0] out_7seg;
output 	[3:0] out_7seg_ac;
output 	[4:0] m_col;
output 	[6:0] m_line;
output 	[1:0] rgb_output;
output 	[34:0] out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \mux_3|gate_5|WideOr0~0_combout ;
wire \clk~combout ;
wire \div_1|ff_1|q~regout ;
wire \count_2_bits_1|ff_2|q~regout ;
wire \count_2_bits_1|ff_1|q~regout ;
wire \mux_3|gate_5|WideOr0~1_combout ;
wire \mux_3|gate_5|WideOr0~2_combout ;
wire \mux_3|gate_5|WideOr0~3_combout ;
wire \mod_input|gate_29|WideOr0~0_combout ;
wire \mux_4|gate_5|WideOr0~0_combout ;
wire \mux_4|gate_5|WideOr0~1_combout ;
wire \comb_43|gate_43|WideAnd0~combout ;
wire \mux_1|gate_5|WideOr0~0_combout ;
wire \mux_1|gate_5|WideOr0~1_combout ;
wire \mux_2|gate_5|WideOr0~0_combout ;
wire \mux_2|gate_5|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ;
wire \mod_input|gate_29|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ;
wire \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ;
wire \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ;
wire \demux_button_confirmation|gate_3|WideAnd0~0_combout ;
wire \count_3_bits_1|ff_2|q~regout ;
wire \count_3_bits_1|ff_3|q~regout ;
wire \count_3_bits_1|ff_1|q~regout ;
wire \demux_col|gate_1|WideAnd0~0_combout ;
wire \demux_col|gate_1|WideAnd0~1 ;
wire \demux_col|gate_1|WideAnd0~2_combout ;
wire \demux_col|gate_1|WideAnd0~3_combout ;
wire \demux_col|gate_1|WideAnd0~4_combout ;
wire \comb_43|gate_60|WideOr0~2_combout ;
wire \comb_43|gate_60|WideOr0~3_combout ;
wire \mux_1|gate_5|WideOr0~2_combout ;
wire \mod_input|gate_6|WideAnd0~0_combout ;
wire \comb_43|gate_60|WideOr0~0_combout ;
wire \comb_43|gate_60|WideOr0~1_combout ;
wire \comb_43|gate_63|WideOr0~1_combout ;
wire \comb_43|gate_63|WideOr0~2_combout ;
wire \comb_43|gate_63|WideOr0~0_combout ;
wire \button_confirmation~combout ;
wire \mod_input|gate_14|WideOr0~5_combout ;
wire \comb_43|gate_50|WideOr0~0_combout ;
wire \comb_44|gate_36|WideAnd0~3_combout ;
wire \comb_44|gate_36|WideAnd0 ;
wire \reg_matriz_at_1|ff_35|q~regout ;
wire \mod_input|gate_14|WideOr0~1_combout ;
wire \mod_input|gate_14|WideOr0~0_combout ;
wire \mod_input|gate_14|WideOr0~2_combout ;
wire \mod_input|gate_6|WideAnd0~combout ;
wire \mod_input|gate_14|WideOr0~3_combout ;
wire \mod_input|gate_14|WideOr0~4_combout ;
wire \mux_28|OUT~0_combout ;
wire \comb_44|gate_32|WideAnd0~6_combout ;
wire \comb_44|gate_32|WideAnd0~3_combout ;
wire \comb_44|gate_32|WideAnd0 ;
wire \reg_matriz_at_1|ff_31|q~regout ;
wire \mod_input|gate_45|WideOr0~3_combout ;
wire \mod_input|gate_45|WideOr0~4_combout ;
wire \mod_input|gate_45|WideOr0~2_combout ;
wire \mod_input|gate_45|WideOr0~6_combout ;
wire \mod_input|gate_45|WideOr0~10_combout ;
wire \mux_30|OUT~2_combout ;
wire \mod_input|gate_29|WideOr0~2_combout ;
wire \mod_input|gate_29|WideOr0~3_combout ;
wire \mod_input|gate_29|WideOr0~5_combout ;
wire \mod_input|gate_29|WideOr0~4_combout ;
wire \mod_input|gate_29|WideOr0~6_combout ;
wire \mux_19|gate_11|WideOr0~0_combout ;
wire \mux_19|gate_11|WideOr0~1_combout ;
wire \comb_43|gate_64|WideOr0~2_combout ;
wire \comb_43|gate_64|WideOr0~3_combout ;
wire \comb_44|gate_34|WideAnd0 ;
wire \reg_matriz_at_1|ff_33|q~regout ;
wire \mux_29|OUT~2_combout ;
wire \mux_13|gate_3|WideAnd0~0_combout ;
wire \comb_44|gate_33|WideAnd0~6_combout ;
wire \comb_44|gate_33|WideAnd0~3_combout ;
wire \comb_44|gate_33|WideAnd0 ;
wire \reg_matriz_at_1|ff_32|q~regout ;
wire \comb_44|gate_35|WideAnd0 ;
wire \reg_matriz_at_1|ff_34|q~regout ;
wire \mux_19|gate_11|WideOr0~2_combout ;
wire \mux_19|gate_11|WideOr0~3_combout ;
wire \mux_19|gate_11|WideOr0~4_combout ;
wire \demux_button_confirmation|gate_2|WideAnd0~combout ;
wire \reg_matriz_po_1|ff_33|q~regout ;
wire \reg_matriz_po_1|ff_10|q~regout ;
wire \mux_27|OUT~0_combout ;
wire \preset_3|gate_4|S~0 ;
wire \reg_matriz_po_1|ff_31|q~regout ;
wire \mux_27|OUT~1_combout ;
wire \mux_27|OUT~2_combout ;
wire \mux_27|OUT~3_combout ;
wire \comb_44|gate_26|WideAnd0~3_combout ;
wire \comb_44|gate_29|WideAnd0 ;
wire \reg_matriz_at_1|ff_28|q~regout ;
wire \comb_44|gate_3|WideAnd0~0_combout ;
wire \mod_input|gate_40|WideAnd0~0_combout ;
wire \comb_43|gate_53|S~0_combout ;
wire \comb_43|gate_53|S~1_combout ;
wire \comb_43|gate_56|S~0_combout ;
wire \comb_43|gate_56|S~1_combout ;
wire \comb_43|gate_56|S~2_combout ;
wire \comb_44|gate_1|WideAnd0~0_combout ;
wire \comb_44|gate_27|WideAnd0 ;
wire \reg_matriz_at_1|ff_27|q~regout ;
wire \comb_44|gate_30|WideAnd0~3_combout ;
wire \comb_44|gate_30|WideAnd0 ;
wire \reg_matriz_at_1|ff_29|q~regout ;
wire \mux_18|gate_11|WideOr0~1_combout ;
wire \comb_44|gate_26|WideAnd0 ;
wire \reg_matriz_at_1|ff_26|q~regout ;
wire \comb_44|gate_31|WideAnd0~3_combout ;
wire \comb_44|gate_31|WideAnd0 ;
wire \reg_matriz_at_1|ff_30|q~regout ;
wire \mux_18|gate_11|WideOr0~0_combout ;
wire \mux_18|gate_11|WideOr0~2_combout ;
wire \preset_6|gate_3|S~0 ;
wire \reg_matriz_po_1|ff_26|q~regout ;
wire \reg_matriz_po_1|ff_15|q~regout ;
wire \mux_26|OUT~0_combout ;
wire \reg_matriz_po_1|ff_30|q~regout ;
wire \mux_26|OUT~1_combout ;
wire \mux_26|OUT~2_combout ;
wire \reg_matriz_po_1|ff_25|q~regout ;
wire \mux_25|OUT~0_combout ;
wire \reg_matriz_po_1|ff_19|q~regout ;
wire \mux_25|OUT~1_combout ;
wire \mux_25|OUT~2_combout ;
wire \comb_44|gate_24|WideAnd0~3_combout ;
wire \comb_44|gate_24|WideAnd0 ;
wire \reg_matriz_at_1|ff_24|q~regout ;
wire \comb_44|gate_22|WideAnd0 ;
wire \reg_matriz_at_1|ff_22|q~regout ;
wire \mux_17|gate_11|WideOr0~1_combout ;
wire \comb_44|gate_21|WideAnd0~3_combout ;
wire \comb_44|gate_21|WideAnd0 ;
wire \reg_matriz_at_1|ff_21|q~regout ;
wire \comb_44|gate_1|WideAnd0~1_combout ;
wire \comb_44|gate_25|WideAnd0 ;
wire \reg_matriz_at_1|ff_25|q~regout ;
wire \mux_17|gate_11|WideOr0~0_combout ;
wire \comb_44|gate_23|WideAnd0 ;
wire \reg_matriz_at_1|ff_23|q~regout ;
wire \mux_17|gate_11|WideOr0~2_combout ;
wire \mux_25|OUT~3_combout ;
wire \comb_44|gate_19|WideAnd0 ;
wire \reg_matriz_at_1|ff_19|q~regout ;
wire \comb_44|gate_17|WideAnd0 ;
wire \reg_matriz_at_1|ff_17|q~regout ;
wire \mux_16|gate_11|WideOr0~1_combout ;
wire \comb_44|gate_20|WideAnd0~3_combout ;
wire \comb_44|gate_18|WideAnd0 ;
wire \reg_matriz_at_1|ff_18|q~regout ;
wire \comb_44|gate_20|WideAnd0 ;
wire \reg_matriz_at_1|ff_20|q~regout ;
wire \comb_44|gate_16|WideAnd0 ;
wire \reg_matriz_at_1|ff_16|q~regout ;
wire \mux_16|gate_11|WideOr0~0_combout ;
wire \mux_16|gate_11|WideOr0~2_combout ;
wire \mux_24|OUT~0 ;
wire \mux_24|OUT~1_combout ;
wire \mux_24|OUT~2_combout ;
wire \reg_matriz_po_1|ff_14|q~regout ;
wire \reg_matriz_po_1|ff_17|q~regout ;
wire \mux_23|OUT~0_combout ;
wire \mux_23|OUT~1_combout ;
wire \mux_23|OUT~2_combout ;
wire \comb_44|gate_11|WideAnd0 ;
wire \reg_matriz_at_1|ff_11|q~regout ;
wire \comb_44|gate_15|WideAnd0 ;
wire \reg_matriz_at_1|ff_15|q~regout ;
wire \mux_15|gate_11|WideOr0~0_combout ;
wire \comb_44|gate_13|WideAnd0~3_combout ;
wire \comb_44|gate_13|WideAnd0 ;
wire \reg_matriz_at_1|ff_13|q~regout ;
wire \comb_44|gate_12|WideAnd0~3_combout ;
wire \comb_44|gate_12|WideAnd0 ;
wire \reg_matriz_at_1|ff_12|q~regout ;
wire \comb_44|gate_14|WideAnd0 ;
wire \reg_matriz_at_1|ff_14|q~regout ;
wire \mux_15|gate_11|WideOr0~1_combout ;
wire \mux_15|gate_11|WideOr0~2_combout ;
wire \mux_23|OUT~3_combout ;
wire \mux_22|OUT~0_combout ;
wire \mux_22|OUT~1_combout ;
wire \comb_44|gate_10|WideAnd0 ;
wire \reg_matriz_at_1|ff_10|q~regout ;
wire \comb_44|gate_6|WideAnd0 ;
wire \reg_matriz_at_1|ff_6|q~regout ;
wire \mux_14|gate_11|WideOr0~0_combout ;
wire \comb_44|gate_7|WideAnd0 ;
wire \reg_matriz_at_1|ff_7|q~regout ;
wire \comb_44|gate_9|WideAnd0 ;
wire \reg_matriz_at_1|ff_9|q~regout ;
wire \mux_14|gate_11|WideOr0~1_combout ;
wire \comb_44|gate_8|WideAnd0 ;
wire \reg_matriz_at_1|ff_8|q~regout ;
wire \mux_14|gate_11|WideOr0~2_combout ;
wire \mux_22|OUT~2_combout ;
wire \comb_44|gate_3|WideAnd0 ;
wire \reg_matriz_at_1|ff_3|q~regout ;
wire \comb_44|gate_2|WideAnd0~3_combout ;
wire \comb_44|gate_4|WideAnd0 ;
wire \reg_matriz_at_1|ff_4|q~regout ;
wire \comb_44|gate_2|WideAnd0 ;
wire \reg_matriz_at_1|ff_2|q~regout ;
wire \mux_13|gate_11|WideOr0~1_combout ;
wire \comb_44|gate_5|WideAnd0~3_combout ;
wire \comb_44|gate_5|WideAnd0 ;
wire \reg_matriz_at_1|ff_5|q~regout ;
wire \comb_44|gate_1|WideAnd0 ;
wire \reg_matriz_at_1|ff_1|q~regout ;
wire \mux_13|gate_11|WideOr0~0_combout ;
wire \mux_13|gate_11|WideOr0~2_combout ;
wire \mux_21|OUT~0_combout ;
wire \mux_21|OUT~1_combout ;
wire \mux_21|OUT~2_combout ;
wire \mux_21|OUT~3_combout ;
wire \rgb_input|gate_4|WideAnd0~4_combout ;
wire \rgb_input|gate_4|WideAnd0~3_combout ;
wire \rgb_input|gate_4|WideAnd0~5_combout ;
wire \rgb_input|gate_4|WideAnd0~6_combout ;
wire \mux_12|gate_11|WideOr0~2_combout ;
wire \mux_12|gate_11|WideOr0~0_combout ;
wire \mux_12|gate_11|WideOr0~1_combout ;
wire \rgb_input|gate_4|WideAnd0~7_combout ;
wire \mux_20|gate_3|WideAnd0~0_combout ;
wire \rgb_input|gate_4|WideAnd0~2_combout ;
wire \rgb_input|gate_4|WideAnd0~8_combout ;
wire \rgb_input|gate_4|WideAnd0~combout ;
wire \rgb_input|gate_3|S~2_combout ;
wire [5:0] \at_in~combout ;
wire [1:0] \hh1~combout ;
wire [1:0] \hh2~combout ;


// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [1]),
	.padio(hh1[1]));
// synopsys translate_off
defparam \hh1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh1~combout [0]),
	.padio(hh1[0]));
// synopsys translate_off
defparam \hh1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \mux_3|gate_5|WideOr0~0 (
// Equation(s):
// \mux_3|gate_5|WideOr0~0_combout  = \hh1~combout [1] $ ((((\hh1~combout [0]))))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~0 .lut_mask = "55aa";
defparam \mux_3|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \div_1|ff_1|q (
// Equation(s):
// \div_1|ff_1|q~regout  = DFFEAS((((!\div_1|ff_1|q~regout ))), !\clk~combout , VCC, , , , , , )

	.clk(!\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\div_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\div_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \div_1|ff_1|q .lut_mask = "00ff";
defparam \div_1|ff_1|q .operation_mode = "normal";
defparam \div_1|ff_1|q .output_mode = "reg_only";
defparam \div_1|ff_1|q .register_cascade_mode = "off";
defparam \div_1|ff_1|q .sum_lutc_input = "datac";
defparam \div_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \count_2_bits_1|ff_2|q (
// Equation(s):
// \count_2_bits_1|ff_2|q~regout  = DFFEAS((\hh1~combout [1] & (!\hh1~combout [0] & (\count_2_bits_1|ff_1|q~regout  & !\count_2_bits_1|ff_2|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_2|q .lut_mask = "0020";
defparam \count_2_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \count_2_bits_1|ff_1|q (
// Equation(s):
// \count_2_bits_1|ff_1|q~regout  = DFFEAS((\hh1~combout [1] & (!\hh1~combout [0] & (!\count_2_bits_1|ff_1|q~regout  & !\count_2_bits_1|ff_2|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\count_2_bits_1|ff_1|q~regout ),
	.datad(\count_2_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_2_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_2_bits_1|ff_1|q .lut_mask = "0002";
defparam \count_2_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_2_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_2_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_2_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_2_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [1]),
	.padio(at_in[1]));
// synopsys translate_off
defparam \at_in[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \mux_3|gate_5|WideOr0~1 (
// Equation(s):
// \mux_3|gate_5|WideOr0~1_combout  = (\count_2_bits_1|ff_2|q~regout  & (((\at_in~combout [1])))) # (!\count_2_bits_1|ff_2|q~regout  & (\mux_3|gate_5|WideOr0~0_combout  & (!\count_2_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~1 .lut_mask = "f202";
defparam \mux_3|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [4]),
	.padio(at_in[4]));
// synopsys translate_off
defparam \at_in[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [5]),
	.padio(at_in[5]));
// synopsys translate_off
defparam \at_in[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [3]),
	.padio(at_in[3]));
// synopsys translate_off
defparam \at_in[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \mux_3|gate_5|WideOr0~2 (
// Equation(s):
// \mux_3|gate_5|WideOr0~2_combout  = (\count_2_bits_1|ff_2|q~regout ) # ((\at_in~combout [4]) # ((\at_in~combout [5] & \at_in~combout [3])))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [5]),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~2 .lut_mask = "feee";
defparam \mux_3|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \mux_3|gate_5|WideOr0~3 (
// Equation(s):
// \mux_3|gate_5|WideOr0~3_combout  = (\mux_3|gate_5|WideOr0~1_combout ) # (((\mux_3|gate_5|WideOr0~2_combout  & \count_2_bits_1|ff_1|q~regout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~1_combout ),
	.datab(vcc),
	.datac(\mux_3|gate_5|WideOr0~2_combout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_3|gate_5|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_3|gate_5|WideOr0~3 .lut_mask = "faaa";
defparam \mux_3|gate_5|WideOr0~3 .operation_mode = "normal";
defparam \mux_3|gate_5|WideOr0~3 .output_mode = "comb_only";
defparam \mux_3|gate_5|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_3|gate_5|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_3|gate_5|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \mod_input|gate_29|WideOr0~0 (
// Equation(s):
// \mod_input|gate_29|WideOr0~0_combout  = ((\at_in~combout [4] & ((\at_in~combout [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [4]),
	.datac(vcc),
	.datad(\at_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~0 .lut_mask = "cc00";
defparam \mod_input|gate_29|WideOr0~0 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~0 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [0]),
	.padio(at_in[0]));
// synopsys translate_off
defparam \at_in[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \mux_4|gate_5|WideOr0~0 (
// Equation(s):
// \mux_4|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_2|q~regout  & (((\at_in~combout [0]) # (\count_2_bits_1|ff_1|q~regout )))) # (!\count_2_bits_1|ff_2|q~regout  & (\hh1~combout [0] & ((!\count_2_bits_1|ff_1|q~regout ))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(\at_in~combout [0]),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\count_2_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~0 .lut_mask = "f0ca";
defparam \mux_4|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \mux_4|gate_5|WideOr0~1 (
// Equation(s):
// \mux_4|gate_5|WideOr0~1_combout  = (\mux_4|gate_5|WideOr0~0_combout ) # ((\count_2_bits_1|ff_1|q~regout  & ((\mod_input|gate_29|WideOr0~0_combout ) # (\at_in~combout [3]))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\at_in~combout [3]),
	.datad(\mux_4|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_4|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_4|gate_5|WideOr0~1 .lut_mask = "ffc8";
defparam \mux_4|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_4|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_4|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_4|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_4|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \at_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\at_in~combout [2]),
	.padio(at_in[2]));
// synopsys translate_off
defparam \at_in[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \comb_43|gate_43|WideAnd0 (
// Equation(s):
// \comb_43|gate_43|WideAnd0~combout  = ((\at_in~combout [2] & (\at_in~combout [0] & \at_in~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_43|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_43|WideAnd0 .lut_mask = "c000";
defparam \comb_43|gate_43|WideAnd0 .operation_mode = "normal";
defparam \comb_43|gate_43|WideAnd0 .output_mode = "comb_only";
defparam \comb_43|gate_43|WideAnd0 .register_cascade_mode = "off";
defparam \comb_43|gate_43|WideAnd0 .sum_lutc_input = "datac";
defparam \comb_43|gate_43|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \mux_1|gate_5|WideOr0~0 (
// Equation(s):
// \mux_1|gate_5|WideOr0~0_combout  = ((\at_in~combout [5] & ((\at_in~combout [4]) # (\at_in~combout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [5]),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~0 .lut_mask = "f0c0";
defparam \mux_1|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \mux_1|gate_5|WideOr0~1 (
// Equation(s):
// \mux_1|gate_5|WideOr0~1_combout  = (\count_2_bits_1|ff_2|q~regout  & ((\count_2_bits_1|ff_1|q~regout ) # ((\comb_43|gate_43|WideAnd0~combout )))) # (!\count_2_bits_1|ff_2|q~regout  & (((\mux_1|gate_5|WideOr0~0_combout )) # (!\count_2_bits_1|ff_1|q~regout 
// )))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\comb_43|gate_43|WideAnd0~combout ),
	.datad(\mux_1|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~1 .lut_mask = "fdb9";
defparam \mux_1|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \mux_2|gate_5|WideOr0~0 (
// Equation(s):
// \mux_2|gate_5|WideOr0~0_combout  = (\count_2_bits_1|ff_2|q~regout  & ((\count_2_bits_1|ff_1|q~regout ) # ((\at_in~combout [2])))) # (!\count_2_bits_1|ff_2|q~regout  & (\count_2_bits_1|ff_1|q~regout  & (\at_in~combout [5])))

	.clk(gnd),
	.dataa(\count_2_bits_1|ff_2|q~regout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\at_in~combout [5]),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~0 .lut_mask = "eac8";
defparam \mux_2|gate_5|WideOr0~0 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~0 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \mux_2|gate_5|WideOr0~1 (
// Equation(s):
// \mux_2|gate_5|WideOr0~1_combout  = (\mux_2|gate_5|WideOr0~0_combout ) # ((!\mux_3|gate_5|WideOr0~0_combout  & (!\count_2_bits_1|ff_1|q~regout  & !\count_2_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\mux_2|gate_5|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_2|gate_5|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_2|gate_5|WideOr0~1 .lut_mask = "ff01";
defparam \mux_2|gate_5|WideOr0~1 .operation_mode = "normal";
defparam \mux_2|gate_5|WideOr0~1 .output_mode = "comb_only";
defparam \mux_2|gate_5|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_2|gate_5|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_2|gate_5|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \decodificador_bcd_ex_1|gate_34|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_34|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~3_combout  & (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_4|gate_5|WideOr0~1_combout ) # (\mux_1|gate_5|WideOr0~1_combout )))) # (!\mux_3|gate_5|WideOr0~3_combout  & 
// ((\mux_1|gate_5|WideOr0~1_combout  & (\mux_4|gate_5|WideOr0~1_combout  & \mux_2|gate_5|WideOr0~1_combout )) # (!\mux_1|gate_5|WideOr0~1_combout  & ((!\mux_2|gate_5|WideOr0~1_combout )))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .lut_mask = "e805";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_34|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \decodificador_bcd_ex_1|gate_29|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_29|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & ((\mux_4|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~3_combout )) # (!\mux_4|gate_5|WideOr0~1_combout  & ((\mux_1|gate_5|WideOr0~1_combout ))))) # 
// (!\mux_2|gate_5|WideOr0~1_combout  & (!\mux_1|gate_5|WideOr0~1_combout  & ((\mux_3|gate_5|WideOr0~3_combout ) # (\mux_4|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .lut_mask = "b80e";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_29|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~0_combout  = ((\at_in~combout [0]) # ((\at_in~combout [2] & !\at_in~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [0]),
	.datac(\at_in~combout [2]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .lut_mask = "ccfc";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \mod_input|gate_29|WideOr0~1 (
// Equation(s):
// \mod_input|gate_29|WideOr0~1_combout  = (((!\at_in~combout [3] & !\at_in~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\at_in~combout [3]),
	.datad(\at_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~1 .lut_mask = "000f";
defparam \mod_input|gate_29|WideOr0~1 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~1 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~1 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~1 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \decodificador_bcd_ex_1|gate_24|WideOr0~1 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_24|WideOr0~1_combout  = (\count_2_bits_1|ff_1|q~regout  & (((\count_2_bits_1|ff_2|q~regout ) # (!\mod_input|gate_29|WideOr0~1_combout )))) # (!\count_2_bits_1|ff_1|q~regout  & (\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout 
//  & (\count_2_bits_1|ff_2|q~regout )))

	.clk(gnd),
	.dataa(\decodificador_bcd_ex_1|gate_24|WideOr0~0_combout ),
	.datab(\count_2_bits_1|ff_1|q~regout ),
	.datac(\count_2_bits_1|ff_2|q~regout ),
	.datad(\mod_input|gate_29|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .lut_mask = "e0ec";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_24|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \decodificador_bcd_ex_1|gate_19|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_19|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~3_combout  & ((\mux_1|gate_5|WideOr0~1_combout ) # ((\mux_4|gate_5|WideOr0~1_combout  & \mux_2|gate_5|WideOr0~1_combout )))) # (!\mux_3|gate_5|WideOr0~3_combout  & 
// ((\mux_4|gate_5|WideOr0~1_combout  & (\mux_1|gate_5|WideOr0~1_combout  $ (!\mux_2|gate_5|WideOr0~1_combout ))) # (!\mux_4|gate_5|WideOr0~1_combout  & (!\mux_1|gate_5|WideOr0~1_combout  & \mux_2|gate_5|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .lut_mask = "e9a4";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_19|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \decodificador_bcd_ex_1|gate_13|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_13|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~3_combout  & (\mux_1|gate_5|WideOr0~1_combout  $ (((!\mux_4|gate_5|WideOr0~1_combout  & !\mux_2|gate_5|WideOr0~1_combout ))))) # (!\mux_3|gate_5|WideOr0~3_combout  & 
// (\mux_4|gate_5|WideOr0~1_combout  & (\mux_1|gate_5|WideOr0~1_combout  & \mux_2|gate_5|WideOr0~1_combout )))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .lut_mask = "e082";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_13|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \decodificador_bcd_ex_1|gate_8|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_8|WideOr0~0_combout  = (\mux_2|gate_5|WideOr0~1_combout  & (\mux_3|gate_5|WideOr0~3_combout  $ (((\mux_4|gate_5|WideOr0~1_combout  & !\mux_1|gate_5|WideOr0~1_combout )))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .lut_mask = "a600";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_8|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \decodificador_bcd_ex_1|gate_4|WideOr0~0 (
// Equation(s):
// \decodificador_bcd_ex_1|gate_4|WideOr0~0_combout  = (\mux_3|gate_5|WideOr0~3_combout  & (((\mux_1|gate_5|WideOr0~1_combout  & \mux_2|gate_5|WideOr0~1_combout )))) # (!\mux_3|gate_5|WideOr0~3_combout  & ((\mux_4|gate_5|WideOr0~1_combout  & 
// (!\mux_1|gate_5|WideOr0~1_combout  & !\mux_2|gate_5|WideOr0~1_combout )) # (!\mux_4|gate_5|WideOr0~1_combout  & ((\mux_2|gate_5|WideOr0~1_combout )))))

	.clk(gnd),
	.dataa(\mux_3|gate_5|WideOr0~3_combout ),
	.datab(\mux_4|gate_5|WideOr0~1_combout ),
	.datac(\mux_1|gate_5|WideOr0~1_combout ),
	.datad(\mux_2|gate_5|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .lut_mask = "b104";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .operation_mode = "normal";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .output_mode = "comb_only";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .register_cascade_mode = "off";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .sum_lutc_input = "datac";
defparam \decodificador_bcd_ex_1|gate_4|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \demux_button_confirmation|gate_3|WideAnd0~0 (
// Equation(s):
// \demux_button_confirmation|gate_3|WideAnd0~0_combout  = (((!\hh1~combout [0] & \hh1~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh1~combout [0]),
	.datad(\hh1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .lut_mask = "0f00";
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_button_confirmation|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \count_3_bits_1|ff_2|q (
// Equation(s):
// \count_3_bits_1|ff_2|q~regout  = DFFEAS(((!\count_3_bits_1|ff_3|q~regout  & (\count_3_bits_1|ff_2|q~regout  $ (\count_3_bits_1|ff_1|q~regout )))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_2|q~regout ),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_2|q .lut_mask = "003c";
defparam \count_3_bits_1|ff_2|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_2|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_2|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_2|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \count_3_bits_1|ff_3|q (
// Equation(s):
// \demux_col|gate_1|WideAnd0~1  = ((\count_3_bits_1|ff_1|q~regout  & (!SB25_q & \count_3_bits_1|ff_2|q~regout )))
// \count_3_bits_1|ff_3|q~regout  = DFFEAS(\demux_col|gate_1|WideAnd0~1 , !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(\count_3_bits_1|ff_1|q~regout ),
	.datac(vcc),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~1 ),
	.regout(\count_3_bits_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_3|q .lut_mask = "0c00";
defparam \count_3_bits_1|ff_3|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_3|q .output_mode = "reg_and_comb";
defparam \count_3_bits_1|ff_3|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_3|q .sum_lutc_input = "qfbk";
defparam \count_3_bits_1|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \count_3_bits_1|ff_1|q (
// Equation(s):
// \count_3_bits_1|ff_1|q~regout  = DFFEAS((((!\count_3_bits_1|ff_1|q~regout  & !\count_3_bits_1|ff_3|q~regout ))), !GLOBAL(\div_1|ff_1|q~regout ), VCC, , , , , , )

	.clk(!\div_1|ff_1|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_1|q~regout ),
	.datad(\count_3_bits_1|ff_3|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\count_3_bits_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \count_3_bits_1|ff_1|q .lut_mask = "000f";
defparam \count_3_bits_1|ff_1|q .operation_mode = "normal";
defparam \count_3_bits_1|ff_1|q .output_mode = "reg_only";
defparam \count_3_bits_1|ff_1|q .register_cascade_mode = "off";
defparam \count_3_bits_1|ff_1|q .sum_lutc_input = "datac";
defparam \count_3_bits_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \demux_col|gate_1|WideAnd0~0 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~0_combout  = (!\count_3_bits_1|ff_1|q~regout  & (((\count_3_bits_1|ff_3|q~regout  & !\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~0 .lut_mask = "0050";
defparam \demux_col|gate_1|WideAnd0~0 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~0 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~0 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~0 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \demux_col|gate_1|WideAnd0~2 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~2_combout  = (!\count_3_bits_1|ff_1|q~regout  & (((!\count_3_bits_1|ff_3|q~regout  & \count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~2 .lut_mask = "0500";
defparam \demux_col|gate_1|WideAnd0~2 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~2 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~2 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~2 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \demux_col|gate_1|WideAnd0~3 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~3_combout  = (\count_3_bits_1|ff_1|q~regout  & (((!\count_3_bits_1|ff_3|q~regout  & !\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~3 .lut_mask = "000a";
defparam \demux_col|gate_1|WideAnd0~3 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~3 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~3 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~3 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \demux_col|gate_1|WideAnd0~4 (
// Equation(s):
// \demux_col|gate_1|WideAnd0~4_combout  = (!\count_3_bits_1|ff_1|q~regout  & (((!\count_3_bits_1|ff_3|q~regout  & !\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_1|q~regout ),
	.datab(vcc),
	.datac(\count_3_bits_1|ff_3|q~regout ),
	.datad(\count_3_bits_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_col|gate_1|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_col|gate_1|WideAnd0~4 .lut_mask = "0005";
defparam \demux_col|gate_1|WideAnd0~4 .operation_mode = "normal";
defparam \demux_col|gate_1|WideAnd0~4 .output_mode = "comb_only";
defparam \demux_col|gate_1|WideAnd0~4 .register_cascade_mode = "off";
defparam \demux_col|gate_1|WideAnd0~4 .sum_lutc_input = "datac";
defparam \demux_col|gate_1|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \comb_43|gate_60|WideOr0~2 (
// Equation(s):
// \comb_43|gate_60|WideOr0~2_combout  = (\at_in~combout [4] & (((\at_in~combout [2]) # (!\at_in~combout [0])) # (!\at_in~combout [1])))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_60|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_60|WideOr0~2 .lut_mask = "aa2a";
defparam \comb_43|gate_60|WideOr0~2 .operation_mode = "normal";
defparam \comb_43|gate_60|WideOr0~2 .output_mode = "comb_only";
defparam \comb_43|gate_60|WideOr0~2 .register_cascade_mode = "off";
defparam \comb_43|gate_60|WideOr0~2 .sum_lutc_input = "datac";
defparam \comb_43|gate_60|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \comb_43|gate_60|WideOr0~3 (
// Equation(s):
// \comb_43|gate_60|WideOr0~3_combout  = (\at_in~combout [3] & ((\comb_43|gate_60|WideOr0~2_combout ) # ((!\at_in~combout [1] & !\at_in~combout [0])))) # (!\at_in~combout [3] & (!\at_in~combout [1] & ((\comb_43|gate_60|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_43|gate_60|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_60|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_60|WideOr0~3 .lut_mask = "bb02";
defparam \comb_43|gate_60|WideOr0~3 .operation_mode = "normal";
defparam \comb_43|gate_60|WideOr0~3 .output_mode = "comb_only";
defparam \comb_43|gate_60|WideOr0~3 .register_cascade_mode = "off";
defparam \comb_43|gate_60|WideOr0~3 .sum_lutc_input = "datac";
defparam \comb_43|gate_60|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \mux_1|gate_5|WideOr0~2 (
// Equation(s):
// \mux_1|gate_5|WideOr0~2_combout  = (((!\at_in~combout [4] & !\at_in~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\at_in~combout [4]),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_1|gate_5|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_1|gate_5|WideOr0~2 .lut_mask = "000f";
defparam \mux_1|gate_5|WideOr0~2 .operation_mode = "normal";
defparam \mux_1|gate_5|WideOr0~2 .output_mode = "comb_only";
defparam \mux_1|gate_5|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_1|gate_5|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_1|gate_5|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \mod_input|gate_6|WideAnd0~0 (
// Equation(s):
// \mod_input|gate_6|WideAnd0~0_combout  = (\at_in~combout [2] & (((\at_in~combout [0]))))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(vcc),
	.datac(\at_in~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_6|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_6|WideAnd0~0 .lut_mask = "a0a0";
defparam \mod_input|gate_6|WideAnd0~0 .operation_mode = "normal";
defparam \mod_input|gate_6|WideAnd0~0 .output_mode = "comb_only";
defparam \mod_input|gate_6|WideAnd0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_6|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_6|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \comb_43|gate_60|WideOr0~0 (
// Equation(s):
// \comb_43|gate_60|WideOr0~0_combout  = (\mux_1|gate_5|WideOr0~2_combout  & (((!\mod_input|gate_6|WideAnd0~0_combout )) # (!\at_in~combout [1]))) # (!\mux_1|gate_5|WideOr0~2_combout  & (!\at_in~combout [5] & ((!\mod_input|gate_6|WideAnd0~0_combout ) # 
// (!\at_in~combout [1]))))

	.clk(gnd),
	.dataa(\mux_1|gate_5|WideOr0~2_combout ),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [5]),
	.datad(\mod_input|gate_6|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_60|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_60|WideOr0~0 .lut_mask = "23af";
defparam \comb_43|gate_60|WideOr0~0 .operation_mode = "normal";
defparam \comb_43|gate_60|WideOr0~0 .output_mode = "comb_only";
defparam \comb_43|gate_60|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_43|gate_60|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_43|gate_60|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \comb_43|gate_60|WideOr0~1 (
// Equation(s):
// \comb_43|gate_60|WideOr0~1_combout  = (\at_in~combout [2] $ (((\at_in~combout [5]) # (\comb_43|gate_60|WideOr0~3_combout )))) # (!\comb_43|gate_60|WideOr0~0_combout )

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [5]),
	.datac(\comb_43|gate_60|WideOr0~3_combout ),
	.datad(\comb_43|gate_60|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_60|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_60|WideOr0~1 .lut_mask = "56ff";
defparam \comb_43|gate_60|WideOr0~1 .operation_mode = "normal";
defparam \comb_43|gate_60|WideOr0~1 .output_mode = "comb_only";
defparam \comb_43|gate_60|WideOr0~1 .register_cascade_mode = "off";
defparam \comb_43|gate_60|WideOr0~1 .sum_lutc_input = "datac";
defparam \comb_43|gate_60|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N7
maxii_lcell \comb_43|gate_63|WideOr0~1 (
// Equation(s):
// \comb_43|gate_63|WideOr0~1_combout  = (\at_in~combout [3] & (!\at_in~combout [5] & (\at_in~combout [4] $ (\at_in~combout [0])))) # (!\at_in~combout [3] & (((!\at_in~combout [4]))))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [3]),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_63|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_63|WideOr0~1 .lut_mask = "1343";
defparam \comb_43|gate_63|WideOr0~1 .operation_mode = "normal";
defparam \comb_43|gate_63|WideOr0~1 .output_mode = "comb_only";
defparam \comb_43|gate_63|WideOr0~1 .register_cascade_mode = "off";
defparam \comb_43|gate_63|WideOr0~1 .sum_lutc_input = "datac";
defparam \comb_43|gate_63|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \comb_43|gate_63|WideOr0~2 (
// Equation(s):
// \comb_43|gate_63|WideOr0~2_combout  = (\at_in~combout [0] & (((\at_in~combout [2]) # (!\at_in~combout [4])))) # (!\at_in~combout [0] & (\at_in~combout [3] $ ((!\at_in~combout [4]))))

	.clk(gnd),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [2]),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_63|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_63|WideOr0~2 .lut_mask = "f399";
defparam \comb_43|gate_63|WideOr0~2 .operation_mode = "normal";
defparam \comb_43|gate_63|WideOr0~2 .output_mode = "comb_only";
defparam \comb_43|gate_63|WideOr0~2 .register_cascade_mode = "off";
defparam \comb_43|gate_63|WideOr0~2 .sum_lutc_input = "datac";
defparam \comb_43|gate_63|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \comb_43|gate_63|WideOr0~0 (
// Equation(s):
// \comb_43|gate_63|WideOr0~0_combout  = (\at_in~combout [1] & ((\at_in~combout [5]) # ((\comb_43|gate_63|WideOr0~2_combout )))) # (!\at_in~combout [1] & (((!\comb_43|gate_63|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [5]),
	.datac(\comb_43|gate_63|WideOr0~1_combout ),
	.datad(\comb_43|gate_63|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_63|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_63|WideOr0~0 .lut_mask = "af8d";
defparam \comb_43|gate_63|WideOr0~0 .operation_mode = "normal";
defparam \comb_43|gate_63|WideOr0~0 .output_mode = "comb_only";
defparam \comb_43|gate_63|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_43|gate_63|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_43|gate_63|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \button_confirmation~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\button_confirmation~combout ),
	.padio(button_confirmation));
// synopsys translate_off
defparam \button_confirmation~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \mod_input|gate_14|WideOr0~5 (
// Equation(s):
// \mod_input|gate_14|WideOr0~5_combout  = ((!\at_in~combout [2] & ((!\at_in~combout [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [2]),
	.datac(vcc),
	.datad(\at_in~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~5 .lut_mask = "0033";
defparam \mod_input|gate_14|WideOr0~5 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~5 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~5 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~5 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \comb_43|gate_50|WideOr0~0 (
// Equation(s):
// \comb_43|gate_50|WideOr0~0_combout  = (\comb_43|gate_43|WideAnd0~combout ) # ((\at_in~combout [5] & ((\at_in~combout [3]) # (!\mod_input|gate_14|WideOr0~5_combout ))))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\mod_input|gate_14|WideOr0~5_combout ),
	.datad(\comb_43|gate_43|WideAnd0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_50|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_50|WideOr0~0 .lut_mask = "ff8a";
defparam \comb_43|gate_50|WideOr0~0 .operation_mode = "normal";
defparam \comb_43|gate_50|WideOr0~0 .output_mode = "comb_only";
defparam \comb_43|gate_50|WideOr0~0 .register_cascade_mode = "off";
defparam \comb_43|gate_50|WideOr0~0 .sum_lutc_input = "datac";
defparam \comb_43|gate_50|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \comb_44|gate_36|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_36|WideAnd0~3_combout  = (\hh1~combout [1] & (!\hh1~combout [0] & (\button_confirmation~combout  & \comb_43|gate_50|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\hh1~combout [0]),
	.datac(\button_confirmation~combout ),
	.datad(\comb_43|gate_50|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_36|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_36|WideAnd0~3 .lut_mask = "2000";
defparam \comb_44|gate_36|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_36|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_36|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_36|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_36|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \reg_matriz_at_1|ff_35|q (
// Equation(s):
// \comb_44|gate_36|WideAnd0  = LCELL((!\comb_43|gate_60|WideOr0~1_combout  & (((\comb_43|gate_63|WideOr0~0_combout  & \comb_44|gate_36|WideAnd0~3_combout )))))
// \reg_matriz_at_1|ff_35|q~regout  = DFFEAS(\comb_44|gate_36|WideAnd0 , \comb_44|gate_36|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_36|WideAnd0 ),
	.dataa(\comb_43|gate_60|WideOr0~1_combout ),
	.datab(vcc),
	.datac(\comb_43|gate_63|WideOr0~0_combout ),
	.datad(\comb_44|gate_36|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_36|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_35|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_35|q .lut_mask = "5000";
defparam \reg_matriz_at_1|ff_35|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_35|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_35|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_35|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_35|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \mod_input|gate_14|WideOr0~1 (
// Equation(s):
// \mod_input|gate_14|WideOr0~1_combout  = (!\at_in~combout [0] & ((\at_in~combout [4] & (!\at_in~combout [2])) # (!\at_in~combout [4] & (\at_in~combout [2] & !\at_in~combout [5]))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~1 .lut_mask = "0206";
defparam \mod_input|gate_14|WideOr0~1 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~1 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~1 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~1 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N0
maxii_lcell \mod_input|gate_14|WideOr0~0 (
// Equation(s):
// \mod_input|gate_14|WideOr0~0_combout  = (\at_in~combout [4] & (((\at_in~combout [0])))) # (!\at_in~combout [4] & (!\at_in~combout [2] & (!\at_in~combout [0])))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~0 .lut_mask = "a1a1";
defparam \mod_input|gate_14|WideOr0~0 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~0 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \mod_input|gate_14|WideOr0~2 (
// Equation(s):
// \mod_input|gate_14|WideOr0~2_combout  = (\at_in~combout [1] & (((\at_in~combout [3] & \mod_input|gate_14|WideOr0~0_combout )))) # (!\at_in~combout [1] & (\mod_input|gate_14|WideOr0~1_combout  & (!\at_in~combout [3])))

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(\mod_input|gate_14|WideOr0~1_combout ),
	.datac(\at_in~combout [3]),
	.datad(\mod_input|gate_14|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~2 .lut_mask = "a404";
defparam \mod_input|gate_14|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \mod_input|gate_6|WideAnd0 (
// Equation(s):
// \mod_input|gate_6|WideAnd0~combout  = (\at_in~combout [0] & (\at_in~combout [4] & (\at_in~combout [2] & !\at_in~combout [3])))

	.clk(gnd),
	.dataa(\at_in~combout [0]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [2]),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_6|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_6|WideAnd0 .lut_mask = "0080";
defparam \mod_input|gate_6|WideAnd0 .operation_mode = "normal";
defparam \mod_input|gate_6|WideAnd0 .output_mode = "comb_only";
defparam \mod_input|gate_6|WideAnd0 .register_cascade_mode = "off";
defparam \mod_input|gate_6|WideAnd0 .sum_lutc_input = "datac";
defparam \mod_input|gate_6|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \mod_input|gate_14|WideOr0~3 (
// Equation(s):
// \mod_input|gate_14|WideOr0~3_combout  = ((\at_in~combout [1] & (\at_in~combout [2])) # (!\at_in~combout [1] & (!\at_in~combout [2] & \at_in~combout [0]))) # (!\mux_1|gate_5|WideOr0~2_combout )

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\mux_1|gate_5|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~3 .lut_mask = "98ff";
defparam \mod_input|gate_14|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \mod_input|gate_14|WideOr0~4 (
// Equation(s):
// \mod_input|gate_14|WideOr0~4_combout  = (\comb_43|gate_43|WideAnd0~combout ) # ((\mod_input|gate_6|WideAnd0~combout ) # ((\at_in~combout [5] & \mod_input|gate_14|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(\comb_43|gate_43|WideAnd0~combout ),
	.datab(\at_in~combout [5]),
	.datac(\mod_input|gate_6|WideAnd0~combout ),
	.datad(\mod_input|gate_14|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_14|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_14|WideOr0~4 .lut_mask = "fefa";
defparam \mod_input|gate_14|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_14|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_14|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_14|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_14|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \mux_28|OUT~0 (
// Equation(s):
// \mux_28|OUT~0_combout  = (\demux_button_confirmation|gate_3|WideAnd0~0_combout  & (((\mod_input|gate_14|WideOr0~2_combout ) # (\mod_input|gate_14|WideOr0~4_combout )))) # (!\demux_button_confirmation|gate_3|WideAnd0~0_combout  & 
// (\count_3_bits_1|ff_3|q~regout ))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_3|q~regout ),
	.datab(\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.datac(\mod_input|gate_14|WideOr0~2_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_28|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_28|OUT~0 .lut_mask = "eee2";
defparam \mux_28|OUT~0 .operation_mode = "normal";
defparam \mux_28|OUT~0 .output_mode = "comb_only";
defparam \mux_28|OUT~0 .register_cascade_mode = "off";
defparam \mux_28|OUT~0 .sum_lutc_input = "datac";
defparam \mux_28|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \comb_44|gate_32|WideAnd0~6 (
// Equation(s):
// \comb_44|gate_32|WideAnd0~6_combout  = (!\hh1~combout [0] & (((\button_confirmation~combout  & \comb_43|gate_63|WideOr0~0_combout ))))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(vcc),
	.datac(\button_confirmation~combout ),
	.datad(\comb_43|gate_63|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_32|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_32|WideAnd0~6 .lut_mask = "5000";
defparam \comb_44|gate_32|WideAnd0~6 .operation_mode = "normal";
defparam \comb_44|gate_32|WideAnd0~6 .output_mode = "comb_only";
defparam \comb_44|gate_32|WideAnd0~6 .register_cascade_mode = "off";
defparam \comb_44|gate_32|WideAnd0~6 .sum_lutc_input = "datac";
defparam \comb_44|gate_32|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \comb_44|gate_32|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_32|WideAnd0~3_combout  = (\hh1~combout [1] & (!\at_in~combout [2] & (\comb_44|gate_32|WideAnd0~6_combout  & !\at_in~combout [0])))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\comb_44|gate_32|WideAnd0~6_combout ),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_32|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_32|WideAnd0~3 .lut_mask = "0020";
defparam \comb_44|gate_32|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_32|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_32|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_32|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_32|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \reg_matriz_at_1|ff_31|q (
// Equation(s):
// \comb_44|gate_32|WideAnd0  = LCELL((\at_in~combout [5] & (!\at_in~combout [4] & (!\at_in~combout [3] & \comb_44|gate_32|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_31|q~regout  = DFFEAS(\comb_44|gate_32|WideAnd0 , \comb_44|gate_32|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_32|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [3]),
	.datad(\comb_44|gate_32|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_32|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_31|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_31|q .lut_mask = "0200";
defparam \reg_matriz_at_1|ff_31|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_31|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_31|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_31|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_31|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \mod_input|gate_45|WideOr0~3 (
// Equation(s):
// \mod_input|gate_45|WideOr0~3_combout  = (\at_in~combout [2] & (\at_in~combout [1] $ (((\at_in~combout [4] & !\at_in~combout [0]))))) # (!\at_in~combout [2] & ((\at_in~combout [4] & (!\at_in~combout [0] & \at_in~combout [1])) # (!\at_in~combout [4] & 
// (\at_in~combout [0]))))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~3 .lut_mask = "b618";
defparam \mod_input|gate_45|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \mod_input|gate_45|WideOr0~4 (
// Equation(s):
// \mod_input|gate_45|WideOr0~4_combout  = (\at_in~combout [4]) # (\at_in~combout [0] $ (((!\at_in~combout [2] & !\at_in~combout [1]))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~4 .lut_mask = "faeb";
defparam \mod_input|gate_45|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \mod_input|gate_45|WideOr0~2 (
// Equation(s):
// \mod_input|gate_45|WideOr0~2_combout  = ((\at_in~combout [5] & ((\mod_input|gate_45|WideOr0~4_combout ))) # (!\at_in~combout [5] & (\mod_input|gate_45|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\at_in~combout [5]),
	.datac(\mod_input|gate_45|WideOr0~3_combout ),
	.datad(\mod_input|gate_45|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~2 .lut_mask = "fc30";
defparam \mod_input|gate_45|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \mod_input|gate_45|WideOr0~6 (
// Equation(s):
// \mod_input|gate_45|WideOr0~6_combout  = \at_in~combout [2] $ (((\at_in~combout [4] & (!\at_in~combout [0])) # (!\at_in~combout [4] & (\at_in~combout [0] & !\at_in~combout [1]))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~6 .lut_mask = "c696";
defparam \mod_input|gate_45|WideOr0~6 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~6 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~6 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~6 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \mod_input|gate_45|WideOr0~10 (
// Equation(s):
// \mod_input|gate_45|WideOr0~10_combout  = (\at_in~combout [3] & (((\at_in~combout [5]) # (\mod_input|gate_45|WideOr0~6_combout )))) # (!\at_in~combout [3] & (\mod_input|gate_45|WideOr0~2_combout ))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~2_combout ),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [3]),
	.datad(\mod_input|gate_45|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_45|WideOr0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_45|WideOr0~10 .lut_mask = "faca";
defparam \mod_input|gate_45|WideOr0~10 .operation_mode = "normal";
defparam \mod_input|gate_45|WideOr0~10 .output_mode = "comb_only";
defparam \mod_input|gate_45|WideOr0~10 .register_cascade_mode = "off";
defparam \mod_input|gate_45|WideOr0~10 .sum_lutc_input = "datac";
defparam \mod_input|gate_45|WideOr0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \mux_30|OUT~2 (
// Equation(s):
// \mux_30|OUT~2_combout  = (\hh1~combout [0] & (((\count_3_bits_1|ff_1|q~regout )))) # (!\hh1~combout [0] & ((\hh1~combout [1] & (\mod_input|gate_45|WideOr0~10_combout )) # (!\hh1~combout [1] & ((\count_3_bits_1|ff_1|q~regout )))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~10_combout ),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\count_3_bits_1|ff_1|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_30|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_30|OUT~2 .lut_mask = "ef20";
defparam \mux_30|OUT~2 .operation_mode = "normal";
defparam \mux_30|OUT~2 .output_mode = "comb_only";
defparam \mux_30|OUT~2 .register_cascade_mode = "off";
defparam \mux_30|OUT~2 .sum_lutc_input = "datac";
defparam \mux_30|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \mod_input|gate_29|WideOr0~2 (
// Equation(s):
// \mod_input|gate_29|WideOr0~2_combout  = (\at_in~combout [5] & (((\at_in~combout [2]) # (\at_in~combout [1])) # (!\at_in~combout [0]))) # (!\at_in~combout [5] & (\at_in~combout [2] & ((\at_in~combout [1]) # (!\at_in~combout [0]))))

	.clk(gnd),
	.dataa(\at_in~combout [0]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [2]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~2 .lut_mask = "fcd4";
defparam \mod_input|gate_29|WideOr0~2 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~2 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~2 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~2 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \mod_input|gate_29|WideOr0~3 (
// Equation(s):
// \mod_input|gate_29|WideOr0~3_combout  = (\at_in~combout [5] & (((\at_in~combout [0] & \at_in~combout [2])) # (!\at_in~combout [1]))) # (!\at_in~combout [5] & (\at_in~combout [0] & ((\at_in~combout [1]) # (!\at_in~combout [2]))))

	.clk(gnd),
	.dataa(\at_in~combout [0]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [2]),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~3 .lut_mask = "a2ce";
defparam \mod_input|gate_29|WideOr0~3 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~3 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~3 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~3 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \mod_input|gate_29|WideOr0~5 (
// Equation(s):
// \mod_input|gate_29|WideOr0~5_combout  = (\at_in~combout [4] & ((\at_in~combout [1] & ((\mod_input|gate_29|WideOr0~3_combout ))) # (!\at_in~combout [1] & (\mod_input|gate_29|WideOr0~2_combout )))) # (!\at_in~combout [4] & 
// ((\mod_input|gate_29|WideOr0~2_combout  & ((\mod_input|gate_29|WideOr0~3_combout ))) # (!\mod_input|gate_29|WideOr0~2_combout  & (\at_in~combout [1]))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [1]),
	.datac(\mod_input|gate_29|WideOr0~2_combout ),
	.datad(\mod_input|gate_29|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~5 .lut_mask = "fc24";
defparam \mod_input|gate_29|WideOr0~5 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~5 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~5 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~5 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \mod_input|gate_29|WideOr0~4 (
// Equation(s):
// \mod_input|gate_29|WideOr0~4_combout  = (\mod_input|gate_29|WideOr0~3_combout  & (((\mod_input|gate_29|WideOr0~2_combout )))) # (!\mod_input|gate_29|WideOr0~3_combout  & (!\at_in~combout [1] & (\at_in~combout [4] $ (\mod_input|gate_29|WideOr0~2_combout 
// ))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\mod_input|gate_29|WideOr0~3_combout ),
	.datac(\mod_input|gate_29|WideOr0~2_combout ),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~4 .lut_mask = "c0d2";
defparam \mod_input|gate_29|WideOr0~4 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~4 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~4 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~4 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \mod_input|gate_29|WideOr0~6 (
// Equation(s):
// \mod_input|gate_29|WideOr0~6_combout  = (\mod_input|gate_29|WideOr0~0_combout ) # (\mod_input|gate_29|WideOr0~5_combout  $ (((!\mod_input|gate_29|WideOr0~4_combout  & \at_in~combout [3]))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~0_combout ),
	.datab(\mod_input|gate_29|WideOr0~5_combout ),
	.datac(\mod_input|gate_29|WideOr0~4_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_29|WideOr0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_29|WideOr0~6 .lut_mask = "ebee";
defparam \mod_input|gate_29|WideOr0~6 .operation_mode = "normal";
defparam \mod_input|gate_29|WideOr0~6 .output_mode = "comb_only";
defparam \mod_input|gate_29|WideOr0~6 .register_cascade_mode = "off";
defparam \mod_input|gate_29|WideOr0~6 .sum_lutc_input = "datac";
defparam \mod_input|gate_29|WideOr0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \mux_19|gate_11|WideOr0~0 (
// Equation(s):
// \mux_19|gate_11|WideOr0~0_combout  = (!\mux_30|OUT~2_combout  & ((\demux_button_confirmation|gate_3|WideAnd0~0_combout  & ((!\mod_input|gate_29|WideOr0~6_combout ))) # (!\demux_button_confirmation|gate_3|WideAnd0~0_combout  & 
// (!\count_3_bits_1|ff_2|q~regout ))))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_2|q~regout ),
	.datab(\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.datac(\mux_30|OUT~2_combout ),
	.datad(\mod_input|gate_29|WideOr0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_19|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_19|gate_11|WideOr0~0 .lut_mask = "010d";
defparam \mux_19|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_19|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_19|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_19|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_19|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \mux_19|gate_11|WideOr0~1 (
// Equation(s):
// \mux_19|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_35|q~regout )) # (!\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_31|q~regout )))))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_35|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\reg_matriz_at_1|ff_31|q~regout ),
	.datad(\mux_19|gate_11|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_19|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_19|gate_11|WideOr0~1 .lut_mask = "4700";
defparam \mux_19|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_19|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_19|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_19|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_19|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \comb_43|gate_64|WideOr0~2 (
// Equation(s):
// \comb_43|gate_64|WideOr0~2_combout  = (\at_in~combout [5] & ((\at_in~combout [4]) # ((\at_in~combout [0]) # (\at_in~combout [3])))) # (!\at_in~combout [5] & ((\at_in~combout [0] $ (\at_in~combout [3]))))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_64|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_64|WideOr0~2 .lut_mask = "aff8";
defparam \comb_43|gate_64|WideOr0~2 .operation_mode = "normal";
defparam \comb_43|gate_64|WideOr0~2 .output_mode = "comb_only";
defparam \comb_43|gate_64|WideOr0~2 .register_cascade_mode = "off";
defparam \comb_43|gate_64|WideOr0~2 .sum_lutc_input = "datac";
defparam \comb_43|gate_64|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \comb_43|gate_64|WideOr0~3 (
// Equation(s):
// \comb_43|gate_64|WideOr0~3_combout  = (\comb_43|gate_64|WideOr0~2_combout ) # ((\at_in~combout [2] & (\at_in~combout [1] & \at_in~combout [0])))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_43|gate_64|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_64|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_64|WideOr0~3 .lut_mask = "ff80";
defparam \comb_43|gate_64|WideOr0~3 .operation_mode = "normal";
defparam \comb_43|gate_64|WideOr0~3 .output_mode = "comb_only";
defparam \comb_43|gate_64|WideOr0~3 .register_cascade_mode = "off";
defparam \comb_43|gate_64|WideOr0~3 .sum_lutc_input = "datac";
defparam \comb_43|gate_64|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \reg_matriz_at_1|ff_33|q (
// Equation(s):
// \comb_44|gate_34|WideAnd0  = LCELL((\comb_44|gate_36|WideAnd0~3_combout  & (!\comb_43|gate_60|WideOr0~1_combout  & (!\comb_43|gate_63|WideOr0~0_combout  & !\comb_43|gate_64|WideOr0~3_combout ))))
// \reg_matriz_at_1|ff_33|q~regout  = DFFEAS(\comb_44|gate_34|WideAnd0 , \comb_44|gate_34|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_34|WideAnd0 ),
	.dataa(\comb_44|gate_36|WideAnd0~3_combout ),
	.datab(\comb_43|gate_60|WideOr0~1_combout ),
	.datac(\comb_43|gate_63|WideOr0~0_combout ),
	.datad(\comb_43|gate_64|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_34|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_33|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_33|q .lut_mask = "0002";
defparam \reg_matriz_at_1|ff_33|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_33|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_33|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_33|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_33|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \mux_29|OUT~2 (
// Equation(s):
// \mux_29|OUT~2_combout  = (\hh1~combout [1] & ((\hh1~combout [0] & (\count_3_bits_1|ff_2|q~regout )) # (!\hh1~combout [0] & ((\mod_input|gate_29|WideOr0~6_combout ))))) # (!\hh1~combout [1] & (\count_3_bits_1|ff_2|q~regout ))

	.clk(gnd),
	.dataa(\count_3_bits_1|ff_2|q~regout ),
	.datab(\mod_input|gate_29|WideOr0~6_combout ),
	.datac(\hh1~combout [1]),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_29|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_29|OUT~2 .lut_mask = "aaca";
defparam \mux_29|OUT~2 .operation_mode = "normal";
defparam \mux_29|OUT~2 .output_mode = "comb_only";
defparam \mux_29|OUT~2 .register_cascade_mode = "off";
defparam \mux_29|OUT~2 .sum_lutc_input = "datac";
defparam \mux_29|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \mux_13|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_13|gate_3|WideAnd0~0_combout  = (\mux_29|OUT~2_combout  & (((!\mux_30|OUT~2_combout  & !\mux_28|OUT~0_combout ))))

	.clk(gnd),
	.dataa(\mux_29|OUT~2_combout ),
	.datab(vcc),
	.datac(\mux_30|OUT~2_combout ),
	.datad(\mux_28|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_13|gate_3|WideAnd0~0 .lut_mask = "000a";
defparam \mux_13|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_13|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_13|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_13|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_13|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N5
maxii_lcell \comb_44|gate_33|WideAnd0~6 (
// Equation(s):
// \comb_44|gate_33|WideAnd0~6_combout  = ((!\hh1~combout [0] & (\hh1~combout [1] & \button_confirmation~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh1~combout [0]),
	.datac(\hh1~combout [1]),
	.datad(\button_confirmation~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_33|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_33|WideAnd0~6 .lut_mask = "3000";
defparam \comb_44|gate_33|WideAnd0~6 .operation_mode = "normal";
defparam \comb_44|gate_33|WideAnd0~6 .output_mode = "comb_only";
defparam \comb_44|gate_33|WideAnd0~6 .register_cascade_mode = "off";
defparam \comb_44|gate_33|WideAnd0~6 .sum_lutc_input = "datac";
defparam \comb_44|gate_33|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \comb_44|gate_33|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_33|WideAnd0~3_combout  = (!\at_in~combout [2] & (\at_in~combout [1] & (\at_in~combout [0] & \comb_44|gate_33|WideAnd0~6_combout )))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_33|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_33|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_33|WideAnd0~3 .lut_mask = "4000";
defparam \comb_44|gate_33|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_33|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_33|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_33|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_33|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \reg_matriz_at_1|ff_32|q (
// Equation(s):
// \comb_44|gate_33|WideAnd0  = LCELL((!\at_in~combout [4] & (!\at_in~combout [3] & (\at_in~combout [5] & \comb_44|gate_33|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_32|q~regout  = DFFEAS(\comb_44|gate_33|WideAnd0 , \comb_44|gate_33|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_33|WideAnd0 ),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [5]),
	.datad(\comb_44|gate_33|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_33|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_32|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_32|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_32|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_32|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_32|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_32|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_32|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \reg_matriz_at_1|ff_34|q (
// Equation(s):
// \comb_44|gate_35|WideAnd0  = LCELL((!\comb_43|gate_63|WideOr0~0_combout  & (\comb_43|gate_64|WideOr0~3_combout  & (!\comb_43|gate_60|WideOr0~1_combout  & \comb_44|gate_36|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_34|q~regout  = DFFEAS(\comb_44|gate_35|WideAnd0 , \comb_44|gate_35|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_35|WideAnd0 ),
	.dataa(\comb_43|gate_63|WideOr0~0_combout ),
	.datab(\comb_43|gate_64|WideOr0~3_combout ),
	.datac(\comb_43|gate_60|WideOr0~1_combout ),
	.datad(\comb_44|gate_36|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_35|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_34|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_34|q .lut_mask = "0400";
defparam \reg_matriz_at_1|ff_34|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_34|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_34|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_34|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_34|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \mux_19|gate_11|WideOr0~2 (
// Equation(s):
// \mux_19|gate_11|WideOr0~2_combout  = (((\mux_30|OUT~2_combout  & !\mux_28|OUT~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mux_30|OUT~2_combout ),
	.datad(\mux_28|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_19|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_19|gate_11|WideOr0~2 .lut_mask = "00f0";
defparam \mux_19|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_19|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_19|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_19|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_19|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \mux_19|gate_11|WideOr0~3 (
// Equation(s):
// \mux_19|gate_11|WideOr0~3_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_34|q~regout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_32|q~regout ))))

	.clk(gnd),
	.dataa(\mux_29|OUT~2_combout ),
	.datab(\reg_matriz_at_1|ff_32|q~regout ),
	.datac(\reg_matriz_at_1|ff_34|q~regout ),
	.datad(\mux_19|gate_11|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_19|gate_11|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_19|gate_11|WideOr0~3 .lut_mask = "1b00";
defparam \mux_19|gate_11|WideOr0~3 .operation_mode = "normal";
defparam \mux_19|gate_11|WideOr0~3 .output_mode = "comb_only";
defparam \mux_19|gate_11|WideOr0~3 .register_cascade_mode = "off";
defparam \mux_19|gate_11|WideOr0~3 .sum_lutc_input = "datac";
defparam \mux_19|gate_11|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \mux_19|gate_11|WideOr0~4 (
// Equation(s):
// \mux_19|gate_11|WideOr0~4_combout  = (\mux_19|gate_11|WideOr0~1_combout ) # ((\mux_19|gate_11|WideOr0~3_combout ) # ((!\reg_matriz_at_1|ff_33|q~regout  & \mux_13|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~1_combout ),
	.datab(\reg_matriz_at_1|ff_33|q~regout ),
	.datac(\mux_13|gate_3|WideAnd0~0_combout ),
	.datad(\mux_19|gate_11|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_19|gate_11|WideOr0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_19|gate_11|WideOr0~4 .lut_mask = "ffba";
defparam \mux_19|gate_11|WideOr0~4 .operation_mode = "normal";
defparam \mux_19|gate_11|WideOr0~4 .output_mode = "comb_only";
defparam \mux_19|gate_11|WideOr0~4 .register_cascade_mode = "off";
defparam \mux_19|gate_11|WideOr0~4 .sum_lutc_input = "datac";
defparam \mux_19|gate_11|WideOr0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \demux_button_confirmation|gate_2|WideAnd0 (
// Equation(s):
// \demux_button_confirmation|gate_2|WideAnd0~combout  = LCELL((((\hh1~combout [1]) # (!\button_confirmation~combout ))) # (!\hh1~combout [0]))

	.clk(gnd),
	.dataa(\hh1~combout [0]),
	.datab(vcc),
	.datac(\hh1~combout [1]),
	.datad(\button_confirmation~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \demux_button_confirmation|gate_2|WideAnd0 .lut_mask = "f5ff";
defparam \demux_button_confirmation|gate_2|WideAnd0 .operation_mode = "normal";
defparam \demux_button_confirmation|gate_2|WideAnd0 .output_mode = "comb_only";
defparam \demux_button_confirmation|gate_2|WideAnd0 .register_cascade_mode = "off";
defparam \demux_button_confirmation|gate_2|WideAnd0 .sum_lutc_input = "datac";
defparam \demux_button_confirmation|gate_2|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \reg_matriz_po_1|ff_33|q (
// Equation(s):
// \reg_matriz_po_1|ff_33|q~regout  = DFFEAS(VCC, GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_33|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_33|q .lut_mask = "ffff";
defparam \reg_matriz_po_1|ff_33|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_33|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_33|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_33|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_33|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [0]),
	.padio(hh2[0]));
// synopsys translate_off
defparam \hh2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \hh2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\hh2~combout [1]),
	.padio(hh2[1]));
// synopsys translate_off
defparam \hh2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y3_N5
maxii_lcell \reg_matriz_po_1|ff_10|q (
// Equation(s):
// \preset_3|gate_4|S~0  = (((\hh2~combout [0] & !\hh2~combout [1])))
// \reg_matriz_po_1|ff_10|q~regout  = DFFEAS(\preset_3|gate_4|S~0 , GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\preset_3|gate_4|S~0 ),
	.regout(\reg_matriz_po_1|ff_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_10|q .lut_mask = "00f0";
defparam \reg_matriz_po_1|ff_10|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_10|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_10|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_10|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \mux_27|OUT~0 (
// Equation(s):
// \mux_27|OUT~0_combout  = ((\mux_30|OUT~2_combout  & ((!\reg_matriz_po_1|ff_10|q~regout ))) # (!\mux_30|OUT~2_combout  & (!\reg_matriz_po_1|ff_33|q~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\reg_matriz_po_1|ff_33|q~regout ),
	.datad(\reg_matriz_po_1|ff_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_27|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_27|OUT~0 .lut_mask = "03cf";
defparam \mux_27|OUT~0 .operation_mode = "normal";
defparam \mux_27|OUT~0 .output_mode = "comb_only";
defparam \mux_27|OUT~0 .register_cascade_mode = "off";
defparam \mux_27|OUT~0 .sum_lutc_input = "datac";
defparam \mux_27|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \reg_matriz_po_1|ff_31|q (
// Equation(s):
// \reg_matriz_po_1|ff_31|q~regout  = DFFEAS((((!\preset_3|gate_4|S~0 ))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\preset_3|gate_4|S~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_31|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_31|q .lut_mask = "00ff";
defparam \reg_matriz_po_1|ff_31|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_31|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_31|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_31|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_31|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \mux_27|OUT~1 (
// Equation(s):
// \mux_27|OUT~1_combout  = ((\mux_29|OUT~2_combout  & (\mux_27|OUT~0_combout )) # (!\mux_29|OUT~2_combout  & ((!\reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(\mux_27|OUT~0_combout ),
	.datab(vcc),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_27|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_27|OUT~1 .lut_mask = "a0af";
defparam \mux_27|OUT~1 .operation_mode = "normal";
defparam \mux_27|OUT~1 .output_mode = "comb_only";
defparam \mux_27|OUT~1 .register_cascade_mode = "off";
defparam \mux_27|OUT~1 .sum_lutc_input = "datac";
defparam \mux_27|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \mux_27|OUT~2 (
// Equation(s):
// \mux_27|OUT~2_combout  = (\mux_28|OUT~0_combout  & (\mux_19|gate_11|WideOr0~0_combout  & ((!\reg_matriz_po_1|ff_10|q~regout )))) # (!\mux_28|OUT~0_combout  & (((\mux_27|OUT~1_combout ))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_27|OUT~1_combout ),
	.datad(\reg_matriz_po_1|ff_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_27|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_27|OUT~2 .lut_mask = "30b8";
defparam \mux_27|OUT~2 .operation_mode = "normal";
defparam \mux_27|OUT~2 .output_mode = "comb_only";
defparam \mux_27|OUT~2 .register_cascade_mode = "off";
defparam \mux_27|OUT~2 .sum_lutc_input = "datac";
defparam \mux_27|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \mux_27|OUT~3 (
// Equation(s):
// \mux_27|OUT~3_combout  = ((\hh1~combout [1] & (\mux_19|gate_11|WideOr0~4_combout )) # (!\hh1~combout [1] & ((\mux_27|OUT~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_19|gate_11|WideOr0~4_combout ),
	.datac(\mux_27|OUT~2_combout ),
	.datad(\hh1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_27|OUT~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_27|OUT~3 .lut_mask = "ccf0";
defparam \mux_27|OUT~3 .operation_mode = "normal";
defparam \mux_27|OUT~3 .output_mode = "comb_only";
defparam \mux_27|OUT~3 .register_cascade_mode = "off";
defparam \mux_27|OUT~3 .sum_lutc_input = "datac";
defparam \mux_27|OUT~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \comb_44|gate_26|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_26|WideAnd0~3_combout  = (!\at_in~combout [5] & (\at_in~combout [3] & (\at_in~combout [4] & \comb_44|gate_33|WideAnd0~6_combout )))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_33|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_26|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_26|WideAnd0~3 .lut_mask = "4000";
defparam \comb_44|gate_26|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_26|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_26|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_26|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_26|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \reg_matriz_at_1|ff_28|q (
// Equation(s):
// \comb_44|gate_29|WideAnd0  = LCELL((\at_in~combout [1] & (\at_in~combout [2] & (!\at_in~combout [0] & \comb_44|gate_26|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_28|q~regout  = DFFEAS(\comb_44|gate_29|WideAnd0 , \comb_44|gate_29|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_29|WideAnd0 ),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_26|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_29|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_28|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_28|q .lut_mask = "0800";
defparam \reg_matriz_at_1|ff_28|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_28|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_28|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_28|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_28|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \comb_44|gate_3|WideAnd0~0 (
// Equation(s):
// \comb_44|gate_3|WideAnd0~0_combout  = (\button_confirmation~combout  & (\comb_43|gate_63|WideOr0~0_combout  & (!\comb_43|gate_50|WideOr0~0_combout  & \demux_button_confirmation|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\button_confirmation~combout ),
	.datab(\comb_43|gate_63|WideOr0~0_combout ),
	.datac(\comb_43|gate_50|WideOr0~0_combout ),
	.datad(\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_3|WideAnd0~0 .lut_mask = "0800";
defparam \comb_44|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \comb_44|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \comb_44|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \comb_44|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \comb_44|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \mod_input|gate_40|WideAnd0~0 (
// Equation(s):
// \mod_input|gate_40|WideAnd0~0_combout  = (!\at_in~combout [1] & (((!\at_in~combout [2]))))

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mod_input|gate_40|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mod_input|gate_40|WideAnd0~0 .lut_mask = "0055";
defparam \mod_input|gate_40|WideAnd0~0 .operation_mode = "normal";
defparam \mod_input|gate_40|WideAnd0~0 .output_mode = "comb_only";
defparam \mod_input|gate_40|WideAnd0~0 .register_cascade_mode = "off";
defparam \mod_input|gate_40|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mod_input|gate_40|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \comb_43|gate_53|S~0 (
// Equation(s):
// \comb_43|gate_53|S~0_combout  = (\comb_43|gate_43|WideAnd0~combout ) # ((\at_in~combout [5] & ((\at_in~combout [3]) # (!\at_in~combout [2]))))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\comb_43|gate_43|WideAnd0~combout ),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_53|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_53|S~0 .lut_mask = "f8fa";
defparam \comb_43|gate_53|S~0 .operation_mode = "normal";
defparam \comb_43|gate_53|S~0 .output_mode = "comb_only";
defparam \comb_43|gate_53|S~0 .register_cascade_mode = "off";
defparam \comb_43|gate_53|S~0 .sum_lutc_input = "datac";
defparam \comb_43|gate_53|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \comb_43|gate_53|S~1 (
// Equation(s):
// \comb_43|gate_53|S~1_combout  = (\comb_43|gate_53|S~0_combout ) # ((\at_in~combout [4] & ((\at_in~combout [3]) # (!\mod_input|gate_40|WideAnd0~0_combout ))))

	.clk(gnd),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [3]),
	.datac(\mod_input|gate_40|WideAnd0~0_combout ),
	.datad(\comb_43|gate_53|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_53|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_53|S~1 .lut_mask = "ff8a";
defparam \comb_43|gate_53|S~1 .operation_mode = "normal";
defparam \comb_43|gate_53|S~1 .output_mode = "comb_only";
defparam \comb_43|gate_53|S~1 .register_cascade_mode = "off";
defparam \comb_43|gate_53|S~1 .sum_lutc_input = "datac";
defparam \comb_43|gate_53|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \comb_43|gate_56|S~0 (
// Equation(s):
// \comb_43|gate_56|S~0_combout  = (\at_in~combout [3] & ((\at_in~combout [1] & ((\at_in~combout [0]) # (!\at_in~combout [4]))) # (!\at_in~combout [1] & (\at_in~combout [0] & !\at_in~combout [4])))) # (!\at_in~combout [3] & (((\at_in~combout [4]))))

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_56|S~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_56|S~0 .lut_mask = "b3c8";
defparam \comb_43|gate_56|S~0 .operation_mode = "normal";
defparam \comb_43|gate_56|S~0 .output_mode = "comb_only";
defparam \comb_43|gate_56|S~0 .register_cascade_mode = "off";
defparam \comb_43|gate_56|S~0 .sum_lutc_input = "datac";
defparam \comb_43|gate_56|S~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \comb_43|gate_56|S~1 (
// Equation(s):
// \comb_43|gate_56|S~1_combout  = (\comb_43|gate_56|S~0_combout  & ((\at_in~combout [3]) # ((\at_in~combout [5])))) # (!\comb_43|gate_56|S~0_combout  & ((\at_in~combout [2] & (\at_in~combout [3])) # (!\at_in~combout [2] & ((\at_in~combout [5])))))

	.clk(gnd),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [2]),
	.datad(\comb_43|gate_56|S~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_56|S~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_56|S~1 .lut_mask = "eeac";
defparam \comb_43|gate_56|S~1 .operation_mode = "normal";
defparam \comb_43|gate_56|S~1 .output_mode = "comb_only";
defparam \comb_43|gate_56|S~1 .register_cascade_mode = "off";
defparam \comb_43|gate_56|S~1 .sum_lutc_input = "datac";
defparam \comb_43|gate_56|S~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \comb_43|gate_56|S~2 (
// Equation(s):
// \comb_43|gate_56|S~2_combout  = (\comb_43|gate_43|WideAnd0~combout ) # ((\comb_43|gate_56|S~1_combout ) # ((\mod_input|gate_40|WideAnd0~0_combout  & \comb_43|gate_56|S~0_combout )))

	.clk(gnd),
	.dataa(\mod_input|gate_40|WideAnd0~0_combout ),
	.datab(\comb_43|gate_43|WideAnd0~combout ),
	.datac(\comb_43|gate_56|S~0_combout ),
	.datad(\comb_43|gate_56|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_43|gate_56|S~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_43|gate_56|S~2 .lut_mask = "ffec";
defparam \comb_43|gate_56|S~2 .operation_mode = "normal";
defparam \comb_43|gate_56|S~2 .output_mode = "comb_only";
defparam \comb_43|gate_56|S~2 .register_cascade_mode = "off";
defparam \comb_43|gate_56|S~2 .sum_lutc_input = "datac";
defparam \comb_43|gate_56|S~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \comb_44|gate_1|WideAnd0~0 (
// Equation(s):
// \comb_44|gate_1|WideAnd0~0_combout  = (((!\comb_43|gate_60|WideOr0~1_combout  & !\comb_43|gate_64|WideOr0~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_43|gate_60|WideOr0~1_combout ),
	.datad(\comb_43|gate_64|WideOr0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_1|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_1|WideAnd0~0 .lut_mask = "000f";
defparam \comb_44|gate_1|WideAnd0~0 .operation_mode = "normal";
defparam \comb_44|gate_1|WideAnd0~0 .output_mode = "comb_only";
defparam \comb_44|gate_1|WideAnd0~0 .register_cascade_mode = "off";
defparam \comb_44|gate_1|WideAnd0~0 .sum_lutc_input = "datac";
defparam \comb_44|gate_1|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \reg_matriz_at_1|ff_27|q (
// Equation(s):
// \comb_44|gate_27|WideAnd0  = LCELL((\comb_44|gate_3|WideAnd0~0_combout  & (\comb_43|gate_53|S~1_combout  & (\comb_43|gate_56|S~2_combout  & \comb_44|gate_1|WideAnd0~0_combout ))))
// \reg_matriz_at_1|ff_27|q~regout  = DFFEAS(\comb_44|gate_27|WideAnd0 , \comb_44|gate_27|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_27|WideAnd0 ),
	.dataa(\comb_44|gate_3|WideAnd0~0_combout ),
	.datab(\comb_43|gate_53|S~1_combout ),
	.datac(\comb_43|gate_56|S~2_combout ),
	.datad(\comb_44|gate_1|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_27|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_27|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_27|q .lut_mask = "8000";
defparam \reg_matriz_at_1|ff_27|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_27|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_27|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_27|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_27|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N3
maxii_lcell \comb_44|gate_30|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_30|WideAnd0~3_combout  = (!\at_in~combout [2] & (!\at_in~combout [0] & (\comb_44|gate_33|WideAnd0~6_combout  & !\at_in~combout [1])))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [0]),
	.datac(\comb_44|gate_33|WideAnd0~6_combout ),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_30|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_30|WideAnd0~3 .lut_mask = "0010";
defparam \comb_44|gate_30|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_30|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_30|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_30|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_30|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \reg_matriz_at_1|ff_29|q (
// Equation(s):
// \comb_44|gate_30|WideAnd0  = LCELL((!\at_in~combout [3] & (!\at_in~combout [4] & (\comb_44|gate_30|WideAnd0~3_combout  & \at_in~combout [5]))))
// \reg_matriz_at_1|ff_29|q~regout  = DFFEAS(\comb_44|gate_30|WideAnd0 , \comb_44|gate_30|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_30|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_30|WideAnd0~3_combout ),
	.datad(\at_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_30|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_29|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_29|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_29|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_29|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_29|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_29|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_29|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \mux_18|gate_11|WideOr0~1 (
// Equation(s):
// \mux_18|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_29|q~regout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_27|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_27|q~regout ),
	.datab(\reg_matriz_at_1|ff_29|q~regout ),
	.datac(\mux_19|gate_11|WideOr0~2_combout ),
	.datad(\mux_29|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_18|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_18|gate_11|WideOr0~1 .lut_mask = "3050";
defparam \mux_18|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_18|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_18|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_18|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_18|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \reg_matriz_at_1|ff_26|q (
// Equation(s):
// \comb_44|gate_26|WideAnd0  = LCELL((!\at_in~combout [1] & (\at_in~combout [2] & (!\at_in~combout [0] & \comb_44|gate_26|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_26|q~regout  = DFFEAS(\comb_44|gate_26|WideAnd0 , \comb_44|gate_26|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_26|WideAnd0 ),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_26|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_26|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_26|q .lut_mask = "0400";
defparam \reg_matriz_at_1|ff_26|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_26|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_26|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_26|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N9
maxii_lcell \comb_44|gate_31|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_31|WideAnd0~3_combout  = (!\at_in~combout [2] & (\at_in~combout [0] & (\comb_44|gate_33|WideAnd0~6_combout  & !\at_in~combout [1])))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [0]),
	.datac(\comb_44|gate_33|WideAnd0~6_combout ),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_31|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_31|WideAnd0~3 .lut_mask = "0040";
defparam \comb_44|gate_31|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_31|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_31|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_31|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_31|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N9
maxii_lcell \reg_matriz_at_1|ff_30|q (
// Equation(s):
// \comb_44|gate_31|WideAnd0  = LCELL((\at_in~combout [5] & (!\at_in~combout [4] & (\comb_44|gate_31|WideAnd0~3_combout  & !\at_in~combout [3]))))
// \reg_matriz_at_1|ff_30|q~regout  = DFFEAS(\comb_44|gate_31|WideAnd0 , \comb_44|gate_31|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_31|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_31|WideAnd0~3_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_31|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_30|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_30|q .lut_mask = "0020";
defparam \reg_matriz_at_1|ff_30|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_30|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_30|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_30|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_30|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \mux_18|gate_11|WideOr0~0 (
// Equation(s):
// \mux_18|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_30|q~regout ))) # (!\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_26|q~regout ))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\reg_matriz_at_1|ff_26|q~regout ),
	.datad(\reg_matriz_at_1|ff_30|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_18|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_18|gate_11|WideOr0~0 .lut_mask = "028a";
defparam \mux_18|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_18|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_18|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_18|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_18|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \mux_18|gate_11|WideOr0~2 (
// Equation(s):
// \mux_18|gate_11|WideOr0~2_combout  = (\mux_18|gate_11|WideOr0~1_combout ) # ((\mux_18|gate_11|WideOr0~0_combout ) # ((!\reg_matriz_at_1|ff_28|q~regout  & \mux_13|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_28|q~regout ),
	.datab(\mux_18|gate_11|WideOr0~1_combout ),
	.datac(\mux_18|gate_11|WideOr0~0_combout ),
	.datad(\mux_13|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_18|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_18|gate_11|WideOr0~2 .lut_mask = "fdfc";
defparam \mux_18|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_18|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_18|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_18|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_18|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N7
maxii_lcell \reg_matriz_po_1|ff_30|q (
// Equation(s):
// \preset_6|gate_3|S~0  = ((\hh2~combout [0] $ (\hh2~combout [1])))
// \reg_matriz_po_1|ff_30|q~regout  = DFFEAS(\preset_6|gate_3|S~0 , GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\preset_6|gate_3|S~0 ),
	.regout(\reg_matriz_po_1|ff_30|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_30|q .lut_mask = "0ff0";
defparam \reg_matriz_po_1|ff_30|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_30|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_30|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_30|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_30|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N4
maxii_lcell \reg_matriz_po_1|ff_26|q (
// Equation(s):
// \reg_matriz_po_1|ff_26|q~regout  = DFFEAS((((!\preset_6|gate_3|S~0 ))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\preset_6|gate_3|S~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_26|q .lut_mask = "0f0f";
defparam \reg_matriz_po_1|ff_26|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_26|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_26|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_26|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \reg_matriz_po_1|ff_15|q (
// Equation(s):
// \reg_matriz_po_1|ff_15|q~regout  = DFFEAS((((!\hh2~combout [0] & \hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_15|q .lut_mask = "0f00";
defparam \reg_matriz_po_1|ff_15|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_15|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_15|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_15|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N3
maxii_lcell \mux_26|OUT~0 (
// Equation(s):
// \mux_26|OUT~0_combout  = (\mux_30|OUT~2_combout ) # ((\mux_29|OUT~2_combout  & ((!\reg_matriz_po_1|ff_15|q~regout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_po_1|ff_26|q~regout )))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_26|q~regout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\reg_matriz_po_1|ff_15|q~regout ),
	.datad(\mux_29|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_26|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_26|OUT~0 .lut_mask = "cfdd";
defparam \mux_26|OUT~0 .operation_mode = "normal";
defparam \mux_26|OUT~0 .output_mode = "comb_only";
defparam \mux_26|OUT~0 .register_cascade_mode = "off";
defparam \mux_26|OUT~0 .sum_lutc_input = "datac";
defparam \mux_26|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \mux_26|OUT~1 (
// Equation(s):
// \mux_26|OUT~1_combout  = (\mux_28|OUT~0_combout  & (((\mux_19|gate_11|WideOr0~0_combout  & !\reg_matriz_po_1|ff_30|q~regout )))) # (!\mux_28|OUT~0_combout  & (\mux_26|OUT~0_combout ))

	.clk(gnd),
	.dataa(\mux_26|OUT~0_combout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\reg_matriz_po_1|ff_30|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_26|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_26|OUT~1 .lut_mask = "22e2";
defparam \mux_26|OUT~1 .operation_mode = "normal";
defparam \mux_26|OUT~1 .output_mode = "comb_only";
defparam \mux_26|OUT~1 .register_cascade_mode = "off";
defparam \mux_26|OUT~1 .sum_lutc_input = "datac";
defparam \mux_26|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \mux_26|OUT~2 (
// Equation(s):
// \mux_26|OUT~2_combout  = ((\hh1~combout [1] & (\mux_18|gate_11|WideOr0~2_combout )) # (!\hh1~combout [1] & ((\mux_26|OUT~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_18|gate_11|WideOr0~2_combout ),
	.datac(\hh1~combout [1]),
	.datad(\mux_26|OUT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_26|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_26|OUT~2 .lut_mask = "cfc0";
defparam \mux_26|OUT~2 .operation_mode = "normal";
defparam \mux_26|OUT~2 .output_mode = "comb_only";
defparam \mux_26|OUT~2 .register_cascade_mode = "off";
defparam \mux_26|OUT~2 .sum_lutc_input = "datac";
defparam \mux_26|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N0
maxii_lcell \reg_matriz_po_1|ff_25|q (
// Equation(s):
// \reg_matriz_po_1|ff_25|q~regout  = DFFEAS((((!\hh2~combout [0]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_25|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_25|q .lut_mask = "0f0f";
defparam \reg_matriz_po_1|ff_25|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_25|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_25|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_25|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_25|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \mux_25|OUT~0 (
// Equation(s):
// \mux_25|OUT~0_combout  = (\mux_29|OUT~2_combout  & (!\reg_matriz_po_1|ff_25|q~regout  & ((\mux_30|OUT~2_combout )))) # (!\mux_29|OUT~2_combout  & (((!\reg_matriz_po_1|ff_10|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_25|q~regout ),
	.datab(\reg_matriz_po_1|ff_10|q~regout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\mux_30|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_25|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_25|OUT~0 .lut_mask = "5303";
defparam \mux_25|OUT~0 .operation_mode = "normal";
defparam \mux_25|OUT~0 .output_mode = "comb_only";
defparam \mux_25|OUT~0 .register_cascade_mode = "off";
defparam \mux_25|OUT~0 .sum_lutc_input = "datac";
defparam \mux_25|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N8
maxii_lcell \reg_matriz_po_1|ff_19|q (
// Equation(s):
// \reg_matriz_po_1|ff_19|q~regout  = DFFEAS((((!\hh2~combout [0] & !\hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_19|q .lut_mask = "000f";
defparam \reg_matriz_po_1|ff_19|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_19|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_19|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_19|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N9
maxii_lcell \mux_25|OUT~1 (
// Equation(s):
// \mux_25|OUT~1_combout  = (\mux_25|OUT~0_combout ) # ((!\mux_30|OUT~2_combout  & ((!\reg_matriz_po_1|ff_19|q~regout ) # (!\mux_29|OUT~2_combout ))))

	.clk(gnd),
	.dataa(\mux_25|OUT~0_combout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\reg_matriz_po_1|ff_19|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_25|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_25|OUT~1 .lut_mask = "abbb";
defparam \mux_25|OUT~1 .operation_mode = "normal";
defparam \mux_25|OUT~1 .output_mode = "comb_only";
defparam \mux_25|OUT~1 .register_cascade_mode = "off";
defparam \mux_25|OUT~1 .sum_lutc_input = "datac";
defparam \mux_25|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \mux_25|OUT~2 (
// Equation(s):
// \mux_25|OUT~2_combout  = (\mux_19|gate_11|WideOr0~0_combout  & (((!\mux_28|OUT~0_combout  & \mux_25|OUT~1_combout )) # (!\reg_matriz_po_1|ff_25|q~regout ))) # (!\mux_19|gate_11|WideOr0~0_combout  & (!\mux_28|OUT~0_combout  & ((\mux_25|OUT~1_combout ))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\reg_matriz_po_1|ff_25|q~regout ),
	.datad(\mux_25|OUT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_25|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_25|OUT~2 .lut_mask = "3b0a";
defparam \mux_25|OUT~2 .operation_mode = "normal";
defparam \mux_25|OUT~2 .output_mode = "comb_only";
defparam \mux_25|OUT~2 .register_cascade_mode = "off";
defparam \mux_25|OUT~2 .sum_lutc_input = "datac";
defparam \mux_25|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \comb_44|gate_24|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_24|WideAnd0~3_combout  = (\comb_44|gate_33|WideAnd0~6_combout  & (\at_in~combout [1] & (!\at_in~combout [0] & !\at_in~combout [2])))

	.clk(gnd),
	.dataa(\comb_44|gate_33|WideAnd0~6_combout ),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_24|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_24|WideAnd0~3 .lut_mask = "0008";
defparam \comb_44|gate_24|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_24|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_24|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_24|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_24|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \reg_matriz_at_1|ff_24|q (
// Equation(s):
// \comb_44|gate_24|WideAnd0  = LCELL((!\at_in~combout [5] & (\at_in~combout [3] & (\at_in~combout [4] & \comb_44|gate_24|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_24|q~regout  = DFFEAS(\comb_44|gate_24|WideAnd0 , \comb_44|gate_24|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_24|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_24|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_24|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_24|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_24|q .lut_mask = "4000";
defparam \reg_matriz_at_1|ff_24|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_24|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_24|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_24|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_24|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \reg_matriz_at_1|ff_22|q (
// Equation(s):
// \comb_44|gate_22|WideAnd0  = LCELL((\at_in~combout [3] & (!\at_in~combout [5] & (\at_in~combout [4] & \comb_44|gate_30|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_22|q~regout  = DFFEAS(\comb_44|gate_22|WideAnd0 , \comb_44|gate_22|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_22|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_30|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_22|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_22|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_22|q .lut_mask = "2000";
defparam \reg_matriz_at_1|ff_22|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_22|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_22|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_22|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_22|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \mux_17|gate_11|WideOr0~1 (
// Equation(s):
// \mux_17|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_24|q~regout )) # (!\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_22|q~regout )))))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_24|q~regout ),
	.datab(\reg_matriz_at_1|ff_22|q~regout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\mux_19|gate_11|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_11|WideOr0~1 .lut_mask = "5300";
defparam \mux_17|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_17|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_17|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_17|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_17|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N1
maxii_lcell \comb_44|gate_21|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_21|WideAnd0~3_combout  = (\comb_44|gate_33|WideAnd0~6_combout  & (\at_in~combout [1] & (!\at_in~combout [0] & \at_in~combout [2])))

	.clk(gnd),
	.dataa(\comb_44|gate_33|WideAnd0~6_combout ),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\at_in~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_21|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_21|WideAnd0~3 .lut_mask = "0800";
defparam \comb_44|gate_21|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_21|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_21|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_21|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_21|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \reg_matriz_at_1|ff_21|q (
// Equation(s):
// \comb_44|gate_21|WideAnd0  = LCELL((!\at_in~combout [5] & (\at_in~combout [4] & (\comb_44|gate_21|WideAnd0~3_combout  & !\at_in~combout [3]))))
// \reg_matriz_at_1|ff_21|q~regout  = DFFEAS(\comb_44|gate_21|WideAnd0 , \comb_44|gate_21|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_21|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_21|WideAnd0~3_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_21|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_21|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_21|q .lut_mask = "0040";
defparam \reg_matriz_at_1|ff_21|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_21|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_21|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_21|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_21|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \comb_44|gate_1|WideAnd0~1 (
// Equation(s):
// \comb_44|gate_1|WideAnd0~1_combout  = (\demux_button_confirmation|gate_3|WideAnd0~0_combout  & (!\comb_43|gate_50|WideOr0~0_combout  & (\button_confirmation~combout  & !\comb_43|gate_63|WideOr0~0_combout )))

	.clk(gnd),
	.dataa(\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.datab(\comb_43|gate_50|WideOr0~0_combout ),
	.datac(\button_confirmation~combout ),
	.datad(\comb_43|gate_63|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_1|WideAnd0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_1|WideAnd0~1 .lut_mask = "0020";
defparam \comb_44|gate_1|WideAnd0~1 .operation_mode = "normal";
defparam \comb_44|gate_1|WideAnd0~1 .output_mode = "comb_only";
defparam \comb_44|gate_1|WideAnd0~1 .register_cascade_mode = "off";
defparam \comb_44|gate_1|WideAnd0~1 .sum_lutc_input = "datac";
defparam \comb_44|gate_1|WideAnd0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \reg_matriz_at_1|ff_25|q (
// Equation(s):
// \comb_44|gate_25|WideAnd0  = LCELL((\comb_44|gate_1|WideAnd0~0_combout  & (\comb_43|gate_56|S~2_combout  & (\comb_44|gate_1|WideAnd0~1_combout  & \comb_43|gate_53|S~1_combout ))))
// \reg_matriz_at_1|ff_25|q~regout  = DFFEAS(\comb_44|gate_25|WideAnd0 , \comb_44|gate_25|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_25|WideAnd0 ),
	.dataa(\comb_44|gate_1|WideAnd0~0_combout ),
	.datab(\comb_43|gate_56|S~2_combout ),
	.datac(\comb_44|gate_1|WideAnd0~1_combout ),
	.datad(\comb_43|gate_53|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_25|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_25|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_25|q .lut_mask = "8000";
defparam \reg_matriz_at_1|ff_25|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_25|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_25|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_25|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_25|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \mux_17|gate_11|WideOr0~0 (
// Equation(s):
// \mux_17|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_25|q~regout ))) # (!\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_21|q~regout ))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\reg_matriz_at_1|ff_21|q~regout ),
	.datac(\reg_matriz_at_1|ff_25|q~regout ),
	.datad(\mux_28|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_11|WideOr0~0 .lut_mask = "0a22";
defparam \mux_17|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_17|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_17|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_17|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_17|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \reg_matriz_at_1|ff_23|q (
// Equation(s):
// \comb_44|gate_23|WideAnd0  = LCELL((!\at_in~combout [5] & (\at_in~combout [3] & (\at_in~combout [4] & \comb_44|gate_31|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_23|q~regout  = DFFEAS(\comb_44|gate_23|WideAnd0 , \comb_44|gate_23|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_23|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_31|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_23|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_23|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_23|q .lut_mask = "4000";
defparam \reg_matriz_at_1|ff_23|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_23|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_23|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_23|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_23|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \mux_17|gate_11|WideOr0~2 (
// Equation(s):
// \mux_17|gate_11|WideOr0~2_combout  = (\mux_17|gate_11|WideOr0~1_combout ) # ((\mux_17|gate_11|WideOr0~0_combout ) # ((\mux_13|gate_3|WideAnd0~0_combout  & !\reg_matriz_at_1|ff_23|q~regout )))

	.clk(gnd),
	.dataa(\mux_17|gate_11|WideOr0~1_combout ),
	.datab(\mux_17|gate_11|WideOr0~0_combout ),
	.datac(\mux_13|gate_3|WideAnd0~0_combout ),
	.datad(\reg_matriz_at_1|ff_23|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_17|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_17|gate_11|WideOr0~2 .lut_mask = "eefe";
defparam \mux_17|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_17|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_17|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_17|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_17|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \mux_25|OUT~3 (
// Equation(s):
// \mux_25|OUT~3_combout  = ((\hh1~combout [1] & ((\mux_17|gate_11|WideOr0~2_combout ))) # (!\hh1~combout [1] & (\mux_25|OUT~2_combout )))

	.clk(gnd),
	.dataa(\mux_25|OUT~2_combout ),
	.datab(\mux_17|gate_11|WideOr0~2_combout ),
	.datac(vcc),
	.datad(\hh1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_25|OUT~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_25|OUT~3 .lut_mask = "ccaa";
defparam \mux_25|OUT~3 .operation_mode = "normal";
defparam \mux_25|OUT~3 .output_mode = "comb_only";
defparam \mux_25|OUT~3 .register_cascade_mode = "off";
defparam \mux_25|OUT~3 .sum_lutc_input = "datac";
defparam \mux_25|OUT~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \reg_matriz_at_1|ff_19|q (
// Equation(s):
// \comb_44|gate_19|WideAnd0  = LCELL((\comb_43|gate_53|S~1_combout  & (\comb_44|gate_3|WideAnd0~0_combout  & (\comb_44|gate_1|WideAnd0~0_combout  & !\comb_43|gate_56|S~2_combout ))))
// \reg_matriz_at_1|ff_19|q~regout  = DFFEAS(\comb_44|gate_19|WideAnd0 , \comb_44|gate_19|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_19|WideAnd0 ),
	.dataa(\comb_43|gate_53|S~1_combout ),
	.datab(\comb_44|gate_3|WideAnd0~0_combout ),
	.datac(\comb_44|gate_1|WideAnd0~0_combout ),
	.datad(\comb_43|gate_56|S~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_19|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_19|q .lut_mask = "0080";
defparam \reg_matriz_at_1|ff_19|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_19|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_19|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_19|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N7
maxii_lcell \reg_matriz_at_1|ff_17|q (
// Equation(s):
// \comb_44|gate_17|WideAnd0  = LCELL((!\comb_43|gate_56|S~2_combout  & (\comb_44|gate_1|WideAnd0~1_combout  & (\comb_44|gate_1|WideAnd0~0_combout  & \comb_43|gate_53|S~1_combout ))))
// \reg_matriz_at_1|ff_17|q~regout  = DFFEAS(\comb_44|gate_17|WideAnd0 , \comb_44|gate_17|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_17|WideAnd0 ),
	.dataa(\comb_43|gate_56|S~2_combout ),
	.datab(\comb_44|gate_1|WideAnd0~1_combout ),
	.datac(\comb_44|gate_1|WideAnd0~0_combout ),
	.datad(\comb_43|gate_53|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_17|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_17|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_17|q .lut_mask = "4000";
defparam \reg_matriz_at_1|ff_17|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_17|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_17|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_17|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_17|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \mux_16|gate_11|WideOr0~1 (
// Equation(s):
// \mux_16|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_19|q~regout )) # (!\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_17|q~regout )))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~2_combout ),
	.datab(\reg_matriz_at_1|ff_19|q~regout ),
	.datac(\reg_matriz_at_1|ff_17|q~regout ),
	.datad(\mux_29|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_11|WideOr0~1 .lut_mask = "220a";
defparam \mux_16|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_16|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_16|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_16|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_16|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N4
maxii_lcell \comb_44|gate_20|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_20|WideAnd0~3_combout  = (!\at_in~combout [5] & (!\at_in~combout [3] & (\comb_44|gate_33|WideAnd0~6_combout  & \at_in~combout [4])))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\comb_44|gate_33|WideAnd0~6_combout ),
	.datad(\at_in~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_20|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_20|WideAnd0~3 .lut_mask = "1000";
defparam \comb_44|gate_20|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_20|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_20|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_20|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_20|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \reg_matriz_at_1|ff_18|q (
// Equation(s):
// \comb_44|gate_18|WideAnd0  = LCELL((!\at_in~combout [2] & (\at_in~combout [1] & (\comb_44|gate_20|WideAnd0~3_combout  & \at_in~combout [0]))))
// \reg_matriz_at_1|ff_18|q~regout  = DFFEAS(\comb_44|gate_18|WideAnd0 , \comb_44|gate_18|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_18|WideAnd0 ),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\comb_44|gate_20|WideAnd0~3_combout ),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_18|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_18|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_18|q .lut_mask = "4000";
defparam \reg_matriz_at_1|ff_18|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_18|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_18|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_18|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_18|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N1
maxii_lcell \reg_matriz_at_1|ff_20|q (
// Equation(s):
// \comb_44|gate_20|WideAnd0  = LCELL((\at_in~combout [2] & (!\at_in~combout [1] & (\at_in~combout [0] & \comb_44|gate_20|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_20|q~regout  = DFFEAS(\comb_44|gate_20|WideAnd0 , \comb_44|gate_20|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_20|WideAnd0 ),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_20|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_20|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_20|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_20|q .lut_mask = "2000";
defparam \reg_matriz_at_1|ff_20|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_20|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_20|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_20|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_20|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y1_N7
maxii_lcell \reg_matriz_at_1|ff_16|q (
// Equation(s):
// \comb_44|gate_16|WideAnd0  = LCELL((!\at_in~combout [5] & (\at_in~combout [4] & (\comb_44|gate_31|WideAnd0~3_combout  & !\at_in~combout [3]))))
// \reg_matriz_at_1|ff_16|q~regout  = DFFEAS(\comb_44|gate_16|WideAnd0 , \comb_44|gate_16|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_16|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_31|WideAnd0~3_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_16|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_16|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_16|q .lut_mask = "0040";
defparam \reg_matriz_at_1|ff_16|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_16|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_16|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_16|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_16|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N9
maxii_lcell \mux_16|gate_11|WideOr0~0 (
// Equation(s):
// \mux_16|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_20|q~regout )) # (!\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_16|q~regout )))))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_20|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\reg_matriz_at_1|ff_16|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_11|WideOr0~0 .lut_mask = "4070";
defparam \mux_16|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_16|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_16|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_16|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_16|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N5
maxii_lcell \mux_16|gate_11|WideOr0~2 (
// Equation(s):
// \mux_16|gate_11|WideOr0~2_combout  = (\mux_16|gate_11|WideOr0~1_combout ) # ((\mux_16|gate_11|WideOr0~0_combout ) # ((\mux_13|gate_3|WideAnd0~0_combout  & !\reg_matriz_at_1|ff_18|q~regout )))

	.clk(gnd),
	.dataa(\mux_16|gate_11|WideOr0~1_combout ),
	.datab(\mux_13|gate_3|WideAnd0~0_combout ),
	.datac(\reg_matriz_at_1|ff_18|q~regout ),
	.datad(\mux_16|gate_11|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_16|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_16|gate_11|WideOr0~2 .lut_mask = "ffae";
defparam \mux_16|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_16|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_16|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_16|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_16|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N1
maxii_lcell \reg_matriz_po_1|ff_17|q (
// Equation(s):
// \mux_24|OUT~0  = ((\mux_29|OUT~2_combout  & (!\reg_matriz_po_1|ff_19|q~regout )) # (!\mux_29|OUT~2_combout  & ((!TB23_q)))) # (!\mux_30|OUT~2_combout )
// \reg_matriz_po_1|ff_17|q~regout  = DFFEAS(\mux_24|OUT~0 , GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , \hh2~combout [0], , , VCC)

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(\reg_matriz_po_1|ff_19|q~regout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\hh2~combout [0]),
	.datad(\mux_29|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_24|OUT~0 ),
	.regout(\reg_matriz_po_1|ff_17|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_17|q .lut_mask = "773f";
defparam \reg_matriz_po_1|ff_17|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_17|q .output_mode = "reg_and_comb";
defparam \reg_matriz_po_1|ff_17|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_17|q .sum_lutc_input = "qfbk";
defparam \reg_matriz_po_1|ff_17|q .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \mux_24|OUT~1 (
// Equation(s):
// \mux_24|OUT~1_combout  = (\reg_matriz_po_1|ff_15|q~regout  & (!\mux_28|OUT~0_combout  & ((\mux_24|OUT~0 )))) # (!\reg_matriz_po_1|ff_15|q~regout  & ((\mux_19|gate_11|WideOr0~0_combout ) # ((!\mux_28|OUT~0_combout  & \mux_24|OUT~0 ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_15|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\mux_24|OUT~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_24|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_24|OUT~1 .lut_mask = "7350";
defparam \mux_24|OUT~1 .operation_mode = "normal";
defparam \mux_24|OUT~1 .output_mode = "comb_only";
defparam \mux_24|OUT~1 .register_cascade_mode = "off";
defparam \mux_24|OUT~1 .sum_lutc_input = "datac";
defparam \mux_24|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \mux_24|OUT~2 (
// Equation(s):
// \mux_24|OUT~2_combout  = ((\hh1~combout [1] & (\mux_16|gate_11|WideOr0~2_combout )) # (!\hh1~combout [1] & ((\mux_24|OUT~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh1~combout [1]),
	.datac(\mux_16|gate_11|WideOr0~2_combout ),
	.datad(\mux_24|OUT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_24|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_24|OUT~2 .lut_mask = "f3c0";
defparam \mux_24|OUT~2 .operation_mode = "normal";
defparam \mux_24|OUT~2 .output_mode = "comb_only";
defparam \mux_24|OUT~2 .register_cascade_mode = "off";
defparam \mux_24|OUT~2 .sum_lutc_input = "datac";
defparam \mux_24|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y3_N6
maxii_lcell \reg_matriz_po_1|ff_14|q (
// Equation(s):
// \reg_matriz_po_1|ff_14|q~regout  = DFFEAS((((\hh2~combout [0] & \hh2~combout [1]))), GLOBAL(\demux_button_confirmation|gate_2|WideAnd0~combout ), VCC, , , , , , )

	.clk(\demux_button_confirmation|gate_2|WideAnd0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\hh2~combout [0]),
	.datad(\hh2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\reg_matriz_po_1|ff_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_po_1|ff_14|q .lut_mask = "f000";
defparam \reg_matriz_po_1|ff_14|q .operation_mode = "normal";
defparam \reg_matriz_po_1|ff_14|q .output_mode = "reg_only";
defparam \reg_matriz_po_1|ff_14|q .register_cascade_mode = "off";
defparam \reg_matriz_po_1|ff_14|q .sum_lutc_input = "datac";
defparam \reg_matriz_po_1|ff_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \mux_23|OUT~0 (
// Equation(s):
// \mux_23|OUT~0_combout  = (\mux_30|OUT~2_combout  & (((\mux_29|OUT~2_combout )))) # (!\mux_30|OUT~2_combout  & ((\mux_29|OUT~2_combout  & ((\reg_matriz_po_1|ff_10|q~regout ))) # (!\mux_29|OUT~2_combout  & (\reg_matriz_po_1|ff_17|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_17|q~regout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\reg_matriz_po_1|ff_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_23|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_23|OUT~0 .lut_mask = "f2c2";
defparam \mux_23|OUT~0 .operation_mode = "normal";
defparam \mux_23|OUT~0 .output_mode = "comb_only";
defparam \mux_23|OUT~0 .register_cascade_mode = "off";
defparam \mux_23|OUT~0 .sum_lutc_input = "datac";
defparam \mux_23|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \mux_23|OUT~1 (
// Equation(s):
// \mux_23|OUT~1_combout  = (\mux_30|OUT~2_combout  & ((\mux_23|OUT~0_combout  & (!\reg_matriz_po_1|ff_14|q~regout )) # (!\mux_23|OUT~0_combout  & ((!\reg_matriz_po_1|ff_33|q~regout ))))) # (!\mux_30|OUT~2_combout  & (((!\mux_23|OUT~0_combout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_14|q~regout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\reg_matriz_po_1|ff_33|q~regout ),
	.datad(\mux_23|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_23|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_23|OUT~1 .lut_mask = "443f";
defparam \mux_23|OUT~1 .operation_mode = "normal";
defparam \mux_23|OUT~1 .output_mode = "comb_only";
defparam \mux_23|OUT~1 .register_cascade_mode = "off";
defparam \mux_23|OUT~1 .sum_lutc_input = "datac";
defparam \mux_23|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \mux_23|OUT~2 (
// Equation(s):
// \mux_23|OUT~2_combout  = (\mux_28|OUT~0_combout  & (!\reg_matriz_po_1|ff_15|q~regout  & (\mux_19|gate_11|WideOr0~0_combout ))) # (!\mux_28|OUT~0_combout  & (((\mux_23|OUT~1_combout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_15|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\mux_23|OUT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_23|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_23|OUT~2 .lut_mask = "7340";
defparam \mux_23|OUT~2 .operation_mode = "normal";
defparam \mux_23|OUT~2 .output_mode = "comb_only";
defparam \mux_23|OUT~2 .register_cascade_mode = "off";
defparam \mux_23|OUT~2 .sum_lutc_input = "datac";
defparam \mux_23|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \reg_matriz_at_1|ff_11|q (
// Equation(s):
// \comb_44|gate_11|WideAnd0  = LCELL((\comb_44|gate_1|WideAnd0~0_combout  & (\comb_43|gate_56|S~2_combout  & (\comb_44|gate_3|WideAnd0~0_combout  & !\comb_43|gate_53|S~1_combout ))))
// \reg_matriz_at_1|ff_11|q~regout  = DFFEAS(\comb_44|gate_11|WideAnd0 , \comb_44|gate_11|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_11|WideAnd0 ),
	.dataa(\comb_44|gate_1|WideAnd0~0_combout ),
	.datab(\comb_43|gate_56|S~2_combout ),
	.datac(\comb_44|gate_3|WideAnd0~0_combout ),
	.datad(\comb_43|gate_53|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_11|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_11|q .lut_mask = "0080";
defparam \reg_matriz_at_1|ff_11|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_11|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_11|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_11|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_11|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \reg_matriz_at_1|ff_15|q (
// Equation(s):
// \comb_44|gate_15|WideAnd0  = LCELL((!\at_in~combout [3] & (\at_in~combout [4] & (\comb_44|gate_30|WideAnd0~3_combout  & !\at_in~combout [5]))))
// \reg_matriz_at_1|ff_15|q~regout  = DFFEAS(\comb_44|gate_15|WideAnd0 , \comb_44|gate_15|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_15|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_30|WideAnd0~3_combout ),
	.datad(\at_in~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_15|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_15|q .lut_mask = "0040";
defparam \reg_matriz_at_1|ff_15|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_15|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_15|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_15|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N4
maxii_lcell \mux_15|gate_11|WideOr0~0 (
// Equation(s):
// \mux_15|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_15|q~regout ))) # (!\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_11|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_11|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\reg_matriz_at_1|ff_15|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_11|WideOr0~0 .lut_mask = "10d0";
defparam \mux_15|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_15|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_15|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_15|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_15|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \comb_44|gate_13|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_13|WideAnd0~3_combout  = (!\at_in~combout [1] & (\at_in~combout [2] & (\at_in~combout [0] & \comb_44|gate_33|WideAnd0~6_combout )))

	.clk(gnd),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_33|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_13|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_13|WideAnd0~3 .lut_mask = "4000";
defparam \comb_44|gate_13|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_13|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_13|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_13|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_13|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \reg_matriz_at_1|ff_13|q (
// Equation(s):
// \comb_44|gate_13|WideAnd0  = LCELL((\at_in~combout [3] & (!\at_in~combout [5] & (!\at_in~combout [4] & \comb_44|gate_13|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_13|q~regout  = DFFEAS(\comb_44|gate_13|WideAnd0 , \comb_44|gate_13|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_13|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_13|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_13|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_13|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_13|q .lut_mask = "0200";
defparam \reg_matriz_at_1|ff_13|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_13|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_13|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_13|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_13|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N6
maxii_lcell \comb_44|gate_12|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_12|WideAnd0~3_combout  = (!\at_in~combout [5] & (\at_in~combout [3] & (!\at_in~combout [4] & \comb_44|gate_33|WideAnd0~6_combout )))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_33|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_12|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_12|WideAnd0~3 .lut_mask = "0400";
defparam \comb_44|gate_12|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_12|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_12|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_12|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_12|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N7
maxii_lcell \reg_matriz_at_1|ff_12|q (
// Equation(s):
// \comb_44|gate_12|WideAnd0  = LCELL((\at_in~combout [2] & (!\at_in~combout [1] & (!\at_in~combout [0] & \comb_44|gate_12|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_12|q~regout  = DFFEAS(\comb_44|gate_12|WideAnd0 , \comb_44|gate_12|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_12|WideAnd0 ),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_12|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_12|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_12|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_12|q .lut_mask = "0200";
defparam \reg_matriz_at_1|ff_12|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_12|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_12|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_12|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_12|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \reg_matriz_at_1|ff_14|q (
// Equation(s):
// \comb_44|gate_14|WideAnd0  = LCELL((!\at_in~combout [5] & (!\at_in~combout [4] & (\comb_44|gate_21|WideAnd0~3_combout  & \at_in~combout [3]))))
// \reg_matriz_at_1|ff_14|q~regout  = DFFEAS(\comb_44|gate_14|WideAnd0 , \comb_44|gate_14|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_14|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_21|WideAnd0~3_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_14|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_14|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_14|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_14|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_14|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_14|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \mux_15|gate_11|WideOr0~1 (
// Equation(s):
// \mux_15|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_14|q~regout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_12|q~regout ))))

	.clk(gnd),
	.dataa(\mux_29|OUT~2_combout ),
	.datab(\reg_matriz_at_1|ff_12|q~regout ),
	.datac(\mux_19|gate_11|WideOr0~2_combout ),
	.datad(\reg_matriz_at_1|ff_14|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_11|WideOr0~1 .lut_mask = "10b0";
defparam \mux_15|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_15|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_15|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_15|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_15|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N8
maxii_lcell \mux_15|gate_11|WideOr0~2 (
// Equation(s):
// \mux_15|gate_11|WideOr0~2_combout  = (\mux_15|gate_11|WideOr0~0_combout ) # ((\mux_15|gate_11|WideOr0~1_combout ) # ((!\reg_matriz_at_1|ff_13|q~regout  & \mux_13|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\mux_15|gate_11|WideOr0~0_combout ),
	.datab(\reg_matriz_at_1|ff_13|q~regout ),
	.datac(\mux_15|gate_11|WideOr0~1_combout ),
	.datad(\mux_13|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_15|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_15|gate_11|WideOr0~2 .lut_mask = "fbfa";
defparam \mux_15|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_15|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_15|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_15|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_15|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \mux_23|OUT~3 (
// Equation(s):
// \mux_23|OUT~3_combout  = ((\hh1~combout [1] & ((\mux_15|gate_11|WideOr0~2_combout ))) # (!\hh1~combout [1] & (\mux_23|OUT~2_combout )))

	.clk(gnd),
	.dataa(\mux_23|OUT~2_combout ),
	.datab(\mux_15|gate_11|WideOr0~2_combout ),
	.datac(vcc),
	.datad(\hh1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_23|OUT~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_23|OUT~3 .lut_mask = "ccaa";
defparam \mux_23|OUT~3 .operation_mode = "normal";
defparam \mux_23|OUT~3 .output_mode = "comb_only";
defparam \mux_23|OUT~3 .register_cascade_mode = "off";
defparam \mux_23|OUT~3 .sum_lutc_input = "datac";
defparam \mux_23|OUT~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \mux_22|OUT~0 (
// Equation(s):
// \mux_22|OUT~0_combout  = ((\mux_29|OUT~2_combout  & (!\reg_matriz_po_1|ff_17|q~regout )) # (!\mux_29|OUT~2_combout  & ((!\reg_matriz_po_1|ff_31|q~regout )))) # (!\mux_30|OUT~2_combout )

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_17|q~regout ),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_22|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_22|OUT~0 .lut_mask = "737f";
defparam \mux_22|OUT~0 .operation_mode = "normal";
defparam \mux_22|OUT~0 .output_mode = "comb_only";
defparam \mux_22|OUT~0 .register_cascade_mode = "off";
defparam \mux_22|OUT~0 .sum_lutc_input = "datac";
defparam \mux_22|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \mux_22|OUT~1 (
// Equation(s):
// \mux_22|OUT~1_combout  = (\reg_matriz_po_1|ff_10|q~regout  & (!\mux_28|OUT~0_combout  & ((\mux_22|OUT~0_combout )))) # (!\reg_matriz_po_1|ff_10|q~regout  & ((\mux_19|gate_11|WideOr0~0_combout ) # ((!\mux_28|OUT~0_combout  & \mux_22|OUT~0_combout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\mux_19|gate_11|WideOr0~0_combout ),
	.datad(\mux_22|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_22|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_22|OUT~1 .lut_mask = "7350";
defparam \mux_22|OUT~1 .operation_mode = "normal";
defparam \mux_22|OUT~1 .output_mode = "comb_only";
defparam \mux_22|OUT~1 .register_cascade_mode = "off";
defparam \mux_22|OUT~1 .sum_lutc_input = "datac";
defparam \mux_22|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N3
maxii_lcell \reg_matriz_at_1|ff_10|q (
// Equation(s):
// \comb_44|gate_10|WideAnd0  = LCELL((!\at_in~combout [2] & (!\at_in~combout [0] & (\comb_44|gate_12|WideAnd0~3_combout  & \at_in~combout [1]))))
// \reg_matriz_at_1|ff_10|q~regout  = DFFEAS(\comb_44|gate_10|WideAnd0 , \comb_44|gate_10|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_10|WideAnd0 ),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [0]),
	.datac(\comb_44|gate_12|WideAnd0~3_combout ),
	.datad(\at_in~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_10|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_10|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_10|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_10|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_10|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_10|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \reg_matriz_at_1|ff_6|q (
// Equation(s):
// \comb_44|gate_6|WideAnd0  = LCELL((!\at_in~combout [3] & (!\at_in~combout [5] & (!\at_in~combout [4] & \comb_44|gate_13|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_6|q~regout  = DFFEAS(\comb_44|gate_6|WideAnd0 , \comb_44|gate_6|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_6|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_13|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_6|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_6|q .lut_mask = "0100";
defparam \reg_matriz_at_1|ff_6|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_6|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_6|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_6|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y1_N7
maxii_lcell \mux_14|gate_11|WideOr0~0 (
// Equation(s):
// \mux_14|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_10|q~regout )) # (!\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_6|q~regout )))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\mux_28|OUT~0_combout ),
	.datac(\reg_matriz_at_1|ff_10|q~regout ),
	.datad(\reg_matriz_at_1|ff_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_14|gate_11|WideOr0~0 .lut_mask = "082a";
defparam \mux_14|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_14|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_14|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_14|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_14|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \reg_matriz_at_1|ff_7|q (
// Equation(s):
// \comb_44|gate_7|WideAnd0  = LCELL((!\at_in~combout [5] & (!\at_in~combout [4] & (\comb_44|gate_21|WideAnd0~3_combout  & !\at_in~combout [3]))))
// \reg_matriz_at_1|ff_7|q~regout  = DFFEAS(\comb_44|gate_7|WideAnd0 , \comb_44|gate_7|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_7|WideAnd0 ),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [4]),
	.datac(\comb_44|gate_21|WideAnd0~3_combout ),
	.datad(\at_in~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_7|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_7|q .lut_mask = "0010";
defparam \reg_matriz_at_1|ff_7|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_7|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_7|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_7|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \reg_matriz_at_1|ff_9|q (
// Equation(s):
// \comb_44|gate_9|WideAnd0  = LCELL((\comb_43|gate_56|S~2_combout  & (\comb_44|gate_1|WideAnd0~1_combout  & (\comb_44|gate_1|WideAnd0~0_combout  & !\comb_43|gate_53|S~1_combout ))))
// \reg_matriz_at_1|ff_9|q~regout  = DFFEAS(\comb_44|gate_9|WideAnd0 , \comb_44|gate_9|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_9|WideAnd0 ),
	.dataa(\comb_43|gate_56|S~2_combout ),
	.datab(\comb_44|gate_1|WideAnd0~1_combout ),
	.datac(\comb_44|gate_1|WideAnd0~0_combout ),
	.datad(\comb_43|gate_53|S~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_9|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_9|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_9|q .lut_mask = "0080";
defparam \reg_matriz_at_1|ff_9|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_9|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_9|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_9|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_9|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \mux_14|gate_11|WideOr0~1 (
// Equation(s):
// \mux_14|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_9|q~regout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_7|q~regout ))))

	.clk(gnd),
	.dataa(\mux_29|OUT~2_combout ),
	.datab(\reg_matriz_at_1|ff_7|q~regout ),
	.datac(\mux_19|gate_11|WideOr0~2_combout ),
	.datad(\reg_matriz_at_1|ff_9|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_14|gate_11|WideOr0~1 .lut_mask = "10b0";
defparam \mux_14|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_14|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_14|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_14|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_14|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \reg_matriz_at_1|ff_8|q (
// Equation(s):
// \comb_44|gate_8|WideAnd0  = LCELL((\at_in~combout [3] & (!\at_in~combout [5] & (!\at_in~combout [4] & \comb_44|gate_30|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_8|q~regout  = DFFEAS(\comb_44|gate_8|WideAnd0 , \comb_44|gate_8|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_8|WideAnd0 ),
	.dataa(\at_in~combout [3]),
	.datab(\at_in~combout [5]),
	.datac(\at_in~combout [4]),
	.datad(\comb_44|gate_30|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_8|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_8|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_8|q .lut_mask = "0200";
defparam \reg_matriz_at_1|ff_8|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_8|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_8|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_8|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_8|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \mux_14|gate_11|WideOr0~2 (
// Equation(s):
// \mux_14|gate_11|WideOr0~2_combout  = (\mux_14|gate_11|WideOr0~0_combout ) # ((\mux_14|gate_11|WideOr0~1_combout ) # ((\mux_13|gate_3|WideAnd0~0_combout  & !\reg_matriz_at_1|ff_8|q~regout )))

	.clk(gnd),
	.dataa(\mux_14|gate_11|WideOr0~0_combout ),
	.datab(\mux_13|gate_3|WideAnd0~0_combout ),
	.datac(\mux_14|gate_11|WideOr0~1_combout ),
	.datad(\reg_matriz_at_1|ff_8|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_14|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_14|gate_11|WideOr0~2 .lut_mask = "fafe";
defparam \mux_14|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_14|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_14|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_14|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_14|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \mux_22|OUT~2 (
// Equation(s):
// \mux_22|OUT~2_combout  = ((\hh1~combout [1] & ((\mux_14|gate_11|WideOr0~2_combout ))) # (!\hh1~combout [1] & (\mux_22|OUT~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh1~combout [1]),
	.datac(\mux_22|OUT~1_combout ),
	.datad(\mux_14|gate_11|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_22|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_22|OUT~2 .lut_mask = "fc30";
defparam \mux_22|OUT~2 .operation_mode = "normal";
defparam \mux_22|OUT~2 .output_mode = "comb_only";
defparam \mux_22|OUT~2 .register_cascade_mode = "off";
defparam \mux_22|OUT~2 .sum_lutc_input = "datac";
defparam \mux_22|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \reg_matriz_at_1|ff_3|q (
// Equation(s):
// \comb_44|gate_3|WideAnd0  = LCELL((\comb_44|gate_3|WideAnd0~0_combout  & (!\comb_43|gate_53|S~1_combout  & (\comb_44|gate_1|WideAnd0~0_combout  & !\comb_43|gate_56|S~2_combout ))))
// \reg_matriz_at_1|ff_3|q~regout  = DFFEAS(\comb_44|gate_3|WideAnd0 , \comb_44|gate_3|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_3|WideAnd0 ),
	.dataa(\comb_44|gate_3|WideAnd0~0_combout ),
	.datab(\comb_43|gate_53|S~1_combout ),
	.datac(\comb_44|gate_1|WideAnd0~0_combout ),
	.datad(\comb_43|gate_56|S~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_3|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_3|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_3|q .lut_mask = "0020";
defparam \reg_matriz_at_1|ff_3|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_3|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_3|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_3|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_3|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \comb_44|gate_2|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_2|WideAnd0~3_combout  = (!\at_in~combout [5] & (!\at_in~combout [3] & (\comb_44|gate_33|WideAnd0~6_combout  & !\at_in~combout [4])))

	.clk(gnd),
	.dataa(\at_in~combout [5]),
	.datab(\at_in~combout [3]),
	.datac(\comb_44|gate_33|WideAnd0~6_combout ),
	.datad(\at_in~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_2|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_2|WideAnd0~3 .lut_mask = "0010";
defparam \comb_44|gate_2|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_2|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_2|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_2|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_2|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \reg_matriz_at_1|ff_4|q (
// Equation(s):
// \comb_44|gate_4|WideAnd0  = LCELL((\at_in~combout [1] & (!\at_in~combout [2] & (\comb_44|gate_2|WideAnd0~3_combout  & \at_in~combout [0]))))
// \reg_matriz_at_1|ff_4|q~regout  = DFFEAS(\comb_44|gate_4|WideAnd0 , \comb_44|gate_4|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_4|WideAnd0 ),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\comb_44|gate_2|WideAnd0~3_combout ),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_4|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_4|q .lut_mask = "2000";
defparam \reg_matriz_at_1|ff_4|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_4|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_4|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_4|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \reg_matriz_at_1|ff_2|q (
// Equation(s):
// \comb_44|gate_2|WideAnd0  = LCELL((!\at_in~combout [1] & (!\at_in~combout [2] & (\comb_44|gate_2|WideAnd0~3_combout  & \at_in~combout [0]))))
// \reg_matriz_at_1|ff_2|q~regout  = DFFEAS(\comb_44|gate_2|WideAnd0 , \comb_44|gate_2|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_2|WideAnd0 ),
	.dataa(\at_in~combout [1]),
	.datab(\at_in~combout [2]),
	.datac(\comb_44|gate_2|WideAnd0~3_combout ),
	.datad(\at_in~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_2|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_2|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_2|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_2|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_2|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_2|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_2|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_2|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \mux_13|gate_11|WideOr0~1 (
// Equation(s):
// \mux_13|gate_11|WideOr0~1_combout  = (\mux_19|gate_11|WideOr0~2_combout  & ((\mux_29|OUT~2_combout  & (!\reg_matriz_at_1|ff_4|q~regout )) # (!\mux_29|OUT~2_combout  & ((!\reg_matriz_at_1|ff_2|q~regout )))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~2_combout ),
	.datab(\reg_matriz_at_1|ff_4|q~regout ),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\reg_matriz_at_1|ff_2|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_13|gate_11|WideOr0~1 .lut_mask = "202a";
defparam \mux_13|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_13|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_13|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_13|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_13|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \comb_44|gate_5|WideAnd0~3 (
// Equation(s):
// \comb_44|gate_5|WideAnd0~3_combout  = (\at_in~combout [2] & (!\at_in~combout [1] & (!\at_in~combout [0] & \comb_44|gate_33|WideAnd0~6_combout )))

	.clk(gnd),
	.dataa(\at_in~combout [2]),
	.datab(\at_in~combout [1]),
	.datac(\at_in~combout [0]),
	.datad(\comb_44|gate_33|WideAnd0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_5|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_44|gate_5|WideAnd0~3 .lut_mask = "0200";
defparam \comb_44|gate_5|WideAnd0~3 .operation_mode = "normal";
defparam \comb_44|gate_5|WideAnd0~3 .output_mode = "comb_only";
defparam \comb_44|gate_5|WideAnd0~3 .register_cascade_mode = "off";
defparam \comb_44|gate_5|WideAnd0~3 .sum_lutc_input = "datac";
defparam \comb_44|gate_5|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \reg_matriz_at_1|ff_5|q (
// Equation(s):
// \comb_44|gate_5|WideAnd0  = LCELL((!\at_in~combout [4] & (!\at_in~combout [3] & (!\at_in~combout [5] & \comb_44|gate_5|WideAnd0~3_combout ))))
// \reg_matriz_at_1|ff_5|q~regout  = DFFEAS(\comb_44|gate_5|WideAnd0 , \comb_44|gate_5|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_5|WideAnd0 ),
	.dataa(\at_in~combout [4]),
	.datab(\at_in~combout [3]),
	.datac(\at_in~combout [5]),
	.datad(\comb_44|gate_5|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_5|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_5|q .lut_mask = "0100";
defparam \reg_matriz_at_1|ff_5|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_5|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_5|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_5|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \reg_matriz_at_1|ff_1|q (
// Equation(s):
// \comb_44|gate_1|WideAnd0  = LCELL((!\comb_43|gate_53|S~1_combout  & (!\comb_43|gate_56|S~2_combout  & (\comb_44|gate_1|WideAnd0~0_combout  & \comb_44|gate_1|WideAnd0~1_combout ))))
// \reg_matriz_at_1|ff_1|q~regout  = DFFEAS(\comb_44|gate_1|WideAnd0 , \comb_44|gate_1|WideAnd0 , VCC, , , , , , )

	.clk(\comb_44|gate_1|WideAnd0 ),
	.dataa(\comb_43|gate_53|S~1_combout ),
	.datab(\comb_43|gate_56|S~2_combout ),
	.datac(\comb_44|gate_1|WideAnd0~0_combout ),
	.datad(\comb_44|gate_1|WideAnd0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_44|gate_1|WideAnd0 ),
	.regout(\reg_matriz_at_1|ff_1|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \reg_matriz_at_1|ff_1|q .lut_mask = "1000";
defparam \reg_matriz_at_1|ff_1|q .operation_mode = "normal";
defparam \reg_matriz_at_1|ff_1|q .output_mode = "reg_and_comb";
defparam \reg_matriz_at_1|ff_1|q .register_cascade_mode = "off";
defparam \reg_matriz_at_1|ff_1|q .sum_lutc_input = "datac";
defparam \reg_matriz_at_1|ff_1|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \mux_13|gate_11|WideOr0~0 (
// Equation(s):
// \mux_13|gate_11|WideOr0~0_combout  = (\mux_19|gate_11|WideOr0~0_combout  & ((\mux_28|OUT~0_combout  & (!\reg_matriz_at_1|ff_5|q~regout )) # (!\mux_28|OUT~0_combout  & ((!\reg_matriz_at_1|ff_1|q~regout )))))

	.clk(gnd),
	.dataa(\mux_19|gate_11|WideOr0~0_combout ),
	.datab(\reg_matriz_at_1|ff_5|q~regout ),
	.datac(\reg_matriz_at_1|ff_1|q~regout ),
	.datad(\mux_28|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_13|gate_11|WideOr0~0 .lut_mask = "220a";
defparam \mux_13|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_13|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_13|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_13|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_13|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \mux_13|gate_11|WideOr0~2 (
// Equation(s):
// \mux_13|gate_11|WideOr0~2_combout  = (\mux_13|gate_11|WideOr0~1_combout ) # ((\mux_13|gate_11|WideOr0~0_combout ) # ((!\reg_matriz_at_1|ff_3|q~regout  & \mux_13|gate_3|WideAnd0~0_combout )))

	.clk(gnd),
	.dataa(\reg_matriz_at_1|ff_3|q~regout ),
	.datab(\mux_13|gate_11|WideOr0~1_combout ),
	.datac(\mux_13|gate_3|WideAnd0~0_combout ),
	.datad(\mux_13|gate_11|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_13|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_13|gate_11|WideOr0~2 .lut_mask = "ffdc";
defparam \mux_13|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_13|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_13|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_13|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_13|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \mux_21|OUT~0 (
// Equation(s):
// \mux_21|OUT~0_combout  = ((\mux_30|OUT~2_combout  & (!\reg_matriz_po_1|ff_14|q~regout )) # (!\mux_30|OUT~2_combout  & ((!\reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\mux_30|OUT~2_combout ),
	.datac(\reg_matriz_po_1|ff_14|q~regout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_21|OUT~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_21|OUT~0 .lut_mask = "0c3f";
defparam \mux_21|OUT~0 .operation_mode = "normal";
defparam \mux_21|OUT~0 .output_mode = "comb_only";
defparam \mux_21|OUT~0 .register_cascade_mode = "off";
defparam \mux_21|OUT~0 .sum_lutc_input = "datac";
defparam \mux_21|OUT~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \mux_21|OUT~1 (
// Equation(s):
// \mux_21|OUT~1_combout  = ((\mux_29|OUT~2_combout  & ((\mux_21|OUT~0_combout ))) # (!\mux_29|OUT~2_combout  & (!\reg_matriz_po_1|ff_25|q~regout )))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_25|q~regout ),
	.datab(vcc),
	.datac(\mux_29|OUT~2_combout ),
	.datad(\mux_21|OUT~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_21|OUT~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_21|OUT~1 .lut_mask = "f505";
defparam \mux_21|OUT~1 .operation_mode = "normal";
defparam \mux_21|OUT~1 .output_mode = "comb_only";
defparam \mux_21|OUT~1 .register_cascade_mode = "off";
defparam \mux_21|OUT~1 .sum_lutc_input = "datac";
defparam \mux_21|OUT~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \mux_21|OUT~2 (
// Equation(s):
// \mux_21|OUT~2_combout  = (\mux_28|OUT~0_combout  & (!\reg_matriz_po_1|ff_17|q~regout  & (\mux_19|gate_11|WideOr0~0_combout ))) # (!\mux_28|OUT~0_combout  & (((\mux_21|OUT~1_combout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_17|q~regout ),
	.datab(\mux_19|gate_11|WideOr0~0_combout ),
	.datac(\mux_28|OUT~0_combout ),
	.datad(\mux_21|OUT~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_21|OUT~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_21|OUT~2 .lut_mask = "4f40";
defparam \mux_21|OUT~2 .operation_mode = "normal";
defparam \mux_21|OUT~2 .output_mode = "comb_only";
defparam \mux_21|OUT~2 .register_cascade_mode = "off";
defparam \mux_21|OUT~2 .sum_lutc_input = "datac";
defparam \mux_21|OUT~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \mux_21|OUT~3 (
// Equation(s):
// \mux_21|OUT~3_combout  = ((\hh1~combout [1] & (\mux_13|gate_11|WideOr0~2_combout )) # (!\hh1~combout [1] & ((\mux_21|OUT~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\hh1~combout [1]),
	.datac(\mux_13|gate_11|WideOr0~2_combout ),
	.datad(\mux_21|OUT~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_21|OUT~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_21|OUT~3 .lut_mask = "f3c0";
defparam \mux_21|OUT~3 .operation_mode = "normal";
defparam \mux_21|OUT~3 .output_mode = "comb_only";
defparam \mux_21|OUT~3 .register_cascade_mode = "off";
defparam \mux_21|OUT~3 .sum_lutc_input = "datac";
defparam \mux_21|OUT~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \rgb_input|gate_4|WideAnd0~4 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~4_combout  = (\mod_input|gate_29|WideOr0~6_combout  & (((\mod_input|gate_45|WideOr0~10_combout )))) # (!\mod_input|gate_29|WideOr0~6_combout  & ((\mod_input|gate_45|WideOr0~10_combout  & ((\mux_18|gate_11|WideOr0~2_combout ))) # 
// (!\mod_input|gate_45|WideOr0~10_combout  & (\mux_17|gate_11|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_29|WideOr0~6_combout ),
	.datab(\mux_17|gate_11|WideOr0~2_combout ),
	.datac(\mod_input|gate_45|WideOr0~10_combout ),
	.datad(\mux_18|gate_11|WideOr0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~4 .lut_mask = "f4a4";
defparam \rgb_input|gate_4|WideAnd0~4 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~4 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~4 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~4 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \rgb_input|gate_4|WideAnd0~3 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~3_combout  = (((\mod_input|gate_14|WideOr0~2_combout ) # (\mod_input|gate_14|WideOr0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\mod_input|gate_14|WideOr0~2_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~3 .lut_mask = "fff0";
defparam \rgb_input|gate_4|WideAnd0~3 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~3 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~3 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~3 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \rgb_input|gate_4|WideAnd0~5 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~5_combout  = ((\rgb_input|gate_4|WideAnd0~4_combout  & ((\mod_input|gate_29|WideOr0~6_combout ))) # (!\rgb_input|gate_4|WideAnd0~4_combout  & ((!\mod_input|gate_29|WideOr0~6_combout ) # (!\mux_19|gate_11|WideOr0~4_combout )))) # 
// (!\rgb_input|gate_4|WideAnd0~3_combout )

	.clk(gnd),
	.dataa(\rgb_input|gate_4|WideAnd0~4_combout ),
	.datab(\mux_19|gate_11|WideOr0~4_combout ),
	.datac(\mod_input|gate_29|WideOr0~6_combout ),
	.datad(\rgb_input|gate_4|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~5 .lut_mask = "b5ff";
defparam \rgb_input|gate_4|WideAnd0~5 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~5 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~5 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~5 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \rgb_input|gate_4|WideAnd0~6 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~6_combout  = (!\rgb_input|gate_4|WideAnd0~3_combout  & ((\mod_input|gate_45|WideOr0~10_combout  & ((\mux_14|gate_11|WideOr0~2_combout ))) # (!\mod_input|gate_45|WideOr0~10_combout  & (\mux_13|gate_11|WideOr0~2_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~10_combout ),
	.datab(\mux_13|gate_11|WideOr0~2_combout ),
	.datac(\mux_14|gate_11|WideOr0~2_combout ),
	.datad(\rgb_input|gate_4|WideAnd0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~6 .lut_mask = "00e4";
defparam \rgb_input|gate_4|WideAnd0~6 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~6 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~6 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~6 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \mux_12|gate_11|WideOr0~2 (
// Equation(s):
// \mux_12|gate_11|WideOr0~2_combout  = (\rgb_input|gate_4|WideAnd0~3_combout  & (!\reg_matriz_po_1|ff_10|q~regout  & (!\mod_input|gate_45|WideOr0~10_combout ))) # (!\rgb_input|gate_4|WideAnd0~3_combout  & (((!\reg_matriz_po_1|ff_31|q~regout ))))

	.clk(gnd),
	.dataa(\reg_matriz_po_1|ff_10|q~regout ),
	.datab(\rgb_input|gate_4|WideAnd0~3_combout ),
	.datac(\mod_input|gate_45|WideOr0~10_combout ),
	.datad(\reg_matriz_po_1|ff_31|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|gate_11|WideOr0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_12|gate_11|WideOr0~2 .lut_mask = "0437";
defparam \mux_12|gate_11|WideOr0~2 .operation_mode = "normal";
defparam \mux_12|gate_11|WideOr0~2 .output_mode = "comb_only";
defparam \mux_12|gate_11|WideOr0~2 .register_cascade_mode = "off";
defparam \mux_12|gate_11|WideOr0~2 .sum_lutc_input = "datac";
defparam \mux_12|gate_11|WideOr0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \mux_12|gate_11|WideOr0~0 (
// Equation(s):
// \mux_12|gate_11|WideOr0~0_combout  = (\mod_input|gate_45|WideOr0~10_combout  & (((\mod_input|gate_14|WideOr0~2_combout ) # (\mod_input|gate_14|WideOr0~4_combout )))) # (!\mod_input|gate_45|WideOr0~10_combout  & (\reg_matriz_po_1|ff_33|q~regout  & 
// ((\mod_input|gate_14|WideOr0~2_combout ) # (\mod_input|gate_14|WideOr0~4_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~10_combout ),
	.datab(\reg_matriz_po_1|ff_33|q~regout ),
	.datac(\mod_input|gate_14|WideOr0~2_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|gate_11|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_12|gate_11|WideOr0~0 .lut_mask = "eee0";
defparam \mux_12|gate_11|WideOr0~0 .operation_mode = "normal";
defparam \mux_12|gate_11|WideOr0~0 .output_mode = "comb_only";
defparam \mux_12|gate_11|WideOr0~0 .register_cascade_mode = "off";
defparam \mux_12|gate_11|WideOr0~0 .sum_lutc_input = "datac";
defparam \mux_12|gate_11|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \mux_12|gate_11|WideOr0~1 (
// Equation(s):
// \mux_12|gate_11|WideOr0~1_combout  = (\mod_input|gate_45|WideOr0~10_combout  & ((\mux_12|gate_11|WideOr0~0_combout  & (!\reg_matriz_po_1|ff_10|q~regout )) # (!\mux_12|gate_11|WideOr0~0_combout  & ((!\reg_matriz_po_1|ff_30|q~regout ))))) # 
// (!\mod_input|gate_45|WideOr0~10_combout  & (!\mux_12|gate_11|WideOr0~0_combout ))

	.clk(gnd),
	.dataa(\mod_input|gate_45|WideOr0~10_combout ),
	.datab(\mux_12|gate_11|WideOr0~0_combout ),
	.datac(\reg_matriz_po_1|ff_10|q~regout ),
	.datad(\reg_matriz_po_1|ff_30|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_12|gate_11|WideOr0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_12|gate_11|WideOr0~1 .lut_mask = "193b";
defparam \mux_12|gate_11|WideOr0~1 .operation_mode = "normal";
defparam \mux_12|gate_11|WideOr0~1 .output_mode = "comb_only";
defparam \mux_12|gate_11|WideOr0~1 .register_cascade_mode = "off";
defparam \mux_12|gate_11|WideOr0~1 .sum_lutc_input = "datac";
defparam \mux_12|gate_11|WideOr0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \rgb_input|gate_4|WideAnd0~7 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~7_combout  = (\mod_input|gate_29|WideOr0~6_combout  & (((\mux_12|gate_11|WideOr0~2_combout )))) # (!\mod_input|gate_29|WideOr0~6_combout  & ((\rgb_input|gate_4|WideAnd0~6_combout ) # ((\mux_12|gate_11|WideOr0~1_combout ))))

	.clk(gnd),
	.dataa(\rgb_input|gate_4|WideAnd0~6_combout ),
	.datab(\mux_12|gate_11|WideOr0~2_combout ),
	.datac(\mod_input|gate_29|WideOr0~6_combout ),
	.datad(\mux_12|gate_11|WideOr0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~7 .lut_mask = "cfca";
defparam \rgb_input|gate_4|WideAnd0~7 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~7 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~7 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~7 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \mux_20|gate_3|WideAnd0~0 (
// Equation(s):
// \mux_20|gate_3|WideAnd0~0_combout  = (!\mod_input|gate_14|WideOr0~2_combout  & (((\mod_input|gate_29|WideOr0~6_combout  & !\mod_input|gate_14|WideOr0~4_combout ))))

	.clk(gnd),
	.dataa(\mod_input|gate_14|WideOr0~2_combout ),
	.datab(vcc),
	.datac(\mod_input|gate_29|WideOr0~6_combout ),
	.datad(\mod_input|gate_14|WideOr0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mux_20|gate_3|WideAnd0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mux_20|gate_3|WideAnd0~0 .lut_mask = "0050";
defparam \mux_20|gate_3|WideAnd0~0 .operation_mode = "normal";
defparam \mux_20|gate_3|WideAnd0~0 .output_mode = "comb_only";
defparam \mux_20|gate_3|WideAnd0~0 .register_cascade_mode = "off";
defparam \mux_20|gate_3|WideAnd0~0 .sum_lutc_input = "datac";
defparam \mux_20|gate_3|WideAnd0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \rgb_input|gate_4|WideAnd0~2 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~2_combout  = ((\mod_input|gate_45|WideOr0~10_combout  & (!\mux_16|gate_11|WideOr0~2_combout )) # (!\mod_input|gate_45|WideOr0~10_combout  & ((!\mux_15|gate_11|WideOr0~2_combout )))) # (!\mux_20|gate_3|WideAnd0~0_combout )

	.clk(gnd),
	.dataa(\mux_16|gate_11|WideOr0~2_combout ),
	.datab(\mux_15|gate_11|WideOr0~2_combout ),
	.datac(\mod_input|gate_45|WideOr0~10_combout ),
	.datad(\mux_20|gate_3|WideAnd0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~2 .lut_mask = "53ff";
defparam \rgb_input|gate_4|WideAnd0~2 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~2 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~2 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~2 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \rgb_input|gate_4|WideAnd0~8 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~8_combout  = ((\rgb_input|gate_4|WideAnd0~5_combout  & (!\rgb_input|gate_4|WideAnd0~7_combout  & \rgb_input|gate_4|WideAnd0~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rgb_input|gate_4|WideAnd0~5_combout ),
	.datac(\rgb_input|gate_4|WideAnd0~7_combout ),
	.datad(\rgb_input|gate_4|WideAnd0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0~8 .lut_mask = "0c00";
defparam \rgb_input|gate_4|WideAnd0~8 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0~8 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0~8 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0~8 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \rgb_input|gate_4|WideAnd0 (
// Equation(s):
// \rgb_input|gate_4|WideAnd0~combout  = (\hh1~combout [1] & (\rgb_input|gate_4|WideAnd0~8_combout  & (!\button_confirmation~combout  & !\hh1~combout [0])))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\rgb_input|gate_4|WideAnd0~8_combout ),
	.datac(\button_confirmation~combout ),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_4|WideAnd0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_4|WideAnd0 .lut_mask = "0008";
defparam \rgb_input|gate_4|WideAnd0 .operation_mode = "normal";
defparam \rgb_input|gate_4|WideAnd0 .output_mode = "comb_only";
defparam \rgb_input|gate_4|WideAnd0 .register_cascade_mode = "off";
defparam \rgb_input|gate_4|WideAnd0 .sum_lutc_input = "datac";
defparam \rgb_input|gate_4|WideAnd0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \rgb_input|gate_3|S~2 (
// Equation(s):
// \rgb_input|gate_3|S~2_combout  = (\hh1~combout [1] & (!\rgb_input|gate_4|WideAnd0~8_combout  & (!\button_confirmation~combout  & !\hh1~combout [0])))

	.clk(gnd),
	.dataa(\hh1~combout [1]),
	.datab(\rgb_input|gate_4|WideAnd0~8_combout ),
	.datac(\button_confirmation~combout ),
	.datad(\hh1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rgb_input|gate_3|S~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rgb_input|gate_3|S~2 .lut_mask = "0002";
defparam \rgb_input|gate_3|S~2 .operation_mode = "normal";
defparam \rgb_input|gate_3|S~2 .output_mode = "comb_only";
defparam \rgb_input|gate_3|S~2 .register_cascade_mode = "off";
defparam \rgb_input|gate_3|S~2 .sum_lutc_input = "datac";
defparam \rgb_input|gate_3|S~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[0]));
// synopsys translate_off
defparam \out_7seg[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[1]~I (
	.datain(\decodificador_bcd_ex_1|gate_34|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[1]));
// synopsys translate_off
defparam \out_7seg[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[2]~I (
	.datain(\decodificador_bcd_ex_1|gate_29|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[2]));
// synopsys translate_off
defparam \out_7seg[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[3]~I (
	.datain(\decodificador_bcd_ex_1|gate_24|WideOr0~1_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[3]));
// synopsys translate_off
defparam \out_7seg[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[4]~I (
	.datain(\decodificador_bcd_ex_1|gate_19|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[4]));
// synopsys translate_off
defparam \out_7seg[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[5]~I (
	.datain(\decodificador_bcd_ex_1|gate_13|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[5]));
// synopsys translate_off
defparam \out_7seg[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[6]~I (
	.datain(\decodificador_bcd_ex_1|gate_8|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[6]));
// synopsys translate_off
defparam \out_7seg[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg[7]~I (
	.datain(\decodificador_bcd_ex_1|gate_4|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg[7]));
// synopsys translate_off
defparam \out_7seg[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[0]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[0]));
// synopsys translate_off
defparam \out_7seg_ac[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[1]~I (
	.datain(!\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[1]));
// synopsys translate_off
defparam \out_7seg_ac[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[2]~I (
	.datain(!\demux_button_confirmation|gate_3|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[2]));
// synopsys translate_off
defparam \out_7seg_ac[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out_7seg_ac[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(out_7seg_ac[3]));
// synopsys translate_off
defparam \out_7seg_ac[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[0]~I (
	.datain(\demux_col|gate_1|WideAnd0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[0]));
// synopsys translate_off
defparam \m_col[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[1]~I (
	.datain(\demux_col|gate_1|WideAnd0~1 ),
	.oe(vcc),
	.combout(),
	.padio(m_col[1]));
// synopsys translate_off
defparam \m_col[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[2]~I (
	.datain(\demux_col|gate_1|WideAnd0~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[2]));
// synopsys translate_off
defparam \m_col[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[3]~I (
	.datain(\demux_col|gate_1|WideAnd0~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[3]));
// synopsys translate_off
defparam \m_col[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_col[4]~I (
	.datain(\demux_col|gate_1|WideAnd0~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_col[4]));
// synopsys translate_off
defparam \m_col[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[0]~I (
	.datain(\mux_27|OUT~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[0]));
// synopsys translate_off
defparam \m_line[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[1]~I (
	.datain(\mux_26|OUT~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[1]));
// synopsys translate_off
defparam \m_line[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[2]~I (
	.datain(\mux_25|OUT~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[2]));
// synopsys translate_off
defparam \m_line[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[3]~I (
	.datain(\mux_24|OUT~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[3]));
// synopsys translate_off
defparam \m_line[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[4]~I (
	.datain(\mux_23|OUT~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[4]));
// synopsys translate_off
defparam \m_line[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[5]~I (
	.datain(\mux_22|OUT~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[5]));
// synopsys translate_off
defparam \m_line[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \m_line[6]~I (
	.datain(\mux_21|OUT~3_combout ),
	.oe(vcc),
	.combout(),
	.padio(m_line[6]));
// synopsys translate_off
defparam \m_line[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rgb_output[0]~I (
	.datain(\rgb_input|gate_4|WideAnd0~combout ),
	.oe(vcc),
	.combout(),
	.padio(rgb_output[0]));
// synopsys translate_off
defparam \rgb_output[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rgb_output[1]~I (
	.datain(\rgb_input|gate_3|S~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(rgb_output[1]));
// synopsys translate_off
defparam \rgb_output[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[0]~I (
	.datain(!\reg_matriz_at_1|ff_35|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[1]~I (
	.datain(!\reg_matriz_at_1|ff_34|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[2]~I (
	.datain(!\reg_matriz_at_1|ff_33|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[3]~I (
	.datain(!\reg_matriz_at_1|ff_32|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[4]~I (
	.datain(!\reg_matriz_at_1|ff_31|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[5]~I (
	.datain(!\reg_matriz_at_1|ff_30|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[6]~I (
	.datain(!\reg_matriz_at_1|ff_29|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[7]~I (
	.datain(!\reg_matriz_at_1|ff_28|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[8]~I (
	.datain(!\reg_matriz_at_1|ff_27|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[8]));
// synopsys translate_off
defparam \out[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[9]~I (
	.datain(!\reg_matriz_at_1|ff_26|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[9]));
// synopsys translate_off
defparam \out[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[10]~I (
	.datain(!\reg_matriz_at_1|ff_25|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[10]));
// synopsys translate_off
defparam \out[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[11]~I (
	.datain(!\reg_matriz_at_1|ff_24|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[11]));
// synopsys translate_off
defparam \out[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[12]~I (
	.datain(!\reg_matriz_at_1|ff_23|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[12]));
// synopsys translate_off
defparam \out[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[13]~I (
	.datain(!\reg_matriz_at_1|ff_22|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[13]));
// synopsys translate_off
defparam \out[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[14]~I (
	.datain(!\reg_matriz_at_1|ff_21|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[14]));
// synopsys translate_off
defparam \out[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[15]~I (
	.datain(!\reg_matriz_at_1|ff_20|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[15]));
// synopsys translate_off
defparam \out[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[16]~I (
	.datain(!\reg_matriz_at_1|ff_19|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[16]));
// synopsys translate_off
defparam \out[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[17]~I (
	.datain(!\reg_matriz_at_1|ff_18|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[17]));
// synopsys translate_off
defparam \out[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[18]~I (
	.datain(!\reg_matriz_at_1|ff_17|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[18]));
// synopsys translate_off
defparam \out[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[19]~I (
	.datain(!\reg_matriz_at_1|ff_16|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[19]));
// synopsys translate_off
defparam \out[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[20]~I (
	.datain(!\reg_matriz_at_1|ff_15|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[20]));
// synopsys translate_off
defparam \out[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[21]~I (
	.datain(!\reg_matriz_at_1|ff_14|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[21]));
// synopsys translate_off
defparam \out[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[22]~I (
	.datain(!\reg_matriz_at_1|ff_13|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[22]));
// synopsys translate_off
defparam \out[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[23]~I (
	.datain(!\reg_matriz_at_1|ff_12|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[23]));
// synopsys translate_off
defparam \out[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[24]~I (
	.datain(!\reg_matriz_at_1|ff_11|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[24]));
// synopsys translate_off
defparam \out[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[25]~I (
	.datain(!\reg_matriz_at_1|ff_10|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[25]));
// synopsys translate_off
defparam \out[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[26]~I (
	.datain(!\reg_matriz_at_1|ff_9|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[26]));
// synopsys translate_off
defparam \out[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[27]~I (
	.datain(!\reg_matriz_at_1|ff_8|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[27]));
// synopsys translate_off
defparam \out[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[28]~I (
	.datain(!\reg_matriz_at_1|ff_7|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[28]));
// synopsys translate_off
defparam \out[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[29]~I (
	.datain(!\reg_matriz_at_1|ff_6|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[29]));
// synopsys translate_off
defparam \out[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[30]~I (
	.datain(!\reg_matriz_at_1|ff_5|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[30]));
// synopsys translate_off
defparam \out[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[31]~I (
	.datain(!\reg_matriz_at_1|ff_4|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[31]));
// synopsys translate_off
defparam \out[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[32]~I (
	.datain(!\reg_matriz_at_1|ff_3|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[32]));
// synopsys translate_off
defparam \out[32]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[33]~I (
	.datain(!\reg_matriz_at_1|ff_2|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[33]));
// synopsys translate_off
defparam \out[33]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[34]~I (
	.datain(!\reg_matriz_at_1|ff_1|q~regout ),
	.oe(vcc),
	.combout(),
	.padio(out[34]));
// synopsys translate_off
defparam \out[34]~I .operation_mode = "output";
// synopsys translate_on

endmodule
