
---------- Begin Simulation Statistics ----------
final_tick                               6897592340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305842                       # Simulator instruction rate (inst/s)
host_mem_usage                               30828872                       # Number of bytes of host memory used
host_op_rate                                   358275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6539.33                       # Real time elapsed on the host
host_tick_rate                              143195230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000019                       # Number of instructions simulated
sim_ops                                    2342881196                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.936401                       # Number of seconds simulated
sim_ticks                                936400798000                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          17                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses         825366                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   3                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  26                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     80.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                   194                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7291194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13736096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         694920205                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        671569431                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2342881176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.936403                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.936403                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                97319560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     17532977                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        464928817                       # Number of branches executed
system.switch_cpus.iew.exec_nop               6613403                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.415105                       # Inst execution rate
system.switch_cpus.iew.exec_refs            969383725                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          348276052                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       137600776                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     615422156                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts       224108                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      4278310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    371026273                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2771248126                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     621107673                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     22925996                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2650216242                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2636946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     112924906                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       16196904                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     116842171                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents       383250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     10857303                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6675674                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2432581540                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2587106056                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.568764                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1383563678                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.381406                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2593715957                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2979749332                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1908130430                       # number of integer regfile writes
system.switch_cpus.ipc                       1.067916                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.067916                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        88001      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1678234309     62.78%     62.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      5443283      0.20%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        712330      0.03%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc      1934836      0.07%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd      2410194      0.09%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            1      0.00%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       176251      0.01%     63.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp       114787      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      3622806      0.14%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc           15      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8083      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            5      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    628215721     23.50%     86.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    352181616     13.17%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2673142240                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            49944752                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018684                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15578860     31.19%     31.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          41603      0.08%     31.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          254209      0.51%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       19537551     39.12%     70.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      14532529     29.10%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2691101285                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7110971326                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2558265065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3145274065                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2764410615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2673142240                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       224108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    421753519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1692456                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        79454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    274463167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1775486251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.505583                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.060574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    923618792     52.02%     52.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    213130156     12.00%     64.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    179601890     10.12%     74.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    141753553      7.98%     82.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116197415      6.54%     88.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     80056471      4.51%     93.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     60714887      3.42%     96.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     37118388      2.09%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     23294699      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1775486251                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.427346                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       31897706                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     62436611                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     28840991                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     41468808                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     32718672                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     53959693                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    615422156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    371026273                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      6857470170                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         144461                       # number of misc regfile writes
system.switch_cpus.numCycles               1872805811                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads          181899                       # number of predicate regfile reads
system.switch_cpus.pred_regfile_writes          97992                       # number of predicate regfile writes
system.switch_cpus.timesIdled                11634324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         25597921                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        10534558                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        92626                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          483                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46434393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4394522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88665050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4395005                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    796926037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        796926038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    796926043                       # number of overall hits
system.cpu.dcache.overall_hits::total       796926044                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     61169258                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       61169261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     61169283                       # number of overall misses
system.cpu.dcache.overall_misses::total      61169286                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1779836295210                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1779836295210                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1779836295210                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1779836295210                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    858095295                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    858095299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    858095326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    858095330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.071285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.071285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 29096.908372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29096.906945                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29096.896480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29096.895053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     44214084                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3358307                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             339                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.165587                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    34.292035                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses        35697                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits              17318888                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs               370892                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks     38488046                       # number of writebacks
system.cpu.dcache.writebacks::total          38488046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32511055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32511055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32511055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32511055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     28658203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28658203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     28658228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28658228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 692337852279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 692337852279                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 692339976779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 692339976779                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.033397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.033397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24158.453071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24158.453071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24158.506129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24158.506129                       # average overall mshr miss latency
system.cpu.dcache.replacements               21203952                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    503401624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       503401624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     39146792                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      39146794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 928082459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 928082459000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    542548416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    542548418                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.072154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23707.752579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23707.751368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     17967335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17967335                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     21179457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21179457                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 480338398000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 480338398000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.039037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22679.448203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22679.448203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    293321280                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      293321281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     21325619                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21325620                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 835049100288                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 835049100288                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    314646899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    314646901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39157.086145                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39157.084309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data     14543711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14543711                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      6781908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6781908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 195991612857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 195991612857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.021554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021554                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 28899.184840                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28899.184840                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.800000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.800000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1730500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1730500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.800000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        86525                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        86525                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFExReq_hits::.switch_cpus.data            1                       # number of SoftPFExReq hits
system.cpu.dcache.SoftPFExReq_hits::total            1                       # number of SoftPFExReq hits
system.cpu.dcache.SoftPFExReq_misses::.switch_cpus.data            5                       # number of SoftPFExReq misses
system.cpu.dcache.SoftPFExReq_misses::total            5                       # number of SoftPFExReq misses
system.cpu.dcache.SoftPFExReq_accesses::.switch_cpus.data            6                       # number of SoftPFExReq accesses(hits+misses)
system.cpu.dcache.SoftPFExReq_accesses::total            6                       # number of SoftPFExReq accesses(hits+misses)
system.cpu.dcache.SoftPFExReq_miss_rate::.switch_cpus.data     0.833333                       # miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_miss_rate::total     0.833333                       # miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_mshr_misses::.switch_cpus.data            5                       # number of SoftPFExReq MSHR misses
system.cpu.dcache.SoftPFExReq_mshr_misses::total            5                       # number of SoftPFExReq MSHR misses
system.cpu.dcache.SoftPFExReq_mshr_miss_latency::.switch_cpus.data       394000                       # number of SoftPFExReq MSHR miss cycles
system.cpu.dcache.SoftPFExReq_mshr_miss_latency::total       394000                       # number of SoftPFExReq MSHR miss cycles
system.cpu.dcache.SoftPFExReq_mshr_miss_rate::.switch_cpus.data     0.833333                       # mshr miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SoftPFExReq accesses
system.cpu.dcache.SoftPFExReq_avg_mshr_miss_latency::.switch_cpus.data        78800                       # average SoftPFExReq mshr miss latency
system.cpu.dcache.SoftPFExReq_avg_mshr_miss_latency::total        78800                       # average SoftPFExReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data       203133                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total       203133                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data       696847                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       696847                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data  16704735922                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  16704735922                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data       899980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       899980                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.774292                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.774292                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 23971.884678                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 23971.884678                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.switch_cpus.data            9                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            9                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data       696838                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       696838                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data  16007841422                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  16007841422                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.774282                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.774282                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 22972.113206                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 22972.113206                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        39500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        38500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.switch_cpus.data        71168                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total           71168                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.switch_cpus.data         1062                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total          1062                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.switch_cpus.data     16165500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total     16165500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.switch_cpus.data        72230                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total        72230                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.switch_cpus.data     0.014703                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.014703                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.switch_cpus.data 15221.751412                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 15221.751412                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.switch_cpus.data         1062                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total         1062                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.switch_cpus.data     15103500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total     15103500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.switch_cpus.data     0.014703                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.014703                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.switch_cpus.data 14221.751412                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 14221.751412                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -10277012.455277                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle 5961191698500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.switch_cpus.data 10023486.940143                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.switch_cpus.data 313233.966879                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 313233.966879                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses    138173496                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses    138173496                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -10004721.331320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           846433215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          41847195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.226761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5961191543000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000306                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data -10004721.331626                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data -19540.471351                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -19540.471350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        6886510192                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       6886510192                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    381637076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        381637089                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    381637076                       # number of overall hits
system.cpu.icache.overall_hits::total       381637089                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     18538709                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       18538713                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     18538709                       # number of overall misses
system.cpu.icache.overall_misses::total      18538713                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 432755183539                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 432755183539                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 432755183539                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 432755183539                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           17                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    400175785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    400175802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           17                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    400175785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    400175802                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.235294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.046326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.046326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.235294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.046326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.046326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23343.329006                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23343.323970                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23343.329006                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23343.323970                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      4160720                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs            172514                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.118159                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits              11716807                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     23433119                       # number of writebacks
system.cpu.icache.writebacks::total          23433119                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      1006020                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1006020                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      1006020                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1006020                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     17532689                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     17532689                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     17532689                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     17532689                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 397491272093                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 397491272093                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 397491272093                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 397491272093                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.043812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.043812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.043812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.043812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22671.438026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22671.438026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22671.438026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22671.438026                       # average overall mshr miss latency
system.cpu.icache.replacements               11716902                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    381637076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       381637089                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     18538709                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      18538713                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 432755183539                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 432755183539                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    400175785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    400175802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.235294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.046326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.046326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23343.329006                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23343.323970                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      1006020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1006020                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     17532689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     17532689                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 397491272093                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 397491272093                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.043812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.043812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22671.438026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22671.438026                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -6022104.261503                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle 5961191767500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.switch_cpus.inst 9056829.588320                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.switch_cpus.inst 283025.924635                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 283025.924635                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses     57479701                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     57479701                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -9056317.271092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           410877135                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          29240046                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.051863                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5961191542500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst -9056317.271703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst -17688.119671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -17688.119670                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3213123337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3213123337                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5961191552000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 936400788000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst     15568244                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     20504444                       # number of demand (read+write) hits
system.l2.demand_hits::total                 36072688                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     15568244                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     20504444                       # number of overall hits
system.l2.overall_hits::total                36072688                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst      1958991                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3271730                       # number of demand (read+write) misses
system.l2.demand_misses::total                5230728                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst      1958991                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3271730                       # number of overall misses
system.l2.overall_misses::total               5230728                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 174850106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 282513134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     457363240500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 174850106500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 282513134000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    457363240500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst     17527235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     23776174                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             41303416                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     17527235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     23776174                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            41303416                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.111768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.137605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126642                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.111768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.137605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126642                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89255.186216                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86349.770305                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87437.779311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89255.186216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86349.770305                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87437.779311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 31                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.500000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     68640                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                           66                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             2764027                       # number of writebacks
system.l2.writebacks::total                   2764027                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data        20889                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               20890                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        20889                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              20890                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst      1958990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3250841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5209831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       880937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      1958990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3250841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6090768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 155259854576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 248832724773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 404092579349                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  56095571774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 155259854576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 248832724773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 460188151123                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.111768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.136727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126136                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.111768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.136727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79255.052132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76544.108055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77563.471704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63677.166215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79255.052132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76544.108055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75555.028713                       # average overall mshr miss latency
system.l2.replacements                        3883216                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7768588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7768588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7768588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7768588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     25112392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         25112392                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     25112392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     25112392                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2450413                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2450413                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       880937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         880937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  56095571774                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  56095571774                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63677.166215                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63677.166215                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus.data      3250046                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              3250046                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data       921903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             921903                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data   7622521005                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   7622521005                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data      4171949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          4171949                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.220977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.220977                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  8268.246231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8268.246231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data       921903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        921903                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data  19355411996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  19355411996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.220977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.220977                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 20995.063468                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20995.063468                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1702712                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1702712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       933548                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              933549                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  80838093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80838093000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data      2636260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2636261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.354118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86592.326265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86592.233509                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data         7723                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             7723                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       925825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         925825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  71118822203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  71118822203                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.351189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.351189                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76816.701000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76816.701000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     15568244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.data     18801730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34369974                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst      1958991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.data      2338164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4297159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 174850106500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.data 201673378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 376523484500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     17527235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.data     21139894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       38667133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.111768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.data     0.110604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.111132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89255.186216                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.data 86252.879610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87621.492363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.data        13166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13167                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      1958990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.data      2324998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4283988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 155259854576                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.data 177712419570                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 332972274146                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.111768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.data     0.109982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79255.052132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.data 76435.515028                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77724.838199                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      1663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1663000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.900000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92388.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        83150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.900000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82388.888889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82388.888889                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data       466618                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            466618                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data       497573                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          497573                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.switch_cpus.data     44087500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     44087500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.switch_cpus.data       964191                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        964191                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.516052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.516052                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.switch_cpus.data    88.605089                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    88.605089                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.switch_cpus.data          417                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          417                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data       497156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       497156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data  10547862498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  10547862498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.515620                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.515620                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 21216.403901                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21216.403901                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                20620862                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            20674179                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                40258                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4563613                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 127894.120395                       # Cycle average of tags in use
system.l2.tags.total_refs                    81493911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4481990                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.182529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5961191542500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   75116.051953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.464421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.127219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 20484.191225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.091998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32293.193579                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.327480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.089304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.140787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.557574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24264                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        106808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        20853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2699                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        84749                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.105783                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.465646                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2486189778                       # Number of tag accesses
system.l2.tags.data_accesses               2486189778                       # Number of data accesses
system.l2.tags.repl_invalid                    598774                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                3883216                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2764027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    789401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   1958990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3205557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005078525652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       154056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       154056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14472106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2616274                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5958813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2764027                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5958813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2764027                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4865                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5958813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2764027                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4379714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1060601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  234815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   94738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   54625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   31146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   18575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  96696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 105139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 140090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 152596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 156794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 158684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 161475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 165124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 164444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 162423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 162793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 169685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 183131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 155943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 154827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 154613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 154513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 154532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       154056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.647674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    760.303974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       154055    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-303103            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        154056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       154056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.941301                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.807609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.708185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51239     33.26%     33.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3449      2.24%     35.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            65829     42.73%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            17261     11.20%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5444      3.53%     92.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2815      1.83%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1833      1.19%     95.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1404      0.91%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1072      0.70%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              961      0.62%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              974      0.63%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              697      0.45%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              472      0.31%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              224      0.15%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               78      0.05%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               53      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               28      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               12      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                6      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                6      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37               10      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                3      0.00%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                5      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                2      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                4      0.00%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                5      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                4      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                4      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                5      0.00%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                5      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                2      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                3      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                6      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                5      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57                1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                2      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                4      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                2      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                5      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                3      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64                5      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::65                4      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66                6      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68                2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::69                4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70                4      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::71                2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72                3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::73                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74                3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::75                2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76                2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::77                6      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78                5      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80                4      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::81                3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::83                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84                5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::85                4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::87                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::89                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::91                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::93                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::95                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::97                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::101               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        154056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  311360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               381364032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176897728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    407.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  936400437500                       # Total gap between requests
system.mem_ctrls.avgGap                     107350.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     50521664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst    125375360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    205155648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    176893760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 53953033.901622116566                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 133890701.789000406861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 219089569.806197464466                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 188908168.786075741053                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       790428                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst      1958990                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      3209395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2764027                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  31028207054                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst  70551036321                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 108931257186                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 49591044773918                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     39254.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     36013.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33941.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17941592.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     50587392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst    125375360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    205401280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     381364480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst    125375360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total    125375616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    176897728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    176897728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       790428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst      1958990                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      3209395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5958820                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2764027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2764027                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     54023226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    133890702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    219351885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        407266291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    133890702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    133890975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    188912406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       188912406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    188912406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     54023226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    133890702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    219351885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       596178697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5953948                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2763965                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       285280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       127576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       178383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       123969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       241629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       209691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       207247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       262082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       203654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       159436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       142938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       142662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       134570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       126216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       121464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       129699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       136586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       601137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       157933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       132063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       238408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       128586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       134447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       125913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       167135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       147374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       137183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       132692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       265172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       272677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       185678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       194468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        87352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        84147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        84236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        84515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        86741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        85461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        84974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        85664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        87854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        85952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        86180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        87401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        89916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        86181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        87219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        88576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        89435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        86460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        88104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        84994                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        84554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        87215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        86102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        83264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        85914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        88830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        85685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        84827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        87319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        85410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        87209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        86274                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            106364042145                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           19838554736                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       210510500561                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17864.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35356.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3602431                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              96122                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.50                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            3.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      5019351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   111.158696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.455937                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   137.262352                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      3864084     76.98%     76.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       735726     14.66%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       176393      3.51%     95.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        84403      1.68%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        51392      1.02%     97.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33532      0.67%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        20944      0.42%     98.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        13388      0.27%     99.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        39489      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      5019351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             381052672                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          176893760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              406.933305                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              188.908169                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               42.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3846773194.991817                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    6791020452.819996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7670515589.993983                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3261085883.664039                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 81284471094.865982                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 397280390517.190125                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 31376559873.773254                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  531510816607.598389                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   567.610384                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  92664090702                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  42094150000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 801642547298                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3980296324.367777                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    7026742884.116755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   8660582668.686975                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  3259262333.376050                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 81284471094.865982                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 406047207339.164307                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 25324340338.327484                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  535582902983.244446                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   571.959042                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74153310827                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  42094150000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 820153327173                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5074504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2764027                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3552669                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           963423                       # Transaction distribution
system.membus.trans_dist::ReadExReq            884316                       # Transaction distribution
system.membus.trans_dist::ReadExResp           884316                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4284051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        790453                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        497157                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     19694916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               19694916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    558262208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               558262208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7419400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7419400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7419400                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         27278624598                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31891390763                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       548450089                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    410736002                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     18697100                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    238251473                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       227165782                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     95.347063                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed        49627906                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect       112245                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     13643745                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     11934671                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      1709074                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted      1424315                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    423096270                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       144654                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     15921067                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples   1711624937                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.372078                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.545815                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0   1097247903     64.11%     64.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    223110389     13.04%     77.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     89128910      5.21%     82.35% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     45909748      2.68%     85.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     29729983      1.74%     86.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5     23065824      1.35%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     17831508      1.04%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7     16658572      0.97%     90.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    168942100      9.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total   1711624937                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2005601183                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2348482357                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           832449954                       # Number of memory references committed
system.switch_cpus.commit.loads             516904969                       # Number of loads committed
system.switch_cpus.commit.amos                  72230                       # Number of atomic instructions committed
system.switch_cpus.commit.membars               72230                       # Number of memory barriers committed
system.switch_cpus.commit.branches          422793774                       # Number of branches committed
system.switch_cpus.commit.vector             26626550                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer          2134146672                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls      40121540                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        80136      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu   1502888678     63.99%     64.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      5095414      0.22%     64.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       633472      0.03%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     64.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc      1466891      0.06%     64.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     64.30% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd      2298142      0.10%     64.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu       167120      0.01%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp        43185      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     64.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      3351327      0.14%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         8038      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    516904969     22.01%     86.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite    315544985     13.44%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2348482357                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    168942100                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        639393074                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     580883217                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         505091701                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      33921350                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles       16196904                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved    220546610                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred       2812046                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2880250506                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       6370729                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    722309369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2559709700                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           548450089                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    288728359                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles            1033620972                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles        37958728                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles       145982                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        55140                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles       375424                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines         400178314                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes      10269715                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples   1775486251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.682535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.807437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0       1172378657     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         69831483      3.93%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         88921416      5.01%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         67022233      3.77%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         54484376      3.07%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         52389111      2.95%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         37607250      2.12%     86.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7         29762866      1.68%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        203088859     11.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total   1775486251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.292849                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.366778                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            33335758                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        98517177                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses       213088                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation       383250                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       55481288                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads     38686002                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache        2497026                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 936400798000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles       16196904                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        658169267                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       278344813                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     38057729                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         517275954                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     267441565                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2837966560                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1668286                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       36008613                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      132124443                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      103379656                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   2836999884                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          4086563442                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       3190584485                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups         31888801                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups       197915                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps    2357320377                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        479679463                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing         1193884                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         2532                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         161445287                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               4313940715                       # The number of ROB reads
system.switch_cpus.rob.writes              5607515084                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000002                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2342881176                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp          38672609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10532615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25116882                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14737744                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1245661                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         4171949                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        4171949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2636261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2636261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      38672587                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           22                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       964191                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       964191                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     52591688                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82512922                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             135104610                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1871587264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2876501760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             4748089024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         9418322                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177247104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55857873                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080349                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.271865                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51370206     91.97%     91.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4487184      8.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    483      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55857873                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6897592340000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        91407331951                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       26321352273                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38242631857                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
