<stg><name>backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="1192" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="16">
<![CDATA[
entry:2 %sext_ln98 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:3 %mul_ln98 = mul i24 %sext_ln98, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln98, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln98, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="14">
<![CDATA[
entry:6 %sext_ln98_1 = sext i14 %delta

]]></Node>
<StgValue><ssdm name="sext_ln98_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry:7 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln98, i32 9

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="24">
<![CDATA[
entry:8 %trunc_ln98 = trunc i24 %mul_ln98

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:9 %icmp_ln98 = icmp_ne  i9 %trunc_ln98, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry:10 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln98, i32 10

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %or_ln98 = or i1 %tmp_54, i1 %icmp_ln98

]]></Node>
<StgValue><ssdm name="or_ln98"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:12 %and_ln98 = and i1 %or_ln98, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln98"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="1">
<![CDATA[
entry:13 %zext_ln98 = zext i1 %and_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:14 %delta_1 = add i15 %sext_ln98_1, i15 %zext_ln98

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:20 %br_ln98 = br i1 %tmp, void %land.end64.i.i.i, void %land.rhs60.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln97"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %sext_ln98_2 = sext i15 %delta_1

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry:16 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln98_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %xor_ln98 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:18 %or_ln98_3 = or i1 %tmp_55, i1 %xor_ln98

]]></Node>
<StgValue><ssdm name="or_ln98_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %xor_ln98_1 = xor i1 %tmp, i1 %or_ln98_3

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
land.rhs60.i.i.i:0 %br_ln98 = br void %land.end64.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end64.i.i.i:0 %empty = phi i1 %tmp_55, void %land.rhs60.i.i.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:1 %xor_ln98_2 = xor i1 %xor_ln98_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:2 %or_ln98_1 = or i1 %tmp_55, i1 %xor_ln98_2

]]></Node>
<StgValue><ssdm name="or_ln98_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:3 %and_ln98_1 = and i1 %or_ln98_1, i1 %xor_ln98

]]></Node>
<StgValue><ssdm name="and_ln98_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:4 %and_ln98_2 = and i1 %tmp_55, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln98_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:5 %xor_ln98_3 = xor i1 %and_ln98_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln98_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:6 %and_ln98_3 = and i1 %empty, i1 %xor_ln98_3

]]></Node>
<StgValue><ssdm name="and_ln98_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
land.end64.i.i.i:7 %select_ln98 = select i1 %and_ln98_1, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln98"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end64.i.i.i:8 %or_ln98_2 = or i1 %and_ln98_1, i1 %and_ln98_3

]]></Node>
<StgValue><ssdm name="or_ln98_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
land.end64.i.i.i:9 %delta_2 = select i1 %or_ln98_2, i16 %select_ln98, i16 %sext_ln98_2

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:10 %sext_ln104 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:11 %sext_ln104_1 = sext i16 %delta_2

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
land.end64.i.i.i:14 %u_index = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0

]]></Node>
<StgValue><ssdm name="u_index"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
land.end64.i.i.i:15 %zext_ln108_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln108_2_cast"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="8">
<![CDATA[
land.end64.i.i.i:16 %zext_ln108_2 = zext i8 %zext_ln108_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln108_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
land.end64.i.i.i:17 %mul_ln108 = mul i24 %sext_ln104_1, i24 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:23 %zext_ln109_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln109_2_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:24 %zext_ln109_2 = zext i10 %zext_ln109_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:25 %mul_ln109 = mul i26 %zext_ln109_2, i26 %sext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln109"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8">
<![CDATA[
for.inc:12 %u_index_1 = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1

]]></Node>
<StgValue><ssdm name="u_index_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
for.inc:13 %zext_ln108_3_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln108_3_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="8">
<![CDATA[
for.inc:14 %zext_ln108_3 = zext i8 %zext_ln108_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln108_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc:15 %mul_ln108_1 = mul i24 %zext_ln108_3, i24 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln108_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6">
<![CDATA[
land.end64.i.i.i:12 %k = load i6 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="6">
<![CDATA[
land.end64.i.i.i:13 %trunc_ln104 = trunc i6 %k

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:19 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:24 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
land.end64.i.i.i:25 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
land.end64.i.i.i:26 %tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i3 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i3 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i3 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i3 4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, i3 5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, i3 6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, i3 7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, i16 0, i3 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
land.end64.i.i.i:27 %shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="26">
<![CDATA[
land.end64.i.i.i:28 %sext_ln108 = sext i26 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="26" op_0_bw="24">
<![CDATA[
land.end64.i.i.i:29 %sext_ln108_1 = sext i24 %mul_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="24">
<![CDATA[
land.end64.i.i.i:30 %sext_ln108_2 = sext i24 %mul_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
land.end64.i.i.i:31 %sub_ln108 = sub i27 %sext_ln108, i27 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
land.end64.i.i.i:32 %icmp_ln108 = icmp_eq  i26 %shl_ln, i26 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end64.i.i.i:33 %br_ln108 = br i1 %icmp_ln108, void %if.end.i.i511, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i.i509:0 %switch_ln108 = switch i3 %trunc_ln104, void %V42.i.i22.i.i482680.case.71973, i3 0, void %if.end.i.i511, i3 1, void %V42.i.i22.i.i482680.case.11967, i3 2, void %V42.i.i22.i.i482680.case.21968, i3 3, void %V42.i.i22.i.i482680.case.31969, i3 4, void %V42.i.i22.i.i482680.case.41970, i3 5, void %V42.i.i22.i.i482680.case.51971, i3 6, void %V42.i.i22.i.i482680.case.61972

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.61972:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.51971:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.41970:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.31969:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.21968:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.11967:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.71973:0 %br_ln108 = br void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 1, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 1, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 1, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 1, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 1, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 1, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla = phi i1 1, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 0, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:8 %mux_case_737056 = phi i16 0, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_737056"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:9 %mux_case_636949 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.71973, i16 0, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_636949"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:10 %mux_case_536842 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.61972, i16 0, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_536842"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:11 %mux_case_436735 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.51971, i16 0, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_436735"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:12 %mux_case_336628 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.41970, i16 0, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_336628"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:13 %mux_case_236521 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.31969, i16 0, void %V42.i.i22.i.i482680.case.21968, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_236521"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511:14 %mux_case_136414 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.71973, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.61972, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.51971, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.41970, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.31969, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %V42.i.i22.i.i482680.case.21968, i16 0, void %V42.i.i22.i.i482680.case.11967, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %land.end64.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="mux_case_136414"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:15 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108, i32 26

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511:16 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln108, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:17 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108, i32 9

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511:18 %trunc_ln108 = trunc i27 %sub_ln108

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511:19 %icmp_ln108_2 = icmp_ne  i9 %trunc_ln108, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln108_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:20 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108, i32 25

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511:21 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108, i32 10

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:22 %or_ln108 = or i1 %tmp_59, i1 %icmp_ln108_2

]]></Node>
<StgValue><ssdm name="or_ln108"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511:23 %and_ln108 = and i1 %or_ln108, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln108"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511:24 %zext_ln108 = zext i1 %and_ln108

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511:25 %add_ln108 = add i16 %trunc_ln4, i16 %zext_ln108

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.end.i.i511:26 %switch_ln108 = switch i3 %trunc_ln104, void %V42.i.i22.i.i482680.case.7, i3 0, void %V42.i.i22.i.i482680.exit, i3 1, void %V42.i.i22.i.i482680.case.1, i3 2, void %V42.i.i22.i.i482680.case.2, i3 3, void %V42.i.i22.i.i482680.case.3, i3 4, void %V42.i.i22.i.i482680.case.4, i3 5, void %V42.i.i22.i.i482680.case.5, i3 6, void %V42.i.i22.i.i482680.case.6

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:20 %zext_ln110_2_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln110_2_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:21 %zext_ln110_2 = zext i10 %zext_ln110_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:22 %mul_ln110 = mul i26 %zext_ln110_2, i26 %sext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="6" op_0_bw="6">
<![CDATA[
for.inc:10 %k_4 = load i6 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="6">
<![CDATA[
for.inc:11 %trunc_ln104_1 = trunc i6 %k_4

]]></Node>
<StgValue><ssdm name="trunc_ln104_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16">
<![CDATA[
for.inc:16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16">
<![CDATA[
for.inc:17 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16">
<![CDATA[
for.inc:18 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16">
<![CDATA[
for.inc:19 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16">
<![CDATA[
for.inc:20 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16">
<![CDATA[
for.inc:21 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16">
<![CDATA[
for.inc:22 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16">
<![CDATA[
for.inc:23 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa = load i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="3" op_16_bw="16" op_17_bw="16" op_18_bw="3">
<![CDATA[
for.inc:24 %tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i3 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i3 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i3 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i3 4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, i3 5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, i3 6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, i3 7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, i16 0, i3 %trunc_ln104_1

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
for.inc:25 %shl_ln108_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_49, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln108_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="27" op_0_bw="26">
<![CDATA[
for.inc:26 %sext_ln108_3 = sext i26 %shl_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="26" op_0_bw="24">
<![CDATA[
for.inc:27 %sext_ln108_4 = sext i24 %mul_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="27" op_0_bw="24">
<![CDATA[
for.inc:28 %sext_ln108_5 = sext i24 %mul_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc:29 %sub_ln108_1 = sub i27 %sext_ln108_3, i27 %sext_ln108_5

]]></Node>
<StgValue><ssdm name="sub_ln108_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.inc:30 %icmp_ln108_4 = icmp_eq  i26 %shl_ln108_1, i26 %sext_ln108_4

]]></Node>
<StgValue><ssdm name="icmp_ln108_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.new:0 %br_ln108 = br i1 %icmp_ln108_4, void %if.end.i.i511.1, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then.i.i509.1:0 %switch_ln108 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i482680.1.case.72081, i3 0, void %if.end.i.i511.1, i3 1, void %V42.i.i22.i.i482680.1.case.12075, i3 2, void %V42.i.i22.i.i482680.1.case.22076, i3 3, void %V42.i.i22.i.i482680.1.case.32077, i3 4, void %V42.i.i22.i.i482680.1.case.42078, i3 5, void %V42.i.i22.i.i482680.1.case.52079, i3 6, void %V42.i.i22.i.i482680.1.case.62080

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.62080:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.52079:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.42078:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.32077:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.22076:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.12075:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_4" val="1"/>
<literal name="trunc_ln104_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.72081:0 %br_ln108 = br void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 1, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 1, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1 = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 1, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1 = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 1, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1 = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 1, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1 = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 1, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1 = phi i1 1, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 0, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:8 %mux_case_71426224 = phi i16 0, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_71426224"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:9 %mux_case_61425217 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 0, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_61425217"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:10 %mux_case_51424210 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 0, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_51424210"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:11 %mux_case_41423203 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 0, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_41423203"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:12 %mux_case_31422196 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 0, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_31422196"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:13 %mux_case_21421189 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 0, void %V42.i.i22.i.i482680.1.case.22076, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_21421189"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:14 %mux_case_11420182 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.72081, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.62080, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.52079, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.42078, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.32077, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %V42.i.i22.i.i482680.1.case.22076, i16 0, void %V42.i.i22.i.i482680.1.case.12075, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %for.inc.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="mux_case_11420182"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:15 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i511.1:16 %trunc_ln108_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln108_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln108_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:17 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i511.1:18 %trunc_ln108_2 = trunc i27 %sub_ln108_1

]]></Node>
<StgValue><ssdm name="trunc_ln108_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i511.1:19 %icmp_ln108_6 = icmp_ne  i9 %trunc_ln108_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln108_6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:20 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i511.1:21 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln108_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511.1:22 %or_ln108_3 = or i1 %tmp_79, i1 %icmp_ln108_6

]]></Node>
<StgValue><ssdm name="or_ln108_3"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i511.1:23 %and_ln108_4 = and i1 %or_ln108_3, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln108_4"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i511.1:24 %zext_ln108_1 = zext i1 %and_ln108_4

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i511.1:25 %add_ln108_1 = add i16 %trunc_ln108_1, i16 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.end.i.i511.1:26 %switch_ln108 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i482680.1.case.7, i3 0, void %V42.i.i22.i.i482680.1.exit, i3 1, void %V42.i.i22.i.i482680.1.case.1, i3 2, void %V42.i.i22.i.i482680.1.case.2, i3 3, void %V42.i.i22.i.i482680.1.case.3, i3 4, void %V42.i.i22.i.i482680.1.case.4, i3 5, void %V42.i.i22.i.i482680.1.case.5, i3 6, void %V42.i.i22.i.i482680.1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:23 %zext_ln109_3_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln109_3_cast"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:24 %zext_ln109_3 = zext i10 %zext_ln109_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:25 %mul_ln109_1 = mul i26 %zext_ln109_3, i26 %sext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln109_1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="10" op_5_bw="8" op_6_bw="10" op_7_bw="8" op_8_bw="10" op_9_bw="8" op_10_bw="10" op_11_bw="8" op_12_bw="10" op_13_bw="8" op_14_bw="10" op_15_bw="8" op_16_bw="10" op_17_bw="8" op_18_bw="10" op_19_bw="8" op_20_bw="10" op_21_bw="8" op_22_bw="10" op_23_bw="8" op_24_bw="10" op_25_bw="8" op_26_bw="10" op_27_bw="8" op_28_bw="10" op_29_bw="8" op_30_bw="10" op_31_bw="8" op_32_bw="10" op_33_bw="8" op_34_bw="10" op_35_bw="8" op_36_bw="10" op_37_bw="8" op_38_bw="10" op_39_bw="8" op_40_bw="10" op_41_bw="8" op_42_bw="10" op_43_bw="8" op_44_bw="10" op_45_bw="8" op_46_bw="10" op_47_bw="8" op_48_bw="10" op_49_bw="8" op_50_bw="10" op_51_bw="8" op_52_bw="10" op_53_bw="8" op_54_bw="10" op_55_bw="8" op_56_bw="10" op_57_bw="8" op_58_bw="10" op_59_bw="8" op_60_bw="10" op_61_bw="8" op_62_bw="10" op_63_bw="8" op_64_bw="10" op_65_bw="8" op_66_bw="10" op_67_bw="8" op_68_bw="10" op_69_bw="8" op_70_bw="10" op_71_bw="8" op_72_bw="10" op_73_bw="8" op_74_bw="10" op_75_bw="8" op_76_bw="10" op_77_bw="8" op_78_bw="10" op_79_bw="8" op_80_bw="10" op_81_bw="8" op_82_bw="10" op_83_bw="8" op_84_bw="10" op_85_bw="8" op_86_bw="10" op_87_bw="8" op_88_bw="10" op_89_bw="8" op_90_bw="10" op_91_bw="8" op_92_bw="10" op_93_bw="8" op_94_bw="10" op_95_bw="8" op_96_bw="10" op_97_bw="8" op_98_bw="10" op_99_bw="8" op_100_bw="10" op_101_bw="8" op_102_bw="10" op_103_bw="8" op_104_bw="10" op_105_bw="8" op_106_bw="10" op_107_bw="8" op_108_bw="10" op_109_bw="8" op_110_bw="10" op_111_bw="8" op_112_bw="10" op_113_bw="8" op_114_bw="10" op_115_bw="8" op_116_bw="10" op_117_bw="8" op_118_bw="10" op_119_bw="8" op_120_bw="10" op_121_bw="8" op_122_bw="10" op_123_bw="8" op_124_bw="10" op_125_bw="8" op_126_bw="10" op_127_bw="8" op_128_bw="10" op_129_bw="8" op_130_bw="10" op_131_bw="8" op_132_bw="10" op_133_bw="8" op_134_bw="10" op_135_bw="8" op_136_bw="10" op_137_bw="8" op_138_bw="10" op_139_bw="8" op_140_bw="10" op_141_bw="8" op_142_bw="10" op_143_bw="8" op_144_bw="10" op_145_bw="8" op_146_bw="10" op_147_bw="8" op_148_bw="10" op_149_bw="8" op_150_bw="10" op_151_bw="8" op_152_bw="10" op_153_bw="8" op_154_bw="10" op_155_bw="8" op_156_bw="10" op_157_bw="8" op_158_bw="10" op_159_bw="8" op_160_bw="10" op_161_bw="8" op_162_bw="10" op_163_bw="8" op_164_bw="10" op_165_bw="8" op_166_bw="10" op_167_bw="8" op_168_bw="10" op_169_bw="8" op_170_bw="10" op_171_bw="8" op_172_bw="10" op_173_bw="8" op_174_bw="10" op_175_bw="8" op_176_bw="10" op_177_bw="8" op_178_bw="10" op_179_bw="8" op_180_bw="10" op_181_bw="8" op_182_bw="10" op_183_bw="8" op_184_bw="10" op_185_bw="8" op_186_bw="10" op_187_bw="8" op_188_bw="10" op_189_bw="8" op_190_bw="10" op_191_bw="8" op_192_bw="10" op_193_bw="8" op_194_bw="10" op_195_bw="8" op_196_bw="10" op_197_bw="8" op_198_bw="10" op_199_bw="8" op_200_bw="10" op_201_bw="8" op_202_bw="10" op_203_bw="8" op_204_bw="10" op_205_bw="8" op_206_bw="10" op_207_bw="8" op_208_bw="10" op_209_bw="8" op_210_bw="10" op_211_bw="8" op_212_bw="10" op_213_bw="8" op_214_bw="10" op_215_bw="8" op_216_bw="10" op_217_bw="8" op_218_bw="10" op_219_bw="8" op_220_bw="10" op_221_bw="8" op_222_bw="10" op_223_bw="8" op_224_bw="10" op_225_bw="8" op_226_bw="10" op_227_bw="8" op_228_bw="10" op_229_bw="8" op_230_bw="10" op_231_bw="8" op_232_bw="10" op_233_bw="8" op_234_bw="10" op_235_bw="8" op_236_bw="10" op_237_bw="8" op_238_bw="10" op_239_bw="8" op_240_bw="10" op_241_bw="8" op_242_bw="10" op_243_bw="8" op_244_bw="10" op_245_bw="8" op_246_bw="10" op_247_bw="8" op_248_bw="10" op_249_bw="8" op_250_bw="10" op_251_bw="8" op_252_bw="10" op_253_bw="8" op_254_bw="10" op_255_bw="8" op_256_bw="10" op_257_bw="8" op_258_bw="10" op_259_bw="8" op_260_bw="10" op_261_bw="8" op_262_bw="10" op_263_bw="8" op_264_bw="10" op_265_bw="8" op_266_bw="10" op_267_bw="8" op_268_bw="10" op_269_bw="8" op_270_bw="10" op_271_bw="8" op_272_bw="10" op_273_bw="8" op_274_bw="10" op_275_bw="8" op_276_bw="10" op_277_bw="8" op_278_bw="10" op_279_bw="8" op_280_bw="10" op_281_bw="8" op_282_bw="10" op_283_bw="8" op_284_bw="10" op_285_bw="8" op_286_bw="10" op_287_bw="8" op_288_bw="10" op_289_bw="8" op_290_bw="10" op_291_bw="8" op_292_bw="10" op_293_bw="8" op_294_bw="10" op_295_bw="8" op_296_bw="10" op_297_bw="8" op_298_bw="10" op_299_bw="8" op_300_bw="10" op_301_bw="8" op_302_bw="10" op_303_bw="8" op_304_bw="10" op_305_bw="8" op_306_bw="10" op_307_bw="8" op_308_bw="10" op_309_bw="8" op_310_bw="10" op_311_bw="8" op_312_bw="10" op_313_bw="8" op_314_bw="10" op_315_bw="8" op_316_bw="10" op_317_bw="8" op_318_bw="10" op_319_bw="8" op_320_bw="10" op_321_bw="8" op_322_bw="10" op_323_bw="8" op_324_bw="10" op_325_bw="8" op_326_bw="10" op_327_bw="8" op_328_bw="10" op_329_bw="8" op_330_bw="10" op_331_bw="8" op_332_bw="10" op_333_bw="8" op_334_bw="10" op_335_bw="8" op_336_bw="10" op_337_bw="8" op_338_bw="10" op_339_bw="8" op_340_bw="10" op_341_bw="8" op_342_bw="10" op_343_bw="8" op_344_bw="10" op_345_bw="8" op_346_bw="10" op_347_bw="8" op_348_bw="10" op_349_bw="8" op_350_bw="10" op_351_bw="8" op_352_bw="10" op_353_bw="8" op_354_bw="10" op_355_bw="8" op_356_bw="10" op_357_bw="8" op_358_bw="10" op_359_bw="8" op_360_bw="10" op_361_bw="8" op_362_bw="10" op_363_bw="8" op_364_bw="10" op_365_bw="8" op_366_bw="10" op_367_bw="8" op_368_bw="10" op_369_bw="8" op_370_bw="10" op_371_bw="8" op_372_bw="10" op_373_bw="8" op_374_bw="10" op_375_bw="8" op_376_bw="10" op_377_bw="8" op_378_bw="10" op_379_bw="8" op_380_bw="10" op_381_bw="8" op_382_bw="10" op_383_bw="8" op_384_bw="10" op_385_bw="8" op_386_bw="10" op_387_bw="8" op_388_bw="10" op_389_bw="8" op_390_bw="10" op_391_bw="8" op_392_bw="10" op_393_bw="8" op_394_bw="10" op_395_bw="8" op_396_bw="10" op_397_bw="8" op_398_bw="10" op_399_bw="8" op_400_bw="10" op_401_bw="8" op_402_bw="10" op_403_bw="8" op_404_bw="10" op_405_bw="8" op_406_bw="10" op_407_bw="8" op_408_bw="10" op_409_bw="8" op_410_bw="10" op_411_bw="8" op_412_bw="10" op_413_bw="8" op_414_bw="10" op_415_bw="8" op_416_bw="10" op_417_bw="8" op_418_bw="10" op_419_bw="8" op_420_bw="10" op_421_bw="8" op_422_bw="10" op_423_bw="8" op_424_bw="10" op_425_bw="8" op_426_bw="10" op_427_bw="8" op_428_bw="10" op_429_bw="8" op_430_bw="10" op_431_bw="8" op_432_bw="10" op_433_bw="8" op_434_bw="10" op_435_bw="8" op_436_bw="10" op_437_bw="8" op_438_bw="10" op_439_bw="8" op_440_bw="10" op_441_bw="8" op_442_bw="10" op_443_bw="8" op_444_bw="10" op_445_bw="8" op_446_bw="10" op_447_bw="8" op_448_bw="10" op_449_bw="8" op_450_bw="10" op_451_bw="8" op_452_bw="10" op_453_bw="8" op_454_bw="10" op_455_bw="8" op_456_bw="10" op_457_bw="8" op_458_bw="10" op_459_bw="8" op_460_bw="10" op_461_bw="8" op_462_bw="10" op_463_bw="8" op_464_bw="10" op_465_bw="8" op_466_bw="10" op_467_bw="8" op_468_bw="10" op_469_bw="8" op_470_bw="10" op_471_bw="8" op_472_bw="10" op_473_bw="8" op_474_bw="10" op_475_bw="8" op_476_bw="10" op_477_bw="8" op_478_bw="10" op_479_bw="8" op_480_bw="10" op_481_bw="8" op_482_bw="10" op_483_bw="8" op_484_bw="10" op_485_bw="8" op_486_bw="10" op_487_bw="8" op_488_bw="10" op_489_bw="8" op_490_bw="10" op_491_bw="8" op_492_bw="10" op_493_bw="8" op_494_bw="10" op_495_bw="8" op_496_bw="10" op_497_bw="8" op_498_bw="10" op_499_bw="8" op_500_bw="10" op_501_bw="8" op_502_bw="10" op_503_bw="8" op_504_bw="10" op_505_bw="8" op_506_bw="10" op_507_bw="8" op_508_bw="10" op_509_bw="8" op_510_bw="10" op_511_bw="8" op_512_bw="10" op_513_bw="10" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:20 %zext_ln110_3_cast = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln110_3_cast"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:21 %zext_ln110_3 = zext i10 %zext_ln110_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:22 %mul_ln110_1 = mul i26 %zext_ln110_3, i26 %sext_ln104

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla = phi i1 0, void %V42.i.i22.i.i482680.case.71973, i1 0, void %V42.i.i22.i.i482680.case.61972, i1 0, void %V42.i.i22.i.i482680.case.51971, i1 0, void %V42.i.i22.i.i482680.case.41970, i1 0, void %V42.i.i22.i.i482680.case.31969, i1 0, void %V42.i.i22.i.i482680.case.21968, i1 0, void %V42.i.i22.i.i482680.case.11967, i1 0, void %land.end64.i.i.i, i1 1, void %if.then.i.i509

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.6:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.5:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.4:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.3:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.2:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.1:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.7:0 %br_ln108 = br void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla, void %V42.i.i22.i.i482680.case.1, i1 1, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 %add_ln108, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %V42.i.i22.i.i482680.case.2, i1 1, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 %add_ln108, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.3, i1 1, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 %add_ln108, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.4, i1 1, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 %add_ln108, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.5, i1 1, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 %add_ln108, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.6, i1 1, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 %add_ln108, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.7, i1 1, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1 = phi i16 0, void %V42.i.i22.i.i482680.case.7, i16 %add_ln108, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1 = phi i1 1, void %V42.i.i22.i.i482680.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %V42.i.i22.i.i482680.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1 = phi i16 %add_ln108, void %V42.i.i22.i.i482680.case.7, i16 0, void %V42.i.i22.i.i482680.case.6, i16 0, void %V42.i.i22.i.i482680.case.5, i16 0, void %V42.i.i22.i.i482680.case.4, i16 0, void %V42.i.i22.i.i482680.case.3, i16 0, void %V42.i.i22.i.i482680.case.2, i16 0, void %V42.i.i22.i.i482680.case.1, i16 0, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:16 %mux_case_737055 = phi i16 %add_ln108, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_737056, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_737056, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_737055"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:17 %mux_case_636948 = phi i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.7, i16 %add_ln108, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_636949, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_636949, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_636948"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:18 %mux_case_536841 = phi i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.6, i16 %add_ln108, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_536842, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_536842, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_536841"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:19 %mux_case_436734 = phi i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.5, i16 %add_ln108, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_436735, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_436735, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_436734"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:20 %mux_case_336627 = phi i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.4, i16 %add_ln108, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_336628, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_336628, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_336627"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:21 %mux_case_236520 = phi i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.3, i16 %add_ln108, void %V42.i.i22.i.i482680.case.2, i16 %mux_case_236521, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_236521, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_236520"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:22 %mux_case_136413 = phi i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.7, i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.6, i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.5, i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.4, i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.3, i16 %mux_case_136414, void %V42.i.i22.i.i482680.case.2, i16 %add_ln108, void %V42.i.i22.i.i482680.case.1, i16 %mux_case_136414, void %if.end.i.i511

]]></Node>
<StgValue><ssdm name="mux_case_136413"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.exit:23 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln108, i32 15

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit:24 %xor_ln108 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit:25 %or_ln108_6 = or i1 %tmp_60, i1 %xor_ln108

]]></Node>
<StgValue><ssdm name="or_ln108_6"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit:26 %xor_ln108_2 = xor i1 %tmp_56, i1 %or_ln108_6

]]></Node>
<StgValue><ssdm name="xor_ln108_2"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.exit:27 %xor_ln108_1 = xor i1 %tmp_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.exit:28 %br_ln108 = br i1 %tmp_56, void %land.end67.i.i578, void %land.rhs63.i.i574

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i574:0 %br_ln108 = br void %land.end67.i.i578

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i578:0 %empty_15 = phi i1 %or_ln108_6, void %land.rhs63.i.i574, i1 0, void %V42.i.i22.i.i482680.exit

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:1 %xor_ln108_3 = xor i1 %xor_ln108_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_3"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:2 %or_ln108_1 = or i1 %tmp_60, i1 %xor_ln108_3

]]></Node>
<StgValue><ssdm name="or_ln108_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:3 %and_ln108_1 = and i1 %or_ln108_1, i1 %xor_ln108_1

]]></Node>
<StgValue><ssdm name="and_ln108_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:4 %and_ln108_2 = and i1 %tmp_56, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln108_2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:5 %xor_ln108_4 = xor i1 %and_ln108_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:6 %and_ln108_3 = and i1 %empty_15, i1 %xor_ln108_4

]]></Node>
<StgValue><ssdm name="and_ln108_3"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578:7 %or_ln108_2 = or i1 %and_ln108_3, i1 %and_ln108_1

]]></Node>
<StgValue><ssdm name="or_ln108_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i578:8 %br_ln108 = br i1 %or_ln108_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588:0 %br_ln108 = br i1 %and_ln108_1, void %if.else.i.i.i596, void %if.then2.i.i.i595

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596:0 %br_ln108 = br i1 %and_ln108_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then9.i.i.i600:0 %switch_ln108 = switch i3 %trunc_ln104, void %V42.i.i22.i.i482680.case.71955, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, i3 1, void %V42.i.i22.i.i482680.case.11949, i3 2, void %V42.i.i22.i.i482680.case.21950, i3 3, void %V42.i.i22.i.i482680.case.31951, i3 4, void %V42.i.i22.i.i482680.case.41952, i3 5, void %V42.i.i22.i.i482680.case.51953, i3 6, void %V42.i.i22.i.i482680.case.61954

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.61954:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.51953:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.41952:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.31951:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.21950:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.11949:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_3" val="1"/>
<literal name="and_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.71955:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then2.i.i.i595:0 %switch_ln108 = switch i3 %trunc_ln104, void %V42.i.i22.i.i482680.case.71964, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, i3 1, void %V42.i.i22.i.i482680.case.11958, i3 2, void %V42.i.i22.i.i482680.case.21959, i3 3, void %V42.i.i22.i.i482680.case.31960, i3 4, void %V42.i.i22.i.i482680.case.41961, i3 5, void %V42.i.i22.i.i482680.case.51962, i3 6, void %V42.i.i22.i.i482680.case.61963

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.61963:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.51962:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.41961:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.31960:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.21959:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.11958:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
<literal name="or_ln108_2" val="1"/>
<literal name="and_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.case.71964:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.31960, i16 32767, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.31951, i16 32768, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.41961, i16 32767, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.41952, i16 32768, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.51962, i16 32767, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.51953, i16 32768, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.61963, i16 32767, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.61954, i16 32768, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.71964, i16 32767, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.71955, i16 32768, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2 = phi i1 1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2 = phi i16 32767, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.11958, i16 32768, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:16 %mux_case_7370 = phi i16 32767, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.11958, i16 32768, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_737055, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_737055, void %if.else.i.i.i596, i16 %mux_case_737055, void %land.end67.i.i578, i16 %mux_case_737055, void %if.then2.i.i.i595, i16 %mux_case_737055, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_7370"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:17 %mux_case_6369 = phi i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.71964, i16 32767, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.71955, i16 32768, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_636948, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_636948, void %if.else.i.i.i596, i16 %mux_case_636948, void %land.end67.i.i578, i16 %mux_case_636948, void %if.then2.i.i.i595, i16 %mux_case_636948, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_6369"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:18 %mux_case_5368 = phi i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.61963, i16 32767, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.61954, i16 32768, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_536841, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_536841, void %if.else.i.i.i596, i16 %mux_case_536841, void %land.end67.i.i578, i16 %mux_case_536841, void %if.then2.i.i.i595, i16 %mux_case_536841, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_5368"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:19 %mux_case_4367 = phi i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.51962, i16 32767, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.51953, i16 32768, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_436734, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_436734, void %if.else.i.i.i596, i16 %mux_case_436734, void %land.end67.i.i578, i16 %mux_case_436734, void %if.then2.i.i.i595, i16 %mux_case_436734, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_4367"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:20 %mux_case_3366 = phi i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.41961, i16 32767, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.41952, i16 32768, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_336627, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_336627, void %if.else.i.i.i596, i16 %mux_case_336627, void %land.end67.i.i578, i16 %mux_case_336627, void %if.then2.i.i.i595, i16 %mux_case_336627, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_3366"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:21 %mux_case_2365 = phi i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.31960, i16 32767, void %V42.i.i22.i.i482680.case.21959, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.31951, i16 32768, void %V42.i.i22.i.i482680.case.21950, i16 %mux_case_236520, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_236520, void %if.else.i.i.i596, i16 %mux_case_236520, void %land.end67.i.i578, i16 %mux_case_236520, void %if.then2.i.i.i595, i16 %mux_case_236520, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_2365"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:22 %mux_case_1364 = phi i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.71964, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.61963, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.51962, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.41961, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.31960, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.21959, i16 32767, void %V42.i.i22.i.i482680.case.11958, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.71955, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.61954, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.51953, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.41952, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.31951, i16 %mux_case_136413, void %V42.i.i22.i.i482680.case.21950, i16 32768, void %V42.i.i22.i.i482680.case.11949, i16 %mux_case_136413, void %if.else.i.i.i596, i16 %mux_case_136413, void %land.end67.i.i578, i16 %mux_case_136413, void %if.then2.i.i.i595, i16 %mux_case_136413, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="mux_case_1364"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="16" op_16_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:26 %tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i3, i3 0, i16 %mux_case_1364, i3 1, i16 %mux_case_2365, i3 2, i16 %mux_case_3366, i3 3, i16 %mux_case_4367, i3 4, i16 %mux_case_5368, i3 5, i16 %mux_case_6369, i3 6, i16 %mux_case_7370, i16 0, i3 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:27 %shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_46, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:28 %sext_ln109 = sext i26 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:29 %sext_ln109_1 = sext i26 %mul_ln109

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:30 %sub_ln109 = sub i27 %sext_ln109, i27 %sext_ln109_1

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:31 %icmp_ln109 = icmp_eq  i26 %shl_ln1, i26 %mul_ln109

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then.i.i317:0 %switch_ln109 = switch i3 %trunc_ln104, void %V42.i.i22.i.i290706.case.61999, i3 6, void %V42.i.i22.i.i290706.case.72000, i3 0, void %if.end.i.i319, i3 1, void %V42.i.i22.i.i290706.case.21995, i3 2, void %V42.i.i22.i.i290706.case.31996, i3 3, void %V42.i.i22.i.i290706.case.41997, i3 4, void %V42.i.i22.i.i290706.case.51998

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:20 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109, i32 26

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319:23 %trunc_ln109 = trunc i27 %sub_ln109

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319:24 %icmp_ln109_2 = icmp_ne  i9 %trunc_ln109, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln109_2"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:25 %br_ln109 = br i1 %tmp_61, void %land.end67.i.i386, void %land.rhs63.i.i382

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:17 %zext_ln111_2_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index

]]></Node>
<StgValue><ssdm name="zext_ln111_2_cast"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:18 %zext_ln111_2 = zext i8 %zext_ln111_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:19 %mul_ln111 = mul i24 %zext_ln111_2, i24 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln111"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0">
<![CDATA[
if.end.i.i511.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla = phi i1 0, void %V42.i.i22.i.i482680.1.case.72081, i1 0, void %V42.i.i22.i.i482680.1.case.62080, i1 0, void %V42.i.i22.i.i482680.1.case.52079, i1 0, void %V42.i.i22.i.i482680.1.case.42078, i1 0, void %V42.i.i22.i.i482680.1.case.32077, i1 0, void %V42.i.i22.i.i482680.1.case.22076, i1 0, void %V42.i.i22.i.i482680.1.case.12075, i1 0, void %for.inc.new, i1 1, void %if.then.i.i509.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.6:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.5:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.4:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.3:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.2:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.1:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.7:0 %br_ln108 = br void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla, void %V42.i.i22.i.i482680.1.case.1, i1 1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 %add_ln108_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %V42.i.i22.i.i482680.1.case.2, i1 1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.3, i1 1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.4, i1 1, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.5, i1 1, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.6, i1 1, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.7, i1 1, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2 = phi i16 0, void %V42.i.i22.i.i482680.1.case.7, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2 = phi i1 1, void %V42.i.i22.i.i482680.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %V42.i.i22.i.i482680.1.case.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2 = phi i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.7, i16 0, void %V42.i.i22.i.i482680.1.case.6, i16 0, void %V42.i.i22.i.i482680.1.case.5, i16 0, void %V42.i.i22.i.i482680.1.case.4, i16 0, void %V42.i.i22.i.i482680.1.case.3, i16 0, void %V42.i.i22.i.i482680.1.case.2, i16 0, void %V42.i.i22.i.i482680.1.case.1, i16 0, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:16 %mux_case_71426223 = phi i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_71426224, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_71426224, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_71426223"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:17 %mux_case_61425216 = phi i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.7, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_61425217, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_61425217, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_61425216"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:18 %mux_case_51424209 = phi i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.6, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_51424210, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_51424210, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_51424209"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:19 %mux_case_41423202 = phi i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.5, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_41423203, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_41423203, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_41423202"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:20 %mux_case_31422195 = phi i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.4, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_31422196, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_31422196, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_31422195"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:21 %mux_case_21421188 = phi i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.3, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.2, i16 %mux_case_21421189, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_21421189, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_21421188"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:22 %mux_case_11420181 = phi i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.7, i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.6, i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.5, i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.4, i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.3, i16 %mux_case_11420182, void %V42.i.i22.i.i482680.1.case.2, i16 %add_ln108_1, void %V42.i.i22.i.i482680.1.case.1, i16 %mux_case_11420182, void %if.end.i.i511.1

]]></Node>
<StgValue><ssdm name="mux_case_11420181"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i482680.1.exit:23 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln108_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit:24 %xor_ln108_5 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_5"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit:25 %or_ln108_7 = or i1 %tmp_80, i1 %xor_ln108_5

]]></Node>
<StgValue><ssdm name="or_ln108_7"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit:26 %xor_ln108_6 = xor i1 %tmp_76, i1 %or_ln108_7

]]></Node>
<StgValue><ssdm name="xor_ln108_6"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i482680.1.exit:27 %xor_ln108_7 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_7"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.exit:28 %br_ln108 = br i1 %tmp_76, void %land.end67.i.i578.1, void %land.rhs63.i.i574.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i574.1:0 %br_ln108 = br void %land.end67.i.i578.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i578.1:0 %empty_19 = phi i1 %or_ln108_7, void %land.rhs63.i.i574.1, i1 0, void %V42.i.i22.i.i482680.1.exit

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:1 %xor_ln108_8 = xor i1 %xor_ln108_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_8"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:2 %or_ln108_4 = or i1 %tmp_80, i1 %xor_ln108_8

]]></Node>
<StgValue><ssdm name="or_ln108_4"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:3 %and_ln108_5 = and i1 %or_ln108_4, i1 %xor_ln108_7

]]></Node>
<StgValue><ssdm name="and_ln108_5"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:4 %and_ln108_6 = and i1 %tmp_76, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln108_6"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:5 %xor_ln108_9 = xor i1 %and_ln108_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln108_9"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:6 %and_ln108_7 = and i1 %empty_19, i1 %xor_ln108_9

]]></Node>
<StgValue><ssdm name="and_ln108_7"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i578.1:7 %or_ln108_5 = or i1 %and_ln108_7, i1 %and_ln108_5

]]></Node>
<StgValue><ssdm name="or_ln108_5"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i578.1:8 %br_ln108 = br i1 %or_ln108_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, void %if.end.i.i.i588.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i588.1:0 %br_ln108 = br i1 %and_ln108_5, void %if.else.i.i.i596.1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i596.1:0 %br_ln108 = br i1 %and_ln108_7, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, void %if.then9.i.i.i600.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then9.i.i.i600.1:0 %switch_ln108 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i482680.1.case.72072, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, i3 1, void %V42.i.i22.i.i482680.1.case.12066, i3 2, void %V42.i.i22.i.i482680.1.case.22067, i3 3, void %V42.i.i22.i.i482680.1.case.32068, i3 4, void %V42.i.i22.i.i482680.1.case.42069, i3 5, void %V42.i.i22.i.i482680.1.case.52070, i3 6, void %V42.i.i22.i.i482680.1.case.62071

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.62071:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.52070:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.42069:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.32068:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.22067:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.12066:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_7" val="1"/>
<literal name="and_ln108_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.72072:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then2.i.i.i595.1:0 %switch_ln108 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i482680.1.case.72063, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1, i3 1, void %V42.i.i22.i.i482680.1.case.12057, i3 2, void %V42.i.i22.i.i482680.1.case.22058, i3 3, void %V42.i.i22.i.i482680.1.case.32059, i3 4, void %V42.i.i22.i.i482680.1.case.42060, i3 5, void %V42.i.i22.i.i482680.1.case.52061, i3 6, void %V42.i.i22.i.i482680.1.case.62062

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.62062:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.52061:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.42060:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.32059:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.22058:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.12057:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
<literal name="or_ln108_5" val="1"/>
<literal name="and_ln108_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i482680.1.case.72063:0 %br_ln108 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.32059, i1 1, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.32068, i1 1, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.32059, i16 32767, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.32068, i16 32768, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.42060, i1 1, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.42069, i1 1, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.42060, i16 32767, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.42069, i16 32768, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.52061, i1 1, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.52070, i1 1, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.52061, i16 32767, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.52070, i16 32768, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.62062, i1 1, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.62071, i1 1, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.62062, i16 32767, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.62071, i16 32768, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.72063, i1 1, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.72072, i1 1, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.72063, i16 32767, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.72072, i16 32768, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:14 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3 = phi i1 1, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.12057, i1 1, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:15 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3 = phi i16 32767, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.12057, i16 32768, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:16 %mux_case_71426 = phi i16 32767, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.12057, i16 32768, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_71426223, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_71426223, void %if.else.i.i.i596.1, i16 %mux_case_71426223, void %land.end67.i.i578.1, i16 %mux_case_71426223, void %if.then9.i.i.i600.1, i16 %mux_case_71426223, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_71426"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:17 %mux_case_61425 = phi i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.72063, i16 32767, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.72072, i16 32768, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_61425216, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_61425216, void %if.else.i.i.i596.1, i16 %mux_case_61425216, void %land.end67.i.i578.1, i16 %mux_case_61425216, void %if.then9.i.i.i600.1, i16 %mux_case_61425216, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_61425"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:18 %mux_case_51424 = phi i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.62062, i16 32767, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.62071, i16 32768, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_51424209, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_51424209, void %if.else.i.i.i596.1, i16 %mux_case_51424209, void %land.end67.i.i578.1, i16 %mux_case_51424209, void %if.then9.i.i.i600.1, i16 %mux_case_51424209, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_51424"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:19 %mux_case_41423 = phi i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.52061, i16 32767, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.52070, i16 32768, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_41423202, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_41423202, void %if.else.i.i.i596.1, i16 %mux_case_41423202, void %land.end67.i.i578.1, i16 %mux_case_41423202, void %if.then9.i.i.i600.1, i16 %mux_case_41423202, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_41423"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:20 %mux_case_31422 = phi i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.42060, i16 32767, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.42069, i16 32768, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_31422195, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_31422195, void %if.else.i.i.i596.1, i16 %mux_case_31422195, void %land.end67.i.i578.1, i16 %mux_case_31422195, void %if.then9.i.i.i600.1, i16 %mux_case_31422195, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_31422"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:21 %mux_case_21421 = phi i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.32059, i16 32767, void %V42.i.i22.i.i482680.1.case.22058, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.32068, i16 32768, void %V42.i.i22.i.i482680.1.case.22067, i16 %mux_case_21421188, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_21421188, void %if.else.i.i.i596.1, i16 %mux_case_21421188, void %land.end67.i.i578.1, i16 %mux_case_21421188, void %if.then9.i.i.i600.1, i16 %mux_case_21421188, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_21421"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:22 %mux_case_11420 = phi i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.72063, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.62062, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.52061, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.42060, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.32059, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.22058, i16 32767, void %V42.i.i22.i.i482680.1.case.12057, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.72072, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.62071, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.52070, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.42069, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.32068, i16 %mux_case_11420181, void %V42.i.i22.i.i482680.1.case.22067, i16 32768, void %V42.i.i22.i.i482680.1.case.12066, i16 %mux_case_11420181, void %if.else.i.i.i596.1, i16 %mux_case_11420181, void %land.end67.i.i578.1, i16 %mux_case_11420181, void %if.then9.i.i.i600.1, i16 %mux_case_11420181, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="mux_case_11420"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="3" op_14_bw="16" op_15_bw="16" op_16_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:26 %tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i3, i3 0, i16 %mux_case_11420, i3 1, i16 %mux_case_21421, i3 2, i16 %mux_case_31422, i3 3, i16 %mux_case_41423, i3 4, i16 %mux_case_51424, i3 5, i16 %mux_case_61425, i3 6, i16 %mux_case_71426, i16 0, i3 %trunc_ln104_1

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:27 %shl_ln109_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_50, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln109_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:28 %sext_ln109_2 = sext i26 %shl_ln109_1

]]></Node>
<StgValue><ssdm name="sext_ln109_2"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:29 %sext_ln109_3 = sext i26 %mul_ln109_1

]]></Node>
<StgValue><ssdm name="sext_ln109_3"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:30 %sub_ln109_1 = sub i27 %sext_ln109_2, i27 %sext_ln109_3

]]></Node>
<StgValue><ssdm name="sub_ln109_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:31 %icmp_ln109_4 = icmp_eq  i26 %shl_ln109_1, i26 %mul_ln109_1

]]></Node>
<StgValue><ssdm name="icmp_ln109_4"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then.i.i317.1:0 %switch_ln109 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i290706.1.case.62107, i3 6, void %V42.i.i22.i.i290706.1.case.72108, i3 0, void %if.end.i.i319.1, i3 1, void %V42.i.i22.i.i290706.1.case.22103, i3 2, void %V42.i.i22.i.i290706.1.case.32104, i3 3, void %V42.i.i22.i.i290706.1.case.42105, i3 4, void %V42.i.i22.i.i290706.1.case.52106

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:20 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i319.1:23 %trunc_ln109_2 = trunc i27 %sub_ln109_1

]]></Node>
<StgValue><ssdm name="trunc_ln109_2"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i319.1:24 %icmp_ln109_5 = icmp_ne  i9 %trunc_ln109_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln109_5"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:25 %br_ln109 = br i1 %tmp_81, void %land.end67.i.i386.1, void %land.rhs63.i.i382.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8" op_258_bw="8" op_259_bw="8" op_260_bw="8" op_261_bw="8" op_262_bw="8" op_263_bw="8" op_264_bw="8" op_265_bw="8" op_266_bw="8" op_267_bw="8" op_268_bw="8" op_269_bw="8" op_270_bw="8" op_271_bw="8" op_272_bw="8" op_273_bw="8" op_274_bw="8" op_275_bw="8" op_276_bw="8" op_277_bw="8" op_278_bw="8" op_279_bw="8" op_280_bw="8" op_281_bw="8" op_282_bw="8" op_283_bw="8" op_284_bw="8" op_285_bw="8" op_286_bw="8" op_287_bw="8" op_288_bw="8" op_289_bw="8" op_290_bw="8" op_291_bw="8" op_292_bw="8" op_293_bw="8" op_294_bw="8" op_295_bw="8" op_296_bw="8" op_297_bw="8" op_298_bw="8" op_299_bw="8" op_300_bw="8" op_301_bw="8" op_302_bw="8" op_303_bw="8" op_304_bw="8" op_305_bw="8" op_306_bw="8" op_307_bw="8" op_308_bw="8" op_309_bw="8" op_310_bw="8" op_311_bw="8" op_312_bw="8" op_313_bw="8" op_314_bw="8" op_315_bw="8" op_316_bw="8" op_317_bw="8" op_318_bw="8" op_319_bw="8" op_320_bw="8" op_321_bw="8" op_322_bw="8" op_323_bw="8" op_324_bw="8" op_325_bw="8" op_326_bw="8" op_327_bw="8" op_328_bw="8" op_329_bw="8" op_330_bw="8" op_331_bw="8" op_332_bw="8" op_333_bw="8" op_334_bw="8" op_335_bw="8" op_336_bw="8" op_337_bw="8" op_338_bw="8" op_339_bw="8" op_340_bw="8" op_341_bw="8" op_342_bw="8" op_343_bw="8" op_344_bw="8" op_345_bw="8" op_346_bw="8" op_347_bw="8" op_348_bw="8" op_349_bw="8" op_350_bw="8" op_351_bw="8" op_352_bw="8" op_353_bw="8" op_354_bw="8" op_355_bw="8" op_356_bw="8" op_357_bw="8" op_358_bw="8" op_359_bw="8" op_360_bw="8" op_361_bw="8" op_362_bw="8" op_363_bw="8" op_364_bw="8" op_365_bw="8" op_366_bw="8" op_367_bw="8" op_368_bw="8" op_369_bw="8" op_370_bw="8" op_371_bw="8" op_372_bw="8" op_373_bw="8" op_374_bw="8" op_375_bw="8" op_376_bw="8" op_377_bw="8" op_378_bw="8" op_379_bw="8" op_380_bw="8" op_381_bw="8" op_382_bw="8" op_383_bw="8" op_384_bw="8" op_385_bw="8" op_386_bw="8" op_387_bw="8" op_388_bw="8" op_389_bw="8" op_390_bw="8" op_391_bw="8" op_392_bw="8" op_393_bw="8" op_394_bw="8" op_395_bw="8" op_396_bw="8" op_397_bw="8" op_398_bw="8" op_399_bw="8" op_400_bw="8" op_401_bw="8" op_402_bw="8" op_403_bw="8" op_404_bw="8" op_405_bw="8" op_406_bw="8" op_407_bw="8" op_408_bw="8" op_409_bw="8" op_410_bw="8" op_411_bw="8" op_412_bw="8" op_413_bw="8" op_414_bw="8" op_415_bw="8" op_416_bw="8" op_417_bw="8" op_418_bw="8" op_419_bw="8" op_420_bw="8" op_421_bw="8" op_422_bw="8" op_423_bw="8" op_424_bw="8" op_425_bw="8" op_426_bw="8" op_427_bw="8" op_428_bw="8" op_429_bw="8" op_430_bw="8" op_431_bw="8" op_432_bw="8" op_433_bw="8" op_434_bw="8" op_435_bw="8" op_436_bw="8" op_437_bw="8" op_438_bw="8" op_439_bw="8" op_440_bw="8" op_441_bw="8" op_442_bw="8" op_443_bw="8" op_444_bw="8" op_445_bw="8" op_446_bw="8" op_447_bw="8" op_448_bw="8" op_449_bw="8" op_450_bw="8" op_451_bw="8" op_452_bw="8" op_453_bw="8" op_454_bw="8" op_455_bw="8" op_456_bw="8" op_457_bw="8" op_458_bw="8" op_459_bw="8" op_460_bw="8" op_461_bw="8" op_462_bw="8" op_463_bw="8" op_464_bw="8" op_465_bw="8" op_466_bw="8" op_467_bw="8" op_468_bw="8" op_469_bw="8" op_470_bw="8" op_471_bw="8" op_472_bw="8" op_473_bw="8" op_474_bw="8" op_475_bw="8" op_476_bw="8" op_477_bw="8" op_478_bw="8" op_479_bw="8" op_480_bw="8" op_481_bw="8" op_482_bw="8" op_483_bw="8" op_484_bw="8" op_485_bw="8" op_486_bw="8" op_487_bw="8" op_488_bw="8" op_489_bw="8" op_490_bw="8" op_491_bw="8" op_492_bw="8" op_493_bw="8" op_494_bw="8" op_495_bw="8" op_496_bw="8" op_497_bw="8" op_498_bw="8" op_499_bw="8" op_500_bw="8" op_501_bw="8" op_502_bw="8" op_503_bw="8" op_504_bw="8" op_505_bw="8" op_506_bw="8" op_507_bw="8" op_508_bw="8" op_509_bw="8" op_510_bw="8" op_511_bw="8" op_512_bw="8" op_513_bw="8" op_514_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:17 %zext_ln111_3_cast = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %u_index_1

]]></Node>
<StgValue><ssdm name="zext_ln111_3_cast"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:18 %zext_ln111_3 = zext i8 %zext_ln111_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:19 %mul_ln111_1 = mul i24 %zext_ln111_3, i24 %sext_ln104_1

]]></Node>
<StgValue><ssdm name="mul_ln111_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1, void %land.end67.i.i578, i1 1, void %if.then2.i.i.i595, i1 1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.21959, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.21950, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1, void %land.end67.i.i578, i16 32767, void %if.then2.i.i.i595, i16 32768, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.71964, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.61963, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.51962, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.41961, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.31960, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.21959, i1 1, void %V42.i.i22.i.i482680.case.11958, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.71955, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.61954, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.51953, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.41952, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.31951, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %V42.i.i22.i.i482680.case.21950, i1 1, void %V42.i.i22.i.i482680.case.11949, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %if.else.i.i.i596, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %land.end67.i.i578, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %if.then2.i.i.i595, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.71964, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.61963, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.51962, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.41961, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.31960, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.21959, i16 32767, void %V42.i.i22.i.i482680.case.11958, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.71955, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.61954, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.51953, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.41952, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.31951, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %V42.i.i22.i.i482680.case.21950, i16 32768, void %V42.i.i22.i.i482680.case.11949, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %if.else.i.i.i596, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %land.end67.i.i578, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %if.then2.i.i.i595, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1, void %if.then9.i.i.i600

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602:32 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new:0 %br_ln109 = br i1 %icmp_ln109, void %if.end.i.i319, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.51998:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.41997:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.31996:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.21995:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.72000:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.61999:0 %br_ln109 = br void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 1, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 0, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 1, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %V42.i.i22.i.i290706.case.31996, i16 0, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 1, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %V42.i.i22.i.i290706.case.41997, i16 0, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 1, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %V42.i.i22.i.i290706.case.51998, i16 0, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 1, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %V42.i.i22.i.i290706.case.61999, i16 0, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3 = phi i1 1, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3 = phi i16 0, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %V42.i.i22.i.i290706.case.21995, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %V42.i.i22.i.i290706.case.61999, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %V42.i.i22.i.i290706.case.51998, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %V42.i.i22.i.i290706.case.41997, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %V42.i.i22.i.i290706.case.31996, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %V42.i.i22.i.i290706.case.21995, i1 1, void %V42.i.i22.i.i290706.case.72000, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %V42.i.i22.i.i290706.case.61999, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %V42.i.i22.i.i290706.case.51998, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %V42.i.i22.i.i290706.case.41997, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %V42.i.i22.i.i290706.case.31996, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %V42.i.i22.i.i290706.case.21995, i16 0, void %V42.i.i22.i.i290706.case.72000, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:14 %mux_case_7634112 = phi i16 %mux_case_7370, void %V42.i.i22.i.i290706.case.61999, i16 %mux_case_7370, void %V42.i.i22.i.i290706.case.51998, i16 %mux_case_7370, void %V42.i.i22.i.i290706.case.41997, i16 %mux_case_7370, void %V42.i.i22.i.i290706.case.31996, i16 %mux_case_7370, void %V42.i.i22.i.i290706.case.21995, i16 0, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_7370, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_7370, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_7634112"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:15 %mux_case_6633105 = phi i16 0, void %V42.i.i22.i.i290706.case.61999, i16 %mux_case_6369, void %V42.i.i22.i.i290706.case.51998, i16 %mux_case_6369, void %V42.i.i22.i.i290706.case.41997, i16 %mux_case_6369, void %V42.i.i22.i.i290706.case.31996, i16 %mux_case_6369, void %V42.i.i22.i.i290706.case.21995, i16 %mux_case_6369, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_6369, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_6369, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_6633105"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:16 %mux_case_563298 = phi i16 %mux_case_5368, void %V42.i.i22.i.i290706.case.61999, i16 0, void %V42.i.i22.i.i290706.case.51998, i16 %mux_case_5368, void %V42.i.i22.i.i290706.case.41997, i16 %mux_case_5368, void %V42.i.i22.i.i290706.case.31996, i16 %mux_case_5368, void %V42.i.i22.i.i290706.case.21995, i16 %mux_case_5368, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_5368, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_5368, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_563298"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:17 %mux_case_463191 = phi i16 %mux_case_4367, void %V42.i.i22.i.i290706.case.61999, i16 %mux_case_4367, void %V42.i.i22.i.i290706.case.51998, i16 0, void %V42.i.i22.i.i290706.case.41997, i16 %mux_case_4367, void %V42.i.i22.i.i290706.case.31996, i16 %mux_case_4367, void %V42.i.i22.i.i290706.case.21995, i16 %mux_case_4367, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_4367, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_4367, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_463191"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:18 %mux_case_363084 = phi i16 %mux_case_3366, void %V42.i.i22.i.i290706.case.61999, i16 %mux_case_3366, void %V42.i.i22.i.i290706.case.51998, i16 %mux_case_3366, void %V42.i.i22.i.i290706.case.41997, i16 0, void %V42.i.i22.i.i290706.case.31996, i16 %mux_case_3366, void %V42.i.i22.i.i290706.case.21995, i16 %mux_case_3366, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_3366, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_3366, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_363084"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319:19 %mux_case_262977 = phi i16 %mux_case_2365, void %V42.i.i22.i.i290706.case.61999, i16 %mux_case_2365, void %V42.i.i22.i.i290706.case.51998, i16 %mux_case_2365, void %V42.i.i22.i.i290706.case.41997, i16 %mux_case_2365, void %V42.i.i22.i.i290706.case.31996, i16 0, void %V42.i.i22.i.i290706.case.21995, i16 %mux_case_2365, void %V42.i.i22.i.i290706.case.72000, i16 %mux_case_2365, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.new, i16 %mux_case_2365, void %if.then.i.i317

]]></Node>
<StgValue><ssdm name="mux_case_262977"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319:21 %trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln109, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:22 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109, i32 9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:25 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109, i32 25

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319:26 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109, i32 10

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:27 %or_ln109 = or i1 %tmp_64, i1 %icmp_ln109_2

]]></Node>
<StgValue><ssdm name="or_ln109"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319:28 %and_ln109 = and i1 %or_ln109, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln109"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319:29 %zext_ln109 = zext i1 %and_ln109

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319:30 %add_ln109 = add i16 %trunc_ln5, i16 %zext_ln109

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.end.i.i319:31 %switch_ln109 = switch i3 %trunc_ln104, void %V42.i.i22.i.i290706.case.6, i3 6, void %V42.i.i22.i.i290706.case.7, i3 0, void %V42.i.i22.i.i290706.exit, i3 1, void %V42.i.i22.i.i290706.case.2, i3 2, void %V42.i.i22.i.i290706.case.3, i3 3, void %V42.i.i22.i.i290706.case.4, i3 4, void %V42.i.i22.i.i290706.case.5

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.5:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.4:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.3:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.2:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.7:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln104" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.6:0 %br_ln109 = br void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3, void %V42.i.i22.i.i290706.case.7, i1 1, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3, void %V42.i.i22.i.i290706.case.7, i16 %add_ln109, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %V42.i.i22.i.i290706.case.3, i1 1, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %V42.i.i22.i.i290706.case.3, i16 %add_ln109, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %V42.i.i22.i.i290706.case.4, i1 1, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %V42.i.i22.i.i290706.case.4, i16 %add_ln109, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %V42.i.i22.i.i290706.case.5, i1 1, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %V42.i.i22.i.i290706.case.5, i16 %add_ln109, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %V42.i.i22.i.i290706.case.6, i1 1, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %V42.i.i22.i.i290706.case.6, i16 %add_ln109, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4 = phi i1 1, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %V42.i.i22.i.i290706.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4 = phi i16 %add_ln109, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %V42.i.i22.i.i290706.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %V42.i.i22.i.i290706.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %V42.i.i22.i.i290706.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %V42.i.i22.i.i290706.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %V42.i.i22.i.i290706.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %V42.i.i22.i.i290706.case.2, i1 1, void %V42.i.i22.i.i290706.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %V42.i.i22.i.i290706.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %V42.i.i22.i.i290706.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %V42.i.i22.i.i290706.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %V42.i.i22.i.i290706.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %V42.i.i22.i.i290706.case.2, i16 %add_ln109, void %V42.i.i22.i.i290706.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:14 %mux_case_7634111 = phi i16 %mux_case_7634112, void %V42.i.i22.i.i290706.case.6, i16 %mux_case_7634112, void %V42.i.i22.i.i290706.case.5, i16 %mux_case_7634112, void %V42.i.i22.i.i290706.case.4, i16 %mux_case_7634112, void %V42.i.i22.i.i290706.case.3, i16 %mux_case_7634112, void %V42.i.i22.i.i290706.case.2, i16 %add_ln109, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_7634112, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_7634111"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:15 %mux_case_6633104 = phi i16 %add_ln109, void %V42.i.i22.i.i290706.case.6, i16 %mux_case_6633105, void %V42.i.i22.i.i290706.case.5, i16 %mux_case_6633105, void %V42.i.i22.i.i290706.case.4, i16 %mux_case_6633105, void %V42.i.i22.i.i290706.case.3, i16 %mux_case_6633105, void %V42.i.i22.i.i290706.case.2, i16 %mux_case_6633105, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_6633105, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_6633104"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:16 %mux_case_563297 = phi i16 %mux_case_563298, void %V42.i.i22.i.i290706.case.6, i16 %add_ln109, void %V42.i.i22.i.i290706.case.5, i16 %mux_case_563298, void %V42.i.i22.i.i290706.case.4, i16 %mux_case_563298, void %V42.i.i22.i.i290706.case.3, i16 %mux_case_563298, void %V42.i.i22.i.i290706.case.2, i16 %mux_case_563298, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_563298, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_563297"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:17 %mux_case_463190 = phi i16 %mux_case_463191, void %V42.i.i22.i.i290706.case.6, i16 %mux_case_463191, void %V42.i.i22.i.i290706.case.5, i16 %add_ln109, void %V42.i.i22.i.i290706.case.4, i16 %mux_case_463191, void %V42.i.i22.i.i290706.case.3, i16 %mux_case_463191, void %V42.i.i22.i.i290706.case.2, i16 %mux_case_463191, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_463191, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_463190"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:18 %mux_case_363083 = phi i16 %mux_case_363084, void %V42.i.i22.i.i290706.case.6, i16 %mux_case_363084, void %V42.i.i22.i.i290706.case.5, i16 %mux_case_363084, void %V42.i.i22.i.i290706.case.4, i16 %add_ln109, void %V42.i.i22.i.i290706.case.3, i16 %mux_case_363084, void %V42.i.i22.i.i290706.case.2, i16 %mux_case_363084, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_363084, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_363083"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.exit:19 %mux_case_262976 = phi i16 %mux_case_262977, void %V42.i.i22.i.i290706.case.6, i16 %mux_case_262977, void %V42.i.i22.i.i290706.case.5, i16 %mux_case_262977, void %V42.i.i22.i.i290706.case.4, i16 %mux_case_262977, void %V42.i.i22.i.i290706.case.3, i16 %add_ln109, void %V42.i.i22.i.i290706.case.2, i16 %mux_case_262977, void %V42.i.i22.i.i290706.case.7, i16 %mux_case_262977, void %if.end.i.i319

]]></Node>
<StgValue><ssdm name="mux_case_262976"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.exit:20 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln109, i32 15

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit:21 %xor_ln109 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit:22 %or_ln109_6 = or i1 %tmp_65, i1 %xor_ln109

]]></Node>
<StgValue><ssdm name="or_ln109_6"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit:23 %xor_ln109_2 = xor i1 %tmp_61, i1 %or_ln109_6

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.exit:24 %xor_ln109_1 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i382:0 %br_ln109 = br void %land.end67.i.i386

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i386:0 %empty_16 = phi i1 %or_ln109_6, void %land.rhs63.i.i382, i1 0, void %V42.i.i22.i.i290706.exit

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:1 %xor_ln109_3 = xor i1 %xor_ln109_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_3"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:2 %or_ln109_1 = or i1 %tmp_65, i1 %xor_ln109_3

]]></Node>
<StgValue><ssdm name="or_ln109_1"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:3 %and_ln109_1 = and i1 %or_ln109_1, i1 %xor_ln109_1

]]></Node>
<StgValue><ssdm name="and_ln109_1"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:4 %and_ln109_2 = and i1 %tmp_61, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln109_2"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:5 %xor_ln109_4 = xor i1 %and_ln109_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_4"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:6 %and_ln109_3 = and i1 %empty_16, i1 %xor_ln109_4

]]></Node>
<StgValue><ssdm name="and_ln109_3"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386:7 %or_ln109_2 = or i1 %and_ln109_3, i1 %and_ln109_1

]]></Node>
<StgValue><ssdm name="or_ln109_2"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i386:8 %br_ln109 = br i1 %or_ln109_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396:0 %br_ln109 = br i1 %and_ln109_1, void %if.else.i.i.i404, void %if.then2.i.i.i403

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404:0 %br_ln109 = br i1 %and_ln109_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then9.i.i.i408:0 %switch_ln109 = switch i3 %trunc_ln104, void %V42.i.i22.i.i290706.case.61981, i3 6, void %V42.i.i22.i.i290706.case.71982, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, i3 1, void %V42.i.i22.i.i290706.case.21977, i3 2, void %V42.i.i22.i.i290706.case.31978, i3 3, void %V42.i.i22.i.i290706.case.41979, i3 4, void %V42.i.i22.i.i290706.case.51980

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.51980:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.41979:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.31978:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.21977:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.71982:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_3" val="1"/>
<literal name="and_ln109_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.61981:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then2.i.i.i403:0 %switch_ln109 = switch i3 %trunc_ln104, void %V42.i.i22.i.i290706.case.61990, i3 6, void %V42.i.i22.i.i290706.case.71991, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, i3 1, void %V42.i.i22.i.i290706.case.21986, i3 2, void %V42.i.i22.i.i290706.case.31987, i3 3, void %V42.i.i22.i.i290706.case.41988, i3 4, void %V42.i.i22.i.i290706.case.51989

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.51989:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.41988:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.31987:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.21986:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-2"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.71991:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-1"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln109_2" val="1"/>
<literal name="and_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.case.61990:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:14 %mux_case_7634 = phi i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.61990, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.51989, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.41988, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.31987, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.21986, i16 32767, void %V42.i.i22.i.i290706.case.71991, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.61981, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.51980, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.41979, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.31978, i16 %mux_case_7634111, void %V42.i.i22.i.i290706.case.21977, i16 32768, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_7634111, void %if.else.i.i.i404, i16 %mux_case_7634111, void %land.end67.i.i386, i16 %mux_case_7634111, void %if.then2.i.i.i403, i16 %mux_case_7634111, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_7634"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:15 %mux_case_6633 = phi i16 32767, void %V42.i.i22.i.i290706.case.61990, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.51989, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.41988, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.31987, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.21986, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.71991, i16 32768, void %V42.i.i22.i.i290706.case.61981, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.51980, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.41979, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.31978, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.21977, i16 %mux_case_6633104, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_6633104, void %if.else.i.i.i404, i16 %mux_case_6633104, void %land.end67.i.i386, i16 %mux_case_6633104, void %if.then2.i.i.i403, i16 %mux_case_6633104, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_6633"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:16 %mux_case_5632 = phi i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.61990, i16 32767, void %V42.i.i22.i.i290706.case.51989, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.41988, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.31987, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.21986, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.71991, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.61981, i16 32768, void %V42.i.i22.i.i290706.case.51980, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.41979, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.31978, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.21977, i16 %mux_case_563297, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_563297, void %if.else.i.i.i404, i16 %mux_case_563297, void %land.end67.i.i386, i16 %mux_case_563297, void %if.then2.i.i.i403, i16 %mux_case_563297, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_5632"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:17 %mux_case_4631 = phi i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.61990, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.51989, i16 32767, void %V42.i.i22.i.i290706.case.41988, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.31987, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.21986, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.71991, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.61981, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.51980, i16 32768, void %V42.i.i22.i.i290706.case.41979, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.31978, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.21977, i16 %mux_case_463190, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_463190, void %if.else.i.i.i404, i16 %mux_case_463190, void %land.end67.i.i386, i16 %mux_case_463190, void %if.then2.i.i.i403, i16 %mux_case_463190, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_4631"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:18 %mux_case_3630 = phi i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.61990, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.51989, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.41988, i16 32767, void %V42.i.i22.i.i290706.case.31987, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.21986, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.71991, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.61981, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.51980, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.41979, i16 32768, void %V42.i.i22.i.i290706.case.31978, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.21977, i16 %mux_case_363083, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_363083, void %if.else.i.i.i404, i16 %mux_case_363083, void %land.end67.i.i386, i16 %mux_case_363083, void %if.then2.i.i.i403, i16 %mux_case_363083, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_3630"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:19 %mux_case_2629 = phi i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.61990, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.51989, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.41988, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.31987, i16 32767, void %V42.i.i22.i.i290706.case.21986, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.71991, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.61981, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.51980, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.41979, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.31978, i16 32768, void %V42.i.i22.i.i290706.case.21977, i16 %mux_case_262976, void %V42.i.i22.i.i290706.case.71982, i16 %mux_case_262976, void %if.else.i.i.i404, i16 %mux_case_262976, void %land.end67.i.i386, i16 %mux_case_262976, void %if.then2.i.i.i403, i16 %mux_case_262976, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="mux_case_2629"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="16" op_14_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:23 %tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %mux_case_2629, i3 1, i16 %mux_case_3630, i3 2, i16 %mux_case_4631, i3 3, i16 %mux_case_5632, i3 4, i16 %mux_case_6633, i3 5, i16 %mux_case_7634, i16 0, i3 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:24 %shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_47, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:25 %sext_ln110 = sext i26 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:26 %sext_ln110_1 = sext i26 %mul_ln110

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:27 %sub_ln110 = sub i27 %sext_ln110, i27 %sext_ln110_1

]]></Node>
<StgValue><ssdm name="sub_ln110"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:28 %icmp_ln110 = icmp_eq  i26 %shl_ln2, i26 %mul_ln110

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.22058, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.22067, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1, void %land.end67.i.i578.1, i1 1, void %if.then9.i.i.i600.1, i1 1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.22058, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.22067, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1, void %land.end67.i.i578.1, i16 32768, void %if.then9.i.i.i600.1, i16 32767, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0" op_32_bw="1" op_33_bw="0" op_34_bw="1" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.72063, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.62062, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.52061, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.42060, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.32059, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.22058, i1 1, void %V42.i.i22.i.i482680.1.case.12057, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.72072, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.62071, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.52070, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.42069, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.32068, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %V42.i.i22.i.i482680.1.case.22067, i1 1, void %V42.i.i22.i.i482680.1.case.12066, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %if.else.i.i.i596.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %land.end67.i.i578.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %if.then9.i.i.i600.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0" op_32_bw="16" op_33_bw="0" op_34_bw="16" op_35_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.72063, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.62062, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.52061, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.42060, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.32059, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.22058, i16 32767, void %V42.i.i22.i.i482680.1.case.12057, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.72072, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.62071, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.52070, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.42069, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.32068, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %V42.i.i22.i.i482680.1.case.22067, i16 32768, void %V42.i.i22.i.i482680.1.case.12066, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %if.else.i.i.i596.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %land.end67.i.i578.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %if.then9.i.i.i600.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1, void %if.then2.i.i.i595.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1:32 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, void %mergeST12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST12:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
mergeST12:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new:0 %br_ln109 = br i1 %icmp_ln109_4, void %if.end.i.i319.1, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.52106:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.42105:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.32104:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.22103:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.72108:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="icmp_ln109_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.62107:0 %br_ln109 = br void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 1, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 0, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %V42.i.i22.i.i290706.1.case.32104, i1 1, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %V42.i.i22.i.i290706.1.case.32104, i16 0, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %V42.i.i22.i.i290706.1.case.42105, i1 1, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %V42.i.i22.i.i290706.1.case.42105, i16 0, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %V42.i.i22.i.i290706.1.case.52106, i1 1, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %V42.i.i22.i.i290706.1.case.52106, i16 0, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %V42.i.i22.i.i290706.1.case.62107, i1 1, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %V42.i.i22.i.i290706.1.case.62107, i16 0, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4 = phi i1 1, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %V42.i.i22.i.i290706.1.case.22103, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4 = phi i16 0, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %V42.i.i22.i.i290706.1.case.22103, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %V42.i.i22.i.i290706.1.case.62107, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %V42.i.i22.i.i290706.1.case.52106, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %V42.i.i22.i.i290706.1.case.42105, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %V42.i.i22.i.i290706.1.case.32104, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %V42.i.i22.i.i290706.1.case.22103, i1 1, void %V42.i.i22.i.i290706.1.case.72108, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %V42.i.i22.i.i290706.1.case.62107, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %V42.i.i22.i.i290706.1.case.52106, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %V42.i.i22.i.i290706.1.case.42105, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %V42.i.i22.i.i290706.1.case.32104, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %V42.i.i22.i.i290706.1.case.22103, i16 0, void %V42.i.i22.i.i290706.1.case.72108, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:14 %mux_case_71690280 = phi i16 %mux_case_71426, void %V42.i.i22.i.i290706.1.case.62107, i16 %mux_case_71426, void %V42.i.i22.i.i290706.1.case.52106, i16 %mux_case_71426, void %V42.i.i22.i.i290706.1.case.42105, i16 %mux_case_71426, void %V42.i.i22.i.i290706.1.case.32104, i16 %mux_case_71426, void %V42.i.i22.i.i290706.1.case.22103, i16 0, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_71426, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_71426, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_71690280"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:15 %mux_case_61689273 = phi i16 0, void %V42.i.i22.i.i290706.1.case.62107, i16 %mux_case_61425, void %V42.i.i22.i.i290706.1.case.52106, i16 %mux_case_61425, void %V42.i.i22.i.i290706.1.case.42105, i16 %mux_case_61425, void %V42.i.i22.i.i290706.1.case.32104, i16 %mux_case_61425, void %V42.i.i22.i.i290706.1.case.22103, i16 %mux_case_61425, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_61425, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_61425, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_61689273"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:16 %mux_case_51688266 = phi i16 %mux_case_51424, void %V42.i.i22.i.i290706.1.case.62107, i16 0, void %V42.i.i22.i.i290706.1.case.52106, i16 %mux_case_51424, void %V42.i.i22.i.i290706.1.case.42105, i16 %mux_case_51424, void %V42.i.i22.i.i290706.1.case.32104, i16 %mux_case_51424, void %V42.i.i22.i.i290706.1.case.22103, i16 %mux_case_51424, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_51424, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_51424, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_51688266"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:17 %mux_case_41687259 = phi i16 %mux_case_41423, void %V42.i.i22.i.i290706.1.case.62107, i16 %mux_case_41423, void %V42.i.i22.i.i290706.1.case.52106, i16 0, void %V42.i.i22.i.i290706.1.case.42105, i16 %mux_case_41423, void %V42.i.i22.i.i290706.1.case.32104, i16 %mux_case_41423, void %V42.i.i22.i.i290706.1.case.22103, i16 %mux_case_41423, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_41423, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_41423, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_41687259"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:18 %mux_case_31686252 = phi i16 %mux_case_31422, void %V42.i.i22.i.i290706.1.case.62107, i16 %mux_case_31422, void %V42.i.i22.i.i290706.1.case.52106, i16 %mux_case_31422, void %V42.i.i22.i.i290706.1.case.42105, i16 0, void %V42.i.i22.i.i290706.1.case.32104, i16 %mux_case_31422, void %V42.i.i22.i.i290706.1.case.22103, i16 %mux_case_31422, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_31422, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_31422, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_31686252"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0">
<![CDATA[
if.end.i.i319.1:19 %mux_case_21685245 = phi i16 %mux_case_21421, void %V42.i.i22.i.i290706.1.case.62107, i16 %mux_case_21421, void %V42.i.i22.i.i290706.1.case.52106, i16 %mux_case_21421, void %V42.i.i22.i.i290706.1.case.42105, i16 %mux_case_21421, void %V42.i.i22.i.i290706.1.case.32104, i16 0, void %V42.i.i22.i.i290706.1.case.22103, i16 %mux_case_21421, void %V42.i.i22.i.i290706.1.case.72108, i16 %mux_case_21421, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602.1.new, i16 %mux_case_21421, void %if.then.i.i317.1

]]></Node>
<StgValue><ssdm name="mux_case_21685245"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i319.1:21 %trunc_ln109_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln109_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:22 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:25 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i319.1:26 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln109_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319.1:27 %or_ln109_3 = or i1 %tmp_84, i1 %icmp_ln109_5

]]></Node>
<StgValue><ssdm name="or_ln109_3"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i319.1:28 %and_ln109_4 = and i1 %or_ln109_3, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln109_4"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i319.1:29 %zext_ln109_1 = zext i1 %and_ln109_4

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i319.1:30 %add_ln109_1 = add i16 %trunc_ln109_1, i16 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.end.i.i319.1:31 %switch_ln109 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i290706.1.case.6, i3 6, void %V42.i.i22.i.i290706.1.case.7, i3 0, void %V42.i.i22.i.i290706.1.exit, i3 1, void %V42.i.i22.i.i290706.1.case.2, i3 2, void %V42.i.i22.i.i290706.1.case.3, i3 3, void %V42.i.i22.i.i290706.1.case.4, i3 4, void %V42.i.i22.i.i290706.1.case.5

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.5:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.4:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.3:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.2:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.7:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.6:0 %br_ln109 = br void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3, void %V42.i.i22.i.i290706.1.case.7, i1 1, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3, void %V42.i.i22.i.i290706.1.case.7, i16 %add_ln109_1, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %V42.i.i22.i.i290706.1.case.3, i1 1, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %V42.i.i22.i.i290706.1.case.3, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %V42.i.i22.i.i290706.1.case.4, i1 1, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %V42.i.i22.i.i290706.1.case.4, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %V42.i.i22.i.i290706.1.case.5, i1 1, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %V42.i.i22.i.i290706.1.case.5, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %V42.i.i22.i.i290706.1.case.6, i1 1, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %V42.i.i22.i.i290706.1.case.6, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5 = phi i1 1, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %V42.i.i22.i.i290706.1.case.2, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5 = phi i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %V42.i.i22.i.i290706.1.case.2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %V42.i.i22.i.i290706.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %V42.i.i22.i.i290706.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %V42.i.i22.i.i290706.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %V42.i.i22.i.i290706.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %V42.i.i22.i.i290706.1.case.2, i1 1, void %V42.i.i22.i.i290706.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %V42.i.i22.i.i290706.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %V42.i.i22.i.i290706.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %V42.i.i22.i.i290706.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %V42.i.i22.i.i290706.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %V42.i.i22.i.i290706.1.case.2, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:14 %mux_case_71690279 = phi i16 %mux_case_71690280, void %V42.i.i22.i.i290706.1.case.6, i16 %mux_case_71690280, void %V42.i.i22.i.i290706.1.case.5, i16 %mux_case_71690280, void %V42.i.i22.i.i290706.1.case.4, i16 %mux_case_71690280, void %V42.i.i22.i.i290706.1.case.3, i16 %mux_case_71690280, void %V42.i.i22.i.i290706.1.case.2, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_71690280, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_71690279"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:15 %mux_case_61689272 = phi i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.6, i16 %mux_case_61689273, void %V42.i.i22.i.i290706.1.case.5, i16 %mux_case_61689273, void %V42.i.i22.i.i290706.1.case.4, i16 %mux_case_61689273, void %V42.i.i22.i.i290706.1.case.3, i16 %mux_case_61689273, void %V42.i.i22.i.i290706.1.case.2, i16 %mux_case_61689273, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_61689273, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_61689272"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:16 %mux_case_51688265 = phi i16 %mux_case_51688266, void %V42.i.i22.i.i290706.1.case.6, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.5, i16 %mux_case_51688266, void %V42.i.i22.i.i290706.1.case.4, i16 %mux_case_51688266, void %V42.i.i22.i.i290706.1.case.3, i16 %mux_case_51688266, void %V42.i.i22.i.i290706.1.case.2, i16 %mux_case_51688266, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_51688266, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_51688265"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:17 %mux_case_41687258 = phi i16 %mux_case_41687259, void %V42.i.i22.i.i290706.1.case.6, i16 %mux_case_41687259, void %V42.i.i22.i.i290706.1.case.5, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.4, i16 %mux_case_41687259, void %V42.i.i22.i.i290706.1.case.3, i16 %mux_case_41687259, void %V42.i.i22.i.i290706.1.case.2, i16 %mux_case_41687259, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_41687259, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_41687258"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:18 %mux_case_31686251 = phi i16 %mux_case_31686252, void %V42.i.i22.i.i290706.1.case.6, i16 %mux_case_31686252, void %V42.i.i22.i.i290706.1.case.5, i16 %mux_case_31686252, void %V42.i.i22.i.i290706.1.case.4, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.3, i16 %mux_case_31686252, void %V42.i.i22.i.i290706.1.case.2, i16 %mux_case_31686252, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_31686252, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_31686251"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.exit:19 %mux_case_21685244 = phi i16 %mux_case_21685245, void %V42.i.i22.i.i290706.1.case.6, i16 %mux_case_21685245, void %V42.i.i22.i.i290706.1.case.5, i16 %mux_case_21685245, void %V42.i.i22.i.i290706.1.case.4, i16 %mux_case_21685245, void %V42.i.i22.i.i290706.1.case.3, i16 %add_ln109_1, void %V42.i.i22.i.i290706.1.case.2, i16 %mux_case_21685245, void %V42.i.i22.i.i290706.1.case.7, i16 %mux_case_21685245, void %if.end.i.i319.1

]]></Node>
<StgValue><ssdm name="mux_case_21685244"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i290706.1.exit:20 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln109_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit:21 %xor_ln109_5 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_5"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit:22 %or_ln109_7 = or i1 %tmp_85, i1 %xor_ln109_5

]]></Node>
<StgValue><ssdm name="or_ln109_7"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit:23 %xor_ln109_6 = xor i1 %tmp_81, i1 %or_ln109_7

]]></Node>
<StgValue><ssdm name="xor_ln109_6"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i290706.1.exit:24 %xor_ln109_7 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_7"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i382.1:0 %br_ln109 = br void %land.end67.i.i386.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i386.1:0 %empty_20 = phi i1 %or_ln109_7, void %land.rhs63.i.i382.1, i1 0, void %V42.i.i22.i.i290706.1.exit

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:1 %xor_ln109_8 = xor i1 %xor_ln109_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_8"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:2 %or_ln109_4 = or i1 %tmp_85, i1 %xor_ln109_8

]]></Node>
<StgValue><ssdm name="or_ln109_4"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:3 %and_ln109_5 = and i1 %or_ln109_4, i1 %xor_ln109_7

]]></Node>
<StgValue><ssdm name="and_ln109_5"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:4 %and_ln109_6 = and i1 %tmp_81, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln109_6"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:5 %xor_ln109_9 = xor i1 %and_ln109_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln109_9"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:6 %and_ln109_7 = and i1 %empty_20, i1 %xor_ln109_9

]]></Node>
<StgValue><ssdm name="and_ln109_7"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i386.1:7 %or_ln109_5 = or i1 %and_ln109_7, i1 %and_ln109_5

]]></Node>
<StgValue><ssdm name="or_ln109_5"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i386.1:8 %br_ln109 = br i1 %or_ln109_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, void %if.end.i.i.i396.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i396.1:0 %br_ln109 = br i1 %and_ln109_5, void %if.else.i.i.i404.1, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i404.1:0 %br_ln109 = br i1 %and_ln109_7, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, void %if.then9.i.i.i408.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then9.i.i.i408.1:0 %switch_ln109 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i290706.1.case.62098, i3 6, void %V42.i.i22.i.i290706.1.case.72099, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, i3 1, void %V42.i.i22.i.i290706.1.case.22094, i3 2, void %V42.i.i22.i.i290706.1.case.32095, i3 3, void %V42.i.i22.i.i290706.1.case.42096, i3 4, void %V42.i.i22.i.i290706.1.case.52097

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.52097:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.42096:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.32095:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.22094:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.72099:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_7" val="1"/>
<literal name="and_ln109_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.62098:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
if.then2.i.i.i403.1:0 %switch_ln109 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i290706.1.case.62089, i3 6, void %V42.i.i22.i.i290706.1.case.72090, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1, i3 1, void %V42.i.i22.i.i290706.1.case.22085, i3 2, void %V42.i.i22.i.i290706.1.case.32086, i3 3, void %V42.i.i22.i.i290706.1.case.42087, i3 4, void %V42.i.i22.i.i290706.1.case.52088

]]></Node>
<StgValue><ssdm name="switch_ln109"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.52088:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.42087:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.32086:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.22085:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-2"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.72090:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-1"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln109_5" val="1"/>
<literal name="and_ln109_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i290706.1.case.62089:0 %br_ln109 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:14 %mux_case_71690 = phi i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.62089, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.52088, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.42087, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.32086, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.22085, i16 32767, void %V42.i.i22.i.i290706.1.case.72090, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.62098, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.52097, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.42096, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.32095, i16 %mux_case_71690279, void %V42.i.i22.i.i290706.1.case.22094, i16 32768, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_71690279, void %if.else.i.i.i404.1, i16 %mux_case_71690279, void %land.end67.i.i386.1, i16 %mux_case_71690279, void %if.then9.i.i.i408.1, i16 %mux_case_71690279, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_71690"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:15 %mux_case_61689 = phi i16 32767, void %V42.i.i22.i.i290706.1.case.62089, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.52088, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.42087, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.32086, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.22085, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.72090, i16 32768, void %V42.i.i22.i.i290706.1.case.62098, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.52097, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.42096, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.32095, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.22094, i16 %mux_case_61689272, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_61689272, void %if.else.i.i.i404.1, i16 %mux_case_61689272, void %land.end67.i.i386.1, i16 %mux_case_61689272, void %if.then9.i.i.i408.1, i16 %mux_case_61689272, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_61689"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:16 %mux_case_51688 = phi i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.62089, i16 32767, void %V42.i.i22.i.i290706.1.case.52088, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.42087, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.32086, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.22085, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.72090, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.62098, i16 32768, void %V42.i.i22.i.i290706.1.case.52097, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.42096, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.32095, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.22094, i16 %mux_case_51688265, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_51688265, void %if.else.i.i.i404.1, i16 %mux_case_51688265, void %land.end67.i.i386.1, i16 %mux_case_51688265, void %if.then9.i.i.i408.1, i16 %mux_case_51688265, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_51688"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:17 %mux_case_41687 = phi i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.62089, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.52088, i16 32767, void %V42.i.i22.i.i290706.1.case.42087, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.32086, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.22085, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.72090, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.62098, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.52097, i16 32768, void %V42.i.i22.i.i290706.1.case.42096, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.32095, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.22094, i16 %mux_case_41687258, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_41687258, void %if.else.i.i.i404.1, i16 %mux_case_41687258, void %land.end67.i.i386.1, i16 %mux_case_41687258, void %if.then9.i.i.i408.1, i16 %mux_case_41687258, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_41687"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:18 %mux_case_31686 = phi i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.62089, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.52088, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.42087, i16 32767, void %V42.i.i22.i.i290706.1.case.32086, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.22085, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.72090, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.62098, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.52097, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.42096, i16 32768, void %V42.i.i22.i.i290706.1.case.32095, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.22094, i16 %mux_case_31686251, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_31686251, void %if.else.i.i.i404.1, i16 %mux_case_31686251, void %land.end67.i.i386.1, i16 %mux_case_31686251, void %if.then9.i.i.i408.1, i16 %mux_case_31686251, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_31686"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:19 %mux_case_21685 = phi i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.62089, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.52088, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.42087, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.32086, i16 32767, void %V42.i.i22.i.i290706.1.case.22085, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.72090, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.62098, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.52097, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.42096, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.32095, i16 32768, void %V42.i.i22.i.i290706.1.case.22094, i16 %mux_case_21685244, void %V42.i.i22.i.i290706.1.case.72099, i16 %mux_case_21685244, void %if.else.i.i.i404.1, i16 %mux_case_21685244, void %land.end67.i.i386.1, i16 %mux_case_21685244, void %if.then9.i.i.i408.1, i16 %mux_case_21685244, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="mux_case_21685"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="16" op_14_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:23 %tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %mux_case_21685, i3 1, i16 %mux_case_31686, i3 2, i16 %mux_case_41687, i3 3, i16 %mux_case_51688, i3 4, i16 %mux_case_61689, i3 5, i16 %mux_case_71690, i16 0, i3 %trunc_ln104_1

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:24 %shl_ln110_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_51, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_1"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:25 %sext_ln110_2 = sext i26 %shl_ln110_1

]]></Node>
<StgValue><ssdm name="sext_ln110_2"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:26 %sext_ln110_3 = sext i26 %mul_ln110_1

]]></Node>
<StgValue><ssdm name="sext_ln110_3"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:27 %sub_ln110_1 = sub i27 %sext_ln110_2, i27 %sext_ln110_3

]]></Node>
<StgValue><ssdm name="sub_ln110_1"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:28 %icmp_ln110_4 = icmp_eq  i26 %shl_ln110_1, i26 %mul_ln110_1

]]></Node>
<StgValue><ssdm name="icmp_ln110_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4, void %land.end67.i.i386, i1 1, void %if.then2.i.i.i403, i1 1, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4, void %land.end67.i.i386, i16 32767, void %if.then2.i.i.i403, i16 32768, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 1, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 1, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.31987, i16 32767, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.31978, i16 32768, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 1, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 1, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.41988, i16 32767, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.41979, i16 32768, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 1, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 1, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.51989, i16 32767, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.51980, i16 32768, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 1, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 1, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.61990, i16 32767, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.61981, i16 32768, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5 = phi i1 1, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.71991, i1 1, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5 = phi i16 32767, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.21986, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.71991, i16 32768, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.21977, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.61990, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.51989, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.41988, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.31987, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.21986, i1 1, void %V42.i.i22.i.i290706.case.71991, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.61981, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.51980, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.41979, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.31978, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %V42.i.i22.i.i290706.case.21977, i1 1, void %V42.i.i22.i.i290706.case.71982, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %if.else.i.i.i404, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %land.end67.i.i386, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %if.then2.i.i.i403, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.61990, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.51989, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.41988, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.31987, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.21986, i16 32767, void %V42.i.i22.i.i290706.case.71991, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.61981, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.51980, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.41979, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.31978, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %V42.i.i22.i.i290706.case.21977, i16 32768, void %V42.i.i22.i.i290706.case.71982, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %if.else.i.i.i404, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %land.end67.i.i386, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %if.then2.i.i.i403, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4, void %if.then9.i.i.i408

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410:29 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, void %mergeST1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST1:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new:0 %br_ln110 = br i1 %icmp_ln110, void %if.end.i.i127, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then.i.i125:0 %switch_ln110 = switch i3 %trunc_ln104, void %V42.i.i22.i.i98733.case.52025, i3 4, void %V42.i.i22.i.i98733.case.62026, i3 5, void %V42.i.i22.i.i98733.case.72027, i3 0, void %if.end.i.i127, i3 1, void %V42.i.i22.i.i98733.case.32023, i3 2, void %V42.i.i22.i.i98733.case.42024

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.42024:0 %br_ln110 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.32023:0 %br_ln110 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.72027:0 %br_ln110 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.62026:0 %br_ln110 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!1"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="trunc_ln104" val="!5"/>
<literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.52025:0 %br_ln110 = br void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %V42.i.i22.i.i98733.case.52025, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %V42.i.i22.i.i98733.case.42024, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %V42.i.i22.i.i98733.case.32023, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %V42.i.i22.i.i98733.case.72027, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 1, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %V42.i.i22.i.i98733.case.52025, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %V42.i.i22.i.i98733.case.42024, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %V42.i.i22.i.i98733.case.32023, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %V42.i.i22.i.i98733.case.72027, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 0, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %V42.i.i22.i.i98733.case.52025, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %V42.i.i22.i.i98733.case.42024, i1 1, void %V42.i.i22.i.i98733.case.32023, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %V42.i.i22.i.i98733.case.72027, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %V42.i.i22.i.i98733.case.52025, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %V42.i.i22.i.i98733.case.42024, i16 0, void %V42.i.i22.i.i98733.case.32023, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %V42.i.i22.i.i98733.case.72027, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %V42.i.i22.i.i98733.case.52025, i1 1, void %V42.i.i22.i.i98733.case.42024, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %V42.i.i22.i.i98733.case.32023, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %V42.i.i22.i.i98733.case.72027, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %V42.i.i22.i.i98733.case.52025, i16 0, void %V42.i.i22.i.i98733.case.42024, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %V42.i.i22.i.i98733.case.32023, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %V42.i.i22.i.i98733.case.72027, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6 = phi i1 1, void %V42.i.i22.i.i98733.case.52025, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %V42.i.i22.i.i98733.case.42024, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %V42.i.i22.i.i98733.case.32023, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %V42.i.i22.i.i98733.case.72027, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6 = phi i16 0, void %V42.i.i22.i.i98733.case.52025, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %V42.i.i22.i.i98733.case.42024, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %V42.i.i22.i.i98733.case.32023, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %V42.i.i22.i.i98733.case.72027, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %V42.i.i22.i.i98733.case.52025, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %V42.i.i22.i.i98733.case.42024, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %V42.i.i22.i.i98733.case.32023, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %V42.i.i22.i.i98733.case.72027, i1 1, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %V42.i.i22.i.i98733.case.52025, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %V42.i.i22.i.i98733.case.42024, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %V42.i.i22.i.i98733.case.32023, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %V42.i.i22.i.i98733.case.72027, i16 0, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %V42.i.i22.i.i98733.case.52025, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %V42.i.i22.i.i98733.case.42024, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %V42.i.i22.i.i98733.case.32023, i1 1, void %V42.i.i22.i.i98733.case.72027, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %V42.i.i22.i.i98733.case.62026, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %V42.i.i22.i.i98733.case.52025, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %V42.i.i22.i.i98733.case.42024, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %V42.i.i22.i.i98733.case.32023, i16 0, void %V42.i.i22.i.i98733.case.72027, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %V42.i.i22.i.i98733.case.62026, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:12 %mux_case_7898168 = phi i16 %mux_case_7634, void %V42.i.i22.i.i98733.case.52025, i16 %mux_case_7634, void %V42.i.i22.i.i98733.case.42024, i16 %mux_case_7634, void %V42.i.i22.i.i98733.case.32023, i16 0, void %V42.i.i22.i.i98733.case.72027, i16 %mux_case_7634, void %V42.i.i22.i.i98733.case.62026, i16 %mux_case_7634, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %mux_case_7634, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="mux_case_7898168"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:13 %mux_case_6897161 = phi i16 %mux_case_6633, void %V42.i.i22.i.i98733.case.52025, i16 %mux_case_6633, void %V42.i.i22.i.i98733.case.42024, i16 %mux_case_6633, void %V42.i.i22.i.i98733.case.32023, i16 %mux_case_6633, void %V42.i.i22.i.i98733.case.72027, i16 0, void %V42.i.i22.i.i98733.case.62026, i16 %mux_case_6633, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %mux_case_6633, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="mux_case_6897161"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:14 %mux_case_5896154 = phi i16 0, void %V42.i.i22.i.i98733.case.52025, i16 %mux_case_5632, void %V42.i.i22.i.i98733.case.42024, i16 %mux_case_5632, void %V42.i.i22.i.i98733.case.32023, i16 %mux_case_5632, void %V42.i.i22.i.i98733.case.72027, i16 %mux_case_5632, void %V42.i.i22.i.i98733.case.62026, i16 %mux_case_5632, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %mux_case_5632, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="mux_case_5896154"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:15 %mux_case_4895147 = phi i16 %mux_case_4631, void %V42.i.i22.i.i98733.case.52025, i16 0, void %V42.i.i22.i.i98733.case.42024, i16 %mux_case_4631, void %V42.i.i22.i.i98733.case.32023, i16 %mux_case_4631, void %V42.i.i22.i.i98733.case.72027, i16 %mux_case_4631, void %V42.i.i22.i.i98733.case.62026, i16 %mux_case_4631, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %mux_case_4631, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="mux_case_4895147"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127:16 %mux_case_3894140 = phi i16 %mux_case_3630, void %V42.i.i22.i.i98733.case.52025, i16 %mux_case_3630, void %V42.i.i22.i.i98733.case.42024, i16 0, void %V42.i.i22.i.i98733.case.32023, i16 %mux_case_3630, void %V42.i.i22.i.i98733.case.72027, i16 %mux_case_3630, void %V42.i.i22.i.i98733.case.62026, i16 %mux_case_3630, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.new, i16 %mux_case_3630, void %if.then.i.i125

]]></Node>
<StgValue><ssdm name="mux_case_3894140"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:17 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110, i32 26

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127:18 %trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln110, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:19 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110, i32 9

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127:20 %trunc_ln110 = trunc i27 %sub_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127:21 %icmp_ln110_2 = icmp_ne  i9 %trunc_ln110, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln110_2"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:22 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110, i32 25

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127:23 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110, i32 10

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:24 %or_ln110 = or i1 %tmp_69, i1 %icmp_ln110_2

]]></Node>
<StgValue><ssdm name="or_ln110"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127:25 %and_ln110 = and i1 %or_ln110, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln110"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127:26 %zext_ln110 = zext i1 %and_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127:27 %add_ln110 = add i16 %trunc_ln6, i16 %zext_ln110

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.end.i.i127:28 %switch_ln110 = switch i3 %trunc_ln104, void %V42.i.i22.i.i98733.case.5, i3 4, void %V42.i.i22.i.i98733.case.6, i3 5, void %V42.i.i22.i.i98733.case.7, i3 0, void %V42.i.i22.i.i98733.exit, i3 1, void %V42.i.i22.i.i98733.case.3, i3 2, void %V42.i.i22.i.i98733.case.4

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.4:0 %br_ln110 = br void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.3:0 %br_ln110 = br void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.7:0 %br_ln110 = br void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.6:0 %br_ln110 = br void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!1"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="trunc_ln104" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.5:0 %br_ln110 = br void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6, void %V42.i.i22.i.i98733.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6, void %V42.i.i22.i.i98733.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6, void %V42.i.i22.i.i98733.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6, void %V42.i.i22.i.i98733.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6, void %V42.i.i22.i.i98733.case.6, i1 1, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6, void %V42.i.i22.i.i98733.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6, void %V42.i.i22.i.i98733.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6, void %V42.i.i22.i.i98733.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6, void %V42.i.i22.i.i98733.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6, void %V42.i.i22.i.i98733.case.6, i16 %add_ln110, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6, void %V42.i.i22.i.i98733.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6, void %V42.i.i22.i.i98733.case.4, i1 1, void %V42.i.i22.i.i98733.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6, void %V42.i.i22.i.i98733.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6, void %V42.i.i22.i.i98733.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6, void %V42.i.i22.i.i98733.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6, void %V42.i.i22.i.i98733.case.4, i16 %add_ln110, void %V42.i.i22.i.i98733.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6, void %V42.i.i22.i.i98733.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6, void %V42.i.i22.i.i98733.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6, void %V42.i.i22.i.i98733.case.5, i1 1, void %V42.i.i22.i.i98733.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6, void %V42.i.i22.i.i98733.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6, void %V42.i.i22.i.i98733.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6, void %V42.i.i22.i.i98733.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6, void %V42.i.i22.i.i98733.case.5, i16 %add_ln110, void %V42.i.i22.i.i98733.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6, void %V42.i.i22.i.i98733.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6, void %V42.i.i22.i.i98733.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6, void %V42.i.i22.i.i98733.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7 = phi i1 1, void %V42.i.i22.i.i98733.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6, void %V42.i.i22.i.i98733.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6, void %V42.i.i22.i.i98733.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6, void %V42.i.i22.i.i98733.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6, void %V42.i.i22.i.i98733.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7 = phi i16 %add_ln110, void %V42.i.i22.i.i98733.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6, void %V42.i.i22.i.i98733.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6, void %V42.i.i22.i.i98733.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6, void %V42.i.i22.i.i98733.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6, void %V42.i.i22.i.i98733.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6, void %V42.i.i22.i.i98733.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6, void %V42.i.i22.i.i98733.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6, void %V42.i.i22.i.i98733.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6, void %V42.i.i22.i.i98733.case.7, i1 1, void %V42.i.i22.i.i98733.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6, void %V42.i.i22.i.i98733.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6, void %V42.i.i22.i.i98733.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6, void %V42.i.i22.i.i98733.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6, void %V42.i.i22.i.i98733.case.7, i16 %add_ln110, void %V42.i.i22.i.i98733.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6, void %V42.i.i22.i.i98733.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6, void %V42.i.i22.i.i98733.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6, void %V42.i.i22.i.i98733.case.3, i1 1, void %V42.i.i22.i.i98733.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6, void %V42.i.i22.i.i98733.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6, void %V42.i.i22.i.i98733.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6, void %V42.i.i22.i.i98733.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6, void %V42.i.i22.i.i98733.case.3, i16 %add_ln110, void %V42.i.i22.i.i98733.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6, void %V42.i.i22.i.i98733.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:12 %mux_case_7898167 = phi i16 %mux_case_7898168, void %V42.i.i22.i.i98733.case.5, i16 %mux_case_7898168, void %V42.i.i22.i.i98733.case.4, i16 %mux_case_7898168, void %V42.i.i22.i.i98733.case.3, i16 %add_ln110, void %V42.i.i22.i.i98733.case.7, i16 %mux_case_7898168, void %V42.i.i22.i.i98733.case.6, i16 %mux_case_7898168, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="mux_case_7898167"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:13 %mux_case_6897160 = phi i16 %mux_case_6897161, void %V42.i.i22.i.i98733.case.5, i16 %mux_case_6897161, void %V42.i.i22.i.i98733.case.4, i16 %mux_case_6897161, void %V42.i.i22.i.i98733.case.3, i16 %mux_case_6897161, void %V42.i.i22.i.i98733.case.7, i16 %add_ln110, void %V42.i.i22.i.i98733.case.6, i16 %mux_case_6897161, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="mux_case_6897160"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:14 %mux_case_5896153 = phi i16 %add_ln110, void %V42.i.i22.i.i98733.case.5, i16 %mux_case_5896154, void %V42.i.i22.i.i98733.case.4, i16 %mux_case_5896154, void %V42.i.i22.i.i98733.case.3, i16 %mux_case_5896154, void %V42.i.i22.i.i98733.case.7, i16 %mux_case_5896154, void %V42.i.i22.i.i98733.case.6, i16 %mux_case_5896154, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="mux_case_5896153"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:15 %mux_case_4895146 = phi i16 %mux_case_4895147, void %V42.i.i22.i.i98733.case.5, i16 %add_ln110, void %V42.i.i22.i.i98733.case.4, i16 %mux_case_4895147, void %V42.i.i22.i.i98733.case.3, i16 %mux_case_4895147, void %V42.i.i22.i.i98733.case.7, i16 %mux_case_4895147, void %V42.i.i22.i.i98733.case.6, i16 %mux_case_4895147, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="mux_case_4895146"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:16 %mux_case_3894139 = phi i16 %mux_case_3894140, void %V42.i.i22.i.i98733.case.5, i16 %mux_case_3894140, void %V42.i.i22.i.i98733.case.4, i16 %add_ln110, void %V42.i.i22.i.i98733.case.3, i16 %mux_case_3894140, void %V42.i.i22.i.i98733.case.7, i16 %mux_case_3894140, void %V42.i.i22.i.i98733.case.6, i16 %mux_case_3894140, void %if.end.i.i127

]]></Node>
<StgValue><ssdm name="mux_case_3894139"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.exit:17 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln110, i32 15

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit:18 %xor_ln110 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit:19 %or_ln110_6 = or i1 %tmp_70, i1 %xor_ln110

]]></Node>
<StgValue><ssdm name="or_ln110_6"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit:20 %xor_ln110_2 = xor i1 %tmp_66, i1 %or_ln110_6

]]></Node>
<StgValue><ssdm name="xor_ln110_2"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.exit:21 %xor_ln110_1 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_1"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.exit:22 %br_ln110 = br i1 %tmp_66, void %land.end67.i.i194, void %land.rhs63.i.i190

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i190:0 %br_ln110 = br void %land.end67.i.i194

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i194:0 %empty_17 = phi i1 %or_ln110_6, void %land.rhs63.i.i190, i1 0, void %V42.i.i22.i.i98733.exit

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:1 %xor_ln110_3 = xor i1 %xor_ln110_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_3"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:2 %or_ln110_1 = or i1 %tmp_70, i1 %xor_ln110_3

]]></Node>
<StgValue><ssdm name="or_ln110_1"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:3 %and_ln110_1 = and i1 %or_ln110_1, i1 %xor_ln110_1

]]></Node>
<StgValue><ssdm name="and_ln110_1"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:4 %and_ln110_2 = and i1 %tmp_66, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln110_2"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:5 %xor_ln110_4 = xor i1 %and_ln110_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_4"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:6 %and_ln110_3 = and i1 %empty_17, i1 %xor_ln110_4

]]></Node>
<StgValue><ssdm name="and_ln110_3"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194:7 %or_ln110_2 = or i1 %and_ln110_3, i1 %and_ln110_1

]]></Node>
<StgValue><ssdm name="or_ln110_2"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i194:8 %br_ln110 = br i1 %or_ln110_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204:0 %br_ln110 = br i1 %and_ln110_1, void %if.else.i.i.i212, void %if.then2.i.i.i211

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212:0 %br_ln110 = br i1 %and_ln110_3, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then9.i.i.i216:0 %switch_ln110 = switch i3 %trunc_ln104, void %V42.i.i22.i.i98733.case.52007, i3 4, void %V42.i.i22.i.i98733.case.62008, i3 5, void %V42.i.i22.i.i98733.case.72009, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, i3 1, void %V42.i.i22.i.i98733.case.32005, i3 2, void %V42.i.i22.i.i98733.case.42006

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.42006:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.32005:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.72009:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.62008:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!1"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="trunc_ln104" val="!5"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_3" val="1"/>
<literal name="and_ln110_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.52007:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then2.i.i.i211:0 %switch_ln110 = switch i3 %trunc_ln104, void %V42.i.i22.i.i98733.case.52016, i3 4, void %V42.i.i22.i.i98733.case.62017, i3 5, void %V42.i.i22.i.i98733.case.72018, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, i3 1, void %V42.i.i22.i.i98733.case.32014, i3 2, void %V42.i.i22.i.i98733.case.42015

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.42015:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.32014:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-3"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.72018:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.62017:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!1"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="trunc_ln104" val="!5"/>
<literal name="or_ln110_2" val="1"/>
<literal name="and_ln110_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.case.52016:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.52016, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.42015, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.32014, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.72018, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.62017, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.52007, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.42006, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.32005, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.72009, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7, void %land.end67.i.i194, i1 1, void %if.then2.i.i.i211, i1 1, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.52016, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.42015, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.32014, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.72018, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.62017, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.52007, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.42006, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.32005, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.72009, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7, void %land.end67.i.i194, i16 32767, void %if.then2.i.i.i211, i16 32768, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:12 %mux_case_7898 = phi i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.52016, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.42015, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.32014, i16 32767, void %V42.i.i22.i.i98733.case.72018, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.62017, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.52007, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.42006, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.32005, i16 32768, void %V42.i.i22.i.i98733.case.72009, i16 %mux_case_7898167, void %V42.i.i22.i.i98733.case.62008, i16 %mux_case_7898167, void %if.else.i.i.i212, i16 %mux_case_7898167, void %land.end67.i.i194, i16 %mux_case_7898167, void %if.then2.i.i.i211, i16 %mux_case_7898167, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="mux_case_7898"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:13 %mux_case_6897 = phi i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.52016, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.42015, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.32014, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.72018, i16 32767, void %V42.i.i22.i.i98733.case.62017, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.52007, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.42006, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.32005, i16 %mux_case_6897160, void %V42.i.i22.i.i98733.case.72009, i16 32768, void %V42.i.i22.i.i98733.case.62008, i16 %mux_case_6897160, void %if.else.i.i.i212, i16 %mux_case_6897160, void %land.end67.i.i194, i16 %mux_case_6897160, void %if.then2.i.i.i211, i16 %mux_case_6897160, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="mux_case_6897"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:14 %mux_case_5896 = phi i16 32767, void %V42.i.i22.i.i98733.case.52016, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.42015, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.32014, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.72018, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.62017, i16 32768, void %V42.i.i22.i.i98733.case.52007, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.42006, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.32005, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.72009, i16 %mux_case_5896153, void %V42.i.i22.i.i98733.case.62008, i16 %mux_case_5896153, void %if.else.i.i.i212, i16 %mux_case_5896153, void %land.end67.i.i194, i16 %mux_case_5896153, void %if.then2.i.i.i211, i16 %mux_case_5896153, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="mux_case_5896"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:15 %mux_case_4895 = phi i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.52016, i16 32767, void %V42.i.i22.i.i98733.case.42015, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.32014, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.72018, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.62017, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.52007, i16 32768, void %V42.i.i22.i.i98733.case.42006, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.32005, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.72009, i16 %mux_case_4895146, void %V42.i.i22.i.i98733.case.62008, i16 %mux_case_4895146, void %if.else.i.i.i212, i16 %mux_case_4895146, void %land.end67.i.i194, i16 %mux_case_4895146, void %if.then2.i.i.i211, i16 %mux_case_4895146, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="mux_case_4895"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:16 %mux_case_3894 = phi i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.52016, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.42015, i16 32767, void %V42.i.i22.i.i98733.case.32014, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.72018, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.62017, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.52007, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.42006, i16 32768, void %V42.i.i22.i.i98733.case.32005, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.72009, i16 %mux_case_3894139, void %V42.i.i22.i.i98733.case.62008, i16 %mux_case_3894139, void %if.else.i.i.i212, i16 %mux_case_3894139, void %land.end67.i.i194, i16 %mux_case_3894139, void %if.then2.i.i.i211, i16 %mux_case_3894139, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="mux_case_3894"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:20 %tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %mux_case_3894, i3 1, i16 %mux_case_4895, i3 2, i16 %mux_case_5896, i3 3, i16 %mux_case_6897, i3 4, i16 %mux_case_7898, i16 0, i3 %trunc_ln104

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:27 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, void %mergeST2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST2:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
mergeST2:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4, void %land.end67.i.i386.1, i1 1, void %if.then9.i.i.i408.1, i1 1, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4, void %land.end67.i.i386.1, i16 32768, void %if.then9.i.i.i408.1, i16 32767, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.32086, i1 1, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.32095, i1 1, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.32086, i16 32767, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.32095, i16 32768, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.42087, i1 1, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.42096, i1 1, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.42087, i16 32767, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.42096, i16 32768, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.52088, i1 1, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.52097, i1 1, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.52088, i16 32767, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.52097, i16 32768, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.62089, i1 1, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.62098, i1 1, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.62089, i16 32767, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.62098, i16 32768, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6 = phi i1 1, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.22085, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.72090, i1 1, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.22094, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6 = phi i16 32767, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.22085, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.72090, i16 32768, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.22094, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:12 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.62089, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.52088, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.42087, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.32086, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.22085, i1 1, void %V42.i.i22.i.i290706.1.case.72090, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.62098, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.52097, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.42096, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.32095, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %V42.i.i22.i.i290706.1.case.22094, i1 1, void %V42.i.i22.i.i290706.1.case.72099, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %if.else.i.i.i404.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %land.end67.i.i386.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %if.then9.i.i.i408.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:13 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.62089, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.52088, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.42087, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.32086, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.22085, i16 32767, void %V42.i.i22.i.i290706.1.case.72090, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.62098, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.52097, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.42096, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.32095, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %V42.i.i22.i.i290706.1.case.22094, i16 32768, void %V42.i.i22.i.i290706.1.case.72099, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %if.else.i.i.i404.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %land.end67.i.i386.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %if.then9.i.i.i408.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5, void %if.then2.i.i.i403.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1:29 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, void %mergeST13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST13:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
mergeST13:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new:0 %br_ln110 = br i1 %icmp_ln110_4, void %if.end.i.i127.1, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then.i.i125.1:0 %switch_ln110 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i98733.1.case.52133, i3 4, void %V42.i.i22.i.i98733.1.case.62134, i3 5, void %V42.i.i22.i.i98733.1.case.72135, i3 0, void %if.end.i.i127.1, i3 1, void %V42.i.i22.i.i98733.1.case.32131, i3 2, void %V42.i.i22.i.i98733.1.case.42132

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.42132:0 %br_ln110 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.32131:0 %br_ln110 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.72135:0 %br_ln110 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.62134:0 %br_ln110 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!1"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="trunc_ln104_1" val="!5"/>
<literal name="icmp_ln110_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.52133:0 %br_ln110 = br void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %V42.i.i22.i.i98733.1.case.52133, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %V42.i.i22.i.i98733.1.case.42132, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %V42.i.i22.i.i98733.1.case.32131, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %V42.i.i22.i.i98733.1.case.72135, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 1, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %V42.i.i22.i.i98733.1.case.52133, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %V42.i.i22.i.i98733.1.case.42132, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %V42.i.i22.i.i98733.1.case.32131, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %V42.i.i22.i.i98733.1.case.72135, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 0, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %V42.i.i22.i.i98733.1.case.52133, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %V42.i.i22.i.i98733.1.case.42132, i1 1, void %V42.i.i22.i.i98733.1.case.32131, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %V42.i.i22.i.i98733.1.case.72135, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %V42.i.i22.i.i98733.1.case.52133, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %V42.i.i22.i.i98733.1.case.42132, i16 0, void %V42.i.i22.i.i98733.1.case.32131, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %V42.i.i22.i.i98733.1.case.72135, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %V42.i.i22.i.i98733.1.case.52133, i1 1, void %V42.i.i22.i.i98733.1.case.42132, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %V42.i.i22.i.i98733.1.case.32131, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %V42.i.i22.i.i98733.1.case.72135, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %V42.i.i22.i.i98733.1.case.52133, i16 0, void %V42.i.i22.i.i98733.1.case.42132, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %V42.i.i22.i.i98733.1.case.32131, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %V42.i.i22.i.i98733.1.case.72135, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7 = phi i1 1, void %V42.i.i22.i.i98733.1.case.52133, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %V42.i.i22.i.i98733.1.case.42132, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %V42.i.i22.i.i98733.1.case.32131, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %V42.i.i22.i.i98733.1.case.72135, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7 = phi i16 0, void %V42.i.i22.i.i98733.1.case.52133, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %V42.i.i22.i.i98733.1.case.42132, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %V42.i.i22.i.i98733.1.case.32131, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %V42.i.i22.i.i98733.1.case.72135, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %V42.i.i22.i.i98733.1.case.52133, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %V42.i.i22.i.i98733.1.case.42132, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %V42.i.i22.i.i98733.1.case.32131, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %V42.i.i22.i.i98733.1.case.72135, i1 1, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %V42.i.i22.i.i98733.1.case.52133, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %V42.i.i22.i.i98733.1.case.42132, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %V42.i.i22.i.i98733.1.case.32131, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %V42.i.i22.i.i98733.1.case.72135, i16 0, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %V42.i.i22.i.i98733.1.case.52133, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %V42.i.i22.i.i98733.1.case.42132, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %V42.i.i22.i.i98733.1.case.32131, i1 1, void %V42.i.i22.i.i98733.1.case.72135, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %V42.i.i22.i.i98733.1.case.62134, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %V42.i.i22.i.i98733.1.case.52133, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %V42.i.i22.i.i98733.1.case.42132, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %V42.i.i22.i.i98733.1.case.32131, i16 0, void %V42.i.i22.i.i98733.1.case.72135, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %V42.i.i22.i.i98733.1.case.62134, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:12 %mux_case_72144336 = phi i16 %mux_case_71690, void %V42.i.i22.i.i98733.1.case.52133, i16 %mux_case_71690, void %V42.i.i22.i.i98733.1.case.42132, i16 %mux_case_71690, void %V42.i.i22.i.i98733.1.case.32131, i16 0, void %V42.i.i22.i.i98733.1.case.72135, i16 %mux_case_71690, void %V42.i.i22.i.i98733.1.case.62134, i16 %mux_case_71690, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %mux_case_71690, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="mux_case_72144336"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:13 %mux_case_62143329 = phi i16 %mux_case_61689, void %V42.i.i22.i.i98733.1.case.52133, i16 %mux_case_61689, void %V42.i.i22.i.i98733.1.case.42132, i16 %mux_case_61689, void %V42.i.i22.i.i98733.1.case.32131, i16 %mux_case_61689, void %V42.i.i22.i.i98733.1.case.72135, i16 0, void %V42.i.i22.i.i98733.1.case.62134, i16 %mux_case_61689, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %mux_case_61689, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="mux_case_62143329"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:14 %mux_case_52142322 = phi i16 0, void %V42.i.i22.i.i98733.1.case.52133, i16 %mux_case_51688, void %V42.i.i22.i.i98733.1.case.42132, i16 %mux_case_51688, void %V42.i.i22.i.i98733.1.case.32131, i16 %mux_case_51688, void %V42.i.i22.i.i98733.1.case.72135, i16 %mux_case_51688, void %V42.i.i22.i.i98733.1.case.62134, i16 %mux_case_51688, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %mux_case_51688, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="mux_case_52142322"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:15 %mux_case_42141315 = phi i16 %mux_case_41687, void %V42.i.i22.i.i98733.1.case.52133, i16 0, void %V42.i.i22.i.i98733.1.case.42132, i16 %mux_case_41687, void %V42.i.i22.i.i98733.1.case.32131, i16 %mux_case_41687, void %V42.i.i22.i.i98733.1.case.72135, i16 %mux_case_41687, void %V42.i.i22.i.i98733.1.case.62134, i16 %mux_case_41687, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %mux_case_41687, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="mux_case_42141315"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0">
<![CDATA[
if.end.i.i127.1:16 %mux_case_32140308 = phi i16 %mux_case_31686, void %V42.i.i22.i.i98733.1.case.52133, i16 %mux_case_31686, void %V42.i.i22.i.i98733.1.case.42132, i16 0, void %V42.i.i22.i.i98733.1.case.32131, i16 %mux_case_31686, void %V42.i.i22.i.i98733.1.case.72135, i16 %mux_case_31686, void %V42.i.i22.i.i98733.1.case.62134, i16 %mux_case_31686, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410.1.new, i16 %mux_case_31686, void %if.then.i.i125.1

]]></Node>
<StgValue><ssdm name="mux_case_32140308"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:17 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i127.1:18 %trunc_ln110_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln110_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:19 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i127.1:20 %trunc_ln110_2 = trunc i27 %sub_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i127.1:21 %icmp_ln110_5 = icmp_ne  i9 %trunc_ln110_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln110_5"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:22 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i127.1:23 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln110_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127.1:24 %or_ln110_3 = or i1 %tmp_89, i1 %icmp_ln110_5

]]></Node>
<StgValue><ssdm name="or_ln110_3"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i127.1:25 %and_ln110_4 = and i1 %or_ln110_3, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln110_4"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i127.1:26 %zext_ln110_1 = zext i1 %and_ln110_4

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i127.1:27 %add_ln110_1 = add i16 %trunc_ln110_1, i16 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.end.i.i127.1:28 %switch_ln110 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i98733.1.case.5, i3 4, void %V42.i.i22.i.i98733.1.case.6, i3 5, void %V42.i.i22.i.i98733.1.case.7, i3 0, void %V42.i.i22.i.i98733.1.exit, i3 1, void %V42.i.i22.i.i98733.1.case.3, i3 2, void %V42.i.i22.i.i98733.1.case.4

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.4:0 %br_ln110 = br void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.3:0 %br_ln110 = br void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.7:0 %br_ln110 = br void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.6:0 %br_ln110 = br void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!1"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="trunc_ln104_1" val="!5"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.5:0 %br_ln110 = br void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6, void %V42.i.i22.i.i98733.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6, void %V42.i.i22.i.i98733.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6, void %V42.i.i22.i.i98733.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6, void %V42.i.i22.i.i98733.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6, void %V42.i.i22.i.i98733.1.case.6, i1 1, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6, void %V42.i.i22.i.i98733.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6, void %V42.i.i22.i.i98733.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6, void %V42.i.i22.i.i98733.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6, void %V42.i.i22.i.i98733.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6, void %V42.i.i22.i.i98733.1.case.6, i16 %add_ln110_1, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7, void %V42.i.i22.i.i98733.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7, void %V42.i.i22.i.i98733.1.case.4, i1 1, void %V42.i.i22.i.i98733.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7, void %V42.i.i22.i.i98733.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7, void %V42.i.i22.i.i98733.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7, void %V42.i.i22.i.i98733.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7, void %V42.i.i22.i.i98733.1.case.4, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7, void %V42.i.i22.i.i98733.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7, void %V42.i.i22.i.i98733.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7, void %V42.i.i22.i.i98733.1.case.5, i1 1, void %V42.i.i22.i.i98733.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7, void %V42.i.i22.i.i98733.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7, void %V42.i.i22.i.i98733.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7, void %V42.i.i22.i.i98733.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7, void %V42.i.i22.i.i98733.1.case.5, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7, void %V42.i.i22.i.i98733.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7, void %V42.i.i22.i.i98733.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7, void %V42.i.i22.i.i98733.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8 = phi i1 1, void %V42.i.i22.i.i98733.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7, void %V42.i.i22.i.i98733.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7, void %V42.i.i22.i.i98733.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7, void %V42.i.i22.i.i98733.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7, void %V42.i.i22.i.i98733.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8 = phi i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7, void %V42.i.i22.i.i98733.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7, void %V42.i.i22.i.i98733.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7, void %V42.i.i22.i.i98733.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7, void %V42.i.i22.i.i98733.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7, void %V42.i.i22.i.i98733.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7, void %V42.i.i22.i.i98733.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7, void %V42.i.i22.i.i98733.1.case.3, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7, void %V42.i.i22.i.i98733.1.case.7, i1 1, void %V42.i.i22.i.i98733.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7, void %V42.i.i22.i.i98733.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7, void %V42.i.i22.i.i98733.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7, void %V42.i.i22.i.i98733.1.case.3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7, void %V42.i.i22.i.i98733.1.case.7, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7, void %V42.i.i22.i.i98733.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7, void %V42.i.i22.i.i98733.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7, void %V42.i.i22.i.i98733.1.case.3, i1 1, void %V42.i.i22.i.i98733.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7, void %V42.i.i22.i.i98733.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7, void %V42.i.i22.i.i98733.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7, void %V42.i.i22.i.i98733.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7, void %V42.i.i22.i.i98733.1.case.3, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7, void %V42.i.i22.i.i98733.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:12 %mux_case_72144335 = phi i16 %mux_case_72144336, void %V42.i.i22.i.i98733.1.case.5, i16 %mux_case_72144336, void %V42.i.i22.i.i98733.1.case.4, i16 %mux_case_72144336, void %V42.i.i22.i.i98733.1.case.3, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.7, i16 %mux_case_72144336, void %V42.i.i22.i.i98733.1.case.6, i16 %mux_case_72144336, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="mux_case_72144335"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:13 %mux_case_62143328 = phi i16 %mux_case_62143329, void %V42.i.i22.i.i98733.1.case.5, i16 %mux_case_62143329, void %V42.i.i22.i.i98733.1.case.4, i16 %mux_case_62143329, void %V42.i.i22.i.i98733.1.case.3, i16 %mux_case_62143329, void %V42.i.i22.i.i98733.1.case.7, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.6, i16 %mux_case_62143329, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="mux_case_62143328"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:14 %mux_case_52142321 = phi i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.5, i16 %mux_case_52142322, void %V42.i.i22.i.i98733.1.case.4, i16 %mux_case_52142322, void %V42.i.i22.i.i98733.1.case.3, i16 %mux_case_52142322, void %V42.i.i22.i.i98733.1.case.7, i16 %mux_case_52142322, void %V42.i.i22.i.i98733.1.case.6, i16 %mux_case_52142322, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="mux_case_52142321"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:15 %mux_case_42141314 = phi i16 %mux_case_42141315, void %V42.i.i22.i.i98733.1.case.5, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.4, i16 %mux_case_42141315, void %V42.i.i22.i.i98733.1.case.3, i16 %mux_case_42141315, void %V42.i.i22.i.i98733.1.case.7, i16 %mux_case_42141315, void %V42.i.i22.i.i98733.1.case.6, i16 %mux_case_42141315, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="mux_case_42141314"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:16 %mux_case_32140307 = phi i16 %mux_case_32140308, void %V42.i.i22.i.i98733.1.case.5, i16 %mux_case_32140308, void %V42.i.i22.i.i98733.1.case.4, i16 %add_ln110_1, void %V42.i.i22.i.i98733.1.case.3, i16 %mux_case_32140308, void %V42.i.i22.i.i98733.1.case.7, i16 %mux_case_32140308, void %V42.i.i22.i.i98733.1.case.6, i16 %mux_case_32140308, void %if.end.i.i127.1

]]></Node>
<StgValue><ssdm name="mux_case_32140307"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i98733.1.exit:17 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln110_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit:18 %xor_ln110_5 = xor i1 %tmp_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_5"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit:19 %or_ln110_7 = or i1 %tmp_90, i1 %xor_ln110_5

]]></Node>
<StgValue><ssdm name="or_ln110_7"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit:20 %xor_ln110_6 = xor i1 %tmp_86, i1 %or_ln110_7

]]></Node>
<StgValue><ssdm name="xor_ln110_6"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i98733.1.exit:21 %xor_ln110_7 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_7"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.exit:22 %br_ln110 = br i1 %tmp_86, void %land.end67.i.i194.1, void %land.rhs63.i.i190.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i190.1:0 %br_ln110 = br void %land.end67.i.i194.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i194.1:0 %empty_21 = phi i1 %or_ln110_7, void %land.rhs63.i.i190.1, i1 0, void %V42.i.i22.i.i98733.1.exit

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:1 %xor_ln110_8 = xor i1 %xor_ln110_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_8"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:2 %or_ln110_4 = or i1 %tmp_90, i1 %xor_ln110_8

]]></Node>
<StgValue><ssdm name="or_ln110_4"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:3 %and_ln110_5 = and i1 %or_ln110_4, i1 %xor_ln110_7

]]></Node>
<StgValue><ssdm name="and_ln110_5"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:4 %and_ln110_6 = and i1 %tmp_86, i1 %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln110_6"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:5 %xor_ln110_9 = xor i1 %and_ln110_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln110_9"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:6 %and_ln110_7 = and i1 %empty_21, i1 %xor_ln110_9

]]></Node>
<StgValue><ssdm name="and_ln110_7"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i194.1:7 %or_ln110_5 = or i1 %and_ln110_7, i1 %and_ln110_5

]]></Node>
<StgValue><ssdm name="or_ln110_5"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i194.1:8 %br_ln110 = br i1 %or_ln110_5, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, void %if.end.i.i.i204.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i204.1:0 %br_ln110 = br i1 %and_ln110_5, void %if.else.i.i.i212.1, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i212.1:0 %br_ln110 = br i1 %and_ln110_7, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, void %if.then9.i.i.i216.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then9.i.i.i216.1:0 %switch_ln110 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i98733.1.case.52124, i3 4, void %V42.i.i22.i.i98733.1.case.62125, i3 5, void %V42.i.i22.i.i98733.1.case.72126, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, i3 1, void %V42.i.i22.i.i98733.1.case.32122, i3 2, void %V42.i.i22.i.i98733.1.case.42123

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.42123:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.32122:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.72126:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.62125:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!1"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="trunc_ln104_1" val="!5"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_7" val="1"/>
<literal name="and_ln110_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.52124:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then2.i.i.i211.1:0 %switch_ln110 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i98733.1.case.52115, i3 4, void %V42.i.i22.i.i98733.1.case.62116, i3 5, void %V42.i.i22.i.i98733.1.case.72117, i3 0, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1, i3 1, void %V42.i.i22.i.i98733.1.case.32113, i3 2, void %V42.i.i22.i.i98733.1.case.42114

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.42114:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.32113:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-3"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.72117:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.62116:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!1"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="trunc_ln104_1" val="!5"/>
<literal name="or_ln110_5" val="1"/>
<literal name="and_ln110_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i98733.1.case.52115:0 %br_ln110 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.52115, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.42114, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.32113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.72117, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.62116, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.52124, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.42123, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.32122, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.72126, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7, void %land.end67.i.i194.1, i1 1, void %if.then9.i.i.i216.1, i1 1, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.52115, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.42114, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.32113, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.72117, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.62116, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.52124, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.42123, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.32122, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.72126, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7, void %land.end67.i.i194.1, i16 32768, void %if.then9.i.i.i216.1, i16 32767, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:12 %mux_case_72144 = phi i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.52115, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.42114, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.32113, i16 32767, void %V42.i.i22.i.i98733.1.case.72117, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.62116, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.52124, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.42123, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.32122, i16 32768, void %V42.i.i22.i.i98733.1.case.72126, i16 %mux_case_72144335, void %V42.i.i22.i.i98733.1.case.62125, i16 %mux_case_72144335, void %if.else.i.i.i212.1, i16 %mux_case_72144335, void %land.end67.i.i194.1, i16 %mux_case_72144335, void %if.then9.i.i.i216.1, i16 %mux_case_72144335, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="mux_case_72144"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:13 %mux_case_62143 = phi i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.52115, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.42114, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.32113, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.72117, i16 32767, void %V42.i.i22.i.i98733.1.case.62116, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.52124, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.42123, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.32122, i16 %mux_case_62143328, void %V42.i.i22.i.i98733.1.case.72126, i16 32768, void %V42.i.i22.i.i98733.1.case.62125, i16 %mux_case_62143328, void %if.else.i.i.i212.1, i16 %mux_case_62143328, void %land.end67.i.i194.1, i16 %mux_case_62143328, void %if.then9.i.i.i216.1, i16 %mux_case_62143328, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="mux_case_62143"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:14 %mux_case_52142 = phi i16 32767, void %V42.i.i22.i.i98733.1.case.52115, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.42114, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.32113, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.72117, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.62116, i16 32768, void %V42.i.i22.i.i98733.1.case.52124, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.42123, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.32122, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.72126, i16 %mux_case_52142321, void %V42.i.i22.i.i98733.1.case.62125, i16 %mux_case_52142321, void %if.else.i.i.i212.1, i16 %mux_case_52142321, void %land.end67.i.i194.1, i16 %mux_case_52142321, void %if.then9.i.i.i216.1, i16 %mux_case_52142321, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="mux_case_52142"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:15 %mux_case_42141 = phi i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.52115, i16 32767, void %V42.i.i22.i.i98733.1.case.42114, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.32113, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.72117, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.62116, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.52124, i16 32768, void %V42.i.i22.i.i98733.1.case.42123, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.32122, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.72126, i16 %mux_case_42141314, void %V42.i.i22.i.i98733.1.case.62125, i16 %mux_case_42141314, void %if.else.i.i.i212.1, i16 %mux_case_42141314, void %land.end67.i.i194.1, i16 %mux_case_42141314, void %if.then9.i.i.i216.1, i16 %mux_case_42141314, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="mux_case_42141"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:16 %mux_case_32140 = phi i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.52115, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.42114, i16 32767, void %V42.i.i22.i.i98733.1.case.32113, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.72117, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.62116, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.52124, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.42123, i16 32768, void %V42.i.i22.i.i98733.1.case.32122, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.72126, i16 %mux_case_32140307, void %V42.i.i22.i.i98733.1.case.62125, i16 %mux_case_32140307, void %if.else.i.i.i212.1, i16 %mux_case_32140307, void %land.end67.i.i194.1, i16 %mux_case_32140307, void %if.then9.i.i.i216.1, i16 %mux_case_32140307, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="mux_case_32140"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="16" op_12_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:20 %tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %mux_case_32140, i3 1, i16 %mux_case_42141, i3 2, i16 %mux_case_52142, i3 3, i16 %mux_case_62143, i3 4, i16 %mux_case_72144, i16 0, i3 %trunc_ln104_1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:27 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, void %mergeST14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST14:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
mergeST14:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.52016, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.42015, i1 1, void %V42.i.i22.i.i98733.case.32014, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.72018, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.62017, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.52007, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.42006, i1 1, void %V42.i.i22.i.i98733.case.32005, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.72009, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %land.end67.i.i194, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %if.then2.i.i.i211, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.52016, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.42015, i16 32767, void %V42.i.i22.i.i98733.case.32014, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.72018, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.62017, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.52007, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.42006, i16 32768, void %V42.i.i22.i.i98733.case.32005, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.72009, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %land.end67.i.i194, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %if.then2.i.i.i211, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.52016, i1 1, void %V42.i.i22.i.i98733.case.42015, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.32014, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.72018, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.62017, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.52007, i1 1, void %V42.i.i22.i.i98733.case.42006, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.32005, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.72009, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %land.end67.i.i194, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %if.then2.i.i.i211, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.52016, i16 32767, void %V42.i.i22.i.i98733.case.42015, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.32014, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.72018, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.62017, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.52007, i16 32768, void %V42.i.i22.i.i98733.case.42006, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.32005, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.72009, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %land.end67.i.i194, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %if.then2.i.i.i211, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8 = phi i1 1, void %V42.i.i22.i.i98733.case.52016, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.42015, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.32014, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.72018, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.62017, i1 1, void %V42.i.i22.i.i98733.case.52007, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.42006, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.32005, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.72009, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %land.end67.i.i194, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %if.then2.i.i.i211, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8 = phi i16 32767, void %V42.i.i22.i.i98733.case.52016, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.42015, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.32014, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.72018, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.62017, i16 32768, void %V42.i.i22.i.i98733.case.52007, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.42006, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.32005, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.72009, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %land.end67.i.i194, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %if.then2.i.i.i211, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.52016, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.42015, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.32014, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.72018, i1 1, void %V42.i.i22.i.i98733.case.62017, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.52007, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.42006, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.32005, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %V42.i.i22.i.i98733.case.72009, i1 1, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %land.end67.i.i194, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %if.then2.i.i.i211, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.52016, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.42015, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.32014, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.72018, i16 32767, void %V42.i.i22.i.i98733.case.62017, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.52007, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.42006, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.32005, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %V42.i.i22.i.i98733.case.72009, i16 32768, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %land.end67.i.i194, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %if.then2.i.i.i211, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.52016, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.42015, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.32014, i1 1, void %V42.i.i22.i.i98733.case.72018, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.62017, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.52007, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.42006, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.32005, i1 1, void %V42.i.i22.i.i98733.case.72009, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %V42.i.i22.i.i98733.case.62008, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %if.else.i.i.i212, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %land.end67.i.i194, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %if.then2.i.i.i211, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.52016, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.42015, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.32014, i16 32767, void %V42.i.i22.i.i98733.case.72018, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.62017, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.52007, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.42006, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.32005, i16 32768, void %V42.i.i22.i.i98733.case.72009, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %V42.i.i22.i.i98733.case.62008, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %if.else.i.i.i212, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %land.end67.i.i194, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %if.then2.i.i.i211, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7, void %if.then9.i.i.i216

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:21 %shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_48, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:22 %sext_ln111 = sext i26 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:23 %sext_ln111_1 = sext i24 %mul_ln111

]]></Node>
<StgValue><ssdm name="sext_ln111_1"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:24 %sext_ln111_2 = sext i24 %mul_ln111

]]></Node>
<StgValue><ssdm name="sext_ln111_2"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:25 %sub_ln111 = sub i27 %sext_ln111, i27 %sext_ln111_2

]]></Node>
<StgValue><ssdm name="sub_ln111"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218:26 %icmp_ln111 = icmp_eq  i26 %shl_ln3, i26 %sext_ln111_1

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new:0 %br_ln111 = br i1 %icmp_ln111, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln111 = switch i3 %trunc_ln104, void %V42.i.i22.i.i760.case.42051, i3 3, void %V42.i.i22.i.i760.case.62053, i3 2, void %V42.i.i22.i.i760.case.52052, i3 4, void %V42.i.i22.i.i760.case.72054, i3 0, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.72054:0 %br_ln111 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.52052:0 %br_ln111 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.62053:0 %br_ln111 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!3"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.42051:0 %br_ln111 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8, void %V42.i.i22.i.i760.case.42051, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8, void %V42.i.i22.i.i760.case.72054, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8, void %V42.i.i22.i.i760.case.52052, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8, void %V42.i.i22.i.i760.case.62053, i1 1, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8, void %V42.i.i22.i.i760.case.42051, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8, void %V42.i.i22.i.i760.case.72054, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8, void %V42.i.i22.i.i760.case.52052, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8, void %V42.i.i22.i.i760.case.62053, i16 0, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i1 1, void %V42.i.i22.i.i760.case.42051, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8, void %V42.i.i22.i.i760.case.72054, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8, void %V42.i.i22.i.i760.case.52052, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8, void %V42.i.i22.i.i760.case.62053, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i16 0, void %V42.i.i22.i.i760.case.42051, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8, void %V42.i.i22.i.i760.case.72054, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8, void %V42.i.i22.i.i760.case.52052, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8, void %V42.i.i22.i.i760.case.62053, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8, void %V42.i.i22.i.i760.case.42051, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8, void %V42.i.i22.i.i760.case.72054, i1 1, void %V42.i.i22.i.i760.case.52052, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8, void %V42.i.i22.i.i760.case.62053, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8, void %V42.i.i22.i.i760.case.42051, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8, void %V42.i.i22.i.i760.case.72054, i16 0, void %V42.i.i22.i.i760.case.52052, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8, void %V42.i.i22.i.i760.case.62053, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8, void %V42.i.i22.i.i760.case.42051, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8, void %V42.i.i22.i.i760.case.72054, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8, void %V42.i.i22.i.i760.case.52052, i1 1, void %V42.i.i22.i.i760.case.62053, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9"/></StgValue>
</operation>

<operation id="847" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8, void %V42.i.i22.i.i760.case.42051, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8, void %V42.i.i22.i.i760.case.72054, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8, void %V42.i.i22.i.i760.case.52052, i16 0, void %V42.i.i22.i.i760.case.62053, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10"/></StgValue>
</operation>

<operation id="848" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8, void %V42.i.i22.i.i760.case.42051, i1 1, void %V42.i.i22.i.i760.case.72054, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8, void %V42.i.i22.i.i760.case.52052, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8, void %V42.i.i22.i.i760.case.62053, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9"/></StgValue>
</operation>

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8, void %V42.i.i22.i.i760.case.42051, i16 0, void %V42.i.i22.i.i760.case.72054, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8, void %V42.i.i22.i.i760.case.52052, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8, void %V42.i.i22.i.i760.case.62053, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:10 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111, i32 26

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:11 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln111, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:12 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111, i32 9

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i:13 %trunc_ln111 = trunc i27 %sub_ln111

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i:14 %icmp_ln111_2 = icmp_ne  i9 %trunc_ln111, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln111_2"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:15 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111, i32 25

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i:16 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111, i32 10

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="857" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:17 %or_ln111 = or i1 %tmp_74, i1 %icmp_ln111_2

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="858" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i:18 %and_ln111 = and i1 %or_ln111, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln111"/></StgValue>
</operation>

<operation id="859" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i:19 %zext_ln111 = zext i1 %and_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="860" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:20 %add_ln111 = add i16 %trunc_ln7, i16 %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="861" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.end.i.i:21 %switch_ln111 = switch i3 %trunc_ln104, void %V42.i.i22.i.i760.case.4, i3 3, void %V42.i.i22.i.i760.case.6, i3 2, void %V42.i.i22.i.i760.case.5, i3 4, void %V42.i.i22.i.i760.case.7, i3 0, void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="862" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.7:0 %br_ln111 = br void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="863" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.5:0 %br_ln111 = br void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="864" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.6:0 %br_ln111 = br void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="865" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!3"/>
<literal name="trunc_ln104" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.4:0 %br_ln111 = br void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="866" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9, void %V42.i.i22.i.i760.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9, void %V42.i.i22.i.i760.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9, void %V42.i.i22.i.i760.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9, void %V42.i.i22.i.i760.case.6, i1 1, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10"/></StgValue>
</operation>

<operation id="867" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10, void %V42.i.i22.i.i760.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10, void %V42.i.i22.i.i760.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10, void %V42.i.i22.i.i760.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10, void %V42.i.i22.i.i760.case.6, i16 %add_ln111, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11"/></StgValue>
</operation>

<operation id="868" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10 = phi i1 1, void %V42.i.i22.i.i760.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9, void %V42.i.i22.i.i760.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9, void %V42.i.i22.i.i760.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9, void %V42.i.i22.i.i760.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10"/></StgValue>
</operation>

<operation id="869" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11 = phi i16 %add_ln111, void %V42.i.i22.i.i760.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10, void %V42.i.i22.i.i760.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10, void %V42.i.i22.i.i760.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10, void %V42.i.i22.i.i760.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11"/></StgValue>
</operation>

<operation id="870" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9, void %V42.i.i22.i.i760.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9, void %V42.i.i22.i.i760.case.7, i1 1, void %V42.i.i22.i.i760.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9, void %V42.i.i22.i.i760.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10"/></StgValue>
</operation>

<operation id="871" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10, void %V42.i.i22.i.i760.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10, void %V42.i.i22.i.i760.case.7, i16 %add_ln111, void %V42.i.i22.i.i760.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10, void %V42.i.i22.i.i760.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11"/></StgValue>
</operation>

<operation id="872" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9, void %V42.i.i22.i.i760.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9, void %V42.i.i22.i.i760.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9, void %V42.i.i22.i.i760.case.5, i1 1, void %V42.i.i22.i.i760.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10"/></StgValue>
</operation>

<operation id="873" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10, void %V42.i.i22.i.i760.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10, void %V42.i.i22.i.i760.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10, void %V42.i.i22.i.i760.case.5, i16 %add_ln111, void %V42.i.i22.i.i760.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11"/></StgValue>
</operation>

<operation id="874" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9, void %V42.i.i22.i.i760.case.4, i1 1, void %V42.i.i22.i.i760.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9, void %V42.i.i22.i.i760.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9, void %V42.i.i22.i.i760.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10"/></StgValue>
</operation>

<operation id="875" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10, void %V42.i.i22.i.i760.case.4, i16 %add_ln111, void %V42.i.i22.i.i760.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10, void %V42.i.i22.i.i760.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10, void %V42.i.i22.i.i760.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11"/></StgValue>
</operation>

<operation id="876" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.exit:10 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln111, i32 15

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="877" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit:11 %xor_ln111 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="878" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit:12 %or_ln111_6 = or i1 %tmp_75, i1 %xor_ln111

]]></Node>
<StgValue><ssdm name="or_ln111_6"/></StgValue>
</operation>

<operation id="879" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit:13 %xor_ln111_2 = xor i1 %tmp_71, i1 %or_ln111_6

]]></Node>
<StgValue><ssdm name="xor_ln111_2"/></StgValue>
</operation>

<operation id="880" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.exit:14 %xor_ln111_1 = xor i1 %tmp_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_1"/></StgValue>
</operation>

<operation id="881" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.exit:15 %br_ln111 = br i1 %tmp_71, void %land.end67.i.i, void %land.rhs63.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="882" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i:0 %br_ln111 = br void %land.end67.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="883" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i:0 %empty_18 = phi i1 %or_ln111_6, void %land.rhs63.i.i, i1 0, void %V42.i.i22.i.i760.exit

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="884" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:1 %xor_ln111_3 = xor i1 %xor_ln111_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_3"/></StgValue>
</operation>

<operation id="885" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:2 %or_ln111_1 = or i1 %tmp_75, i1 %xor_ln111_3

]]></Node>
<StgValue><ssdm name="or_ln111_1"/></StgValue>
</operation>

<operation id="886" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:3 %and_ln111_1 = and i1 %or_ln111_1, i1 %xor_ln111_1

]]></Node>
<StgValue><ssdm name="and_ln111_1"/></StgValue>
</operation>

<operation id="887" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:4 %and_ln111_2 = and i1 %tmp_71, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln111_2"/></StgValue>
</operation>

<operation id="888" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:5 %xor_ln111_4 = xor i1 %and_ln111_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_4"/></StgValue>
</operation>

<operation id="889" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:6 %and_ln111_3 = and i1 %empty_18, i1 %xor_ln111_4

]]></Node>
<StgValue><ssdm name="and_ln111_3"/></StgValue>
</operation>

<operation id="890" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i:7 %or_ln111_2 = or i1 %and_ln111_3, i1 %and_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln111_2"/></StgValue>
</operation>

<operation id="891" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i:8 %br_ln111 = br i1 %or_ln111_2, void %for.inc, void %if.end.i.i.i25

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="892" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25:0 %br_ln111 = br i1 %and_ln111_1, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="893" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln111 = br i1 %and_ln111_3, void %for.inc, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="894" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_3" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then9.i.i.i:0 %switch_ln111 = switch i3 %trunc_ln104, void %V42.i.i22.i.i760.case.42033, i3 3, void %V42.i.i22.i.i760.case.62035, i3 2, void %V42.i.i22.i.i760.case.52034, i3 4, void %V42.i.i22.i.i760.case.72036, i3 0, void %for.inc

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="895" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_3" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.72036:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="896" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_3" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.52034:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="897" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_3" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.62035:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="898" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!3"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_3" val="1"/>
<literal name="and_ln111_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.42033:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="899" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then2.i.i.i:0 %switch_ln111 = switch i3 %trunc_ln104, void %V42.i.i22.i.i760.case.42042, i3 3, void %V42.i.i22.i.i760.case.62044, i3 2, void %V42.i.i22.i.i760.case.52043, i3 4, void %V42.i.i22.i.i760.case.72045, i3 0, void %for.inc

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="900" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="-4"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.72045:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="901" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="2"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.52043:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="902" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="3"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.62044:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="903" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104" val="!0"/>
<literal name="trunc_ln104" val="!2"/>
<literal name="trunc_ln104" val="!3"/>
<literal name="trunc_ln104" val="!4"/>
<literal name="or_ln111_2" val="1"/>
<literal name="and_ln111_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.case.42042:0 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="904" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.inc:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %land.end67.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.42042, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.72045, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.52043, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.62044, i1 1, void %if.then2.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %if.else.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.42033, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.72036, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.52034, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10, void %V42.i.i22.i.i760.case.62035, i1 1, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11"/></StgValue>
</operation>

<operation id="905" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.inc:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %land.end67.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.42042, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.72045, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.52043, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.62044, i16 32767, void %if.then2.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %if.else.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.42033, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.72036, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.52034, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11, void %V42.i.i22.i.i760.case.62035, i16 32768, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15"/></StgValue>
</operation>

<operation id="906" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.inc:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %land.end67.i.i, i1 1, void %V42.i.i22.i.i760.case.42042, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.72045, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.52043, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.62044, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %if.then2.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %if.else.i.i.i, i1 1, void %V42.i.i22.i.i760.case.42033, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.72036, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.52034, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %V42.i.i22.i.i760.case.62035, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11"/></StgValue>
</operation>

<operation id="907" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.inc:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %land.end67.i.i, i16 32767, void %V42.i.i22.i.i760.case.42042, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.72045, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.52043, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.62044, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %if.then2.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %if.else.i.i.i, i16 32768, void %V42.i.i22.i.i760.case.42033, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.72036, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.52034, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %V42.i.i22.i.i760.case.62035, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15"/></StgValue>
</operation>

<operation id="908" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.inc:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %land.end67.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.42042, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.72045, i1 1, void %V42.i.i22.i.i760.case.52043, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.62044, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %if.then2.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %if.else.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.42033, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.72036, i1 1, void %V42.i.i22.i.i760.case.52034, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %V42.i.i22.i.i760.case.62035, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11"/></StgValue>
</operation>

<operation id="909" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.inc:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %land.end67.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.42042, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.72045, i16 32767, void %V42.i.i22.i.i760.case.52043, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.62044, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %if.then2.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %if.else.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.42033, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.72036, i16 32768, void %V42.i.i22.i.i760.case.52034, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %V42.i.i22.i.i760.case.62035, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15"/></StgValue>
</operation>

<operation id="910" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.inc:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %land.end67.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.42042, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.72045, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.52043, i1 1, void %V42.i.i22.i.i760.case.62044, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %if.then2.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %if.else.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.42033, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.72036, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %V42.i.i22.i.i760.case.52034, i1 1, void %V42.i.i22.i.i760.case.62035, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11"/></StgValue>
</operation>

<operation id="911" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.inc:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %land.end67.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.42042, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.72045, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.52043, i16 32767, void %V42.i.i22.i.i760.case.62044, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %if.then2.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %if.else.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.42033, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.72036, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %V42.i.i22.i.i760.case.52034, i16 32768, void %V42.i.i22.i.i760.case.62035, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15"/></StgValue>
</operation>

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.inc:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %land.end67.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.42042, i1 1, void %V42.i.i22.i.i760.case.72045, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.52043, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.62044, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %if.then2.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %if.else.i.i.i, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.42033, i1 1, void %V42.i.i22.i.i760.case.72036, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.52034, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %V42.i.i22.i.i760.case.62035, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.inc:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %land.end67.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.42042, i16 32767, void %V42.i.i22.i.i760.case.72045, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.52043, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.62044, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %if.then2.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %if.else.i.i.i, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.42033, i16 32768, void %V42.i.i22.i.i760.case.72036, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.52034, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %V42.i.i22.i.i760.case.62035, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:31 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11, void %for.inc.new11, void %mergeST10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST10:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
mergeST10:1 %br_ln0 = br void %for.inc.new11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.new11:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11, void %for.inc.new9, void %mergeST8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST8:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
mergeST8:1 %br_ln0 = br void %for.inc.new9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.new9:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11, void %for.inc.new7, void %mergeST6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST6:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
mergeST6:1 %br_ln0 = br void %for.inc.new7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.new7:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11, void %for.inc.new5, void %mergeST4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST4:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
mergeST4:1 %br_ln0 = br void %for.inc.new5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.new5:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11, void %for.inc.new, void %mergeST3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST3:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
mergeST3:1 %br_ln0 = br void %for.inc.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.52115, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.42114, i1 1, void %V42.i.i22.i.i98733.1.case.32113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.72117, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.62116, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.52124, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.42123, i1 1, void %V42.i.i22.i.i98733.1.case.32122, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.72126, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %land.end67.i.i194.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %if.then9.i.i.i216.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.52115, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.42114, i16 32767, void %V42.i.i22.i.i98733.1.case.32113, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.72117, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.62116, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.52124, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.42123, i16 32768, void %V42.i.i22.i.i98733.1.case.32122, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.72126, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %land.end67.i.i194.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %if.then9.i.i.i216.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.52115, i1 1, void %V42.i.i22.i.i98733.1.case.42114, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.32113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.72117, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.62116, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.52124, i1 1, void %V42.i.i22.i.i98733.1.case.42123, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.32122, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.72126, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %land.end67.i.i194.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %if.then9.i.i.i216.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.52115, i16 32767, void %V42.i.i22.i.i98733.1.case.42114, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.32113, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.72117, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.62116, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.52124, i16 32768, void %V42.i.i22.i.i98733.1.case.42123, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.32122, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.72126, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %land.end67.i.i194.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %if.then9.i.i.i216.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9 = phi i1 1, void %V42.i.i22.i.i98733.1.case.52115, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.42114, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.32113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.72117, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.62116, i1 1, void %V42.i.i22.i.i98733.1.case.52124, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.42123, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.32122, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.72126, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %land.end67.i.i194.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %if.then9.i.i.i216.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9 = phi i16 32767, void %V42.i.i22.i.i98733.1.case.52115, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.42114, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.32113, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.72117, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.62116, i16 32768, void %V42.i.i22.i.i98733.1.case.52124, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.42123, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.32122, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.72126, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %land.end67.i.i194.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %if.then9.i.i.i216.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.52115, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.42114, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.32113, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.72117, i1 1, void %V42.i.i22.i.i98733.1.case.62116, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.52124, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.42123, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.32122, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %V42.i.i22.i.i98733.1.case.72126, i1 1, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %land.end67.i.i194.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %if.then9.i.i.i216.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.52115, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.42114, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.32113, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.72117, i16 32767, void %V42.i.i22.i.i98733.1.case.62116, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.52124, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.42123, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.32122, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %V42.i.i22.i.i98733.1.case.72126, i16 32768, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %land.end67.i.i194.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %if.then9.i.i.i216.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9"/></StgValue>
</operation>

<operation id="937" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:10 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.52115, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.42114, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.32113, i1 1, void %V42.i.i22.i.i98733.1.case.72117, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.62116, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.52124, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.42123, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.32122, i1 1, void %V42.i.i22.i.i98733.1.case.72126, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %V42.i.i22.i.i98733.1.case.62125, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %if.else.i.i.i212.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %land.end67.i.i194.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %if.then9.i.i.i216.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9"/></StgValue>
</operation>

<operation id="938" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:11 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.52115, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.42114, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.32113, i16 32767, void %V42.i.i22.i.i98733.1.case.72117, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.62116, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.52124, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.42123, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.32122, i16 32768, void %V42.i.i22.i.i98733.1.case.72126, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %V42.i.i22.i.i98733.1.case.62125, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %if.else.i.i.i212.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %land.end67.i.i194.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %if.then9.i.i.i216.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8, void %if.then2.i.i.i211.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9"/></StgValue>
</operation>

<operation id="939" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:21 %shl_ln111_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_52, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln111_1"/></StgValue>
</operation>

<operation id="940" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:22 %sext_ln111_3 = sext i26 %shl_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111_3"/></StgValue>
</operation>

<operation id="941" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="26" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:23 %sext_ln111_4 = sext i24 %mul_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111_4"/></StgValue>
</operation>

<operation id="942" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:24 %sext_ln111_5 = sext i24 %mul_ln111_1

]]></Node>
<StgValue><ssdm name="sext_ln111_5"/></StgValue>
</operation>

<operation id="943" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:25 %sub_ln111_1 = sub i27 %sext_ln111_3, i27 %sext_ln111_5

]]></Node>
<StgValue><ssdm name="sub_ln111_1"/></StgValue>
</operation>

<operation id="944" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1:26 %icmp_ln111_4 = icmp_eq  i26 %shl_ln111_1, i26 %sext_ln111_4

]]></Node>
<StgValue><ssdm name="icmp_ln111_4"/></StgValue>
</operation>

<operation id="945" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new:0 %br_ln111 = br i1 %icmp_ln111_4, void %if.end.i.i.1, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="946" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then.i.i.1:0 %switch_ln111 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i760.1.case.42168, i3 3, void %V42.i.i22.i.i760.1.case.62170, i3 2, void %V42.i.i22.i.i760.1.case.52169, i3 4, void %V42.i.i22.i.i760.1.case.72171, i3 0, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="947" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="icmp_ln111_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.72171:0 %br_ln111 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="948" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="icmp_ln111_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.52169:0 %br_ln111 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="949" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="icmp_ln111_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.62170:0 %br_ln111 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="950" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!3"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="icmp_ln111_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.42168:0 %br_ln111 = br void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="951" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i.1:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9, void %V42.i.i22.i.i760.1.case.42168, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9, void %V42.i.i22.i.i760.1.case.72171, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9, void %V42.i.i22.i.i760.1.case.52169, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9, void %V42.i.i22.i.i760.1.case.62170, i1 1, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10"/></StgValue>
</operation>

<operation id="952" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i.1:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9, void %V42.i.i22.i.i760.1.case.42168, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9, void %V42.i.i22.i.i760.1.case.72171, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9, void %V42.i.i22.i.i760.1.case.52169, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9, void %V42.i.i22.i.i760.1.case.62170, i16 0, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11"/></StgValue>
</operation>

<operation id="953" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i.1:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i1 1, void %V42.i.i22.i.i760.1.case.42168, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9, void %V42.i.i22.i.i760.1.case.72171, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9, void %V42.i.i22.i.i760.1.case.52169, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9, void %V42.i.i22.i.i760.1.case.62170, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10"/></StgValue>
</operation>

<operation id="954" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i.1:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i16 0, void %V42.i.i22.i.i760.1.case.42168, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9, void %V42.i.i22.i.i760.1.case.72171, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9, void %V42.i.i22.i.i760.1.case.52169, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9, void %V42.i.i22.i.i760.1.case.62170, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11"/></StgValue>
</operation>

<operation id="955" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i.1:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9, void %V42.i.i22.i.i760.1.case.42168, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9, void %V42.i.i22.i.i760.1.case.72171, i1 1, void %V42.i.i22.i.i760.1.case.52169, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9, void %V42.i.i22.i.i760.1.case.62170, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10"/></StgValue>
</operation>

<operation id="956" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i.1:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9, void %V42.i.i22.i.i760.1.case.42168, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9, void %V42.i.i22.i.i760.1.case.72171, i16 0, void %V42.i.i22.i.i760.1.case.52169, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9, void %V42.i.i22.i.i760.1.case.62170, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11"/></StgValue>
</operation>

<operation id="957" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i.1:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9, void %V42.i.i22.i.i760.1.case.42168, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9, void %V42.i.i22.i.i760.1.case.72171, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9, void %V42.i.i22.i.i760.1.case.52169, i1 1, void %V42.i.i22.i.i760.1.case.62170, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10"/></StgValue>
</operation>

<operation id="958" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i.1:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9, void %V42.i.i22.i.i760.1.case.42168, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9, void %V42.i.i22.i.i760.1.case.72171, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9, void %V42.i.i22.i.i760.1.case.52169, i16 0, void %V42.i.i22.i.i760.1.case.62170, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11"/></StgValue>
</operation>

<operation id="959" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
if.end.i.i.1:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9, void %V42.i.i22.i.i760.1.case.42168, i1 1, void %V42.i.i22.i.i760.1.case.72171, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9, void %V42.i.i22.i.i760.1.case.52169, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9, void %V42.i.i22.i.i760.1.case.62170, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10"/></StgValue>
</operation>

<operation id="960" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
if.end.i.i.1:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218.1.new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9, void %V42.i.i22.i.i760.1.case.42168, i16 0, void %V42.i.i22.i.i760.1.case.72171, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9, void %V42.i.i22.i.i760.1.case.52169, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9, void %V42.i.i22.i.i760.1.case.62170, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9, void %if.then.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11"/></StgValue>
</operation>

<operation id="961" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:10 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111_1, i32 26

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="962" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.1:11 %trunc_ln111_1 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln111_1, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="963" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:12 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="964" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="9" op_0_bw="27">
<![CDATA[
if.end.i.i.1:13 %trunc_ln111_2 = trunc i27 %sub_ln111_1

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="965" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.1:14 %icmp_ln111_5 = icmp_ne  i9 %trunc_ln111_2, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln111_5"/></StgValue>
</operation>

<operation id="966" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:15 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="967" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
if.end.i.i.1:16 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln111_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="968" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.1:17 %or_ln111_3 = or i1 %tmp_94, i1 %icmp_ln111_5

]]></Node>
<StgValue><ssdm name="or_ln111_3"/></StgValue>
</operation>

<operation id="969" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i.i.1:18 %and_ln111_4 = and i1 %or_ln111_3, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln111_4"/></StgValue>
</operation>

<operation id="970" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="1">
<![CDATA[
if.end.i.i.1:19 %zext_ln111_1 = zext i1 %and_ln111_4

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="971" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i.1:20 %add_ln111_1 = add i16 %trunc_ln111_1, i16 %zext_ln111_1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="972" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.end.i.i.1:21 %switch_ln111 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i760.1.case.4, i3 3, void %V42.i.i22.i.i760.1.case.6, i3 2, void %V42.i.i22.i.i760.1.case.5, i3 4, void %V42.i.i22.i.i760.1.case.7, i3 0, void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="973" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.7:0 %br_ln111 = br void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="974" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.5:0 %br_ln111 = br void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="975" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.6:0 %br_ln111 = br void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="976" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!3"/>
<literal name="trunc_ln104_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.4:0 %br_ln111 = br void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="977" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10, void %V42.i.i22.i.i760.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10, void %V42.i.i22.i.i760.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10, void %V42.i.i22.i.i760.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10, void %V42.i.i22.i.i760.1.case.6, i1 1, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11"/></StgValue>
</operation>

<operation id="978" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11, void %V42.i.i22.i.i760.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11, void %V42.i.i22.i.i760.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11, void %V42.i.i22.i.i760.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11, void %V42.i.i22.i.i760.1.case.6, i16 %add_ln111_1, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12"/></StgValue>
</operation>

<operation id="979" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11 = phi i1 1, void %V42.i.i22.i.i760.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10, void %V42.i.i22.i.i760.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10, void %V42.i.i22.i.i760.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10, void %V42.i.i22.i.i760.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11"/></StgValue>
</operation>

<operation id="980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12 = phi i16 %add_ln111_1, void %V42.i.i22.i.i760.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11, void %V42.i.i22.i.i760.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11, void %V42.i.i22.i.i760.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11, void %V42.i.i22.i.i760.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12"/></StgValue>
</operation>

<operation id="981" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10, void %V42.i.i22.i.i760.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10, void %V42.i.i22.i.i760.1.case.7, i1 1, void %V42.i.i22.i.i760.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10, void %V42.i.i22.i.i760.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11"/></StgValue>
</operation>

<operation id="982" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11, void %V42.i.i22.i.i760.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11, void %V42.i.i22.i.i760.1.case.7, i16 %add_ln111_1, void %V42.i.i22.i.i760.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11, void %V42.i.i22.i.i760.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12"/></StgValue>
</operation>

<operation id="983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10, void %V42.i.i22.i.i760.1.case.4, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10, void %V42.i.i22.i.i760.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10, void %V42.i.i22.i.i760.1.case.5, i1 1, void %V42.i.i22.i.i760.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11"/></StgValue>
</operation>

<operation id="984" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11, void %V42.i.i22.i.i760.1.case.4, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11, void %V42.i.i22.i.i760.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11, void %V42.i.i22.i.i760.1.case.5, i16 %add_ln111_1, void %V42.i.i22.i.i760.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12"/></StgValue>
</operation>

<operation id="985" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11 = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10, void %V42.i.i22.i.i760.1.case.4, i1 1, void %V42.i.i22.i.i760.1.case.7, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10, void %V42.i.i22.i.i760.1.case.5, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10, void %V42.i.i22.i.i760.1.case.6, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11"/></StgValue>
</operation>

<operation id="986" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12 = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11, void %V42.i.i22.i.i760.1.case.4, i16 %add_ln111_1, void %V42.i.i22.i.i760.1.case.7, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11, void %V42.i.i22.i.i760.1.case.5, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11, void %V42.i.i22.i.i760.1.case.6, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11, void %if.end.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12"/></StgValue>
</operation>

<operation id="987" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
V42.i.i22.i.i760.1.exit:10 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln111_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="988" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit:11 %xor_ln111_5 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_5"/></StgValue>
</operation>

<operation id="989" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit:12 %or_ln111_7 = or i1 %tmp_95, i1 %xor_ln111_5

]]></Node>
<StgValue><ssdm name="or_ln111_7"/></StgValue>
</operation>

<operation id="990" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit:13 %xor_ln111_6 = xor i1 %tmp_91, i1 %or_ln111_7

]]></Node>
<StgValue><ssdm name="xor_ln111_6"/></StgValue>
</operation>

<operation id="991" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V42.i.i22.i.i760.1.exit:14 %xor_ln111_7 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_7"/></StgValue>
</operation>

<operation id="992" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.exit:15 %br_ln111 = br i1 %tmp_91, void %land.end67.i.i.1, void %land.rhs63.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="993" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
land.rhs63.i.i.1:0 %br_ln111 = br void %land.end67.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="994" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
land.end67.i.i.1:0 %empty_22 = phi i1 %or_ln111_7, void %land.rhs63.i.i.1, i1 0, void %V42.i.i22.i.i760.1.exit

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="995" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:1 %xor_ln111_8 = xor i1 %xor_ln111_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_8"/></StgValue>
</operation>

<operation id="996" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:2 %or_ln111_4 = or i1 %tmp_95, i1 %xor_ln111_8

]]></Node>
<StgValue><ssdm name="or_ln111_4"/></StgValue>
</operation>

<operation id="997" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:3 %and_ln111_5 = and i1 %or_ln111_4, i1 %xor_ln111_7

]]></Node>
<StgValue><ssdm name="and_ln111_5"/></StgValue>
</operation>

<operation id="998" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:4 %and_ln111_6 = and i1 %tmp_91, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln111_6"/></StgValue>
</operation>

<operation id="999" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:5 %xor_ln111_9 = xor i1 %and_ln111_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111_9"/></StgValue>
</operation>

<operation id="1000" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:6 %and_ln111_7 = and i1 %empty_22, i1 %xor_ln111_9

]]></Node>
<StgValue><ssdm name="and_ln111_7"/></StgValue>
</operation>

<operation id="1001" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.end67.i.i.1:7 %or_ln111_5 = or i1 %and_ln111_7, i1 %and_ln111_5

]]></Node>
<StgValue><ssdm name="or_ln111_5"/></StgValue>
</operation>

<operation id="1002" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end67.i.i.1:8 %br_ln111 = br i1 %or_ln111_5, void %for.end62, void %if.end.i.i.i25.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1003" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i25.1:0 %br_ln111 = br i1 %and_ln111_5, void %if.else.i.i.i.1, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1004" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i.1:0 %br_ln111 = br i1 %and_ln111_7, void %for.end62, void %if.then9.i.i.i.1

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1005" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_7" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then9.i.i.i.1:0 %switch_ln111 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i760.1.case.42159, i3 3, void %V42.i.i22.i.i760.1.case.62161, i3 2, void %V42.i.i22.i.i760.1.case.52160, i3 4, void %V42.i.i22.i.i760.1.case.72162, i3 0, void %for.end62

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="1006" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_7" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.72162:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1007" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_7" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.52160:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1008" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_7" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.62161:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1009" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!3"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_7" val="1"/>
<literal name="and_ln111_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.42159:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1010" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
if.then2.i.i.i.1:0 %switch_ln111 = switch i3 %trunc_ln104_1, void %V42.i.i22.i.i760.1.case.42150, i3 3, void %V42.i.i22.i.i760.1.case.62152, i3 2, void %V42.i.i22.i.i760.1.case.52151, i3 4, void %V42.i.i22.i.i760.1.case.72153, i3 0, void %for.end62

]]></Node>
<StgValue><ssdm name="switch_ln111"/></StgValue>
</operation>

<operation id="1011" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="-4"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.72153:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1012" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="2"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.52151:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1013" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="3"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.62152:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1014" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln104_1" val="!0"/>
<literal name="trunc_ln104_1" val="!2"/>
<literal name="trunc_ln104_1" val="!3"/>
<literal name="trunc_ln104_1" val="!4"/>
<literal name="or_ln111_5" val="1"/>
<literal name="and_ln111_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i760.1.case.42150:0 %br_ln111 = br void %for.end62

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="1015" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.end62:0 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %land.end67.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %if.else.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.42159, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.72162, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.52160, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.62161, i1 1, void %if.then9.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.42150, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.72153, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.52151, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11, void %V42.i.i22.i.i760.1.case.62152, i1 1, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla"/></StgValue>
</operation>

<operation id="1016" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.end62:1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %land.end67.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %if.else.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.42159, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.72162, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.52160, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.62161, i16 32768, void %if.then9.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.42150, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.72153, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.52151, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12, void %V42.i.i22.i.i760.1.case.62152, i16 32767, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new"/></StgValue>
</operation>

<operation id="1017" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.end62:2 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %land.end67.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %if.else.i.i.i.1, i1 1, void %V42.i.i22.i.i760.1.case.42159, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.72162, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.52160, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.62161, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %if.then9.i.i.i.1, i1 1, void %V42.i.i22.i.i760.1.case.42150, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.72153, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.52151, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %V42.i.i22.i.i760.1.case.62152, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla"/></StgValue>
</operation>

<operation id="1018" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.end62:3 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %land.end67.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %if.else.i.i.i.1, i16 32768, void %V42.i.i22.i.i760.1.case.42159, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.72162, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.52160, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.62161, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %if.then9.i.i.i.1, i16 32767, void %V42.i.i22.i.i760.1.case.42150, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.72153, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.52151, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %V42.i.i22.i.i760.1.case.62152, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new"/></StgValue>
</operation>

<operation id="1019" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.end62:4 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %land.end67.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %if.else.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.42159, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.72162, i1 1, void %V42.i.i22.i.i760.1.case.52160, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.62161, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %if.then9.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.42150, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.72153, i1 1, void %V42.i.i22.i.i760.1.case.52151, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %V42.i.i22.i.i760.1.case.62152, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.end62:5 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %land.end67.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %if.else.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.42159, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.72162, i16 32768, void %V42.i.i22.i.i760.1.case.52160, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.62161, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %if.then9.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.42150, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.72153, i16 32767, void %V42.i.i22.i.i760.1.case.52151, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %V42.i.i22.i.i760.1.case.62152, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.end62:6 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %land.end67.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %if.else.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.42159, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.72162, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.52160, i1 1, void %V42.i.i22.i.i760.1.case.62161, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %if.then9.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.42150, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.72153, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %V42.i.i22.i.i760.1.case.52151, i1 1, void %V42.i.i22.i.i760.1.case.62152, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.end62:7 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %land.end67.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %if.else.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.42159, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.72162, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.52160, i16 32768, void %V42.i.i22.i.i760.1.case.62161, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %if.then9.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.42150, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.72153, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %V42.i.i22.i.i760.1.case.52151, i16 32767, void %V42.i.i22.i.i760.1.case.62152, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
for.end62:8 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla = phi i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %land.end67.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %if.else.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.42159, i1 1, void %V42.i.i22.i.i760.1.case.72162, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.52160, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.62161, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %if.then9.i.i.i.1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.42150, i1 1, void %V42.i.i22.i.i760.1.case.72153, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.52151, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %V42.i.i22.i.i760.1.case.62152, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0">
<![CDATA[
for.end62:9 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new = phi i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %land.end67.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %if.else.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.42159, i16 32768, void %V42.i.i22.i.i760.1.case.72162, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.52160, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.62161, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %if.then9.i.i.i.1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.42150, i16 32767, void %V42.i.i22.i.i760.1.case.72153, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.52151, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %V42.i.i22.i.i760.1.case.62152, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12, void %if.then2.i.i.i.1

]]></Node>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end62:10 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla, void %for.end62.new23, void %mergeST22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST22:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
mergeST22:1 %br_ln0 = br void %for.end62.new23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end62.new23:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla, void %for.end62.new21, void %mergeST20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST20:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
mergeST20:1 %br_ln0 = br void %for.end62.new21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end62.new21:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla, void %for.end62.new19, void %mergeST18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST18:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0">
<![CDATA[
mergeST18:1 %br_ln0 = br void %for.end62.new19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end62.new19:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla, void %for.end62.new17, void %mergeST16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST16:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="0">
<![CDATA[
mergeST16:1 %br_ln0 = br void %for.end62.new17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end62.new17:0 %br_ln0 = br i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla, void %for.end62.new, void %mergeST15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST15:0 %store_ln108 = store i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="0">
<![CDATA[
mergeST15:1 %br_ln0 = br void %for.end62.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0">
<![CDATA[
for.end62.new:0 %ret_ln115 = ret

]]></Node>
<StgValue><ssdm name="ret_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
