# Compile of ProjectTB.v was successful.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 21:44:04 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/RegisterFile.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/regFile File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'op2'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ALU.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/alu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 164
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
add wave -position insertpoint sim:/ProjectTB/alu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlft0dhyen".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft0dhyen
add wave -position insertpoint sim:/ProjectTB/shiftToMuxPC/*
add wave -position insertpoint sim:/ProjectTB/regFile/*
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
run -all
# Break key hit
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 44
quit -sim
# End time: 21:52:54 on May 01,2023, Elapsed time: 0:08:50
# Errors: 0, Warnings: 9
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 21:53:01 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/RegisterFile.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/regFile File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
add wave -position insertpoint sim:/ProjectTB/alu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlfth8j0hq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8j0hq
add wave -position insertpoint sim:/ProjectTB/regFile/*
run -all
# Break key hit
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 44
add wave -position insertpoint sim:/ProjectTB/muxReturnToRegister/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/RegisterFile.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/regFile File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 22:00:27 on May 01,2023, Elapsed time: 0:07:26
# Errors: 0, Warnings: 5
# Compile of ShiftLeft2.v was successful.
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 22:01:06 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/RegisterFile.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/regFile File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
add wave -position insertpoint sim:/ProjectTB/muxReturnToRegister/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlft9z6183".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9z6183
add wave -position insertpoint sim:/ProjectTB/alu/*
add wave -position insertpoint sim:/ProjectTB/regFile/*
run -all
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 22:03:29 on May 01,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 9
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 22:04:07 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
add wave -position insertpoint sim:/ProjectTB/regFile/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftyf13yn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyf13yn
add wave -position insertpoint sim:/ProjectTB/alu/*
run -all
# Break key hit
# Simulation stop requested.
add wave -position insertpoint  \
sim:/ProjectTB/clk_tb
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 147
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 184
run -all
# Break key hit
# Simulation stop requested.
# Compile of ShiftLeft2.v was successful.
# Load canceled
quit -sim
# End time: 22:11:22 on May 01,2023, Elapsed time: 0:07:15
# Errors: 0, Warnings: 5
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 22:11:29 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 188
run -all
# ** Note: $finish    : C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v(51)
#    Time: 50 ns  Iteration: 0  Instance: /ProjectTB
# 1
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 51
run -all
# Break key hit
# Simulation stop requested.
add wave -position insertpoint sim:/ProjectTB/regFile/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftwyeyxg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwyeyxg
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 188
# Load canceled
run -all
# ** Note: $finish    : C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v(51)
#    Time: 50 ns  Iteration: 0  Instance: /ProjectTB
# 1
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 51
run -all
# Break key hit
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 44
quit -sim
# End time: 22:14:59 on May 01,2023, Elapsed time: 0:03:30
# Errors: 0, Warnings: 4
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 22:15:06 on May 01,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 188
add wave -position insertpoint sim:/ProjectTB/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlfty4erxw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty4erxw
run -all
# ** Note: $stop    : C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v(51)
#    Time: 50 ns  Iteration: 1  Instance: /ProjectTB
# Break in Module ProjectTB at C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v line 51
# End time: 22:15:30 on May 01,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 7
