<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::Statistics Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">Statistics</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::Statistics Class Reference</h1><!-- doxytag: class="DRAMsimII::Statistics" -->
<p>stores statistics about this memory system, primarily relating to counts of transactions/commands  
<a href="#_details">More...</a></p>

<p><code>#include &lt;Statistics.hh&gt;</code></p>

<p><a href="class_d_r_a_msim_i_i_1_1_statistics-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab934be5ce63e8f1a2385378eaf7d9c0f"></a><!-- doxytag: member="DRAMsimII::Statistics::Statistics" ref="ab934be5ce63e8f1a2385378eaf7d9c0f" args="(const Settings &amp;settings)" -->
&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ab934be5ce63e8f1a2385378eaf7d9c0f">Statistics</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_settings.html">Settings</a> &amp;settings)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">constructor based on a given set of <a class="el" href="class_d_r_a_msim_i_i_1_1_settings.html" title="stores the settings to be used to initialize a dramSystem object">Settings</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4faa80fa024777d57b6fa4b3559eec0a"></a><!-- doxytag: member="DRAMsimII::Statistics::clear" ref="a4faa80fa024777d57b6fa4b3559eec0a" args="()" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4faa80fa024777d57b6fa4b3559eec0a">clear</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">reset collected statistics up to this point <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ae435d174dc17300c38b02497751688cb">collectTransactionStats</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">collects transaction statistics once a transaction has finished  <a href="#ae435d174dc17300c38b02497751688cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a350c117a7661cf53c5be4afdc548265d"></a><!-- doxytag: member="DRAMsimII::Statistics::collectCommandStats" ref="a350c117a7661cf53c5be4afdc548265d" args="(const Command *)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a350c117a7661cf53c5be4afdc548265d">collectCommandStats</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">collects commands stats once a command has executed <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8332f04f8e8e8a3a60e1f386eabbb79"></a><!-- doxytag: member="DRAMsimII::Statistics::reportRowBufferAccess" ref="aa8332f04f8e8e8a3a60e1f386eabbb79" args="(const Transaction *currentTransaction, bool isHit)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aa8332f04f8e8e8a3a60e1f386eabbb79">reportRowBufferAccess</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *currentTransaction, bool isHit)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">tells of a row buffer hit when setting up commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#add4ecfbdd143d3cf6a8413d395a17e58">operator==</a> (const <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">Statistics</a> &amp;right) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">equality operator to test if two sets of statistics are equal  <a href="#add4ecfbdd143d3cf6a8413d395a17e58"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01a85b3e61912d467cbd07d0ecb9a235"></a><!-- doxytag: member="DRAMsimII::Statistics::cacheHitLatency" ref="a01a85b3e61912d467cbd07d0ecb9a235" args="" -->
const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a01a85b3e61912d467cbd07d0ecb9a235">cacheHitLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the latency caused when a transaction hits in the cache <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0519bda9d8211620d46cbadafebba33a"></a><!-- doxytag: member="DRAMsimII::Statistics::dimmCacheBandwidthData" ref="a0519bda9d8211620d46cbadafebba33a" args="" -->
std::vector&lt; std::pair<br class="typebreak"/>
&lt; unsigned, unsigned &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a0519bda9d8211620d46cbadafebba33a">dimmCacheBandwidthData</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">per channel count of bytes read and written <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae19bedc3cac37ac2f3091d8881ded21"></a><!-- doxytag: member="DRAMsimII::Statistics::bandwidthData" ref="aae19bedc3cac37ac2f3091d8881ded21" args="" -->
std::vector&lt; std::pair<br class="typebreak"/>
&lt; unsigned, unsigned &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aae19bedc3cac37ac2f3091d8881ded21">bandwidthData</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">per channel count of bytes read and written <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabd9529bd4025a1902237221dd2a862b"></a><!-- doxytag: member="DRAMsimII::Statistics::timePerEpoch" ref="aabd9529bd4025a1902237221dd2a862b" args="" -->
float&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aabd9529bd4025a1902237221dd2a862b">timePerEpoch</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of seconds that have elapsed per epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f0607a67275df8011c0552f69f40c14"></a><!-- doxytag: member="DRAMsimII::Statistics::rowBufferAccesses" ref="a4f0607a67275df8011c0552f69f40c14" args="" -->
std::vector&lt; std::vector<br class="typebreak"/>
&lt; std::pair&lt; unsigned, <br class="typebreak"/>
unsigned &gt; &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4f0607a67275df8011c0552f69f40c14">rowBufferAccesses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of row hits this epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab46d8760f6493bf70360f32d0ea22d37"></a><!-- doxytag: member="DRAMsimII::Statistics::rasReduction" ref="ab46d8760f6493bf70360f32d0ea22d37" args="" -->
std::vector&lt; std::vector<br class="typebreak"/>
&lt; unsigned &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ab46d8760f6493bf70360f32d0ea22d37">rasReduction</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of unnecessary RAS commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aee8e088dccf6ecdf0e647e485de947"></a><!-- doxytag: member="DRAMsimII::Statistics::issuedAtTFAW" ref="a6aee8e088dccf6ecdf0e647e485de947" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a6aee8e088dccf6ecdf0e647e485de947">issuedAtTFAW</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of commands executed at exactly tFAW <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e7c04aec466e485921d029fed78cef7"></a><!-- doxytag: member="DRAMsimII::Statistics::commandDelay" ref="a1e7c04aec466e485921d029fed78cef7" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a1e7c04aec466e485921d029fed78cef7">commandDelay</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the start time - enqueue time stats for commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4916a8db7b11670624bfbc4954ea1f0d"></a><!-- doxytag: member="DRAMsimII::Statistics::commandExecution" ref="a4916a8db7b11670624bfbc4954ea1f0d" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a4916a8db7b11670624bfbc4954ea1f0d">commandExecution</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the finish time - start time stats for commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0126f561db902664181d5cbe4204d57d"></a><!-- doxytag: member="DRAMsimII::Statistics::commandTurnaround" ref="a0126f561db902664181d5cbe4204d57d" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a0126f561db902664181d5cbe4204d57d">commandTurnaround</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the finish time - enqueue time stats for commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73f0086dc52647d03f93fba392845e20"></a><!-- doxytag: member="DRAMsimII::Statistics::transactionDecodeDelay" ref="a73f0086dc52647d03f93fba392845e20" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a73f0086dc52647d03f93fba392845e20">transactionDecodeDelay</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the decode time - enqueue time stats for transactions <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1cd49ee1f60d9c2af695a10133094c3"></a><!-- doxytag: member="DRAMsimII::Statistics::transactionExecution" ref="ac1cd49ee1f60d9c2af695a10133094c3" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ac1cd49ee1f60d9c2af695a10133094c3">transactionExecution</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the finish time - start time stats for transactions <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bf671378018023a967fdbd9163557ea"></a><!-- doxytag: member="DRAMsimII::Statistics::adjustedTransactionExecution" ref="a6bf671378018023a967fdbd9163557ea" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a6bf671378018023a967fdbd9163557ea">adjustedTransactionExecution</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the adjusted times, excluding transactions that hit in the cache <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba826645414b7a526813a96b17716fc3"></a><!-- doxytag: member="DRAMsimII::Statistics::cumulativeTransactionExecution" ref="aba826645414b7a526813a96b17716fc3" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aba826645414b7a526813a96b17716fc3">cumulativeTransactionExecution</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the transaction execution time of all transactions to the present <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9610a1fe96aaef78899a68b01f353e14"></a><!-- doxytag: member="DRAMsimII::Statistics::cumulativeAdjustedTransactionExecution" ref="a9610a1fe96aaef78899a68b01f353e14" args="" -->
std::tr1::unordered_map<br class="typebreak"/>
&lt; unsigned, unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a9610a1fe96aaef78899a68b01f353e14">cumulativeAdjustedTransactionExecution</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">average transaction execution, adjusted for cache hits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76959413330c2960420c889f5cbffee2"></a><!-- doxytag: member="DRAMsimII::Statistics::cacheLatency" ref="a76959413330c2960420c889f5cbffee2" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a76959413330c2960420c889f5cbffee2">cacheLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the latency due to transactions that were serviced by the cache <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56564e2f052a21f1ed63a6c06794d498"></a><!-- doxytag: member="DRAMsimII::Statistics::pcOccurrence" ref="a56564e2f052a21f1ed63a6c06794d498" args="" -->
std::map&lt; PhysicalAddress, <br class="typebreak"/>
DelayCounter &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a56564e2f052a21f1ed63a6c06794d498">pcOccurrence</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores the PC address, number of times it was seen and total latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2920436ea74c579a2f1f7e6654987a83"></a><!-- doxytag: member="DRAMsimII::Statistics::workingSet" ref="a2920436ea74c579a2f1f7e6654987a83" args="" -->
std::map&lt; PhysicalAddress, <br class="typebreak"/>
unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a2920436ea74c579a2f1f7e6654987a83">workingSet</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stores all the addresses seen in an epoch to calculate the working set <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19ccc90fbd490bb9a81223d32e7de572"></a><!-- doxytag: member="DRAMsimII::Statistics::aggregateBankUtilization" ref="a19ccc90fbd490bb9a81223d32e7de572" args="" -->
std::vector&lt; unsigned &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a19ccc90fbd490bb9a81223d32e7de572">aggregateBankUtilization</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the bank usage per bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1315948279be57a57e231da2960e981f"></a><!-- doxytag: member="DRAMsimII::Statistics::bankLatencyUtilization" ref="a1315948279be57a57e231da2960e981f" args="" -->
std::vector&lt; tick &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a1315948279be57a57e231da2960e981f">bankLatencyUtilization</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the latency due to each bank per unit time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfd91f1d31099fee83253d301b7b6bc0"></a><!-- doxytag: member="DRAMsimII::Statistics::hitRate" ref="abfd91f1d31099fee83253d301b7b6bc0" args="" -->
std::vector&lt; std::vector<br class="typebreak"/>
&lt; std::pair&lt; std::pair<br class="typebreak"/>
&lt; uint64_t, uint64_t &gt;<br class="typebreak"/>
, std::pair&lt; uint64_t, <br class="typebreak"/>
uint64_t &gt; &gt; &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#abfd91f1d31099fee83253d301b7b6bc0">hitRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the hit rate of the commands in the per-DIMM cache <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57f721795e3340c7f5a35dee16d4344f"></a><!-- doxytag: member="DRAMsimII::Statistics::cumulativeHitRate" ref="a57f721795e3340c7f5a35dee16d4344f" args="" -->
std::vector&lt; std::vector<br class="typebreak"/>
&lt; std::pair&lt; std::pair<br class="typebreak"/>
&lt; uint64_t, uint64_t &gt;<br class="typebreak"/>
, std::pair&lt; uint64_t, <br class="typebreak"/>
uint64_t &gt; &gt; &gt; &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a57f721795e3340c7f5a35dee16d4344f">cumulativeHitRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the hit rate of the commands in the per-DIMM cache for the entire run <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>stores statistics about this memory system, primarily relating to counts of transactions/commands </p>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ae435d174dc17300c38b02497751688cb"></a><!-- doxytag: member="DRAMsimII::Statistics::collectTransactionStats" ref="ae435d174dc17300c38b02497751688cb" args="(const Transaction *)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Statistics::collectTransactionStats </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html">Transaction</a> *&nbsp;</td>
          <td class="paramname"> <em>currentTransaction</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>collects transaction statistics once a transaction has finished </p>

<p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000010">Todo:</a></b></dt><dd>use DQ * length to calculate bytes Tx, Rx </dd></dl>
</p>

</div>
</div>
<a class="anchor" id="add4ecfbdd143d3cf6a8413d395a17e58"></a><!-- doxytag: member="DRAMsimII::Statistics::operator==" ref="add4ecfbdd143d3cf6a8413d395a17e58" args="(const Statistics &amp;right) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Statistics::operator== </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html">Statistics</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>right</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>equality operator to test if two sets of statistics are equal </p>

<p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000011">Todo:</a></b></dt><dd>restore comparisons once tr1 implementations support this </dd></dl>
</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/Statistics.hh</li>
<li>src/Statistics.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
