<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 5/5] ARM: use arm_reg_current()
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%205/5%5D%20ARM%3A%20use%20arm_reg_current%28%29&In-Reply-To=%3C200911211423.44949.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="012678.html">
   <LINK REL="Next"  HREF="012695.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 5/5] ARM: use arm_reg_current()</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%205/5%5D%20ARM%3A%20use%20arm_reg_current%28%29&In-Reply-To=%3C200911211423.44949.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 5/5] ARM: use arm_reg_current()">david-b at pacbell.net
       </A><BR>
    <I>Sat Nov 21 23:23:44 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="012678.html">[Openocd-development] [patch 4/5] ARM: arm_set_cpsr() handles T and	J bits
</A></li>
        <LI>Next message: <A HREF="012695.html">[Openocd-development] Document build broken when src != build
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12679">[ date ]</a>
              <a href="thread.html#12679">[ thread ]</a>
              <a href="subject.html#12679">[ subject ]</a>
              <a href="author.html#12679">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Start using the arm_reg_current() call.  This shrinks and speeds
the affected code.  It can also prevent some coredumps coming from
invalid CPSR values ... the ARMV4_5_CORE_REG_MODE() macro returns
bogus registers if e.g. &quot;Secure Monitor&quot; mode isn't supported by
the current CPU.
---
Not fully tweaked yet, but it behaves in basic testing.

 src/target/arm7_9_common.c |   45 ++++++++++++++++-------------
 src/target/arm920t.c       |   66 ++++++++++++++++++++++++++-----------------
 src/target/cortex_a8.c     |   24 +++++----------
 src/target/xscale.c        |   21 ++++++++-----
 4 files changed, 87 insertions(+), 69 deletions(-)

--- a/src/target/arm7_9_common.c
+++ b/src/target/arm7_9_common.c
@@ -1245,9 +1245,11 @@ int arm7_9_soft_reset_halt(struct target
 	/* reset registers */
 	for (i = 0; i &lt;= 14; i++)
 	{
-		buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).value, 0, 32, 0xffffffff);
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).dirty = 1;
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).valid = 1;
+		struct reg *r = arm_reg_current(armv4_5, i);
+
+		buf_set_u32(r-&gt;value, 0, 32, 0xffffffff);
+		r-&gt;dirty = 1;
+		r-&gt;valid = 1;
 	}
 
 	if ((retval = target_call_event_callbacks(target, TARGET_EVENT_HALTED)) != ERROR_OK)
@@ -1443,32 +1445,31 @@ static int arm7_9_debug_entry(struct tar
 
 	for (i = 0; i &lt;= 15; i++)
 	{
+		struct reg *r = arm_reg_current(armv4_5, i);
+
 		LOG_DEBUG(&quot;r%i: 0x%8.8&quot; PRIx32 &quot;&quot;, i, context[i]);
-		buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).value, 0, 32, context[i]);
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).dirty = 0;
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).valid = 1;
+
+		buf_set_u32(r-&gt;value, 0, 32, context[i]);
+		/* r0 and r15 (pc) have to be restored later */
+		r-&gt;dirty = (i == 0) || (i == 15);
+		r-&gt;valid = 1;
 	}
 
 	LOG_DEBUG(&quot;entered debug state at PC 0x%&quot; PRIx32 &quot;&quot;, context[15]);
 
 	/* exceptions other than USR &amp; SYS have a saved program status register */
-	if ((armv4_5-&gt;core_mode != ARMV4_5_MODE_USR) &amp;&amp; (armv4_5-&gt;core_mode != ARMV4_5_MODE_SYS))
-	{
+	if (armv4_5-&gt;spsr) {
 		uint32_t spsr;
 		arm7_9-&gt;read_xpsr(target, &amp;spsr, 1);
 		if ((retval = jtag_execute_queue()) != ERROR_OK)
 		{
 			return retval;
 		}
-		buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).value, 0, 32, spsr);
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).dirty = 0;
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).valid = 1;
+		buf_set_u32(armv4_5-&gt;spsr-&gt;value, 0, 32, spsr);
+		armv4_5-&gt;spsr-&gt;dirty = 0;
+		armv4_5-&gt;spsr-&gt;valid = 1;
 	}
 
-	/* r0 and r15 (pc) have to be restored later */
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 15).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 15).valid;
-
 	if ((retval = jtag_execute_queue()) != ERROR_OK)
 		return retval;
 
@@ -2377,8 +2378,11 @@ int arm7_9_read_memory(struct target *ta
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	for (i = 0; i &lt;= last_reg; i++)
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).valid;
+	for (i = 0; i &lt;= last_reg; i++) {
+		struct reg *r = arm_reg_current(armv4_5, i);
+
+		r-&gt;dirty = r-&gt;valid;
+	}
 
 	arm7_9-&gt;read_xpsr(target, &amp;cpsr, 0);
 	if ((retval = jtag_execute_queue()) != ERROR_OK)
@@ -2562,8 +2566,11 @@ int arm7_9_write_memory(struct target *t
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	for (i = 0; i &lt;= last_reg; i++)
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).valid;
+	for (i = 0; i &lt;= last_reg; i++) {
+		struct reg *r = arm_reg_current(armv4_5, i);
+
+		r-&gt;dirty = r-&gt;valid;
+	}
 
 	arm7_9-&gt;read_xpsr(target, &amp;cpsr, 0);
 	if ((retval = jtag_execute_queue()) != ERROR_OK)
--- a/src/target/arm920t.c
+++ b/src/target/arm920t.c
@@ -216,6 +216,7 @@ static int arm920t_read_cp15_interpreted
 	uint32_t* regs_p[1];
 	uint32_t regs[2];
 	uint32_t cp15c15 = 0x0;
+	struct reg *r = armv4_5-&gt;core_cache-&gt;reg_list;
 
 	/* load address into R1 */
 	regs[1] = address;
@@ -247,8 +248,8 @@ static int arm920t_read_cp15_interpreted
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).dirty = 1;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).dirty = 1;
+	r[0].dirty = 1;
+	r[1].dirty = 1;
 
 	return ERROR_OK;
 }
@@ -260,6 +261,7 @@ int arm920t_write_cp15_interpreted(struc
 	uint32_t cp15c15 = 0x0;
 	struct armv4_5_common_s *armv4_5 = target_to_armv4_5(target);
 	uint32_t regs[2];
+	struct reg *r = armv4_5-&gt;core_cache-&gt;reg_list;
 
 	/* load value, address into R0, R1 */
 	regs[0] = value;
@@ -287,8 +289,8 @@ int arm920t_write_cp15_interpreted(struc
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).dirty = 1;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).dirty = 1;
+	r[0].dirty = 1;
+	r[1].dirty = 1;
 
 	return ERROR_OK;
 }
@@ -678,6 +680,7 @@ COMMAND_HANDLER(arm920t_handle_read_cach
 	FILE *output;
 	struct arm920t_cache_line d_cache[8][64], i_cache[8][64];
 	int segment, index;
+	struct reg *r;
 
 	retval = arm920t_verify_pointer(CMD_CTX, arm920t);
 	if (retval != ERROR_OK)
@@ -893,17 +896,22 @@ COMMAND_HANDLER(arm920t_handle_read_cach
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	/* mark registers dirty. */
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 2).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 2).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 3).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 3).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 4).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 4).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 5).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 5).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 6).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 6).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 7).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 7).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 8).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 8).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 9).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 9).valid;
+	/* force writeback of the valid data */
+	r = armv4_5-&gt;core_cache-&gt;reg_list;
+	r[0].dirty = r[0].valid;
+	r[1].dirty = r[1].valid;
+	r[2].dirty = r[2].valid;
+	r[3].dirty = r[3].valid;
+	r[4].dirty = r[4].valid;
+	r[5].dirty = r[5].valid;
+	r[6].dirty = r[6].valid;
+	r[7].dirty = r[7].valid;
+
+	r = arm_reg_current(armv4_5, 8);
+	r-&gt;dirty = r-&gt;valid;
+
+	r = arm_reg_current(armv4_5, 9);
+	r-&gt;dirty = r-&gt;valid;
 
 	return ERROR_OK;
 }
@@ -924,6 +932,7 @@ COMMAND_HANDLER(arm920t_handle_read_mmu_
 	uint32_t Dlockdown, Ilockdown;
 	struct arm920t_tlb_entry d_tlb[64], i_tlb[64];
 	int victim;
+	struct reg *r;
 
 	retval = arm920t_verify_pointer(CMD_CTX, arm920t);
 	if (retval != ERROR_OK)
@@ -1176,17 +1185,22 @@ COMMAND_HANDLER(arm920t_handle_read_mmu_
 	if (!is_arm_mode(armv4_5-&gt;core_mode))
 		return ERROR_FAIL;
 
-	/* mark registers dirty */
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 1).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 2).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 2).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 3).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 3).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 4).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 4).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 5).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 5).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 6).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 6).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 7).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 7).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 8).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 8).valid;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 9).dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 9).valid;
+	/* force writeback of the valid data */
+	r = armv4_5-&gt;core_cache-&gt;reg_list;
+	r[0].dirty = r[0].valid;
+	r[1].dirty = r[1].valid;
+	r[2].dirty = r[2].valid;
+	r[3].dirty = r[3].valid;
+	r[4].dirty = r[4].valid;
+	r[5].dirty = r[5].valid;
+	r[6].dirty = r[6].valid;
+	r[7].dirty = r[7].valid;
+
+	r = arm_reg_current(armv4_5, 8);
+	r-&gt;dirty = r-&gt;valid;
+
+	r = arm_reg_current(armv4_5, 9);
+	r-&gt;dirty = r-&gt;valid;
 
 	return ERROR_OK;
 }
--- a/src/target/cortex_a8.c
+++ b/src/target/cortex_a8.c
@@ -496,8 +496,7 @@ static int cortex_a8_resume(struct targe
 
 	/* current = 1: continue on current pc, otherwise continue at &lt;address&gt; */
 	resume_pc = buf_get_u32(
-			ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-				armv4_5-&gt;core_mode, 15).value,
+			armv4_5-&gt;core_cache-&gt;reg_list[15].value,
 			0, 32);
 	if (!current)
 		resume_pc = address;
@@ -522,13 +521,10 @@ static int cortex_a8_resume(struct targe
 		return ERROR_FAIL;
 	}
 	LOG_DEBUG(&quot;resume pc = 0x%08&quot; PRIx32, resume_pc);
-	buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-				armv4_5-&gt;core_mode, 15).value,
+	buf_set_u32(armv4_5-&gt;core_cache-&gt;reg_list[15].value,
 			0, 32, resume_pc);
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-			armv4_5-&gt;core_mode, 15).dirty = 1;
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-			armv4_5-&gt;core_mode, 15).valid = 1;
+	armv4_5-&gt;core_cache-&gt;reg_list[15].dirty = 1;
+	armv4_5-&gt;core_cache-&gt;reg_list[15].valid = 1;
 
 	cortex_a8_restore_context(target);
 
@@ -653,8 +649,7 @@ static int cortex_a8_debug_entry(struct 
 	/* update cache */
 	for (i = 0; i &lt;= ARM_PC; i++)
 	{
-		reg = &amp;ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-					armv4_5-&gt;core_mode, i);
+		reg = arm_reg_current(armv4_5, i);
 
 		buf_set_u32(reg-&gt;value, 0, 32, regfile[i]);
 		reg-&gt;valid = 1;
@@ -672,13 +667,10 @@ static int cortex_a8_debug_entry(struct 
 		// ARM state
 		regfile[ARM_PC] -= 8;
 	}
-	buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-				armv4_5-&gt;core_mode, ARM_PC).value,
-			0, 32, regfile[ARM_PC]);
 
-	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 0)
-		.dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
-				armv4_5-&gt;core_mode, 0).valid;
+	reg = armv4_5-&gt;core_cache-&gt;reg_list + 15;
+	buf_set_u32(reg-&gt;value, 0, 32, regfile[ARM_PC]);
+	reg-&gt;dirty = reg-&gt;valid;
 	ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 15)
 		.dirty = ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
 				armv4_5-&gt;core_mode, 15).valid;
--- a/src/target/xscale.c
+++ b/src/target/xscale.c
@@ -961,12 +961,11 @@ static int xscale_debug_entry(struct tar
 			 arm_mode_name(armv4_5-&gt;core_mode));
 
 	/* get banked registers, r8 to r14, and spsr if not in USR/SYS mode */
-	if ((armv4_5-&gt;core_mode != ARMV4_5_MODE_USR) &amp;&amp; (armv4_5-&gt;core_mode != ARMV4_5_MODE_SYS))
-	{
+	if (armv4_5-&gt;spsr) {
 		xscale_receive(target, buffer, 8);
-		buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).value, 0, 32, buffer[7]);
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).dirty = 0;
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).valid = 1;
+		buf_set_u32(armv4_5-&gt;spsr-&gt;value, 0, 32, buffer[7]);
+		armv4_5-&gt;spsr-&gt;dirty = 0;
+		armv4_5-&gt;spsr-&gt;valid = 1;
 	}
 	else
 	{
@@ -977,9 +976,11 @@ static int xscale_debug_entry(struct tar
 	/* move data from buffer to register cache */
 	for (i = 8; i &lt;= 14; i++)
 	{
-		buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).value, 0, 32, buffer[i - 8]);
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).dirty = 0;
-		ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, i).valid = 1;
+		struct reg *r = arm_reg_current(armv4_5, i);
+
+		buf_set_u32(r-&gt;value, 0, 32, buffer[i - 8]);
+		r-&gt;dirty = 0;
+		r-&gt;valid = 1;
 	}
 
 	/* examine debug reason */
@@ -1711,6 +1712,8 @@ static int xscale_full_context(struct ta
 			if ((armv4_5_number_to_mode(i) != ARMV4_5_MODE_USR) &amp;&amp; (armv4_5_number_to_mode(i) != ARMV4_5_MODE_SYS))
 			{
 				xscale_receive(target, buffer, 8);
+
+				/* REVISIT core_mode not number_to_mode(i)?? inconsistent */
 				buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).value, 0, 32, buffer[7]);
 				ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5_number_to_mode(i), 16).dirty = 0;
 				ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5_number_to_mode(i), 16).valid = 1;
@@ -1787,12 +1790,14 @@ static int xscale_restore_context(struct
 			/* send banked registers, r8 to r14, and spsr if not in USR/SYS mode */
 			for (j = 8; j &lt;= 14; j++)
 			{
+				/* REVISIT core_mode not number_to_mode(i)?? inconsistent */
 				xscale_send_u32(target, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, j).value, 0, 32));
 				ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5_number_to_mode(i), j).dirty = 0;
 			}
 
 			if ((armv4_5_number_to_mode(i) != ARMV4_5_MODE_USR) &amp;&amp; (armv4_5_number_to_mode(i) != ARMV4_5_MODE_SYS))
 			{
+				/* REVISIT core_mode not number_to_mode(i)?? inconsistent */
 				xscale_send_u32(target, buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, 16).value, 0, 32));
 				ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5_number_to_mode(i), 16).dirty = 0;
 			}

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="012678.html">[Openocd-development] [patch 4/5] ARM: arm_set_cpsr() handles T and	J bits
</A></li>
	<LI>Next message: <A HREF="012695.html">[Openocd-development] Document build broken when src != build
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12679">[ date ]</a>
              <a href="thread.html#12679">[ thread ]</a>
              <a href="subject.html#12679">[ subject ]</a>
              <a href="author.html#12679">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
