m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Priscv_core_config_bench
Z1 w1513860412
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
V<IWA8]9fW084SzDl:OaoS3
!s100 N974k3UkFRCICK>ZJo[3m3
Z2 OV;C;10.5b;63
33
!s110 1513860715
!i10b 1
!s108 1513860715.000000
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 1
Z3 o-quiet -2008 -work LIB_CORE_BENCH
Z4 tExplicit 1 CvgOpt 0
Etb_alu
R1
Z5 D^#x9 vunit_lib 13 vunit_context 0 22 A1MU5C4TX7dH]K[HOQTSn1
Z6 DPx9 vunit_lib 7 run_pkg 0 22 :>o4znSG5`<A<F;hHMKhH1
Z7 DPx9 vunit_lib 12 run_base_pkg 0 22 KULGL@1dU0BHc9b;g7igZ0
Z8 DPx9 vunit_lib 21 run_special_types_pkg 0 22 XN>`bQV`R61M<DU>4G8]g3
Z9 DPx9 vunit_lib 13 run_types_pkg 0 22 gnB71ZYIDP@G^<`Dze<Ol0
Z10 DPx9 vunit_lib 4 path 0 22 Nc7]mO6O0HNNXT_k^Qgoe1
Z11 DPx9 vunit_lib 14 check_base_pkg 0 22 6khlF7jlG3XP5Bc9=lSF=3
Z12 DPx9 vunit_lib 23 check_special_types_pkg 0 22 >]VMHj]2_dakO@]Sz1fG81
Z13 DPx9 vunit_lib 12 log_base_pkg 0 22 egmiOA0jOkn22SNYghHMm3
Z14 DPx9 vunit_lib 7 log_pkg 0 22 J_?2_QhlQe2KAS=2e8Pa`0
Z15 DPx9 vunit_lib 18 log_formatting_pkg 0 22 d75lM?2@3AXKRIPYgPWH<2
Z16 DPx9 vunit_lib 21 log_special_types_pkg 0 22 n@GoB6`YUERo9zKGHQ[gh3
Z17 DPx9 vunit_lib 15 check_types_pkg 0 22 b]H]`_JWR;NHO0NZ^?z_>2
Z18 DPx9 vunit_lib 9 check_pkg 0 22 zYkYR9M:QdZ]9l[8]3dW]3
Z19 DPx9 vunit_lib 13 log_types_pkg 0 22 IbPmRVYKU2TLnChTMB`EL2
Z20 DPx9 vunit_lib 10 dictionary 0 22 T[>mL5_]X3QImm^UB7Y=53
Z21 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z22 DPx9 vunit_lib 4 lang 0 22 ;:Mg0N:Ff<C2R`d>MPj;Q2
Z23 DPx14 lib_core_bench 23 riscv_core_config_bench 0 22 <IWA8]9fW084SzDl:OaoS3
Z24 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z25 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z26 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z27 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z28 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z29 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z30 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd
Z31 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd
l0
L16
Ve3;7CZTJgh8Y3L[I[oWlN3
!s100 G[G;ke^VBDjC38PX?ZVi:0
R2
33
Z32 !s110 1513860720
!i10b 1
Z33 !s108 1513860720.000000
Z34 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd|
Z35 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 6 tb_alu 0 22 e3;7CZTJgh8Y3L[I[oWlN3
l36
L20
VeoGn<c_Kj1lY>2>ZWOhjL3
!s100 A;3i0_J3AVPb_Sl>jdf6=0
R2
33
R32
!i10b 1
R33
R34
R35
!i113 1
R3
R4
Etb_core
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
Z36 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R25
R26
R27
R28
R29
R0
Z37 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/core_bench.vhd
Z38 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/core_bench.vhd
l0
L18
V4f3<meIZc8]El3BA58IiI0
!s100 PA;T@ETFgTIJ?ig=e8m@c2
R2
33
R32
!i10b 1
R33
Z39 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/core_bench.vhd|
Z40 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/core_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
DEx4 work 7 tb_core 0 22 4f3<meIZc8]El3BA58IiI0
l48
L22
VOk8EIG@dR2=;9Q?kbjHbm0
!s100 Rz3N5NP=l8A1?SIeP5OIA3
R2
33
R32
!i10b 1
R33
R39
R40
!i113 1
R3
R4
Etb_decode
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z41 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd
Z42 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd
l0
L16
V`V9cgAP>f7:eQ;P39M1^a2
!s100 hED33jojO][GaB3>nd7Y_1
R2
33
R32
!i10b 1
R33
Z43 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd|
Z44 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 9 tb_decode 0 22 `V9cgAP>f7:eQ;P39M1^a2
l89
L20
VN_;mbBUeo3>FUImlT7`Mf3
!s100 zeV:ozM3V9FhkFe[Y1a9e2
R2
33
R32
!i10b 1
R33
R43
R44
!i113 1
R3
R4
Etb_demo
Z45 w1513864454
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
R0
Z46 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd
Z47 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd
l0
L18
VNX:neP?A?83hmfSB;h>_R0
!s100 [m6Q?j6];^WVQ@8NIBR=:2
R2
33
Z48 !s110 1513864458
!i10b 1
Z49 !s108 1513864458.000000
Z50 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd|
Z51 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
Z52 DEx4 work 7 tb_demo 0 22 NX:neP?A?83hmfSB;h>_R0
l48
L22
VE`zcz_<BA@__E]IX>@M2N3
!s100 _FThZ?b7:0f3lFa9dF]hV3
R2
33
R48
!i10b 1
R49
R50
R51
!i113 1
R3
R4
Etb_execute
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z53 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/execute_bench.vhd
Z54 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/execute_bench.vhd
l0
L16
VhhV2;65h`1f6AWBOo:UaD1
!s100 D]k@QQS]<1hzZWo0nCP[e0
R2
33
R32
!i10b 1
R33
Z55 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/execute_bench.vhd|
Z56 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/execute_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 10 tb_execute 0 22 hhV2;65h`1f6AWBOo:UaD1
l66
L20
VSZ46NM`WobEWA>KRzI3473
!s100 J9KW`;JU@>Y`cRQPFAG>j2
R2
33
R32
!i10b 1
R33
R55
R56
!i113 1
R3
R4
Etb_fetch
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z57 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd
Z58 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd
l0
L17
V72^OW[gbXFJlo?C9MOkP70
!s100 <?l1aTD0:=0_iEeE6Mo_o1
R2
33
Z59 !s110 1513860719
!i10b 1
Z60 !s108 1513860719.000000
Z61 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd|
Z62 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 8 tb_fetch 0 22 72^OW[gbXFJlo?C9MOkP70
l45
L21
V[2HSB7=4SaKARmEC@T7j@2
!s100 l?]Yo1^1FaIC_D;5V49>N1
R2
33
R59
!i10b 1
R60
R61
R62
!i113 1
R3
R4
Etb_memory_access
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
R0
Z63 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd
Z64 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd
l0
L18
VobeVF[ZWI49NOM8Q2AF^?3
!s100 BNfTHi^<Ijc`j9KF99Zb<3
R2
33
R59
!i10b 1
R60
Z65 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd|
Z66 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
DEx4 work 16 tb_memory_access 0 22 obeVF[ZWI49NOM8Q2AF^?3
l61
L22
VdC3d[>bMe3kB>J7P^TT_z2
!s100 QRTCGD6l22ENAFaYR@`kk2
R2
33
R59
!i10b 1
R60
R65
R66
!i113 1
R3
R4
Etb_pipeline
Z67 w1513864311
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
R0
Z68 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd
Z69 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd
l0
L18
V<SRo8lW>OAJ9S`5Um[M;H0
!s100 RWZc0Th?oz2iO:ISc:HId3
R2
33
Z70 !s110 1513864320
!i10b 1
Z71 !s108 1513864320.000000
Z72 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd|
Z73 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R36
R25
R26
R27
R28
R29
DEx4 work 11 tb_pipeline 0 22 <SRo8lW>OAJ9S`5Um[M;H0
l48
L22
VCI:KY8GGS5FLjI3>SG0ok0
!s100 ]2]R6ej5kRDaOOVC;?kcZ3
R2
33
R70
!i10b 1
R71
R72
R73
!i113 1
R3
R4
Etb_registerfile
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z74 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd
Z75 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd
l0
L16
VV:Yc4lCHY`M<dE1@Zg]Hj0
!s100 Mm03?IiHI@]iJG^3`XdB[3
R2
33
R59
!i10b 1
R60
Z76 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd|
Z77 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 15 tb_registerfile 0 22 V:Yc4lCHY`M<dE1@Zg]Hj0
l42
L20
VDOC3`[hX8eDEbUR;G9Q]G3
!s100 4FaHc1=3@ZPJHeIW:ZSLY1
R2
33
R59
!i10b 1
R60
R76
R77
!i113 1
R3
R4
Etb_writeback
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z78 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd
Z79 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd
l0
L16
VUOW^[5`<7ZZAVkl9QJ6fe1
!s100 <Md?kzbTR:^d8D>8N;P2@3
R2
33
R59
!i10b 1
R60
Z80 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd|
Z81 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 12 tb_writeback 0 22 UOW^[5`<7ZZAVkl9QJ6fe1
l60
L20
VN@N6WkBX;MS;P^JPUnYQh0
!s100 ;z9B7QON[X@RYiMfmZc>V1
R2
33
R59
!i10b 1
R60
R80
R81
!i113 1
R3
R4
