# The hardware implementation of Polyphase Memory Polynomial model

The model have been tested in VCK190 and ZCU102.

References:
[1] [Designing polyphase DPD solutions with 28-nm FPGAs](https://cdrdv2-public.intel.com/650543/wp-01171-polyphase-dpd.pdf)
