Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 11:40:14 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_105/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.037        0.000                      0                 2705        0.007        0.000                      0                 2705        2.140        0.000                       0                  2706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.416}        4.831           206.996         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.037        0.000                      0                 2705        0.007        0.000                      0                 2705        2.140        0.000                       0                  2706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 genblk1[186].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.415ns period=4.831ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.415ns period=4.831ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.831ns  (vclock rise@4.831ns - vclock rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 2.321ns (49.362%)  route 2.381ns (50.638%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 6.608 - 4.831 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.171ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.155ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2705, routed)        1.259     2.220    genblk1[186].reg_in/CLK
    SLICE_X127Y458       FDRE                                         r  genblk1[186].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y458       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.298 r  genblk1[186].reg_in/reg_out_reg[0]/Q
                         net (fo=6, routed)           0.339     2.637    conv/mul76/reg_out[0]_i_1204[1]
    SLICE_X127Y458       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     2.754 r  conv/mul76/reg_out_reg[0]_i_834/O[2]
                         net (fo=1, routed)           0.302     3.056    conv/add000164/tmp00[76]_22[1]
    SLICE_X128Y458       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     3.119 r  conv/add000164/reg_out_reg[0]_i_1196/O[0]
                         net (fo=2, routed)           0.301     3.420    conv/add000164/reg_out_reg[0]_i_1196_n_15
    SLICE_X128Y460       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.471 r  conv/add000164/reg_out[0]_i_1203/O
                         net (fo=1, routed)           0.009     3.480    conv/add000164/reg_out[0]_i_1203_n_0
    SLICE_X128Y460       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.713 r  conv/add000164/reg_out_reg[0]_i_832/O[5]
                         net (fo=1, routed)           0.150     3.863    conv/add000164/reg_out_reg[0]_i_832_n_10
    SLICE_X127Y460       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.013 r  conv/add000164/reg_out[0]_i_488/O
                         net (fo=1, routed)           0.016     4.029    conv/add000164/reg_out[0]_i_488_n_0
    SLICE_X127Y460       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.146 r  conv/add000164/reg_out_reg[0]_i_242/CO[7]
                         net (fo=1, routed)           0.026     4.172    conv/add000164/reg_out_reg[0]_i_242_n_0
    SLICE_X127Y461       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.228 r  conv/add000164/reg_out_reg[16]_i_103/O[0]
                         net (fo=1, routed)           0.284     4.512    conv/add000164/reg_out_reg[16]_i_103_n_15
    SLICE_X124Y464       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.636 r  conv/add000164/reg_out[16]_i_83/O
                         net (fo=1, routed)           0.009     4.645    conv/add000164/reg_out[16]_i_83_n_0
    SLICE_X124Y464       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.739 r  conv/add000164/reg_out_reg[16]_i_57/O[1]
                         net (fo=2, routed)           0.281     5.020    conv/add000164/reg_out_reg[16]_i_57_n_14
    SLICE_X125Y466       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.072 r  conv/add000164/reg_out[16]_i_64/O
                         net (fo=1, routed)           0.016     5.088    conv/add000164/reg_out[16]_i_64_n_0
    SLICE_X125Y466       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.325 r  conv/add000164/reg_out_reg[16]_i_39/O[5]
                         net (fo=2, routed)           0.191     5.516    conv/add000164/reg_out_reg[16]_i_39_n_10
    SLICE_X125Y469       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     5.639 r  conv/add000164/reg_out[16]_i_42/O
                         net (fo=1, routed)           0.022     5.661    conv/add000164/reg_out[16]_i_42_n_0
    SLICE_X125Y469       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.820 r  conv/add000164/reg_out_reg[16]_i_29/CO[7]
                         net (fo=1, routed)           0.026     5.846    conv/add000164/reg_out_reg[16]_i_29_n_0
    SLICE_X125Y470       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.902 r  conv/add000164/reg_out_reg[23]_i_25/O[0]
                         net (fo=1, routed)           0.174     6.076    conv/add000164/reg_out_reg[23]_i_25_n_15
    SLICE_X126Y471       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     6.200 r  conv/add000164/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.009     6.209    conv/add000164/reg_out[23]_i_16_n_0
    SLICE_X126Y471       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     6.447 r  conv/add000164/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, routed)           0.193     6.640    conv/add000165/tmp07[0]_42[20]
    SLICE_X126Y475       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.763 r  conv/add000165/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.007     6.770    conv/add000165/reg_out[23]_i_5_n_0
    SLICE_X126Y475       CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.126     6.896 r  conv/add000165/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.922    reg_out/D[23]
    SLICE_X126Y475       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.831     4.831 r  
    AR14                                              0.000     4.831 r  clk (IN)
                         net (fo=0)                   0.000     4.831    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.190 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.190    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.190 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.477    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.501 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2705, routed)        1.107     6.608    reg_out/CLK
    SLICE_X126Y475       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.361     6.970    
                         clock uncertainty           -0.035     6.934    
    SLICE_X126Y475       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.959    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[20].z_reg[20][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.415ns period=4.831ns})
  Destination:            genblk1[20].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.415ns period=4.831ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.060ns (48.000%)  route 0.065ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.096ns (routing 0.155ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.171ns, distribution 1.105ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2705, routed)        1.096     1.766    demux/CLK
    SLICE_X128Y470       FDRE                                         r  demux/genblk1[20].z_reg[20][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y470       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.826 r  demux/genblk1[20].z_reg[20][7]/Q
                         net (fo=1, routed)           0.065     1.891    genblk1[20].reg_in/D[7]
    SLICE_X128Y471       FDRE                                         r  genblk1[20].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2705, routed)        1.276     2.237    genblk1[20].reg_in/CLK
    SLICE_X128Y471       FDRE                                         r  genblk1[20].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.415     1.822    
    SLICE_X128Y471       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.884    genblk1[20].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.416 }
Period(ns):         4.831
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.831       3.541      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.415       2.140      SLICE_X131Y494  demux/genblk1[373].z_reg[373][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.415       2.140      SLICE_X129Y459  genblk1[132].reg_in/reg_out_reg[0]/C



