Info: Generated by version: 23.3 build 104
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt9795_3934506111737966660.dir/0006_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency2.ip --synthesis=VERILOG --output-directory=/tmp/alt9795_3934506111737966660.dir/0006_intel_rtile_cxl_top_0_gen/hardware_test_design/common/altecc_dec_latency2 --family="Agilex" --part=AGIB027R29A1E2VR3
Warning: altecc_0: Used altecc 19.1.2 (instead of 19.1.1)
: altecc_dec_latency2.altecc_0: Targeting device family: Agilex.
Info: altecc_dec_latency2.altecc_0: 'Dataword' width should be 64 bits when 'Codeword' width is 72 bits.
Info: altecc_dec_latency2: "Transforming system: altecc_dec_latency2"
Info: altecc_dec_latency2: "Naming system components in system: altecc_dec_latency2"
Info: altecc_dec_latency2: "Processing generation queue"
Info: altecc_dec_latency2: "Generating: altecc_dec_latency2"
Info: altecc_dec_latency2: "Generating: altecc_dec_latency2_altecc_1912_dp5dtly"
Info: altecc_0: Generating top-level entity altecc_dec_latency2_altecc_1912_dp5dtly.
Info: altecc_0: command = exec /research/quartus/v23.3/quartus/linux64/clearbox ALTECC_DECODER -f /tmp/alt9795_6582523129778602503.dir/0001_altecc_0_gen/parameter_list CBX_FILE=\"altecc_dec_latency2_altecc_1912_dp5dtly.v\" CBX_OUTPUT_DIRECTORY=\"/tmp/alt9795_6582523129778602503.dir/0001_altecc_0_gen\"
Info: altecc_0: error = Output file name /tmp/alt9795_6582523129778602503.dir/0001_altecc_0_gen/altecc_dec_latency2_altecc_1912_dp5dtly.v
Info: altecc_dec_latency2: Done "altecc_dec_latency2" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
