// Seed: 1029536012
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5
);
  logic id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    output tri1  id_4,
    output wire  id_5,
    input  tri   id_6,
    input  tri1  id_7,
    input  tri0  id_8
);
  initial begin : LABEL_0
    #1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_5,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
