GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\TangNano\statemachine\src\top.v'
Analyzing Verilog file 'E:\TangNano\statemachine\src\tv80_alu.v'
Analyzing Verilog file 'E:\TangNano\statemachine\src\tv80_core.v'
Analyzing Verilog file 'E:\TangNano\statemachine\src\tv80_mcode.v'
Analyzing Verilog file 'E:\TangNano\statemachine\src\tv80_reg.v'
Analyzing Verilog file 'E:\TangNano\statemachine\src\tv80s.v'
Compiling module 'topz80'("E:\TangNano\statemachine\src\top.v":1)
Compiling module 'tv80s'("E:\TangNano\statemachine\src\tv80s.v":27)
Compiling module 'tv80_core(Mode=0)'("E:\TangNano\statemachine\src\tv80_core.v":27)
Compiling module 'tv80_mcode'("E:\TangNano\statemachine\src\tv80_mcode.v":25)
Compiling module 'tv80_alu'("E:\TangNano\statemachine\src\tv80_alu.v":25)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("E:\TangNano\statemachine\src\tv80_alu.v":256)
Compiling module 'tv80_reg'("E:\TangNano\statemachine\src\tv80_reg.v":25)
Extracting RAM for identifier 'RegsH'("E:\TangNano\statemachine\src\tv80_reg.v":44)
Extracting RAM for identifier 'RegsL'("E:\TangNano\statemachine\src\tv80_reg.v":45)
NOTE  (EX0101) : Current top module is "topz80"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\TangNano\statemachine\impl\gwsynthesis\statemachine.vg" completed
[100%] Generate report file "E:\TangNano\statemachine\impl\gwsynthesis\statemachine_syn.rpt.html" completed
GowinSynthesis finish
