#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cdaad543b0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v000001cdaaddef20_0 .var "CLK", 0 0;
v000001cdaadddd00_0 .net "INSTRUCTION", 31 0, L_000001cdaadddbc0;  1 drivers
v000001cdaaddf060_0 .net "PC", 31 0, v000001cdaadde340_0;  1 drivers
v000001cdaaddf100_0 .var "RESET", 0 0;
v000001cdaadded40_0 .net *"_ivl_0", 7 0, L_000001cdaadddda0;  1 drivers
v000001cdaadde0c0_0 .net *"_ivl_10", 31 0, L_000001cdaadddee0;  1 drivers
v000001cdaaddd940_0 .net *"_ivl_12", 7 0, L_000001cdaaddede0;  1 drivers
L_000001cdaae60118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cdaaddf2e0_0 .net/2u *"_ivl_14", 31 0, L_000001cdaae60118;  1 drivers
v000001cdaadde980_0 .net *"_ivl_16", 31 0, L_000001cdaadde200;  1 drivers
v000001cdaaddf380_0 .net *"_ivl_18", 7 0, L_000001cdaaddda80;  1 drivers
L_000001cdaae60088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001cdaaddf4c0_0 .net/2u *"_ivl_2", 31 0, L_000001cdaae60088;  1 drivers
v000001cdaaddea20_0 .net *"_ivl_4", 31 0, L_000001cdaaddec00;  1 drivers
v000001cdaaddd8a0_0 .net *"_ivl_6", 7 0, L_000001cdaaddd9e0;  1 drivers
L_000001cdaae600d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001cdaaddf560_0 .net/2u *"_ivl_8", 31 0, L_000001cdaae600d0;  1 drivers
v000001cdaaddeac0 .array "instr_mem", 1023 0, 7 0;
L_000001cdaadddda0 .array/port v000001cdaaddeac0, L_000001cdaaddec00;
L_000001cdaaddec00 .arith/sum 32, v000001cdaadde340_0, L_000001cdaae60088;
L_000001cdaaddd9e0 .array/port v000001cdaaddeac0, L_000001cdaadddee0;
L_000001cdaadddee0 .arith/sum 32, v000001cdaadde340_0, L_000001cdaae600d0;
L_000001cdaaddede0 .array/port v000001cdaaddeac0, L_000001cdaadde200;
L_000001cdaadde200 .arith/sum 32, v000001cdaadde340_0, L_000001cdaae60118;
L_000001cdaaddda80 .array/port v000001cdaaddeac0, v000001cdaadde340_0;
L_000001cdaadddbc0 .delay 32 (2,2,2) L_000001cdaadddbc0/d;
L_000001cdaadddbc0/d .concat [ 8 8 8 8], L_000001cdaaddda80, L_000001cdaaddede0, L_000001cdaaddd9e0, L_000001cdaadddda0;
S_000001cdaad54710 .scope module, "mycpu" "cpu" 2 44, 3 21 0, S_000001cdaad543b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001cdaaddc160_0 .var "ALUOP", 2 0;
v000001cdaaddc340_0 .net "ALURESULT", 7 0, v000001cdaaddbbc0_0;  1 drivers
v000001cdaaddba80_0 .net "CLK", 0 0, v000001cdaaddef20_0;  1 drivers
v000001cdaaddbb20_0 .net "DATA1", 7 0, L_000001cdaad6a0d0;  1 drivers
v000001cdaaddbc60_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  1 drivers
v000001cdaaddc200_0 .net "IMMEDIATE", 7 0, L_000001cdaadde7a0;  1 drivers
v000001cdaadde5c0_0 .var "IMSELECT", 0 0;
v000001cdaadddf80_0 .net "INSTRUCTION", 31 0, L_000001cdaadddbc0;  alias, 1 drivers
v000001cdaaddf740_0 .net "NEGMUXOUT", 7 0, v000001cdaaddb6c0_0;  1 drivers
v000001cdaadde020_0 .var "NEGSELECT", 0 0;
v000001cdaaddf1a0_0 .var "OPCODE", 7 0;
v000001cdaadde340_0 .var "PC", 31 0;
v000001cdaaddefc0_0 .net "PCADDED", 31 0, v000001cdaaddb580_0;  1 drivers
v000001cdaadddb20_0 .net "READREG1", 2 0, L_000001cdaadde160;  1 drivers
v000001cdaadde3e0_0 .net "READREG2", 2 0, L_000001cdaadde660;  1 drivers
v000001cdaaddee80_0 .net "REGOUT2", 7 0, L_000001cdaad6a1b0;  1 drivers
v000001cdaaddeca0_0 .net "RESET", 0 0, v000001cdaaddf100_0;  1 drivers
v000001cdaaddf600_0 .net "TWOSOUT", 7 0, L_000001cdaadf0ea0;  1 drivers
v000001cdaaddeb60_0 .var "WRITEENABLE", 0 0;
v000001cdaadde2a0_0 .net "WRITEREG", 2 0, L_000001cdaadde480;  1 drivers
v000001cdaaddf6a0_0 .net *"_ivl_1", 7 0, L_000001cdaadddc60;  1 drivers
v000001cdaaddf420_0 .net *"_ivl_5", 7 0, L_000001cdaaddde40;  1 drivers
v000001cdaaddf240_0 .net *"_ivl_9", 7 0, L_000001cdaadde520;  1 drivers
E_000001cdaad7ac50 .event anyedge, v000001cdaadddf80_0;
L_000001cdaadddc60 .part L_000001cdaadddbc0, 16, 8;
L_000001cdaadde480 .part L_000001cdaadddc60, 0, 3;
L_000001cdaaddde40 .part L_000001cdaadddbc0, 8, 8;
L_000001cdaadde160 .part L_000001cdaaddde40, 0, 3;
L_000001cdaadde520 .part L_000001cdaadddbc0, 0, 8;
L_000001cdaadde660 .part L_000001cdaadde520, 0, 3;
L_000001cdaadde7a0 .part L_000001cdaadddbc0, 0, 8;
S_000001cdaad81820 .scope module, "cpu_alu" "alu" 3 162, 4 47 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000001cdaaddb760_0 .net "ANS_ADD", 7 0, L_000001cdaadde700;  1 drivers
v000001cdaaddc520_0 .net "ANS_AND", 7 0, L_000001cdaad6a060;  1 drivers
v000001cdaaddcd40_0 .net "ANS_FORWARD", 7 0, L_000001cdaad69e30;  1 drivers
v000001cdaaddb3a0_0 .net "ANS_OR", 7 0, L_000001cdaad6a140;  1 drivers
v000001cdaaddc7a0_0 .net "DATA1", 7 0, L_000001cdaad6a0d0;  alias, 1 drivers
v000001cdaaddcde0_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  alias, 1 drivers
v000001cdaaddbbc0_0 .var "RESULT", 7 0;
v000001cdaaddc660_0 .net "SELECT", 2 0, v000001cdaaddc160_0;  1 drivers
E_000001cdaad7a110 .event anyedge, v000001cdaaddbbc0_0, v000001cdaad7d700_0, v000001cdaad7d340_0;
S_000001cdaad82c50 .scope module, "f1" "aluFORWARD" 4 57, 4 10 0, S_000001cdaad81820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001cdaad69e30/d .functor BUFZ 8, v000001cdaaddb440_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cdaad69e30 .delay 8 (1,1,1) L_000001cdaad69e30/d;
v000001cdaad7d700_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  alias, 1 drivers
v000001cdaad7d160_0 .net "RESULT", 7 0, L_000001cdaad69e30;  alias, 1 drivers
S_000001cdaad65460 .scope module, "f2" "aluADD" 4 58, 4 19 0, S_000001cdaad81820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001cdaad7d340_0 .net "DATA1", 7 0, L_000001cdaad6a0d0;  alias, 1 drivers
v000001cdaad7d7a0_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  alias, 1 drivers
v000001cdaad7d8e0_0 .net "RESULT", 7 0, L_000001cdaadde700;  alias, 1 drivers
L_000001cdaadde700 .delay 8 (2,2,2) L_000001cdaadde700/d;
L_000001cdaadde700/d .arith/sum 8, L_000001cdaad6a0d0, v000001cdaaddb440_0;
S_000001cdaad655f0 .scope module, "f3" "aluAND" 4 59, 4 28 0, S_000001cdaad81820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001cdaad6a060/d .functor AND 8, L_000001cdaad6a0d0, v000001cdaaddb440_0, C4<11111111>, C4<11111111>;
L_000001cdaad6a060 .delay 8 (1,1,1) L_000001cdaad6a060/d;
v000001cdaad7da20_0 .net "DATA1", 7 0, L_000001cdaad6a0d0;  alias, 1 drivers
v000001cdaad7dc00_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  alias, 1 drivers
v000001cdaaddc840_0 .net "RESULT", 7 0, L_000001cdaad6a060;  alias, 1 drivers
S_000001cdaad5f760 .scope module, "f4" "aluOR" 4 60, 4 37 0, S_000001cdaad81820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001cdaad6a140/d .functor OR 8, L_000001cdaad6a0d0, v000001cdaaddb440_0, C4<00000000>, C4<00000000>;
L_000001cdaad6a140 .delay 8 (1,1,1) L_000001cdaad6a140/d;
v000001cdaaddbee0_0 .net "DATA1", 7 0, L_000001cdaad6a0d0;  alias, 1 drivers
v000001cdaaddb800_0 .net "DATA2", 7 0, v000001cdaaddb440_0;  alias, 1 drivers
v000001cdaaddc480_0 .net "RESULT", 7 0, L_000001cdaad6a140;  alias, 1 drivers
S_000001cdaad5f8f0 .scope module, "cpu_im_mux" "mux" 3 174, 5 10 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001cdaaddb8a0_0 .net "IN1", 7 0, v000001cdaaddb6c0_0;  alias, 1 drivers
v000001cdaaddc8e0_0 .net "IN2", 7 0, L_000001cdaadde7a0;  alias, 1 drivers
v000001cdaaddb440_0 .var "OUT", 7 0;
v000001cdaaddb1c0_0 .net "SELECT", 0 0, v000001cdaadde5c0_0;  1 drivers
E_000001cdaad7b010 .event anyedge, v000001cdaaddb1c0_0, v000001cdaaddc8e0_0, v000001cdaaddb8a0_0;
S_000001cdaad74be0 .scope module, "cpu_neg_mux" "mux" 3 171, 5 10 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001cdaaddcac0_0 .net "IN1", 7 0, L_000001cdaadf0ea0;  alias, 1 drivers
v000001cdaaddc3e0_0 .net "IN2", 7 0, L_000001cdaad6a1b0;  alias, 1 drivers
v000001cdaaddb6c0_0 .var "OUT", 7 0;
v000001cdaaddb4e0_0 .net "SELECT", 0 0, v000001cdaadde020_0;  1 drivers
E_000001cdaad7b8d0 .event anyedge, v000001cdaaddb4e0_0, v000001cdaaddc3e0_0, v000001cdaaddcac0_0;
S_000001cdaad74d70 .scope module, "cpu_pc_add" "pc_add" 3 72, 6 10 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PCADDED";
v000001cdaaddbf80_0 .net "PC", 31 0, v000001cdaadde340_0;  alias, 1 drivers
v000001cdaaddb580_0 .var "PCADDED", 31 0;
E_000001cdaad7b3d0 .event anyedge, v000001cdaaddbf80_0;
S_000001cdaad66cd0 .scope module, "cpu_reg_file" "reg_file" 3 165, 7 10 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001cdaad6a0d0/d .functor BUFZ 8, L_000001cdaadde840, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cdaad6a0d0 .delay 8 (2,2,2) L_000001cdaad6a0d0/d;
L_000001cdaad6a1b0/d .functor BUFZ 8, L_000001cdaadef8c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001cdaad6a1b0 .delay 8 (2,2,2) L_000001cdaad6a1b0/d;
v000001cdaaddc020_0 .net "CLK", 0 0, v000001cdaaddef20_0;  alias, 1 drivers
v000001cdaaddc0c0_0 .net "IN", 7 0, v000001cdaaddbbc0_0;  alias, 1 drivers
v000001cdaaddb940_0 .net "INADDRESS", 2 0, L_000001cdaadde480;  alias, 1 drivers
v000001cdaaddcca0_0 .net "OUT1", 7 0, L_000001cdaad6a0d0;  alias, 1 drivers
v000001cdaaddc5c0_0 .net "OUT1ADDRESS", 2 0, L_000001cdaadde160;  alias, 1 drivers
v000001cdaaddbe40_0 .net "OUT2", 7 0, L_000001cdaad6a1b0;  alias, 1 drivers
v000001cdaaddb9e0_0 .net "OUT2ADDRESS", 2 0, L_000001cdaadde660;  alias, 1 drivers
v000001cdaaddc980 .array "REGISTER", 7 0, 7 0;
v000001cdaaddbd00_0 .net "RESET", 0 0, v000001cdaaddf100_0;  alias, 1 drivers
v000001cdaaddca20_0 .net "WRITE", 0 0, v000001cdaaddeb60_0;  1 drivers
v000001cdaaddc700_0 .net *"_ivl_0", 7 0, L_000001cdaadde840;  1 drivers
v000001cdaaddcb60_0 .net *"_ivl_10", 4 0, L_000001cdaadf0900;  1 drivers
L_000001cdaae601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdaaddcc00_0 .net *"_ivl_13", 1 0, L_000001cdaae601a8;  1 drivers
v000001cdaaddbda0_0 .net *"_ivl_2", 4 0, L_000001cdaadde8e0;  1 drivers
L_000001cdaae60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdaaddce80_0 .net *"_ivl_5", 1 0, L_000001cdaae60160;  1 drivers
v000001cdaaddcf20_0 .net *"_ivl_8", 7 0, L_000001cdaadef8c0;  1 drivers
v000001cdaaddb080_0 .var/i "i", 31 0;
E_000001cdaad7b490 .event posedge, v000001cdaaddc020_0;
L_000001cdaadde840 .array/port v000001cdaaddc980, L_000001cdaadde8e0;
L_000001cdaadde8e0 .concat [ 3 2 0 0], L_000001cdaadde160, L_000001cdaae60160;
L_000001cdaadef8c0 .array/port v000001cdaaddc980, L_000001cdaadf0900;
L_000001cdaadf0900 .concat [ 3 2 0 0], L_000001cdaadde660, L_000001cdaae601a8;
S_000001cdaad66e60 .scope module, "cpu_tc" "twos_compliment" 3 168, 8 9 0, S_000001cdaad54710;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001cdaadf2660 .functor NOT 8, L_000001cdaad6a1b0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001cdaaddb120_0 .net "IN", 7 0, L_000001cdaad6a1b0;  alias, 1 drivers
v000001cdaaddb260_0 .net "OUT", 7 0, L_000001cdaadf0ea0;  alias, 1 drivers
v000001cdaaddb300_0 .net *"_ivl_0", 7 0, L_000001cdaadf2660;  1 drivers
L_000001cdaae601f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001cdaaddc2a0_0 .net/2u *"_ivl_2", 7 0, L_000001cdaae601f0;  1 drivers
L_000001cdaadf0ea0 .delay 8 (1,1,1) L_000001cdaadf0ea0/d;
L_000001cdaadf0ea0/d .arith/sum 8, L_000001cdaadf2660, L_000001cdaae601f0;
    .scope S_000001cdaad74d70;
T_0 ;
    %wait E_000001cdaad7b3d0;
    %delay 1, 0;
    %load/vec4 v000001cdaaddbf80_0;
    %addi 4, 0, 32;
    %store/vec4 v000001cdaaddb580_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cdaad81820;
T_1 ;
    %wait E_000001cdaad7a110;
    %load/vec4 v000001cdaaddc660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001cdaaddbbc0_0, 0, 8;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001cdaaddcd40_0;
    %cassign/vec4 v000001cdaaddbbc0_0;
    %cassign/link v000001cdaaddbbc0_0, v000001cdaaddcd40_0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001cdaaddb760_0;
    %cassign/vec4 v000001cdaaddbbc0_0;
    %cassign/link v000001cdaaddbbc0_0, v000001cdaaddb760_0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001cdaaddc520_0;
    %cassign/vec4 v000001cdaaddbbc0_0;
    %cassign/link v000001cdaaddbbc0_0, v000001cdaaddc520_0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001cdaaddb3a0_0;
    %cassign/vec4 v000001cdaaddbbc0_0;
    %cassign/link v000001cdaaddbbc0_0, v000001cdaaddb3a0_0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001cdaad66cd0;
T_2 ;
    %wait E_000001cdaad7b490;
    %load/vec4 v000001cdaaddbd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdaaddb080_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001cdaaddb080_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001cdaaddb080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdaaddc980, 0, 4;
    %load/vec4 v000001cdaaddb080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdaaddb080_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001cdaaddca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %delay 1, 0;
    %load/vec4 v000001cdaaddc0c0_0;
    %load/vec4 v000001cdaaddb940_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdaaddc980, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001cdaad74be0;
T_3 ;
    %wait E_000001cdaad7b8d0;
    %load/vec4 v000001cdaaddb4e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001cdaaddcac0_0;
    %cassign/vec4 v000001cdaaddb6c0_0;
    %cassign/link v000001cdaaddb6c0_0, v000001cdaaddcac0_0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001cdaaddc3e0_0;
    %cassign/vec4 v000001cdaaddb6c0_0;
    %cassign/link v000001cdaaddb6c0_0, v000001cdaaddc3e0_0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cdaad5f8f0;
T_4 ;
    %wait E_000001cdaad7b010;
    %load/vec4 v000001cdaaddb1c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001cdaaddb8a0_0;
    %cassign/vec4 v000001cdaaddb440_0;
    %cassign/link v000001cdaaddb440_0, v000001cdaaddb8a0_0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cdaaddc8e0_0;
    %cassign/vec4 v000001cdaaddb440_0;
    %cassign/link v000001cdaaddb440_0, v000001cdaaddc8e0_0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001cdaad54710;
T_5 ;
    %wait E_000001cdaad7b490;
    %load/vec4 v000001cdaaddeca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdaadde340_0, 0, 32;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001cdaad54710;
T_6 ;
    %wait E_000001cdaad7b490;
    %delay 1, 0;
    %load/vec4 v000001cdaaddefc0_0;
    %store/vec4 v000001cdaadde340_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_000001cdaad54710;
T_7 ;
    %wait E_000001cdaad7ac50;
    %load/vec4 v000001cdaadddf80_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001cdaaddf1a0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001cdaaddf1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001cdaaddc160_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaadde020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddeb60_0, 0, 1;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001cdaad543b0;
T_8 ;
    %vpi_call 2 36 "$readmemb", "instr_mem.mem", v000001cdaaddeac0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001cdaad543b0;
T_9 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001cdaad543b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaaddef20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdaaddf100_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdaaddf100_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001cdaad543b0;
T_10 ;
    %delay 4, 0;
    %load/vec4 v000001cdaaddef20_0;
    %inv;
    %store/vec4 v000001cdaaddef20_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    ".\cpu_tb.v";
    ".\cpu.v";
    "./alu.v";
    "./mux.v";
    "./pc_add.v";
    "./reg_file.v";
    "./twos_compliment.v";
