//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_8
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<94>;
	.reg .b16 	%rs<45>;
	.reg .b32 	%r<318>;
	.reg .f32 	%f<88>;
	.reg .b64 	%rd<55>;
	.loc	1 19 0                          // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_1];
$L__tmp0:
	.loc	1 22 28                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:22:33
	shl.b32 	%r114, %r1, 8;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_2];
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_3];
	.loc	1 23 44                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:23:44
	mov.u32 	%r115, %tid.x;
	shl.b32 	%r116, %r115, 4;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_4];
	and.b32  	%r117, %r116, 240;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_5];
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_relu_threshold_backward_24_param_6];
	bfe.u32 	%r118, %r115, 4, 4;
	and.b32  	%r119, %r115, 255;
	.loc	1 23 23                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:23:23
	or.b32  	%r120, %r114, %r117;
	or.b32  	%r121, %r120, 4;
	or.b32  	%r122, %r120, 8;
	or.b32  	%r123, %r120, 12;
	or.b32  	%r124, %r114, %r119;
	.loc	1 25 28                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:25:33
	shl.b32 	%r125, %r2, 4;
	.loc	1 26 23                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:26:23
	or.b32  	%r126, %r125, %r118;
	.loc	1 27 21                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:27:21
	setp.lt.s32 	%p1, %r126, 51;
	.loc	1 30 19                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:30:19
	shr.s32 	%r128, %r120, 31;
	shr.u32 	%r129, %r128, 23;
	add.s32 	%r130, %r120, %r129;
	shr.s32 	%r131, %r130, 9;
	.loc	1 29 19                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:29:19
	and.b32  	%r132, %r130, -512;
	sub.s32 	%r133, %r120, %r132;
	bfe.s32 	%r134, %r1, 23, 1;
	shr.u32 	%r135, %r134, 23;
	add.s32 	%r136, %r121, %r135;
	and.b32  	%r137, %r136, -512;
	sub.s32 	%r138, %r121, %r137;
	add.s32 	%r139, %r122, %r135;
	and.b32  	%r140, %r139, -512;
	sub.s32 	%r141, %r122, %r140;
	add.s32 	%r142, %r123, %r135;
	and.b32  	%r143, %r142, -512;
	sub.s32 	%r144, %r123, %r143;
	add.s32 	%r145, %r124, %r135;
	and.b32  	%r146, %r145, -512;
	sub.s32 	%r147, %r124, %r146;
	.loc	1 32 39                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:39
	shl.b32 	%r148, %r126, 9;
	.loc	1 32 35                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:35
	mad.lo.s32 	%r149, %r131, 26112, %r148;
	.loc	1 32 44                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:44
	add.s32 	%r150, %r149, %r133;
	add.s32 	%r151, %r149, %r138;
	add.s32 	%r152, %r149, %r141;
	add.s32 	%r153, %r149, %r144;
	.loc	1 32 30                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:30
	cvt.s64.s32 	%rd33, %r150;
	mul.wide.s32 	%rd34, %r150, 4;
	add.s64 	%rd1, %rd26, %rd34;
	mul.wide.s32 	%rd35, %r151, 4;
	add.s64 	%rd2, %rd26, %rd35;
	mul.wide.s32 	%rd36, %r152, 4;
	add.s64 	%rd3, %rd26, %rd36;
	mul.wide.s32 	%rd37, %r153, 4;
	add.s64 	%rd4, %rd26, %rd37;
	.loc	1 32 55                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:55
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r20, %r21, %r22, %r23 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r25, %r26, %r27, %r28 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r30, %r31, %r32, %r33 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd4 + 0 ];
	// end inline asm
	and.b32  	%r154, %r116, 4080;
	and.b32  	%r155, %r115, 240;
	add.s32 	%r156, %r154, %r155;
	shl.b32 	%r157, %r156, 2;
	mov.u32 	%r158, global_smem;
	add.s32 	%r19, %r158, %r157;
	mov.pred 	%p5, -1;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r19 + 0 ], { %r20, %r21, %r22, %r23 };
	// end inline asm
	add.s32 	%r24, %r19, 16;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r24 + 0 ], { %r25, %r26, %r27, %r28 };
	// end inline asm
	add.s32 	%r29, %r19, 32;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r29 + 0 ], { %r30, %r31, %r32, %r33 };
	// end inline asm
	add.s32 	%r34, %r19, 48;
	// begin inline asm
	@%p5 st.shared.v4.b32 [ %r34 + 0 ], { %r35, %r36, %r37, %r38 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r159, %r119, 2;
	add.s32 	%r160, %r158, %r159;
	ld.shared.f32 	%f1, [%r160];
	ld.shared.f32 	%f2, [%r160+1088];
	ld.shared.f32 	%f3, [%r160+2176];
	ld.shared.f32 	%f4, [%r160+3264];
	ld.shared.f32 	%f5, [%r160+4352];
	ld.shared.f32 	%f6, [%r160+5440];
	ld.shared.f32 	%f7, [%r160+6528];
	ld.shared.f32 	%f8, [%r160+7616];
	ld.shared.f32 	%f9, [%r160+8704];
	ld.shared.f32 	%f10, [%r160+9792];
	ld.shared.f32 	%f11, [%r160+10880];
	ld.shared.f32 	%f12, [%r160+11968];
	ld.shared.f32 	%f13, [%r160+13056];
	ld.shared.f32 	%f14, [%r160+14144];
	ld.shared.f32 	%f15, [%r160+15232];
	ld.shared.f32 	%f16, [%r160+16320];
	.loc	1 33 30                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:33:30
	mul.wide.s32 	%rd38, %r147, 4;
	add.s64 	%rd5, %rd27, %rd38;
	.loc	1 33 35                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:33:35
	// begin inline asm
	mov.u32 %r39, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r39 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:34:30
	add.s64 	%rd6, %rd28, %rd38;
	.loc	1 34 35                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:34:35
	// begin inline asm
	mov.u32 %r40, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r40 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f17, %r40;
	.loc	1 35 31                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:35:31
	add.s64 	%rd7, %rd29, %rd38;
	.loc	1 35 36                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:35:36
	// begin inline asm
	mov.u32 %r41, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r41 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:36:31
	add.s64 	%rd8, %rd30, %rd38;
	.loc	1 36 36                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:36:36
	// begin inline asm
	mov.u32 %r42, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r42 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 39 18                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:39:18
	add.f32 	%f18, %f17, 0f3727C5AC;
	.loc	1 40 26                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:40:26
	sqrt.approx.ftz.f32 	%f19, %f18;
	.loc	1 32 55                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:32:55
	or.b32  	%r161, %r119, 3840;
	or.b32  	%r162, %r119, 3584;
	or.b32  	%r163, %r119, 3328;
	or.b32  	%r164, %r119, 3072;
	or.b32  	%r165, %r119, 2816;
	or.b32  	%r166, %r119, 2560;
	or.b32  	%r167, %r119, 2304;
	or.b32  	%r168, %r119, 2048;
	or.b32  	%r169, %r119, 1792;
	or.b32  	%r170, %r119, 1536;
	or.b32  	%r171, %r119, 1280;
	or.b32  	%r172, %r119, 1024;
	or.b32  	%r173, %r119, 768;
	or.b32  	%r174, %r119, 512;
	or.b32  	%r175, %r119, 256;
	.loc	1 23 44                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:23:44
	and.b32  	%r176, %r115, 15;
	.loc	1 26 23                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:26:23
	or.b32  	%r177, %r125, %r176;
	.loc	1 27 21                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:27:21
	setp.lt.s32 	%p29, %r177, 51;
	.loc	1 23 23                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:23:23
	or.b32  	%r178, %r114, %r118;
	or.b32  	%r179, %r178, 240;
	or.b32  	%r180, %r178, 224;
	or.b32  	%r181, %r178, 208;
	or.b32  	%r182, %r178, 192;
	or.b32  	%r183, %r178, 176;
	or.b32  	%r184, %r178, 160;
	or.b32  	%r185, %r178, 144;
	or.b32  	%r186, %r178, 128;
	or.b32  	%r187, %r178, 112;
	or.b32  	%r188, %r178, 96;
	or.b32  	%r189, %r178, 80;
	or.b32  	%r190, %r178, 64;
	or.b32  	%r191, %r178, 48;
	or.b32  	%r192, %r178, 32;
	or.b32  	%r193, %r178, 16;
	.loc	1 42 18                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:42:18
	mov.b32 	%r45, %f19;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f20, %r43;
	.loc	1 37 18                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:37:18
	mov.b32 	%f21, %r39;
	sub.f32 	%f22, %f1, %f21;
	sub.f32 	%f23, %f5, %f21;
	sub.f32 	%f24, %f9, %f21;
	sub.f32 	%f25, %f13, %f21;
	sub.f32 	%f26, %f15, %f21;
	sub.f32 	%f27, %f2, %f21;
	sub.f32 	%f28, %f6, %f21;
	sub.f32 	%f29, %f10, %f21;
	sub.f32 	%f30, %f14, %f21;
	sub.f32 	%f31, %f16, %f21;
	sub.f32 	%f32, %f3, %f21;
	sub.f32 	%f33, %f4, %f21;
	sub.f32 	%f34, %f7, %f21;
	sub.f32 	%f35, %f8, %f21;
	sub.f32 	%f36, %f11, %f21;
	sub.f32 	%f37, %f12, %f21;
	.loc	1 45 19                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:45:19
	mul.f32 	%f38, %f37, %f20;
	mul.f32 	%f39, %f36, %f20;
	mul.f32 	%f40, %f35, %f20;
	mul.f32 	%f41, %f34, %f20;
	mul.f32 	%f42, %f33, %f20;
	mul.f32 	%f43, %f32, %f20;
	mul.f32 	%f44, %f31, %f20;
	mul.f32 	%f45, %f30, %f20;
	mul.f32 	%f46, %f29, %f20;
	mul.f32 	%f47, %f28, %f20;
	mul.f32 	%f48, %f27, %f20;
	mul.f32 	%f49, %f26, %f20;
	mul.f32 	%f50, %f25, %f20;
	mul.f32 	%f51, %f24, %f20;
	mul.f32 	%f52, %f23, %f20;
	mul.f32 	%f53, %f22, %f20;
	.loc	1 46 20                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:46:20
	mov.b32 	%f54, %r41;
	.loc	1 47 20                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:47:20
	mov.b32 	%f55, %r42;
	fma.rn.f32 	%f56, %f53, %f54, %f55;
	fma.rn.f32 	%f57, %f52, %f54, %f55;
	fma.rn.f32 	%f58, %f51, %f54, %f55;
	fma.rn.f32 	%f59, %f50, %f54, %f55;
	fma.rn.f32 	%f60, %f49, %f54, %f55;
	fma.rn.f32 	%f61, %f48, %f54, %f55;
	fma.rn.f32 	%f62, %f47, %f54, %f55;
	fma.rn.f32 	%f63, %f46, %f54, %f55;
	fma.rn.f32 	%f64, %f45, %f54, %f55;
	fma.rn.f32 	%f65, %f44, %f54, %f55;
	fma.rn.f32 	%f66, %f43, %f54, %f55;
	fma.rn.f32 	%f67, %f42, %f54, %f55;
	fma.rn.f32 	%f68, %f41, %f54, %f55;
	fma.rn.f32 	%f69, %f40, %f54, %f55;
	fma.rn.f32 	%f70, %f39, %f54, %f55;
	fma.rn.f32 	%f71, %f38, %f54, %f55;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p62, %f71, 0f00000000;
	setp.lt.f32 	%p63, %f70, 0f00000000;
	setp.lt.f32 	%p64, %f69, 0f00000000;
	setp.lt.f32 	%p65, %f68, 0f00000000;
	setp.lt.f32 	%p66, %f67, 0f00000000;
	setp.lt.f32 	%p67, %f66, 0f00000000;
	setp.lt.f32 	%p68, %f65, 0f00000000;
	setp.lt.f32 	%p69, %f64, 0f00000000;
	setp.lt.f32 	%p70, %f63, 0f00000000;
	setp.lt.f32 	%p71, %f62, 0f00000000;
	setp.lt.f32 	%p72, %f61, 0f00000000;
	setp.lt.f32 	%p73, %f60, 0f00000000;
	setp.lt.f32 	%p74, %f59, 0f00000000;
	setp.lt.f32 	%p75, %f58, 0f00000000;
	setp.lt.f32 	%p76, %f57, 0f00000000;
	setp.lt.f32 	%p77, %f56, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f72, 0f00000000, %f56, %p77;
	selp.f32 	%f73, 0f00000000, %f57, %p76;
	selp.f32 	%f74, 0f00000000, %f58, %p75;
	selp.f32 	%f75, 0f00000000, %f59, %p74;
	selp.f32 	%f76, 0f00000000, %f60, %p73;
	selp.f32 	%f77, 0f00000000, %f61, %p72;
	selp.f32 	%f78, 0f00000000, %f62, %p71;
	selp.f32 	%f79, 0f00000000, %f63, %p70;
	selp.f32 	%f80, 0f00000000, %f64, %p69;
	selp.f32 	%f81, 0f00000000, %f65, %p68;
	selp.f32 	%f82, 0f00000000, %f66, %p67;
	selp.f32 	%f83, 0f00000000, %f67, %p66;
	selp.f32 	%f84, 0f00000000, %f68, %p65;
	selp.f32 	%f85, 0f00000000, %f69, %p64;
	selp.f32 	%f86, 0f00000000, %f70, %p63;
	selp.f32 	%f87, 0f00000000, %f71, %p62;
$L__tmp2:
	.loc	1 51 21                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:51:21
	setp.le.f32 	%p78, %f87, 0f00000000;
	selp.u16 	%rs17, 1, 0, %p78;
	setp.le.f32 	%p79, %f86, 0f00000000;
	selp.u16 	%rs18, -1, 0, %p79;
	shl.b16 	%rs19, %rs18, 1;
	or.b16  	%rs20, %rs17, %rs19;
	setp.le.f32 	%p80, %f85, 0f00000000;
	selp.u16 	%rs21, 1, 0, %p80;
	setp.le.f32 	%p81, %f84, 0f00000000;
	selp.u16 	%rs22, -1, 0, %p81;
	shl.b16 	%rs23, %rs22, 1;
	or.b16  	%rs24, %rs21, %rs23;
	setp.le.f32 	%p82, %f83, 0f00000000;
	selp.u16 	%rs25, 1, 0, %p82;
	setp.le.f32 	%p83, %f82, 0f00000000;
	selp.u16 	%rs26, -1, 0, %p83;
	shl.b16 	%rs27, %rs26, 1;
	or.b16  	%rs28, %rs25, %rs27;
	setp.le.f32 	%p84, %f81, 0f00000000;
	setp.le.f32 	%p85, %f80, 0f00000000;
	selp.u16 	%rs14, 1, 0, %p85;
	setp.le.f32 	%p86, %f79, 0f00000000;
	selp.u16 	%rs10, 1, 0, %p86;
	setp.le.f32 	%p87, %f78, 0f00000000;
	selp.u16 	%rs6, 1, 0, %p87;
	setp.le.f32 	%p88, %f77, 0f00000000;
	selp.u16 	%rs2, 1, 0, %p88;
	setp.le.f32 	%p89, %f76, 0f00000000;
	setp.le.f32 	%p90, %f75, 0f00000000;
	setp.le.f32 	%p91, %f74, 0f00000000;
	setp.le.f32 	%p92, %f73, 0f00000000;
	setp.le.f32 	%p93, %f72, 0f00000000;
	.loc	1 52 30                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:52:30
	mad.lo.s32 	%r194, %r178, 51, %r177;
	mad.lo.s32 	%r195, %r193, 51, %r177;
	mad.lo.s32 	%r196, %r192, 51, %r177;
	mad.lo.s32 	%r197, %r191, 51, %r177;
	mad.lo.s32 	%r198, %r190, 51, %r177;
	mad.lo.s32 	%r199, %r189, 51, %r177;
	mad.lo.s32 	%r200, %r188, 51, %r177;
	mad.lo.s32 	%r201, %r187, 51, %r177;
	mad.lo.s32 	%r202, %r186, 51, %r177;
	mad.lo.s32 	%r203, %r185, 51, %r177;
	mad.lo.s32 	%r204, %r184, 51, %r177;
	mad.lo.s32 	%r205, %r183, 51, %r177;
	mad.lo.s32 	%r206, %r182, 51, %r177;
	mad.lo.s32 	%r207, %r181, 51, %r177;
	mad.lo.s32 	%r208, %r180, 51, %r177;
	mad.lo.s32 	%r209, %r179, 51, %r177;
	.loc	1 52 25                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:52:25
	mul.wide.s32 	%rd39, %r194, 4;
	add.s64 	%rd9, %rd31, %rd39;
	mul.wide.s32 	%rd40, %r195, 4;
	add.s64 	%rd10, %rd31, %rd40;
	mul.wide.s32 	%rd41, %r196, 4;
	add.s64 	%rd11, %rd31, %rd41;
	mul.wide.s32 	%rd42, %r197, 4;
	add.s64 	%rd12, %rd31, %rd42;
	mul.wide.s32 	%rd43, %r198, 4;
	add.s64 	%rd13, %rd31, %rd43;
	mul.wide.s32 	%rd44, %r199, 4;
	add.s64 	%rd14, %rd31, %rd44;
	mul.wide.s32 	%rd45, %r200, 4;
	add.s64 	%rd15, %rd31, %rd45;
	mul.wide.s32 	%rd46, %r201, 4;
	add.s64 	%rd16, %rd31, %rd46;
	mul.wide.s32 	%rd47, %r202, 4;
	add.s64 	%rd17, %rd31, %rd47;
	mul.wide.s32 	%rd48, %r203, 4;
	add.s64 	%rd18, %rd31, %rd48;
	mul.wide.s32 	%rd49, %r204, 4;
	add.s64 	%rd19, %rd31, %rd49;
	mul.wide.s32 	%rd50, %r205, 4;
	add.s64 	%rd20, %rd31, %rd50;
	mul.wide.s32 	%rd51, %r206, 4;
	add.s64 	%rd21, %rd31, %rd51;
	mul.wide.s32 	%rd52, %r207, 4;
	add.s64 	%rd22, %rd31, %rd52;
	mul.wide.s32 	%rd53, %r208, 4;
	add.s64 	%rd23, %rd31, %rd53;
	mul.wide.s32 	%rd54, %r209, 4;
	add.s64 	%rd24, %rd31, %rd54;
	.loc	1 52 45                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:52:45
	bar.sync 	0;
	shr.u32 	%r210, %r154, 2;
	add.s32 	%r211, %r158, %r210;
	shl.b32 	%r212, %r154, 2;
	add.s32 	%r46, %r211, %r212;
	mov.b32 	%r47, %f72;
	// begin inline asm
	@%p5 st.shared.b32 [ %r46 + 0 ], %r47;
	// end inline asm
	add.s32 	%r48, %r46, 4;
	mov.b32 	%r49, %f77;
	// begin inline asm
	@%p5 st.shared.b32 [ %r48 + 0 ], %r49;
	// end inline asm
	add.s32 	%r50, %r46, 8;
	mov.b32 	%r51, %f82;
	// begin inline asm
	@%p5 st.shared.b32 [ %r50 + 0 ], %r51;
	// end inline asm
	add.s32 	%r52, %r46, 12;
	mov.b32 	%r53, %f83;
	// begin inline asm
	@%p5 st.shared.b32 [ %r52 + 0 ], %r53;
	// end inline asm
	add.s32 	%r54, %r46, 16;
	mov.b32 	%r55, %f73;
	// begin inline asm
	@%p5 st.shared.b32 [ %r54 + 0 ], %r55;
	// end inline asm
	add.s32 	%r56, %r46, 20;
	mov.b32 	%r57, %f78;
	// begin inline asm
	@%p5 st.shared.b32 [ %r56 + 0 ], %r57;
	// end inline asm
	add.s32 	%r58, %r46, 24;
	mov.b32 	%r59, %f84;
	// begin inline asm
	@%p5 st.shared.b32 [ %r58 + 0 ], %r59;
	// end inline asm
	add.s32 	%r60, %r46, 28;
	mov.b32 	%r61, %f85;
	// begin inline asm
	@%p5 st.shared.b32 [ %r60 + 0 ], %r61;
	// end inline asm
	add.s32 	%r62, %r46, 32;
	mov.b32 	%r63, %f74;
	// begin inline asm
	@%p5 st.shared.b32 [ %r62 + 0 ], %r63;
	// end inline asm
	add.s32 	%r64, %r46, 36;
	mov.b32 	%r65, %f79;
	// begin inline asm
	@%p5 st.shared.b32 [ %r64 + 0 ], %r65;
	// end inline asm
	add.s32 	%r66, %r46, 40;
	mov.b32 	%r67, %f86;
	// begin inline asm
	@%p5 st.shared.b32 [ %r66 + 0 ], %r67;
	// end inline asm
	add.s32 	%r68, %r46, 44;
	mov.b32 	%r69, %f87;
	// begin inline asm
	@%p5 st.shared.b32 [ %r68 + 0 ], %r69;
	// end inline asm
	add.s32 	%r70, %r46, 48;
	mov.b32 	%r71, %f75;
	// begin inline asm
	@%p5 st.shared.b32 [ %r70 + 0 ], %r71;
	// end inline asm
	add.s32 	%r72, %r46, 52;
	mov.b32 	%r73, %f80;
	// begin inline asm
	@%p5 st.shared.b32 [ %r72 + 0 ], %r73;
	// end inline asm
	add.s32 	%r74, %r46, 56;
	mov.b32 	%r75, %f76;
	// begin inline asm
	@%p5 st.shared.b32 [ %r74 + 0 ], %r75;
	// end inline asm
	add.s32 	%r76, %r46, 60;
	mov.b32 	%r77, %f81;
	// begin inline asm
	@%p5 st.shared.b32 [ %r76 + 0 ], %r77;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r213, %r115, 2;
	and.b32  	%r214, %r213, 60;
	add.s32 	%r215, %r160, %r214;
	ld.shared.u32 	%r78, [%r215];
	shr.u32 	%r216, %r175, 2;
	and.b32  	%r217, %r216, 124;
	add.s32 	%r218, %r160, %r217;
	ld.shared.u32 	%r79, [%r218+1024];
	shr.u32 	%r219, %r174, 2;
	and.b32  	%r220, %r219, 188;
	add.s32 	%r221, %r160, %r220;
	ld.shared.u32 	%r80, [%r221+2048];
	shr.u32 	%r222, %r173, 2;
	and.b32  	%r223, %r222, 252;
	add.s32 	%r224, %r160, %r223;
	ld.shared.u32 	%r81, [%r224+3072];
	shr.u32 	%r225, %r172, 2;
	and.b32  	%r226, %r225, 316;
	add.s32 	%r227, %r160, %r226;
	ld.shared.u32 	%r82, [%r227+4096];
	shr.u32 	%r228, %r171, 2;
	and.b32  	%r229, %r228, 380;
	add.s32 	%r230, %r160, %r229;
	ld.shared.u32 	%r83, [%r230+5120];
	shr.u32 	%r231, %r170, 2;
	and.b32  	%r232, %r231, 444;
	add.s32 	%r233, %r160, %r232;
	ld.shared.u32 	%r84, [%r233+6144];
	shr.u32 	%r234, %r169, 2;
	and.b32  	%r235, %r234, 508;
	add.s32 	%r236, %r160, %r235;
	ld.shared.u32 	%r85, [%r236+7168];
	shr.u32 	%r237, %r168, 2;
	and.b32  	%r238, %r237, 572;
	add.s32 	%r239, %r160, %r238;
	ld.shared.u32 	%r86, [%r239+8192];
	shr.u32 	%r240, %r167, 2;
	and.b32  	%r241, %r240, 636;
	add.s32 	%r242, %r160, %r241;
	ld.shared.u32 	%r87, [%r242+9216];
	shr.u32 	%r243, %r166, 2;
	and.b32  	%r244, %r243, 700;
	add.s32 	%r245, %r160, %r244;
	ld.shared.u32 	%r88, [%r245+10240];
	shr.u32 	%r246, %r165, 2;
	and.b32  	%r247, %r246, 764;
	add.s32 	%r248, %r160, %r247;
	ld.shared.u32 	%r89, [%r248+11264];
	shr.u32 	%r249, %r164, 2;
	and.b32  	%r250, %r249, 828;
	add.s32 	%r251, %r160, %r250;
	ld.shared.u32 	%r90, [%r251+12288];
	shr.u32 	%r252, %r163, 2;
	and.b32  	%r253, %r252, 892;
	add.s32 	%r254, %r160, %r253;
	ld.shared.u32 	%r91, [%r254+13312];
	shr.u32 	%r255, %r162, 2;
	and.b32  	%r256, %r255, 956;
	add.s32 	%r257, %r160, %r256;
	ld.shared.u32 	%r92, [%r257+14336];
	shr.u32 	%r258, %r161, 2;
	and.b32  	%r259, %r258, 1020;
	add.s32 	%r260, %r160, %r259;
	ld.shared.u32 	%r93, [%r260+15360];
	// begin inline asm
	@%p29 st.global.b32 [ %rd9 + 0 ], { %r78 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd10 + 0 ], { %r79 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd11 + 0 ], { %r80 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd12 + 0 ], { %r81 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd13 + 0 ], { %r82 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd14 + 0 ], { %r83 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd15 + 0 ], { %r84 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd16 + 0 ], { %r85 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd17 + 0 ], { %r86 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd18 + 0 ], { %r87 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd19 + 0 ], { %r88 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd20 + 0 ], { %r89 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd21 + 0 ], { %r90 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd22 + 0 ], { %r91 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd23 + 0 ], { %r92 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.b32 [ %rd24 + 0 ], { %r93 };
	// end inline asm
	.loc	1 53 25                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:53:25
	add.s64 	%rd25, %rd32, %rd33;
	.loc	1 53 57                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:53:57
	bar.sync 	0;
	selp.u16 	%rs1, 1, 0, %p93;
	selp.u16 	%rs3, 1, 0, %p83;
	selp.u16 	%rs5, 1, 0, %p92;
	selp.u16 	%rs7, 1, 0, %p81;
	selp.u16 	%rs9, 1, 0, %p91;
	selp.u16 	%rs11, 1, 0, %p79;
	selp.u16 	%rs13, 1, 0, %p90;
	selp.u16 	%rs15, 1, 0, %p89;
	add.s32 	%r94, %r158, %r119;
	// begin inline asm
	@%p5 st.shared.b8 [ %r94 + 0 ], %rs1;
	// end inline asm
	add.s32 	%r95, %r94, 272;
	// begin inline asm
	@%p5 st.shared.b8 [ %r95 + 0 ], %rs2;
	// end inline asm
	add.s32 	%r96, %r94, 544;
	// begin inline asm
	@%p5 st.shared.b8 [ %r96 + 0 ], %rs3;
	// end inline asm
	add.s32 	%r97, %r94, 816;
	and.b16  	%rs4, %rs28, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r97 + 0 ], %rs4;
	// end inline asm
	add.s32 	%r98, %r94, 1088;
	// begin inline asm
	@%p5 st.shared.b8 [ %r98 + 0 ], %rs5;
	// end inline asm
	add.s32 	%r99, %r94, 1360;
	// begin inline asm
	@%p5 st.shared.b8 [ %r99 + 0 ], %rs6;
	// end inline asm
	add.s32 	%r100, %r94, 1632;
	// begin inline asm
	@%p5 st.shared.b8 [ %r100 + 0 ], %rs7;
	// end inline asm
	add.s32 	%r101, %r94, 1904;
	and.b16  	%rs8, %rs24, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r101 + 0 ], %rs8;
	// end inline asm
	add.s32 	%r102, %r94, 2176;
	// begin inline asm
	@%p5 st.shared.b8 [ %r102 + 0 ], %rs9;
	// end inline asm
	add.s32 	%r103, %r94, 2448;
	// begin inline asm
	@%p5 st.shared.b8 [ %r103 + 0 ], %rs10;
	// end inline asm
	add.s32 	%r104, %r94, 2720;
	// begin inline asm
	@%p5 st.shared.b8 [ %r104 + 0 ], %rs11;
	// end inline asm
	add.s32 	%r105, %r94, 2992;
	and.b16  	%rs12, %rs20, 1;
	// begin inline asm
	@%p5 st.shared.b8 [ %r105 + 0 ], %rs12;
	// end inline asm
	add.s32 	%r106, %r94, 3264;
	// begin inline asm
	@%p5 st.shared.b8 [ %r106 + 0 ], %rs13;
	// end inline asm
	add.s32 	%r107, %r94, 3536;
	// begin inline asm
	@%p5 st.shared.b8 [ %r107 + 0 ], %rs14;
	// end inline asm
	add.s32 	%r108, %r94, 3808;
	// begin inline asm
	@%p5 st.shared.b8 [ %r108 + 0 ], %rs15;
	// end inline asm
	add.s32 	%r109, %r94, 4080;
	.loc	1 51 21                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:51:21
	selp.u16 	%rs16, 1, 0, %p84;
	.loc	1 53 57                         // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:53:57
	// begin inline asm
	@%p5 st.shared.b8 [ %r109 + 0 ], %rs16;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r261, %r158, %r156;
	ld.shared.v4.u32 	{%r262, %r263, %r264, %r265}, [%r261];
	bfe.u32 	%r270, %r262, 0, 8;
	bfe.u32 	%r271, %r262, 16, 8;
	cvt.u16.u32 	%rs29, %r271;
	bfe.u32 	%r272, %r262, 8, 8;
	cvt.u16.u32 	%rs30, %r272;
	mov.b32 	%r273, {%rs30, %rs29};
	and.b32  	%r274, %r273, 65537;
	bfe.u32 	%r275, %r263, 0, 8;
	bfe.u32 	%r276, %r263, 16, 8;
	cvt.u16.u32 	%rs31, %r276;
	bfe.u32 	%r277, %r263, 8, 8;
	cvt.u16.u32 	%rs32, %r277;
	mov.b32 	%r278, {%rs32, %rs31};
	and.b32  	%r279, %r278, 65537;
	bfe.u32 	%r280, %r264, 0, 8;
	bfe.u32 	%r281, %r264, 16, 8;
	cvt.u16.u32 	%rs33, %r281;
	bfe.u32 	%r282, %r264, 8, 8;
	cvt.u16.u32 	%rs34, %r282;
	mov.b32 	%r283, {%rs34, %rs33};
	and.b32  	%r284, %r283, 65537;
	bfe.u32 	%r285, %r265, 0, 8;
	bfe.u32 	%r286, %r265, 16, 8;
	cvt.u16.u32 	%rs35, %r286;
	bfe.u32 	%r287, %r265, 8, 8;
	cvt.u16.u32 	%rs36, %r287;
	mov.b32 	%r288, {%rs36, %rs35};
	and.b32  	%r289, %r288, 65537;
	mov.b32 	{%rs37, %rs38}, %r274;
	cvt.u32.u16 	%r290, %rs38;
	bfe.u32 	%r291, %r262, 24, 1;
	prmt.b32 	%r292, %r290, %r291, 0x3340U;
	cvt.u32.u16 	%r293, %rs37;
	and.b32  	%r294, %r270, 1;
	prmt.b32 	%r295, %r294, %r293, 0x3340U;
	prmt.b32 	%r296, %r295, %r292, 0x5410U;
	mov.b32 	{%rs39, %rs40}, %r279;
	cvt.u32.u16 	%r297, %rs40;
	bfe.u32 	%r298, %r263, 24, 1;
	prmt.b32 	%r299, %r297, %r298, 0x3340U;
	cvt.u32.u16 	%r300, %rs39;
	and.b32  	%r301, %r275, 1;
	prmt.b32 	%r302, %r301, %r300, 0x3340U;
	prmt.b32 	%r303, %r302, %r299, 0x5410U;
	mov.b32 	{%rs41, %rs42}, %r284;
	cvt.u32.u16 	%r304, %rs42;
	bfe.u32 	%r305, %r264, 24, 1;
	prmt.b32 	%r306, %r304, %r305, 0x3340U;
	cvt.u32.u16 	%r307, %rs41;
	and.b32  	%r308, %r280, 1;
	prmt.b32 	%r309, %r308, %r307, 0x3340U;
	prmt.b32 	%r310, %r309, %r306, 0x5410U;
	mov.b32 	{%rs43, %rs44}, %r289;
	cvt.u32.u16 	%r311, %rs44;
	bfe.u32 	%r312, %r265, 24, 1;
	prmt.b32 	%r313, %r311, %r312, 0x3340U;
	cvt.u32.u16 	%r314, %rs43;
	and.b32  	%r315, %r285, 1;
	prmt.b32 	%r316, %r315, %r314, 0x3340U;
	prmt.b32 	%r317, %r316, %r313, 0x5410U;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd25 + 0 ], { %r296, %r303, %r310, %r317 };
	// end inline asm
	.loc	1 53 4                          // celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py:53:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/el/celm3iic2farjsss3yt752d4dnst7okohx5su5bs3exbqmjtwadt.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 225                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xda DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 108
.b8 109
.b8 51
.b8 105
.b8 105
.b8 99
.b8 50
.b8 102
.b8 97
.b8 114
.b8 106
.b8 115
.b8 115
.b8 115
.b8 51
.b8 121
.b8 116
.b8 55
.b8 53
.b8 50
.b8 100
.b8 52
.b8 100
.b8 110
.b8 115
.b8 116
.b8 55
.b8 111
.b8 107
.b8 111
.b8 104
.b8 120
.b8 53
.b8 115
.b8 117
.b8 53
.b8 98
.b8 115
.b8 51
.b8 101
.b8 120
.b8 98
.b8 113
.b8 109
.b8 106
.b8 116
.b8 119
.b8 97
.b8 100
.b8 116
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 108
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x53 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 50
.b8 52
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb6:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xcb:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
