15:52:42 INFO  : Launching XSCT server: xsct -n  -interactive /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/temp_xsdb_launch_script.tcl
15:52:42 INFO  : Registering command handlers for Vitis TCF services
15:52:43 INFO  : Platform repository initialization has completed.
15:52:44 INFO  : XSCT server has started successfully.
15:52:44 INFO  : Successfully done setting XSCT server connection channel  
15:52:44 INFO  : plnx-install-location is set to ''
15:52:44 INFO  : Successfully done query RDI_DATADIR 
15:52:44 INFO  : Successfully done setting workspace for the tool. 
15:53:46 INFO  : Result from executing command 'getProjects': dma_demo_wrapper
15:53:46 INFO  : Result from executing command 'getPlatforms': 
15:53:46 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:53:46 INFO  : Platform 'dma_demo_wrapper' is added to custom repositories.
15:53:50 INFO  : Platform 'dma_demo_wrapper' is added to custom repositories.
16:08:40 INFO  : Result from executing command 'getProjects': dma_demo_wrapper
16:08:40 INFO  : Result from executing command 'getPlatforms': dma_demo_wrapper|/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/dma_demo_wrapper.xpfm
16:08:43 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:03 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370A92FA7A' is selected.
16:09:03 INFO  : 'jtag frequency' command is executed.
16:09:03 INFO  : Context for 'APU' is selected.
16:09:03 INFO  : System reset is completed.
16:09:06 INFO  : 'after 3000' command is executed.
16:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}' command is executed.
16:09:07 INFO  : Device configured successfully with "/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit"
16:09:08 INFO  : Context for 'APU' is selected.
16:09:08 INFO  : Hardware design and registers information is loaded from '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa'.
16:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:08 INFO  : Context for 'APU' is selected.
16:09:08 INFO  : Sourcing of '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl' is done.
16:09:08 INFO  : 'ps7_init' command is executed.
16:09:08 INFO  : 'ps7_post_config' command is executed.
16:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:08 INFO  : The application '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}
fpga -file /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:08 INFO  : 'con' command is executed.
16:09:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:08 INFO  : Launch script is exported to file '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app_system/_ide/scripts/debugger_app-default.tcl'
16:10:42 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:12:09 INFO  : Result from executing command 'getProjects': dma_demo_wrapper
16:12:09 INFO  : Result from executing command 'getPlatforms': dma_demo_wrapper|/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/dma_demo_wrapper.xpfm
16:12:12 INFO  : Checking for BSP changes to sync application flags for project 'app'...
16:13:02 INFO  : Disconnected from the channel tcfchan#2.
16:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:13:12 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:10 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370A92FA7A' is selected.
16:25:10 INFO  : 'jtag frequency' command is executed.
16:25:10 INFO  : Context for 'APU' is selected.
16:25:10 INFO  : System reset is completed.
16:25:13 INFO  : 'after 3000' command is executed.
16:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}' command is executed.
16:25:14 INFO  : Device configured successfully with "/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit"
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Hardware design and registers information is loaded from '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa'.
16:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:14 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : Sourcing of '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl' is done.
16:25:15 INFO  : 'ps7_init' command is executed.
16:25:15 INFO  : 'ps7_post_config' command is executed.
16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : The application '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}
fpga -file /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:15 INFO  : 'con' command is executed.
16:25:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:15 INFO  : Launch script is exported to file '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app_system/_ide/scripts/debugger_app-default.tcl'
16:27:35 INFO  : Disconnected from the channel tcfchan#7.
16:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:44 INFO  : Jtag cable 'Digilent Cora Z7 - 7007S 210370A92FA7A' is selected.
16:27:44 INFO  : 'jtag frequency' command is executed.
16:27:44 INFO  : Context for 'APU' is selected.
16:27:44 INFO  : System reset is completed.
16:27:47 INFO  : 'after 3000' command is executed.
16:27:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}' command is executed.
16:27:48 INFO  : Device configured successfully with "/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit"
16:27:48 INFO  : Context for 'APU' is selected.
16:27:48 INFO  : Hardware design and registers information is loaded from '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa'.
16:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:48 INFO  : Context for 'APU' is selected.
16:27:48 INFO  : Sourcing of '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl' is done.
16:27:49 INFO  : 'ps7_init' command is executed.
16:27:49 INFO  : 'ps7_post_config' command is executed.
16:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:49 INFO  : The application '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Cora Z7 - 7007S 210370A92FA7A" && level==0 && jtag_device_ctx=="jsn-Cora Z7 - 7007S-210370A92FA7A-13722093-0"}
fpga -file /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/bitstream/dma_demo_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/dma_demo_wrapper/export/dma_demo_wrapper/hw/dma_demo_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app/Debug/app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:49 INFO  : 'con' command is executed.
16:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:49 INFO  : Launch script is exported to file '/home/rom41797/Documents/Project/DMA_demo/project_1/vitis/app_system/_ide/scripts/debugger_app-default.tcl'
