-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                          Xilinx XPower Analyzer                                                                           |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Release                | 14.7 - P.20131013 (nt64)                                                                                                                         |
| Command Line           | D:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\xpwr.exe -intstyle ise -ol std Task3_D_latch_beh.ncd Task3_D_latch_beh.pcf -o Task3_D_latch_beh.pwr  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

--------------------------------
|      Table of Contents       |
--------------------------------
| 1.  Settings                 |
| 1.1.  Project                |
| 1.2.  Device                 |
| 1.3.  Environment            |
| 1.4.  Default Activity Rates |
| 2.  Summary                  |
| 2.1.  On-Chip Power Summary  |
| 2.2.  Thermal Summary        |
| 2.3.  Power Supply Summary   |
| 2.4.  Confidence Level       |
| 3.  Detailed Reports         |
| 3.1.  By Hierarchy           |
| 4.  Warnings                 |
--------------------------------

1.  Settings
1.1.  Project
-----------------------------------------------------
|                      Project                      |
-----------------------------------------------------
| Design File               | Task3_D_latch_beh.ncd |
| Settings File             | NA                    |
| Physical Constraints File | Task3_D_latch_beh.pcf |
| Simulation Activity File  | NA                    |
| Design Nets Matched       | NA                    |
| Simulation Nets Matched   | NA                    |
-----------------------------------------------------

1.2.  Device
-------------------------------------------------
|                    Device                     |
-------------------------------------------------
| Family           | Spartan6                   |
| Part             | xc6slx9                    |
| Package          | tqg144                     |
| Temp Grade       | C-Grade                    |
| Process          | Typical                    |
| Speed Grade      | -3                         |
| Characterization | Production,v1.3,2011-05-04 |
-------------------------------------------------

1.3.  Environment
---------------------------
|       Environment       |
---------------------------
| Ambient Temp (C) | 25.0 |
| Use custom TJA?  | No   |
| Custom TJA (C/W) | NA   |
| Airflow (LFM)    | 0    |
| Heat Sink        | None |
| Custom TSA (C/W) | NA   |
---------------------------

1.4.  Default Activity Rates
----------------------------------
|     Default Activity Rates     |
----------------------------------
| FF Toggle Rate (%)     | 12.5  |
| I/O Toggle Rate (%)    | 12.5  |
| Output Load (pF)       | 5.0   |
| I/O Enable Rate (%)    | 100.0 |
| BRAM Write Rate (%)    | 50.0  |
| BRAM Enable Rate (%)   | 50.0  |
| DSP Toggle Rate (%)    | 12.5  |
----------------------------------

2.  Summary
2.1.  On-Chip Power Summary
-----------------------------------------------------------------------------
|                           On-Chip Power Summary                           |
-----------------------------------------------------------------------------
|        On-Chip        | Power (mW) |  Used  | Available | Utilization (%) |
-----------------------------------------------------------------------------
| Clocks                |       0.00 |      0 |    ---    |       ---       |
| Logic                 |       0.00 |      1 |      5720 |               0 |
| Signals               |       0.00 |      2 |    ---    |       ---       |
| IOs                   |       0.00 |      3 |       102 |               3 |
| Static Power          |      13.68 |        |           |                 |
| Total                 |      13.68 |        |           |                 |
-----------------------------------------------------------------------------

2.2.  Thermal Summary
------------------------------
|      Thermal Summary       |
------------------------------
| Effective TJA (C/W) | 38.4 |
| Max Ambient (C)     | 84.5 |
| Junction Temp (C)   | 25.5 |
------------------------------

2.3.  Power Supply Summary
---------------------------------------------------------
|                 Power Supply Summary                  |
---------------------------------------------------------
|                      | Total | Dynamic | Static Power |
---------------------------------------------------------
| Supply Power (mW)    | 13.68 | 0.00    | 13.68        |
---------------------------------------------------------

---------------------------------------------------------------------------------------------------------------
|                                            Power Supply Currents                                            |
---------------------------------------------------------------------------------------------------------------
|     Supply Source     | Supply Voltage | Total Current (mA) | Dynamic Current (mA) | Quiescent Current (mA) |
---------------------------------------------------------------------------------------------------------------
| Vccint                |          1.200 |               4.07 |                 0.00 |                   4.07 |
| Vccaux                |          2.500 |               2.52 |                 0.00 |                   2.52 |
| Vcco25                |          2.500 |               1.00 |                 0.00 |                   1.00 |
---------------------------------------------------------------------------------------------------------------

2.4.  Confidence Level
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                                                Confidence Level                                                                                                |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|       User Input Data       | Confidence |                    Details                     |                                                       Action                                                       |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                    |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Details
3.1.  By Hierarchy
------------------------------------------------------------------------------------
|    By Hierarchy     | Power (mW) | Logic Power (mW) | Signal Power (mW) | # LUTs |
------------------------------------------------------------------------------------
| Hierarchy total     |   0.00     |   0.00           |   0.00            |      1 |
|   Task3_D_latch_beh |   0.00     |   0.00           |   0.00            |      1 |
------------------------------------------------------------------------------------


4.  Warnings
--------------------------------------------------------------------------------
WARNING:PowerEstimator:270 - Power estimate is considered inaccurate. To see details, generate an advanced report with the "-v" switch.
--------------------------------------------------------------------------------

Analysis completed: Fri Oct 30 10:28:29 2020
----------------------------------------------------------------
