rc file Version 1.0

[Design]
COMPILE_PATH=/data/jwang710/dice-rtl/tb/cgra_core/dispatcher/next_thread_logic_top
VCS_HOME=/data/eda_tools/synopsys/tools/vcs/T-2022.06
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=scoreboard next_thread_logic_top_testbench 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
