// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer19_out_dout,
        layer19_out_num_data_valid,
        layer19_out_fifo_cap,
        layer19_out_empty_n,
        layer19_out_read,
        layer21_out_din,
        layer21_out_num_data_valid,
        layer21_out_fifo_cap,
        layer21_out_full_n,
        layer21_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [1023:0] layer19_out_dout;
input  [1:0] layer19_out_num_data_valid;
input  [1:0] layer19_out_fifo_cap;
input   layer19_out_empty_n;
output   layer19_out_read;
output  [1023:0] layer21_out_din;
input  [1:0] layer21_out_num_data_valid;
input  [1:0] layer21_out_fifo_cap;
input   layer21_out_full_n;
output   layer21_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer19_out_read;
reg layer21_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer19_out_blk_n;
reg    layer21_out_blk_n;
wire    ap_CS_fsm_state3;
wire   [25:0] mul_ln1347_fu_607_p2;
reg   [25:0] mul_ln1347_reg_17253;
wire    ap_CS_fsm_state2;
wire   [25:0] mul_ln1347_1_fu_608_p2;
reg   [25:0] mul_ln1347_1_reg_17257;
wire   [25:0] mul_ln1347_2_fu_587_p2;
reg   [25:0] mul_ln1347_2_reg_17261;
wire   [25:0] mul_ln1347_3_fu_610_p2;
reg   [25:0] mul_ln1347_3_reg_17265;
wire   [25:0] mul_ln1347_4_fu_570_p2;
reg   [25:0] mul_ln1347_4_reg_17269;
wire   [25:0] mul_ln1347_5_fu_550_p2;
reg   [25:0] mul_ln1347_5_reg_17273;
wire   [25:0] mul_ln1347_6_fu_559_p2;
reg   [25:0] mul_ln1347_6_reg_17277;
wire   [25:0] mul_ln1347_7_fu_584_p2;
reg   [25:0] mul_ln1347_7_reg_17281;
wire   [25:0] mul_ln1347_8_fu_549_p2;
reg   [25:0] mul_ln1347_8_reg_17285;
wire   [25:0] mul_ln1347_9_fu_573_p2;
reg   [25:0] mul_ln1347_9_reg_17289;
wire   [25:0] mul_ln1347_10_fu_586_p2;
reg   [25:0] mul_ln1347_10_reg_17293;
wire   [25:0] mul_ln1347_11_fu_563_p2;
reg   [25:0] mul_ln1347_11_reg_17297;
wire   [25:0] mul_ln1347_12_fu_611_p2;
reg   [25:0] mul_ln1347_12_reg_17301;
wire   [25:0] mul_ln1347_13_fu_600_p2;
reg   [25:0] mul_ln1347_13_reg_17305;
wire   [25:0] mul_ln1347_14_fu_560_p2;
reg   [25:0] mul_ln1347_14_reg_17309;
wire   [25:0] mul_ln1347_15_fu_576_p2;
reg   [25:0] mul_ln1347_15_reg_17313;
wire   [25:0] mul_ln1347_16_fu_585_p2;
reg   [25:0] mul_ln1347_16_reg_17317;
wire   [25:0] mul_ln1347_17_fu_562_p2;
reg   [25:0] mul_ln1347_17_reg_17321;
wire   [25:0] mul_ln1347_18_fu_602_p2;
reg   [25:0] mul_ln1347_18_reg_17325;
wire   [25:0] mul_ln1347_19_fu_599_p2;
reg   [25:0] mul_ln1347_19_reg_17329;
wire   [25:0] mul_ln1347_20_fu_588_p2;
reg   [25:0] mul_ln1347_20_reg_17333;
wire   [25:0] mul_ln1347_21_fu_601_p2;
reg   [25:0] mul_ln1347_21_reg_17337;
wire   [25:0] mul_ln1347_22_fu_561_p2;
reg   [25:0] mul_ln1347_22_reg_17341;
wire   [25:0] mul_ln1347_23_fu_590_p2;
reg   [25:0] mul_ln1347_23_reg_17345;
wire   [25:0] mul_ln1347_24_fu_591_p2;
reg   [25:0] mul_ln1347_24_reg_17349;
wire   [25:0] mul_ln1347_25_fu_592_p2;
reg   [25:0] mul_ln1347_25_reg_17353;
wire   [25:0] mul_ln1347_26_fu_551_p2;
reg   [25:0] mul_ln1347_26_reg_17357;
wire   [25:0] mul_ln1347_27_fu_552_p2;
reg   [25:0] mul_ln1347_27_reg_17361;
wire   [25:0] mul_ln1347_28_fu_565_p2;
reg   [25:0] mul_ln1347_28_reg_17365;
wire   [25:0] mul_ln1347_29_fu_589_p2;
reg   [25:0] mul_ln1347_29_reg_17369;
wire   [25:0] mul_ln1347_30_fu_578_p2;
reg   [25:0] mul_ln1347_30_reg_17373;
wire   [25:0] mul_ln1347_31_fu_579_p2;
reg   [25:0] mul_ln1347_31_reg_17377;
wire   [25:0] mul_ln1347_32_fu_580_p2;
reg   [25:0] mul_ln1347_32_reg_17381;
wire   [25:0] mul_ln1347_33_fu_604_p2;
reg   [25:0] mul_ln1347_33_reg_17385;
wire   [25:0] mul_ln1347_34_fu_605_p2;
reg   [25:0] mul_ln1347_34_reg_17389;
wire   [25:0] mul_ln1347_35_fu_606_p2;
reg   [25:0] mul_ln1347_35_reg_17393;
wire   [25:0] mul_ln1347_36_fu_577_p2;
reg   [25:0] mul_ln1347_36_reg_17397;
wire   [25:0] mul_ln1347_37_fu_566_p2;
reg   [25:0] mul_ln1347_37_reg_17401;
wire   [25:0] mul_ln1347_38_fu_567_p2;
reg   [25:0] mul_ln1347_38_reg_17405;
wire   [25:0] mul_ln1347_39_fu_568_p2;
reg   [25:0] mul_ln1347_39_reg_17409;
wire   [25:0] mul_ln1347_40_fu_553_p2;
reg   [25:0] mul_ln1347_40_reg_17413;
wire   [25:0] mul_ln1347_41_fu_593_p2;
reg   [25:0] mul_ln1347_41_reg_17417;
wire   [25:0] mul_ln1347_42_fu_598_p2;
reg   [25:0] mul_ln1347_42_reg_17421;
wire   [25:0] mul_ln1347_43_fu_594_p2;
reg   [25:0] mul_ln1347_43_reg_17425;
wire   [25:0] mul_ln1347_44_fu_595_p2;
reg   [25:0] mul_ln1347_44_reg_17429;
wire   [25:0] mul_ln1347_45_fu_554_p2;
reg   [25:0] mul_ln1347_45_reg_17433;
wire   [25:0] mul_ln1347_46_fu_571_p2;
reg   [25:0] mul_ln1347_46_reg_17437;
wire   [25:0] mul_ln1347_47_fu_556_p2;
reg   [25:0] mul_ln1347_47_reg_17441;
wire   [25:0] mul_ln1347_48_fu_557_p2;
reg   [25:0] mul_ln1347_48_reg_17445;
wire   [25:0] mul_ln1347_49_fu_582_p2;
reg   [25:0] mul_ln1347_49_reg_17449;
wire   [25:0] mul_ln1347_50_fu_603_p2;
reg   [25:0] mul_ln1347_50_reg_17453;
wire   [25:0] mul_ln1347_51_fu_583_p2;
reg   [25:0] mul_ln1347_51_reg_17457;
wire   [25:0] mul_ln1347_52_fu_555_p2;
reg   [25:0] mul_ln1347_52_reg_17461;
wire   [25:0] mul_ln1347_53_fu_581_p2;
reg   [25:0] mul_ln1347_53_reg_17465;
wire   [25:0] mul_ln1347_54_fu_609_p2;
reg   [25:0] mul_ln1347_54_reg_17469;
wire   [25:0] mul_ln1347_55_fu_564_p2;
reg   [25:0] mul_ln1347_55_reg_17473;
wire   [25:0] mul_ln1347_56_fu_574_p2;
reg   [25:0] mul_ln1347_56_reg_17477;
wire   [25:0] mul_ln1347_57_fu_558_p2;
reg   [25:0] mul_ln1347_57_reg_17481;
wire   [25:0] mul_ln1347_58_fu_612_p2;
reg   [25:0] mul_ln1347_58_reg_17485;
wire   [25:0] mul_ln1347_59_fu_572_p2;
reg   [25:0] mul_ln1347_59_reg_17489;
wire   [25:0] mul_ln1347_60_fu_596_p2;
reg   [25:0] mul_ln1347_60_reg_17493;
wire   [25:0] mul_ln1347_61_fu_597_p2;
reg   [25:0] mul_ln1347_61_reg_17497;
wire   [25:0] mul_ln1347_62_fu_569_p2;
reg   [25:0] mul_ln1347_62_reg_17501;
wire   [25:0] mul_ln1347_63_fu_575_p2;
reg   [25:0] mul_ln1347_63_reg_17505;
wire   [15:0] a_V_fu_17510_p1;
reg  signed [15:0] a_V_reg_19557;
reg  signed [15:0] a_V_62_reg_19562;
reg  signed [15:0] a_V_63_reg_19567;
reg  signed [15:0] a_V_1_reg_19572;
reg  signed [15:0] a_V_2_reg_19577;
reg  signed [15:0] a_V_3_reg_19582;
reg  signed [15:0] a_V_4_reg_19587;
reg  signed [15:0] a_V_5_reg_19592;
reg  signed [15:0] a_V_6_reg_19597;
reg  signed [15:0] a_V_7_reg_19602;
reg  signed [15:0] a_V_8_reg_19607;
reg  signed [15:0] a_V_9_reg_19612;
reg  signed [15:0] a_V_10_reg_19617;
reg  signed [15:0] a_V_11_reg_19622;
reg  signed [15:0] a_V_12_reg_19627;
reg  signed [15:0] a_V_13_reg_19632;
reg  signed [15:0] a_V_14_reg_19637;
reg  signed [15:0] a_V_15_reg_19642;
reg  signed [15:0] a_V_16_reg_19647;
reg  signed [15:0] a_V_17_reg_19652;
reg  signed [15:0] a_V_18_reg_19657;
reg  signed [15:0] a_V_19_reg_19662;
reg  signed [15:0] a_V_20_reg_19667;
reg  signed [15:0] a_V_21_reg_19672;
reg  signed [15:0] a_V_22_reg_19677;
reg  signed [15:0] a_V_23_reg_19682;
reg  signed [15:0] a_V_24_reg_19687;
reg  signed [15:0] a_V_25_reg_19692;
reg  signed [15:0] a_V_26_reg_19697;
reg  signed [15:0] a_V_27_reg_19702;
reg  signed [15:0] a_V_28_reg_19707;
reg  signed [15:0] a_V_29_reg_19712;
reg  signed [15:0] a_V_30_reg_19717;
reg  signed [15:0] a_V_31_reg_19722;
reg  signed [15:0] a_V_32_reg_19727;
reg  signed [15:0] a_V_33_reg_19732;
reg  signed [15:0] a_V_34_reg_19737;
reg  signed [15:0] a_V_35_reg_19742;
reg  signed [15:0] a_V_36_reg_19747;
reg  signed [15:0] a_V_37_reg_19752;
reg  signed [15:0] a_V_38_reg_19757;
reg  signed [15:0] a_V_39_reg_19762;
reg  signed [15:0] a_V_40_reg_19767;
reg  signed [15:0] a_V_41_reg_19772;
reg  signed [15:0] a_V_42_reg_19777;
reg  signed [15:0] a_V_43_reg_19782;
reg  signed [15:0] a_V_44_reg_19787;
reg  signed [15:0] a_V_45_reg_19792;
reg  signed [15:0] a_V_46_reg_19797;
reg  signed [15:0] a_V_47_reg_19802;
reg  signed [15:0] a_V_48_reg_19807;
reg  signed [15:0] a_V_49_reg_19812;
reg  signed [15:0] a_V_50_reg_19817;
reg  signed [15:0] a_V_51_reg_19822;
reg  signed [15:0] a_V_52_reg_19827;
reg  signed [15:0] a_V_53_reg_19832;
reg  signed [15:0] a_V_54_reg_19837;
reg  signed [15:0] a_V_55_reg_19842;
reg  signed [15:0] a_V_56_reg_19847;
reg  signed [15:0] a_V_57_reg_19852;
reg  signed [15:0] a_V_58_reg_19857;
reg  signed [15:0] a_V_59_reg_19862;
reg  signed [15:0] a_V_60_reg_19867;
reg  signed [15:0] a_V_61_reg_19872;
reg    ap_block_state1;
wire   [13:0] mul_ln1347_8_fu_549_p1;
wire   [13:0] mul_ln1347_5_fu_550_p1;
wire   [12:0] mul_ln1347_26_fu_551_p1;
wire   [13:0] mul_ln1347_27_fu_552_p1;
wire   [13:0] mul_ln1347_40_fu_553_p1;
wire   [13:0] mul_ln1347_45_fu_554_p1;
wire   [13:0] mul_ln1347_52_fu_555_p1;
wire   [13:0] mul_ln1347_47_fu_556_p1;
wire   [13:0] mul_ln1347_48_fu_557_p1;
wire   [13:0] mul_ln1347_57_fu_558_p1;
wire   [13:0] mul_ln1347_6_fu_559_p1;
wire   [13:0] mul_ln1347_14_fu_560_p1;
wire   [12:0] mul_ln1347_22_fu_561_p1;
wire   [13:0] mul_ln1347_17_fu_562_p1;
wire   [13:0] mul_ln1347_11_fu_563_p1;
wire   [13:0] mul_ln1347_55_fu_564_p1;
wire   [13:0] mul_ln1347_28_fu_565_p1;
wire   [13:0] mul_ln1347_37_fu_566_p1;
wire   [13:0] mul_ln1347_38_fu_567_p1;
wire   [13:0] mul_ln1347_39_fu_568_p1;
wire   [13:0] mul_ln1347_62_fu_569_p1;
wire   [13:0] mul_ln1347_4_fu_570_p1;
wire   [13:0] mul_ln1347_46_fu_571_p1;
wire   [13:0] mul_ln1347_59_fu_572_p1;
wire   [13:0] mul_ln1347_9_fu_573_p1;
wire   [13:0] mul_ln1347_56_fu_574_p1;
wire   [13:0] mul_ln1347_63_fu_575_p1;
wire   [13:0] mul_ln1347_15_fu_576_p1;
wire   [13:0] mul_ln1347_36_fu_577_p1;
wire   [13:0] mul_ln1347_30_fu_578_p1;
wire   [13:0] mul_ln1347_31_fu_579_p1;
wire   [13:0] mul_ln1347_32_fu_580_p1;
wire   [13:0] mul_ln1347_53_fu_581_p1;
wire   [13:0] mul_ln1347_49_fu_582_p1;
wire   [13:0] mul_ln1347_51_fu_583_p1;
wire   [13:0] mul_ln1347_7_fu_584_p1;
wire   [13:0] mul_ln1347_16_fu_585_p1;
wire   [13:0] mul_ln1347_10_fu_586_p1;
wire   [13:0] mul_ln1347_2_fu_587_p1;
wire   [13:0] mul_ln1347_20_fu_588_p1;
wire   [13:0] mul_ln1347_29_fu_589_p1;
wire   [13:0] mul_ln1347_23_fu_590_p1;
wire   [13:0] mul_ln1347_24_fu_591_p1;
wire   [13:0] mul_ln1347_25_fu_592_p1;
wire   [13:0] mul_ln1347_41_fu_593_p1;
wire   [12:0] mul_ln1347_43_fu_594_p1;
wire   [13:0] mul_ln1347_44_fu_595_p1;
wire   [13:0] mul_ln1347_60_fu_596_p1;
wire   [13:0] mul_ln1347_61_fu_597_p1;
wire   [13:0] mul_ln1347_42_fu_598_p1;
wire   [13:0] mul_ln1347_19_fu_599_p1;
wire   [13:0] mul_ln1347_13_fu_600_p1;
wire   [13:0] mul_ln1347_21_fu_601_p1;
wire   [13:0] mul_ln1347_18_fu_602_p1;
wire   [13:0] mul_ln1347_50_fu_603_p1;
wire   [12:0] mul_ln1347_33_fu_604_p1;
wire   [13:0] mul_ln1347_34_fu_605_p1;
wire   [13:0] mul_ln1347_35_fu_606_p1;
wire   [13:0] mul_ln1347_fu_607_p1;
wire   [12:0] mul_ln1347_1_fu_608_p1;
wire   [13:0] mul_ln1347_54_fu_609_p1;
wire   [13:0] mul_ln1347_3_fu_610_p1;
wire   [13:0] mul_ln1347_12_fu_611_p1;
wire   [13:0] mul_ln1347_58_fu_612_p1;
wire   [25:0] ret_V_fu_18400_p2;
wire   [25:0] ret_V_14_fu_18416_p2;
wire   [25:0] ret_V_15_fu_18432_p2;
wire   [25:0] ret_V_16_fu_18448_p2;
wire   [25:0] ret_V_17_fu_18464_p2;
wire   [25:0] ret_V_18_fu_18480_p2;
wire   [25:0] ret_V_19_fu_18496_p2;
wire   [25:0] ret_V_20_fu_18512_p2;
wire   [25:0] ret_V_21_fu_18528_p2;
wire   [25:0] ret_V_22_fu_18544_p2;
wire   [25:0] ret_V_23_fu_18560_p2;
wire   [25:0] ret_V_24_fu_18576_p2;
wire   [25:0] ret_V_25_fu_18592_p2;
wire   [25:0] ret_V_26_fu_18608_p2;
wire   [25:0] ret_V_27_fu_18624_p2;
wire   [25:0] ret_V_28_fu_18640_p2;
wire   [25:0] ret_V_29_fu_18656_p2;
wire   [25:0] ret_V_30_fu_18672_p2;
wire   [25:0] ret_V_31_fu_18688_p2;
wire   [25:0] ret_V_32_fu_18704_p2;
wire   [25:0] ret_V_33_fu_18720_p2;
wire   [25:0] ret_V_34_fu_18736_p2;
wire   [25:0] ret_V_35_fu_18752_p2;
wire   [25:0] ret_V_36_fu_18768_p2;
wire   [25:0] ret_V_37_fu_18784_p2;
wire   [25:0] ret_V_38_fu_18800_p2;
wire   [25:0] ret_V_39_fu_18816_p2;
wire   [25:0] ret_V_40_fu_18832_p2;
wire   [25:0] ret_V_41_fu_18848_p2;
wire   [25:0] ret_V_42_fu_18864_p2;
wire   [25:0] ret_V_43_fu_18880_p2;
wire   [25:0] ret_V_44_fu_18896_p2;
wire   [25:0] ret_V_45_fu_18912_p2;
wire   [25:0] ret_V_46_fu_18928_p2;
wire   [25:0] ret_V_47_fu_18944_p2;
wire   [25:0] ret_V_48_fu_18960_p2;
wire   [25:0] ret_V_49_fu_18976_p2;
wire   [25:0] ret_V_50_fu_18992_p2;
wire   [25:0] ret_V_51_fu_19008_p2;
wire   [25:0] ret_V_52_fu_19024_p2;
wire   [25:0] ret_V_53_fu_19040_p2;
wire   [25:0] ret_V_54_fu_19056_p2;
wire   [25:0] ret_V_55_fu_19072_p2;
wire   [25:0] ret_V_56_fu_19088_p2;
wire   [25:0] ret_V_57_fu_19104_p2;
wire   [25:0] ret_V_58_fu_19120_p2;
wire   [25:0] ret_V_59_fu_19136_p2;
wire   [25:0] ret_V_60_fu_19152_p2;
wire   [25:0] ret_V_61_fu_19168_p2;
wire   [25:0] ret_V_62_fu_19184_p2;
wire   [25:0] ret_V_63_fu_19200_p2;
wire   [25:0] ret_V_64_fu_19216_p2;
wire   [25:0] ret_V_65_fu_19232_p2;
wire   [25:0] ret_V_66_fu_19248_p2;
wire   [25:0] ret_V_67_fu_19264_p2;
wire   [25:0] ret_V_68_fu_19280_p2;
wire   [25:0] ret_V_69_fu_19296_p2;
wire   [25:0] ret_V_70_fu_19312_p2;
wire   [25:0] ret_V_71_fu_19328_p2;
wire   [25:0] ret_V_72_fu_19344_p2;
wire   [25:0] ret_V_73_fu_19360_p2;
wire   [25:0] ret_V_74_fu_19376_p2;
wire   [25:0] ret_V_75_fu_19392_p2;
wire   [25:0] ret_V_76_fu_19408_p2;
wire   [15:0] trunc_ln818_62_fu_19414_p4;
wire   [15:0] trunc_ln818_61_fu_19398_p4;
wire   [15:0] trunc_ln818_60_fu_19382_p4;
wire   [15:0] trunc_ln818_59_fu_19366_p4;
wire   [15:0] trunc_ln818_58_fu_19350_p4;
wire   [15:0] trunc_ln818_57_fu_19334_p4;
wire   [15:0] trunc_ln818_56_fu_19318_p4;
wire   [15:0] trunc_ln818_55_fu_19302_p4;
wire   [15:0] trunc_ln818_54_fu_19286_p4;
wire   [15:0] trunc_ln818_53_fu_19270_p4;
wire   [15:0] trunc_ln818_52_fu_19254_p4;
wire   [15:0] trunc_ln818_51_fu_19238_p4;
wire   [15:0] trunc_ln818_50_fu_19222_p4;
wire   [15:0] trunc_ln818_49_fu_19206_p4;
wire   [15:0] trunc_ln818_48_fu_19190_p4;
wire   [15:0] trunc_ln818_47_fu_19174_p4;
wire   [15:0] trunc_ln818_46_fu_19158_p4;
wire   [15:0] trunc_ln818_45_fu_19142_p4;
wire   [15:0] trunc_ln818_44_fu_19126_p4;
wire   [15:0] trunc_ln818_43_fu_19110_p4;
wire   [15:0] trunc_ln818_42_fu_19094_p4;
wire   [15:0] trunc_ln818_41_fu_19078_p4;
wire   [15:0] trunc_ln818_40_fu_19062_p4;
wire   [15:0] trunc_ln818_39_fu_19046_p4;
wire   [15:0] trunc_ln818_38_fu_19030_p4;
wire   [15:0] trunc_ln818_37_fu_19014_p4;
wire   [15:0] trunc_ln818_36_fu_18998_p4;
wire   [15:0] trunc_ln818_35_fu_18982_p4;
wire   [15:0] trunc_ln818_34_fu_18966_p4;
wire   [15:0] trunc_ln818_33_fu_18950_p4;
wire   [15:0] trunc_ln818_32_fu_18934_p4;
wire   [15:0] trunc_ln818_31_fu_18918_p4;
wire   [15:0] trunc_ln818_30_fu_18902_p4;
wire   [15:0] trunc_ln818_29_fu_18886_p4;
wire   [15:0] trunc_ln818_28_fu_18870_p4;
wire   [15:0] trunc_ln818_27_fu_18854_p4;
wire   [15:0] trunc_ln818_26_fu_18838_p4;
wire   [15:0] trunc_ln818_25_fu_18822_p4;
wire   [15:0] trunc_ln818_24_fu_18806_p4;
wire   [15:0] trunc_ln818_23_fu_18790_p4;
wire   [15:0] trunc_ln818_22_fu_18774_p4;
wire   [15:0] trunc_ln818_21_fu_18758_p4;
wire   [15:0] trunc_ln818_20_fu_18742_p4;
wire   [15:0] trunc_ln818_19_fu_18726_p4;
wire   [15:0] trunc_ln818_18_fu_18710_p4;
wire   [15:0] trunc_ln818_17_fu_18694_p4;
wire   [15:0] trunc_ln818_16_fu_18678_p4;
wire   [15:0] trunc_ln818_15_fu_18662_p4;
wire   [15:0] trunc_ln818_14_fu_18646_p4;
wire   [15:0] trunc_ln818_13_fu_18630_p4;
wire   [15:0] trunc_ln818_12_fu_18614_p4;
wire   [15:0] trunc_ln818_11_fu_18598_p4;
wire   [15:0] trunc_ln818_10_fu_18582_p4;
wire   [15:0] trunc_ln818_1_fu_18566_p4;
wire   [15:0] trunc_ln818_s_fu_18550_p4;
wire   [15:0] trunc_ln818_9_fu_18534_p4;
wire   [15:0] trunc_ln818_8_fu_18518_p4;
wire   [15:0] trunc_ln818_7_fu_18502_p4;
wire   [15:0] trunc_ln818_6_fu_18486_p4;
wire   [15:0] trunc_ln818_5_fu_18470_p4;
wire   [15:0] trunc_ln818_4_fu_18454_p4;
wire   [15:0] trunc_ln818_3_fu_18438_p4;
wire   [15:0] trunc_ln818_2_fu_18422_p4;
wire   [15:0] trunc_ln_fu_18406_p4;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1070(
    .din0(a_V_8_reg_19607),
    .din1(mul_ln1347_8_fu_549_p1),
    .dout(mul_ln1347_8_fu_549_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1071(
    .din0(a_V_5_reg_19592),
    .din1(mul_ln1347_5_fu_550_p1),
    .dout(mul_ln1347_5_fu_550_p2)
);

alveo_hls4ml_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1072(
    .din0(a_V_26_reg_19697),
    .din1(mul_ln1347_26_fu_551_p1),
    .dout(mul_ln1347_26_fu_551_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1073(
    .din0(a_V_27_reg_19702),
    .din1(mul_ln1347_27_fu_552_p1),
    .dout(mul_ln1347_27_fu_552_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1074(
    .din0(a_V_40_reg_19767),
    .din1(mul_ln1347_40_fu_553_p1),
    .dout(mul_ln1347_40_fu_553_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1075(
    .din0(a_V_45_reg_19792),
    .din1(mul_ln1347_45_fu_554_p1),
    .dout(mul_ln1347_45_fu_554_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1076(
    .din0(a_V_52_reg_19827),
    .din1(mul_ln1347_52_fu_555_p1),
    .dout(mul_ln1347_52_fu_555_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1077(
    .din0(a_V_47_reg_19802),
    .din1(mul_ln1347_47_fu_556_p1),
    .dout(mul_ln1347_47_fu_556_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1078(
    .din0(a_V_48_reg_19807),
    .din1(mul_ln1347_48_fu_557_p1),
    .dout(mul_ln1347_48_fu_557_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1079(
    .din0(a_V_57_reg_19852),
    .din1(mul_ln1347_57_fu_558_p1),
    .dout(mul_ln1347_57_fu_558_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1080(
    .din0(a_V_6_reg_19597),
    .din1(mul_ln1347_6_fu_559_p1),
    .dout(mul_ln1347_6_fu_559_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1081(
    .din0(a_V_14_reg_19637),
    .din1(mul_ln1347_14_fu_560_p1),
    .dout(mul_ln1347_14_fu_560_p2)
);

alveo_hls4ml_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1082(
    .din0(a_V_22_reg_19677),
    .din1(mul_ln1347_22_fu_561_p1),
    .dout(mul_ln1347_22_fu_561_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1083(
    .din0(a_V_17_reg_19652),
    .din1(mul_ln1347_17_fu_562_p1),
    .dout(mul_ln1347_17_fu_562_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1084(
    .din0(a_V_11_reg_19622),
    .din1(mul_ln1347_11_fu_563_p1),
    .dout(mul_ln1347_11_fu_563_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1085(
    .din0(a_V_55_reg_19842),
    .din1(mul_ln1347_55_fu_564_p1),
    .dout(mul_ln1347_55_fu_564_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1086(
    .din0(a_V_28_reg_19707),
    .din1(mul_ln1347_28_fu_565_p1),
    .dout(mul_ln1347_28_fu_565_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1087(
    .din0(a_V_37_reg_19752),
    .din1(mul_ln1347_37_fu_566_p1),
    .dout(mul_ln1347_37_fu_566_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1088(
    .din0(a_V_38_reg_19757),
    .din1(mul_ln1347_38_fu_567_p1),
    .dout(mul_ln1347_38_fu_567_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1089(
    .din0(a_V_39_reg_19762),
    .din1(mul_ln1347_39_fu_568_p1),
    .dout(mul_ln1347_39_fu_568_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1090(
    .din0(a_V_62_reg_19562),
    .din1(mul_ln1347_62_fu_569_p1),
    .dout(mul_ln1347_62_fu_569_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1091(
    .din0(a_V_4_reg_19587),
    .din1(mul_ln1347_4_fu_570_p1),
    .dout(mul_ln1347_4_fu_570_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1092(
    .din0(a_V_46_reg_19797),
    .din1(mul_ln1347_46_fu_571_p1),
    .dout(mul_ln1347_46_fu_571_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1093(
    .din0(a_V_59_reg_19862),
    .din1(mul_ln1347_59_fu_572_p1),
    .dout(mul_ln1347_59_fu_572_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1094(
    .din0(a_V_9_reg_19612),
    .din1(mul_ln1347_9_fu_573_p1),
    .dout(mul_ln1347_9_fu_573_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1095(
    .din0(a_V_56_reg_19847),
    .din1(mul_ln1347_56_fu_574_p1),
    .dout(mul_ln1347_56_fu_574_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1096(
    .din0(a_V_63_reg_19567),
    .din1(mul_ln1347_63_fu_575_p1),
    .dout(mul_ln1347_63_fu_575_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1097(
    .din0(a_V_15_reg_19642),
    .din1(mul_ln1347_15_fu_576_p1),
    .dout(mul_ln1347_15_fu_576_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1098(
    .din0(a_V_36_reg_19747),
    .din1(mul_ln1347_36_fu_577_p1),
    .dout(mul_ln1347_36_fu_577_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1099(
    .din0(a_V_30_reg_19717),
    .din1(mul_ln1347_30_fu_578_p1),
    .dout(mul_ln1347_30_fu_578_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1100(
    .din0(a_V_31_reg_19722),
    .din1(mul_ln1347_31_fu_579_p1),
    .dout(mul_ln1347_31_fu_579_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1101(
    .din0(a_V_32_reg_19727),
    .din1(mul_ln1347_32_fu_580_p1),
    .dout(mul_ln1347_32_fu_580_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1102(
    .din0(a_V_53_reg_19832),
    .din1(mul_ln1347_53_fu_581_p1),
    .dout(mul_ln1347_53_fu_581_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1103(
    .din0(a_V_49_reg_19812),
    .din1(mul_ln1347_49_fu_582_p1),
    .dout(mul_ln1347_49_fu_582_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1104(
    .din0(a_V_51_reg_19822),
    .din1(mul_ln1347_51_fu_583_p1),
    .dout(mul_ln1347_51_fu_583_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1105(
    .din0(a_V_7_reg_19602),
    .din1(mul_ln1347_7_fu_584_p1),
    .dout(mul_ln1347_7_fu_584_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1106(
    .din0(a_V_16_reg_19647),
    .din1(mul_ln1347_16_fu_585_p1),
    .dout(mul_ln1347_16_fu_585_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1107(
    .din0(a_V_10_reg_19617),
    .din1(mul_ln1347_10_fu_586_p1),
    .dout(mul_ln1347_10_fu_586_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1108(
    .din0(a_V_2_reg_19577),
    .din1(mul_ln1347_2_fu_587_p1),
    .dout(mul_ln1347_2_fu_587_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1109(
    .din0(a_V_20_reg_19667),
    .din1(mul_ln1347_20_fu_588_p1),
    .dout(mul_ln1347_20_fu_588_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1110(
    .din0(a_V_29_reg_19712),
    .din1(mul_ln1347_29_fu_589_p1),
    .dout(mul_ln1347_29_fu_589_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1111(
    .din0(a_V_23_reg_19682),
    .din1(mul_ln1347_23_fu_590_p1),
    .dout(mul_ln1347_23_fu_590_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1112(
    .din0(a_V_24_reg_19687),
    .din1(mul_ln1347_24_fu_591_p1),
    .dout(mul_ln1347_24_fu_591_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1113(
    .din0(a_V_25_reg_19692),
    .din1(mul_ln1347_25_fu_592_p1),
    .dout(mul_ln1347_25_fu_592_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1114(
    .din0(a_V_41_reg_19772),
    .din1(mul_ln1347_41_fu_593_p1),
    .dout(mul_ln1347_41_fu_593_p2)
);

alveo_hls4ml_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1115(
    .din0(a_V_43_reg_19782),
    .din1(mul_ln1347_43_fu_594_p1),
    .dout(mul_ln1347_43_fu_594_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1116(
    .din0(a_V_44_reg_19787),
    .din1(mul_ln1347_44_fu_595_p1),
    .dout(mul_ln1347_44_fu_595_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1117(
    .din0(a_V_60_reg_19867),
    .din1(mul_ln1347_60_fu_596_p1),
    .dout(mul_ln1347_60_fu_596_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1118(
    .din0(a_V_61_reg_19872),
    .din1(mul_ln1347_61_fu_597_p1),
    .dout(mul_ln1347_61_fu_597_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1119(
    .din0(a_V_42_reg_19777),
    .din1(mul_ln1347_42_fu_598_p1),
    .dout(mul_ln1347_42_fu_598_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1120(
    .din0(a_V_19_reg_19662),
    .din1(mul_ln1347_19_fu_599_p1),
    .dout(mul_ln1347_19_fu_599_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1121(
    .din0(a_V_13_reg_19632),
    .din1(mul_ln1347_13_fu_600_p1),
    .dout(mul_ln1347_13_fu_600_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1122(
    .din0(a_V_21_reg_19672),
    .din1(mul_ln1347_21_fu_601_p1),
    .dout(mul_ln1347_21_fu_601_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1123(
    .din0(a_V_18_reg_19657),
    .din1(mul_ln1347_18_fu_602_p1),
    .dout(mul_ln1347_18_fu_602_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1124(
    .din0(a_V_50_reg_19817),
    .din1(mul_ln1347_50_fu_603_p1),
    .dout(mul_ln1347_50_fu_603_p2)
);

alveo_hls4ml_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1125(
    .din0(a_V_33_reg_19732),
    .din1(mul_ln1347_33_fu_604_p1),
    .dout(mul_ln1347_33_fu_604_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1126(
    .din0(a_V_34_reg_19737),
    .din1(mul_ln1347_34_fu_605_p1),
    .dout(mul_ln1347_34_fu_605_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1127(
    .din0(a_V_35_reg_19742),
    .din1(mul_ln1347_35_fu_606_p1),
    .dout(mul_ln1347_35_fu_606_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1128(
    .din0(a_V_reg_19557),
    .din1(mul_ln1347_fu_607_p1),
    .dout(mul_ln1347_fu_607_p2)
);

alveo_hls4ml_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_1_U1129(
    .din0(a_V_1_reg_19572),
    .din1(mul_ln1347_1_fu_608_p1),
    .dout(mul_ln1347_1_fu_608_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1130(
    .din0(a_V_54_reg_19837),
    .din1(mul_ln1347_54_fu_609_p1),
    .dout(mul_ln1347_54_fu_609_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1131(
    .din0(a_V_3_reg_19582),
    .din1(mul_ln1347_3_fu_610_p1),
    .dout(mul_ln1347_3_fu_610_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1132(
    .din0(a_V_12_reg_19627),
    .din1(mul_ln1347_12_fu_611_p1),
    .dout(mul_ln1347_12_fu_611_p2)
);

alveo_hls4ml_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
mul_16s_14ns_26_1_1_U1133(
    .din0(a_V_58_reg_19857),
    .din1(mul_ln1347_58_fu_612_p1),
    .dout(mul_ln1347_58_fu_612_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_V_10_reg_19617 <= {{layer19_out_dout[175:160]}};
        a_V_11_reg_19622 <= {{layer19_out_dout[191:176]}};
        a_V_12_reg_19627 <= {{layer19_out_dout[207:192]}};
        a_V_13_reg_19632 <= {{layer19_out_dout[223:208]}};
        a_V_14_reg_19637 <= {{layer19_out_dout[239:224]}};
        a_V_15_reg_19642 <= {{layer19_out_dout[255:240]}};
        a_V_16_reg_19647 <= {{layer19_out_dout[271:256]}};
        a_V_17_reg_19652 <= {{layer19_out_dout[287:272]}};
        a_V_18_reg_19657 <= {{layer19_out_dout[303:288]}};
        a_V_19_reg_19662 <= {{layer19_out_dout[319:304]}};
        a_V_1_reg_19572 <= {{layer19_out_dout[31:16]}};
        a_V_20_reg_19667 <= {{layer19_out_dout[335:320]}};
        a_V_21_reg_19672 <= {{layer19_out_dout[351:336]}};
        a_V_22_reg_19677 <= {{layer19_out_dout[367:352]}};
        a_V_23_reg_19682 <= {{layer19_out_dout[383:368]}};
        a_V_24_reg_19687 <= {{layer19_out_dout[399:384]}};
        a_V_25_reg_19692 <= {{layer19_out_dout[415:400]}};
        a_V_26_reg_19697 <= {{layer19_out_dout[431:416]}};
        a_V_27_reg_19702 <= {{layer19_out_dout[447:432]}};
        a_V_28_reg_19707 <= {{layer19_out_dout[463:448]}};
        a_V_29_reg_19712 <= {{layer19_out_dout[479:464]}};
        a_V_2_reg_19577 <= {{layer19_out_dout[47:32]}};
        a_V_30_reg_19717 <= {{layer19_out_dout[495:480]}};
        a_V_31_reg_19722 <= {{layer19_out_dout[511:496]}};
        a_V_32_reg_19727 <= {{layer19_out_dout[527:512]}};
        a_V_33_reg_19732 <= {{layer19_out_dout[543:528]}};
        a_V_34_reg_19737 <= {{layer19_out_dout[559:544]}};
        a_V_35_reg_19742 <= {{layer19_out_dout[575:560]}};
        a_V_36_reg_19747 <= {{layer19_out_dout[591:576]}};
        a_V_37_reg_19752 <= {{layer19_out_dout[607:592]}};
        a_V_38_reg_19757 <= {{layer19_out_dout[623:608]}};
        a_V_39_reg_19762 <= {{layer19_out_dout[639:624]}};
        a_V_3_reg_19582 <= {{layer19_out_dout[63:48]}};
        a_V_40_reg_19767 <= {{layer19_out_dout[655:640]}};
        a_V_41_reg_19772 <= {{layer19_out_dout[671:656]}};
        a_V_42_reg_19777 <= {{layer19_out_dout[687:672]}};
        a_V_43_reg_19782 <= {{layer19_out_dout[703:688]}};
        a_V_44_reg_19787 <= {{layer19_out_dout[719:704]}};
        a_V_45_reg_19792 <= {{layer19_out_dout[735:720]}};
        a_V_46_reg_19797 <= {{layer19_out_dout[751:736]}};
        a_V_47_reg_19802 <= {{layer19_out_dout[767:752]}};
        a_V_48_reg_19807 <= {{layer19_out_dout[783:768]}};
        a_V_49_reg_19812 <= {{layer19_out_dout[799:784]}};
        a_V_4_reg_19587 <= {{layer19_out_dout[79:64]}};
        a_V_50_reg_19817 <= {{layer19_out_dout[815:800]}};
        a_V_51_reg_19822 <= {{layer19_out_dout[831:816]}};
        a_V_52_reg_19827 <= {{layer19_out_dout[847:832]}};
        a_V_53_reg_19832 <= {{layer19_out_dout[863:848]}};
        a_V_54_reg_19837 <= {{layer19_out_dout[879:864]}};
        a_V_55_reg_19842 <= {{layer19_out_dout[895:880]}};
        a_V_56_reg_19847 <= {{layer19_out_dout[911:896]}};
        a_V_57_reg_19852 <= {{layer19_out_dout[927:912]}};
        a_V_58_reg_19857 <= {{layer19_out_dout[943:928]}};
        a_V_59_reg_19862 <= {{layer19_out_dout[959:944]}};
        a_V_5_reg_19592 <= {{layer19_out_dout[95:80]}};
        a_V_60_reg_19867 <= {{layer19_out_dout[975:960]}};
        a_V_61_reg_19872 <= {{layer19_out_dout[991:976]}};
        a_V_62_reg_19562 <= {{layer19_out_dout[1007:992]}};
        a_V_63_reg_19567 <= {{layer19_out_dout[1023:1008]}};
        a_V_6_reg_19597 <= {{layer19_out_dout[111:96]}};
        a_V_7_reg_19602 <= {{layer19_out_dout[127:112]}};
        a_V_8_reg_19607 <= {{layer19_out_dout[143:128]}};
        a_V_9_reg_19612 <= {{layer19_out_dout[159:144]}};
        a_V_reg_19557 <= a_V_fu_17510_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln1347_10_reg_17293 <= mul_ln1347_10_fu_586_p2;
        mul_ln1347_11_reg_17297 <= mul_ln1347_11_fu_563_p2;
        mul_ln1347_12_reg_17301 <= mul_ln1347_12_fu_611_p2;
        mul_ln1347_13_reg_17305 <= mul_ln1347_13_fu_600_p2;
        mul_ln1347_14_reg_17309 <= mul_ln1347_14_fu_560_p2;
        mul_ln1347_15_reg_17313 <= mul_ln1347_15_fu_576_p2;
        mul_ln1347_16_reg_17317 <= mul_ln1347_16_fu_585_p2;
        mul_ln1347_17_reg_17321 <= mul_ln1347_17_fu_562_p2;
        mul_ln1347_18_reg_17325 <= mul_ln1347_18_fu_602_p2;
        mul_ln1347_19_reg_17329 <= mul_ln1347_19_fu_599_p2;
        mul_ln1347_1_reg_17257 <= mul_ln1347_1_fu_608_p2;
        mul_ln1347_20_reg_17333 <= mul_ln1347_20_fu_588_p2;
        mul_ln1347_21_reg_17337 <= mul_ln1347_21_fu_601_p2;
        mul_ln1347_22_reg_17341 <= mul_ln1347_22_fu_561_p2;
        mul_ln1347_23_reg_17345 <= mul_ln1347_23_fu_590_p2;
        mul_ln1347_24_reg_17349 <= mul_ln1347_24_fu_591_p2;
        mul_ln1347_25_reg_17353 <= mul_ln1347_25_fu_592_p2;
        mul_ln1347_26_reg_17357 <= mul_ln1347_26_fu_551_p2;
        mul_ln1347_27_reg_17361 <= mul_ln1347_27_fu_552_p2;
        mul_ln1347_28_reg_17365 <= mul_ln1347_28_fu_565_p2;
        mul_ln1347_29_reg_17369 <= mul_ln1347_29_fu_589_p2;
        mul_ln1347_2_reg_17261 <= mul_ln1347_2_fu_587_p2;
        mul_ln1347_30_reg_17373 <= mul_ln1347_30_fu_578_p2;
        mul_ln1347_31_reg_17377 <= mul_ln1347_31_fu_579_p2;
        mul_ln1347_32_reg_17381 <= mul_ln1347_32_fu_580_p2;
        mul_ln1347_33_reg_17385 <= mul_ln1347_33_fu_604_p2;
        mul_ln1347_34_reg_17389 <= mul_ln1347_34_fu_605_p2;
        mul_ln1347_35_reg_17393 <= mul_ln1347_35_fu_606_p2;
        mul_ln1347_36_reg_17397 <= mul_ln1347_36_fu_577_p2;
        mul_ln1347_37_reg_17401 <= mul_ln1347_37_fu_566_p2;
        mul_ln1347_38_reg_17405 <= mul_ln1347_38_fu_567_p2;
        mul_ln1347_39_reg_17409 <= mul_ln1347_39_fu_568_p2;
        mul_ln1347_3_reg_17265 <= mul_ln1347_3_fu_610_p2;
        mul_ln1347_40_reg_17413 <= mul_ln1347_40_fu_553_p2;
        mul_ln1347_41_reg_17417 <= mul_ln1347_41_fu_593_p2;
        mul_ln1347_42_reg_17421 <= mul_ln1347_42_fu_598_p2;
        mul_ln1347_43_reg_17425 <= mul_ln1347_43_fu_594_p2;
        mul_ln1347_44_reg_17429 <= mul_ln1347_44_fu_595_p2;
        mul_ln1347_45_reg_17433 <= mul_ln1347_45_fu_554_p2;
        mul_ln1347_46_reg_17437 <= mul_ln1347_46_fu_571_p2;
        mul_ln1347_47_reg_17441 <= mul_ln1347_47_fu_556_p2;
        mul_ln1347_48_reg_17445 <= mul_ln1347_48_fu_557_p2;
        mul_ln1347_49_reg_17449 <= mul_ln1347_49_fu_582_p2;
        mul_ln1347_4_reg_17269 <= mul_ln1347_4_fu_570_p2;
        mul_ln1347_50_reg_17453 <= mul_ln1347_50_fu_603_p2;
        mul_ln1347_51_reg_17457 <= mul_ln1347_51_fu_583_p2;
        mul_ln1347_52_reg_17461 <= mul_ln1347_52_fu_555_p2;
        mul_ln1347_53_reg_17465 <= mul_ln1347_53_fu_581_p2;
        mul_ln1347_54_reg_17469 <= mul_ln1347_54_fu_609_p2;
        mul_ln1347_55_reg_17473 <= mul_ln1347_55_fu_564_p2;
        mul_ln1347_56_reg_17477 <= mul_ln1347_56_fu_574_p2;
        mul_ln1347_57_reg_17481 <= mul_ln1347_57_fu_558_p2;
        mul_ln1347_58_reg_17485 <= mul_ln1347_58_fu_612_p2;
        mul_ln1347_59_reg_17489 <= mul_ln1347_59_fu_572_p2;
        mul_ln1347_5_reg_17273 <= mul_ln1347_5_fu_550_p2;
        mul_ln1347_60_reg_17493 <= mul_ln1347_60_fu_596_p2;
        mul_ln1347_61_reg_17497 <= mul_ln1347_61_fu_597_p2;
        mul_ln1347_62_reg_17501 <= mul_ln1347_62_fu_569_p2;
        mul_ln1347_63_reg_17505 <= mul_ln1347_63_fu_575_p2;
        mul_ln1347_6_reg_17277 <= mul_ln1347_6_fu_559_p2;
        mul_ln1347_7_reg_17281 <= mul_ln1347_7_fu_584_p2;
        mul_ln1347_8_reg_17285 <= mul_ln1347_8_fu_549_p2;
        mul_ln1347_9_reg_17289 <= mul_ln1347_9_fu_573_p2;
        mul_ln1347_reg_17253 <= mul_ln1347_fu_607_p2;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((layer21_out_full_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer19_out_blk_n = layer19_out_empty_n;
    end else begin
        layer19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer19_out_read = 1'b1;
    end else begin
        layer19_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        layer21_out_blk_n = layer21_out_full_n;
    end else begin
        layer21_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        layer21_out_write = 1'b1;
    end else begin
        layer21_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((layer21_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_fu_17510_p1 = layer19_out_dout[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer19_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign layer21_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln818_62_fu_19414_p4}, {trunc_ln818_61_fu_19398_p4}}, {trunc_ln818_60_fu_19382_p4}}, {trunc_ln818_59_fu_19366_p4}}, {trunc_ln818_58_fu_19350_p4}}, {trunc_ln818_57_fu_19334_p4}}, {trunc_ln818_56_fu_19318_p4}}, {trunc_ln818_55_fu_19302_p4}}, {trunc_ln818_54_fu_19286_p4}}, {trunc_ln818_53_fu_19270_p4}}, {trunc_ln818_52_fu_19254_p4}}, {trunc_ln818_51_fu_19238_p4}}, {trunc_ln818_50_fu_19222_p4}}, {trunc_ln818_49_fu_19206_p4}}, {trunc_ln818_48_fu_19190_p4}}, {trunc_ln818_47_fu_19174_p4}}, {trunc_ln818_46_fu_19158_p4}}, {trunc_ln818_45_fu_19142_p4}}, {trunc_ln818_44_fu_19126_p4}}, {trunc_ln818_43_fu_19110_p4}}, {trunc_ln818_42_fu_19094_p4}}, {trunc_ln818_41_fu_19078_p4}}, {trunc_ln818_40_fu_19062_p4}}, {trunc_ln818_39_fu_19046_p4}}, {trunc_ln818_38_fu_19030_p4}}, {trunc_ln818_37_fu_19014_p4}}, {trunc_ln818_36_fu_18998_p4}}, {trunc_ln818_35_fu_18982_p4}}, {trunc_ln818_34_fu_18966_p4}}, {trunc_ln818_33_fu_18950_p4}}, {trunc_ln818_32_fu_18934_p4}}, {trunc_ln818_31_fu_18918_p4}}, {trunc_ln818_30_fu_18902_p4}}, {trunc_ln818_29_fu_18886_p4}}, {trunc_ln818_28_fu_18870_p4}}, {trunc_ln818_27_fu_18854_p4}}, {trunc_ln818_26_fu_18838_p4}}, {trunc_ln818_25_fu_18822_p4}}, {trunc_ln818_24_fu_18806_p4}}, {trunc_ln818_23_fu_18790_p4}}, {trunc_ln818_22_fu_18774_p4}}, {trunc_ln818_21_fu_18758_p4}}, {trunc_ln818_20_fu_18742_p4}}, {trunc_ln818_19_fu_18726_p4}}, {trunc_ln818_18_fu_18710_p4}}, {trunc_ln818_17_fu_18694_p4}}, {trunc_ln818_16_fu_18678_p4}}, {trunc_ln818_15_fu_18662_p4}}, {trunc_ln818_14_fu_18646_p4}}, {trunc_ln818_13_fu_18630_p4}}, {trunc_ln818_12_fu_18614_p4}}, {trunc_ln818_11_fu_18598_p4}}, {trunc_ln818_10_fu_18582_p4}}, {trunc_ln818_1_fu_18566_p4}}, {trunc_ln818_s_fu_18550_p4}}, {trunc_ln818_9_fu_18534_p4}}, {trunc_ln818_8_fu_18518_p4}}, {trunc_ln818_7_fu_18502_p4}}, {trunc_ln818_6_fu_18486_p4}}, {trunc_ln818_5_fu_18470_p4}}, {trunc_ln818_4_fu_18454_p4}}, {trunc_ln818_3_fu_18438_p4}}, {trunc_ln818_2_fu_18422_p4}}, {trunc_ln_fu_18406_p4}};

assign mul_ln1347_10_fu_586_p1 = 26'd5434;

assign mul_ln1347_11_fu_563_p1 = 26'd5608;

assign mul_ln1347_12_fu_611_p1 = 26'd6665;

assign mul_ln1347_13_fu_600_p1 = 26'd5942;

assign mul_ln1347_14_fu_560_p1 = 26'd5357;

assign mul_ln1347_15_fu_576_p1 = 26'd5631;

assign mul_ln1347_16_fu_585_p1 = 26'd4665;

assign mul_ln1347_17_fu_562_p1 = 26'd6387;

assign mul_ln1347_18_fu_602_p1 = 26'd5843;

assign mul_ln1347_19_fu_599_p1 = 26'd4286;

assign mul_ln1347_1_fu_608_p1 = 26'd3925;

assign mul_ln1347_20_fu_588_p1 = 26'd6612;

assign mul_ln1347_21_fu_601_p1 = 26'd6524;

assign mul_ln1347_22_fu_561_p1 = 26'd4058;

assign mul_ln1347_23_fu_590_p1 = 26'd5890;

assign mul_ln1347_24_fu_591_p1 = 26'd6021;

assign mul_ln1347_25_fu_592_p1 = 26'd5462;

assign mul_ln1347_26_fu_551_p1 = 26'd4020;

assign mul_ln1347_27_fu_552_p1 = 26'd4972;

assign mul_ln1347_28_fu_565_p1 = 26'd4977;

assign mul_ln1347_29_fu_589_p1 = 26'd4678;

assign mul_ln1347_2_fu_587_p1 = 26'd5692;

assign mul_ln1347_30_fu_578_p1 = 26'd4941;

assign mul_ln1347_31_fu_579_p1 = 26'd4182;

assign mul_ln1347_32_fu_580_p1 = 26'd5737;

assign mul_ln1347_33_fu_604_p1 = 26'd3870;

assign mul_ln1347_34_fu_605_p1 = 26'd5179;

assign mul_ln1347_35_fu_606_p1 = 26'd4932;

assign mul_ln1347_36_fu_577_p1 = 26'd5219;

assign mul_ln1347_37_fu_566_p1 = 26'd4478;

assign mul_ln1347_38_fu_567_p1 = 26'd6486;

assign mul_ln1347_39_fu_568_p1 = 26'd5483;

assign mul_ln1347_3_fu_610_p1 = 26'd4923;

assign mul_ln1347_40_fu_553_p1 = 26'd4860;

assign mul_ln1347_41_fu_593_p1 = 26'd5248;

assign mul_ln1347_42_fu_598_p1 = 26'd5512;

assign mul_ln1347_43_fu_594_p1 = 26'd3727;

assign mul_ln1347_44_fu_595_p1 = 26'd5262;

assign mul_ln1347_45_fu_554_p1 = 26'd4730;

assign mul_ln1347_46_fu_571_p1 = 26'd5397;

assign mul_ln1347_47_fu_556_p1 = 26'd5219;

assign mul_ln1347_48_fu_557_p1 = 26'd6762;

assign mul_ln1347_49_fu_582_p1 = 26'd4814;

assign mul_ln1347_4_fu_570_p1 = 26'd4483;

assign mul_ln1347_50_fu_603_p1 = 26'd4204;

assign mul_ln1347_51_fu_583_p1 = 26'd5872;

assign mul_ln1347_52_fu_555_p1 = 26'd5192;

assign mul_ln1347_53_fu_581_p1 = 26'd4519;

assign mul_ln1347_54_fu_609_p1 = 26'd6257;

assign mul_ln1347_55_fu_564_p1 = 26'd6150;

assign mul_ln1347_56_fu_574_p1 = 26'd5876;

assign mul_ln1347_57_fu_558_p1 = 26'd4970;

assign mul_ln1347_58_fu_612_p1 = 26'd5785;

assign mul_ln1347_59_fu_572_p1 = 26'd4536;

assign mul_ln1347_5_fu_550_p1 = 26'd5782;

assign mul_ln1347_60_fu_596_p1 = 26'd5089;

assign mul_ln1347_61_fu_597_p1 = 26'd5539;

assign mul_ln1347_62_fu_569_p1 = 26'd6770;

assign mul_ln1347_63_fu_575_p1 = 26'd4752;

assign mul_ln1347_6_fu_559_p1 = 26'd5785;

assign mul_ln1347_7_fu_584_p1 = 26'd5419;

assign mul_ln1347_8_fu_549_p1 = 26'd5335;

assign mul_ln1347_9_fu_573_p1 = 26'd5179;

assign mul_ln1347_fu_607_p1 = 26'd5193;

assign ret_V_14_fu_18416_p2 = (mul_ln1347_1_reg_17257 + 26'd319488);

assign ret_V_15_fu_18432_p2 = (mul_ln1347_2_reg_17261 + 26'd751616);

assign ret_V_16_fu_18448_p2 = ($signed(mul_ln1347_3_reg_17265) + $signed(26'd66103296));

assign ret_V_17_fu_18464_p2 = ($signed(mul_ln1347_4_reg_17269) + $signed(26'd66545664));

assign ret_V_18_fu_18480_p2 = (mul_ln1347_5_reg_17273 + 26'd337920);

assign ret_V_19_fu_18496_p2 = (mul_ln1347_6_reg_17277 + 26'd417792);

assign ret_V_20_fu_18512_p2 = ($signed(mul_ln1347_7_reg_17281) + $signed(26'd66656256));

assign ret_V_21_fu_18528_p2 = ($signed(mul_ln1347_8_reg_17285) + $signed(26'd66183168));

assign ret_V_22_fu_18544_p2 = (mul_ln1347_9_reg_17289 + 26'd421888);

assign ret_V_23_fu_18560_p2 = ($signed(mul_ln1347_10_reg_17293) + $signed(26'd66113536));

assign ret_V_24_fu_18576_p2 = ($signed(mul_ln1347_11_reg_17297) + $signed(26'd65765376));

assign ret_V_25_fu_18592_p2 = (mul_ln1347_12_reg_17301 + 26'd14336);

assign ret_V_26_fu_18608_p2 = (mul_ln1347_13_reg_17305 + 26'd852992);

assign ret_V_27_fu_18624_p2 = (mul_ln1347_14_reg_17309 + 26'd231424);

assign ret_V_28_fu_18640_p2 = (mul_ln1347_15_reg_17313 + 26'd948224);

assign ret_V_29_fu_18656_p2 = (mul_ln1347_16_reg_17317 + 26'd439296);

assign ret_V_30_fu_18672_p2 = ($signed(mul_ln1347_17_reg_17321) + $signed(26'd66171904));

assign ret_V_31_fu_18688_p2 = (mul_ln1347_18_reg_17325 + 26'd342016);

assign ret_V_32_fu_18704_p2 = ($signed(mul_ln1347_19_reg_17329) + $signed(26'd65814528));

assign ret_V_33_fu_18720_p2 = ($signed(mul_ln1347_20_reg_17333) + $signed(26'd65980416));

assign ret_V_34_fu_18736_p2 = (mul_ln1347_21_reg_17337 + 26'd135168);

assign ret_V_35_fu_18752_p2 = ($signed(mul_ln1347_22_reg_17341) + $signed(26'd66876416));

assign ret_V_36_fu_18768_p2 = ($signed(mul_ln1347_23_reg_17345) + $signed(26'd66946048));

assign ret_V_37_fu_18784_p2 = (mul_ln1347_24_reg_17349 + 26'd1004544);

assign ret_V_38_fu_18800_p2 = (mul_ln1347_25_reg_17353 + 26'd1105920);

assign ret_V_39_fu_18816_p2 = ($signed(mul_ln1347_26_reg_17357) + $signed(26'd67030016));

assign ret_V_40_fu_18832_p2 = (mul_ln1347_27_reg_17361 + 26'd916480);

assign ret_V_41_fu_18848_p2 = ($signed(mul_ln1347_28_reg_17365) + $signed(26'd66311168));

assign ret_V_42_fu_18864_p2 = ($signed(mul_ln1347_29_reg_17369) + $signed(26'd66848768));

assign ret_V_43_fu_18880_p2 = ($signed(mul_ln1347_30_reg_17373) + $signed(26'd66829312));

assign ret_V_44_fu_18896_p2 = ($signed(mul_ln1347_31_reg_17377) + $signed(26'd67016704));

assign ret_V_45_fu_18912_p2 = ($signed(mul_ln1347_32_reg_17381) + $signed(26'd66865152));

assign ret_V_46_fu_18928_p2 = ($signed(mul_ln1347_33_reg_17385) + $signed(26'd67022848));

assign ret_V_47_fu_18944_p2 = ($signed(mul_ln1347_34_reg_17389) + $signed(26'd66831360));

assign ret_V_48_fu_18960_p2 = (mul_ln1347_35_reg_17393 + 26'd464896);

assign ret_V_49_fu_18976_p2 = (mul_ln1347_36_reg_17397 + 26'd781312);

assign ret_V_50_fu_18992_p2 = ($signed(mul_ln1347_37_reg_17401) + $signed(26'd66367488));

assign ret_V_51_fu_19008_p2 = (mul_ln1347_38_reg_17405 + 26'd917504);

assign ret_V_52_fu_19024_p2 = ($signed(mul_ln1347_39_reg_17409) + $signed(26'd66961408));

assign ret_V_53_fu_19040_p2 = (mul_ln1347_40_reg_17413 + 26'd193536);

assign ret_V_54_fu_19056_p2 = ($signed(mul_ln1347_41_reg_17417) + $signed(26'd66402304));

assign ret_V_55_fu_19072_p2 = (mul_ln1347_42_reg_17421 + 26'd100352);

assign ret_V_56_fu_19088_p2 = (mul_ln1347_43_reg_17425 + 26'd164864);

assign ret_V_57_fu_19104_p2 = ($signed(mul_ln1347_44_reg_17429) + $signed(26'd66959360));

assign ret_V_58_fu_19120_p2 = ($signed(mul_ln1347_45_reg_17433) + $signed(26'd67005440));

assign ret_V_59_fu_19136_p2 = (mul_ln1347_46_reg_17437 + 26'd743424);

assign ret_V_60_fu_19152_p2 = (mul_ln1347_47_reg_17441 + 26'd243712);

assign ret_V_61_fu_19168_p2 = ($signed(mul_ln1347_48_reg_17445) + $signed(26'd66548736));

assign ret_V_62_fu_19184_p2 = ($signed(mul_ln1347_49_reg_17449) + $signed(26'd66694144));

assign ret_V_63_fu_19200_p2 = ($signed(mul_ln1347_50_reg_17453) + $signed(26'd66908160));

assign ret_V_64_fu_19216_p2 = ($signed(mul_ln1347_51_reg_17457) + $signed(26'd67086336));

assign ret_V_65_fu_19232_p2 = ($signed(mul_ln1347_52_reg_17461) + $signed(26'd66702336));

assign ret_V_66_fu_19248_p2 = (mul_ln1347_53_reg_17465 + 26'd398336);

assign ret_V_67_fu_19264_p2 = ($signed(mul_ln1347_54_reg_17469) + $signed(26'd66342912));

assign ret_V_68_fu_19280_p2 = (mul_ln1347_55_reg_17473 + 26'd247808);

assign ret_V_69_fu_19296_p2 = ($signed(mul_ln1347_56_reg_17477) + $signed(26'd66398208));

assign ret_V_70_fu_19312_p2 = (mul_ln1347_57_reg_17481 + 26'd972800);

assign ret_V_71_fu_19328_p2 = (mul_ln1347_58_reg_17485 + 26'd339968);

assign ret_V_72_fu_19344_p2 = ($signed(mul_ln1347_59_reg_17489) + $signed(26'd66792448));

assign ret_V_73_fu_19360_p2 = ($signed(mul_ln1347_60_reg_17493) + $signed(26'd65810432));

assign ret_V_74_fu_19376_p2 = ($signed(mul_ln1347_61_reg_17497) + $signed(26'd66965504));

assign ret_V_75_fu_19392_p2 = (mul_ln1347_62_reg_17501 + 26'd39936);

assign ret_V_76_fu_19408_p2 = ($signed(mul_ln1347_63_reg_17505) + $signed(26'd67009536));

assign ret_V_fu_18400_p2 = (mul_ln1347_reg_17253 + 26'd15360);

assign start_out = real_start;

assign trunc_ln818_10_fu_18582_p4 = {{ret_V_24_fu_18576_p2[25:10]}};

assign trunc_ln818_11_fu_18598_p4 = {{ret_V_25_fu_18592_p2[25:10]}};

assign trunc_ln818_12_fu_18614_p4 = {{ret_V_26_fu_18608_p2[25:10]}};

assign trunc_ln818_13_fu_18630_p4 = {{ret_V_27_fu_18624_p2[25:10]}};

assign trunc_ln818_14_fu_18646_p4 = {{ret_V_28_fu_18640_p2[25:10]}};

assign trunc_ln818_15_fu_18662_p4 = {{ret_V_29_fu_18656_p2[25:10]}};

assign trunc_ln818_16_fu_18678_p4 = {{ret_V_30_fu_18672_p2[25:10]}};

assign trunc_ln818_17_fu_18694_p4 = {{ret_V_31_fu_18688_p2[25:10]}};

assign trunc_ln818_18_fu_18710_p4 = {{ret_V_32_fu_18704_p2[25:10]}};

assign trunc_ln818_19_fu_18726_p4 = {{ret_V_33_fu_18720_p2[25:10]}};

assign trunc_ln818_1_fu_18566_p4 = {{ret_V_23_fu_18560_p2[25:10]}};

assign trunc_ln818_20_fu_18742_p4 = {{ret_V_34_fu_18736_p2[25:10]}};

assign trunc_ln818_21_fu_18758_p4 = {{ret_V_35_fu_18752_p2[25:10]}};

assign trunc_ln818_22_fu_18774_p4 = {{ret_V_36_fu_18768_p2[25:10]}};

assign trunc_ln818_23_fu_18790_p4 = {{ret_V_37_fu_18784_p2[25:10]}};

assign trunc_ln818_24_fu_18806_p4 = {{ret_V_38_fu_18800_p2[25:10]}};

assign trunc_ln818_25_fu_18822_p4 = {{ret_V_39_fu_18816_p2[25:10]}};

assign trunc_ln818_26_fu_18838_p4 = {{ret_V_40_fu_18832_p2[25:10]}};

assign trunc_ln818_27_fu_18854_p4 = {{ret_V_41_fu_18848_p2[25:10]}};

assign trunc_ln818_28_fu_18870_p4 = {{ret_V_42_fu_18864_p2[25:10]}};

assign trunc_ln818_29_fu_18886_p4 = {{ret_V_43_fu_18880_p2[25:10]}};

assign trunc_ln818_2_fu_18422_p4 = {{ret_V_14_fu_18416_p2[25:10]}};

assign trunc_ln818_30_fu_18902_p4 = {{ret_V_44_fu_18896_p2[25:10]}};

assign trunc_ln818_31_fu_18918_p4 = {{ret_V_45_fu_18912_p2[25:10]}};

assign trunc_ln818_32_fu_18934_p4 = {{ret_V_46_fu_18928_p2[25:10]}};

assign trunc_ln818_33_fu_18950_p4 = {{ret_V_47_fu_18944_p2[25:10]}};

assign trunc_ln818_34_fu_18966_p4 = {{ret_V_48_fu_18960_p2[25:10]}};

assign trunc_ln818_35_fu_18982_p4 = {{ret_V_49_fu_18976_p2[25:10]}};

assign trunc_ln818_36_fu_18998_p4 = {{ret_V_50_fu_18992_p2[25:10]}};

assign trunc_ln818_37_fu_19014_p4 = {{ret_V_51_fu_19008_p2[25:10]}};

assign trunc_ln818_38_fu_19030_p4 = {{ret_V_52_fu_19024_p2[25:10]}};

assign trunc_ln818_39_fu_19046_p4 = {{ret_V_53_fu_19040_p2[25:10]}};

assign trunc_ln818_3_fu_18438_p4 = {{ret_V_15_fu_18432_p2[25:10]}};

assign trunc_ln818_40_fu_19062_p4 = {{ret_V_54_fu_19056_p2[25:10]}};

assign trunc_ln818_41_fu_19078_p4 = {{ret_V_55_fu_19072_p2[25:10]}};

assign trunc_ln818_42_fu_19094_p4 = {{ret_V_56_fu_19088_p2[25:10]}};

assign trunc_ln818_43_fu_19110_p4 = {{ret_V_57_fu_19104_p2[25:10]}};

assign trunc_ln818_44_fu_19126_p4 = {{ret_V_58_fu_19120_p2[25:10]}};

assign trunc_ln818_45_fu_19142_p4 = {{ret_V_59_fu_19136_p2[25:10]}};

assign trunc_ln818_46_fu_19158_p4 = {{ret_V_60_fu_19152_p2[25:10]}};

assign trunc_ln818_47_fu_19174_p4 = {{ret_V_61_fu_19168_p2[25:10]}};

assign trunc_ln818_48_fu_19190_p4 = {{ret_V_62_fu_19184_p2[25:10]}};

assign trunc_ln818_49_fu_19206_p4 = {{ret_V_63_fu_19200_p2[25:10]}};

assign trunc_ln818_4_fu_18454_p4 = {{ret_V_16_fu_18448_p2[25:10]}};

assign trunc_ln818_50_fu_19222_p4 = {{ret_V_64_fu_19216_p2[25:10]}};

assign trunc_ln818_51_fu_19238_p4 = {{ret_V_65_fu_19232_p2[25:10]}};

assign trunc_ln818_52_fu_19254_p4 = {{ret_V_66_fu_19248_p2[25:10]}};

assign trunc_ln818_53_fu_19270_p4 = {{ret_V_67_fu_19264_p2[25:10]}};

assign trunc_ln818_54_fu_19286_p4 = {{ret_V_68_fu_19280_p2[25:10]}};

assign trunc_ln818_55_fu_19302_p4 = {{ret_V_69_fu_19296_p2[25:10]}};

assign trunc_ln818_56_fu_19318_p4 = {{ret_V_70_fu_19312_p2[25:10]}};

assign trunc_ln818_57_fu_19334_p4 = {{ret_V_71_fu_19328_p2[25:10]}};

assign trunc_ln818_58_fu_19350_p4 = {{ret_V_72_fu_19344_p2[25:10]}};

assign trunc_ln818_59_fu_19366_p4 = {{ret_V_73_fu_19360_p2[25:10]}};

assign trunc_ln818_5_fu_18470_p4 = {{ret_V_17_fu_18464_p2[25:10]}};

assign trunc_ln818_60_fu_19382_p4 = {{ret_V_74_fu_19376_p2[25:10]}};

assign trunc_ln818_61_fu_19398_p4 = {{ret_V_75_fu_19392_p2[25:10]}};

assign trunc_ln818_62_fu_19414_p4 = {{ret_V_76_fu_19408_p2[25:10]}};

assign trunc_ln818_6_fu_18486_p4 = {{ret_V_18_fu_18480_p2[25:10]}};

assign trunc_ln818_7_fu_18502_p4 = {{ret_V_19_fu_18496_p2[25:10]}};

assign trunc_ln818_8_fu_18518_p4 = {{ret_V_20_fu_18512_p2[25:10]}};

assign trunc_ln818_9_fu_18534_p4 = {{ret_V_21_fu_18528_p2[25:10]}};

assign trunc_ln818_s_fu_18550_p4 = {{ret_V_22_fu_18544_p2[25:10]}};

assign trunc_ln_fu_18406_p4 = {{ret_V_fu_18400_p2[25:10]}};

endmodule //alveo_hls4ml_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s
