/*
 Copyright (C) 2020  Intel Corporation. All rights reserved.
 Your use of Intel Corporation's design tools, logic functions 
 and other software and tools, and any partner logic 
 functions, and any output files from any of the foregoing 
 (including device programming or simulation files), and any 
 associated documentation or information are expressly subject 
 to the terms and conditions of the Intel Program License 
 Subscription Agreement, the Intel Quartus Prime License Agreement,
 the Intel FPGA IP License Agreement, or other applicable license
 agreement, including, without limitation, that your use is for
 the sole purpose of programming logic devices manufactured by
 Intel and sold by Intel or its authorized distributors.  Please
 refer to the applicable agreement for further details, at
 https://fpgasoftware.intel.com/eula.
*/
MODEL
/*MODEL HEADER*/
/*
 This file contains Fast Corner delays for the design using part 5CGXFC9E7F35C8
 with speed grade M, core voltage 1.1V, and temperature 0 Celsius

*/
MODEL_VERSION "1.0";
DESIGN "fpga-riscv32-minimal";
DATE "11/23/2020 21:47:20";
PROGRAM "Quartus Prime";



INPUT clock;
INPUT clear;
INPUT alu_res[0];
INPUT alu_res[1];
INPUT alu_res[2];
INPUT alu_res[3];
INPUT alu_res[4];
INPUT alu_res[5];
INPUT alu_res[6];
INPUT alu_res[7];
INPUT alu_res[8];
INPUT alu_res[9];
INPUT alu_res[10];
INPUT alu_res[11];
INPUT alu_res[12];
INPUT alu_res[13];
INPUT alu_res[14];
INPUT alu_res[15];
INPUT alu_res[16];
INPUT alu_res[17];
INPUT alu_res[18];
INPUT alu_res[19];
INPUT alu_res[20];
INPUT alu_res[21];
INPUT alu_res[22];
INPUT alu_res[23];
INPUT alu_res[24];
INPUT alu_res[25];
INPUT alu_res[26];
INPUT alu_res[27];
INPUT alu_res[28];
INPUT alu_res[29];
INPUT alu_res[30];
INPUT alu_res[31];
INPUT reset;
INPUT rs1_reg_idx[0];
INPUT rs1_reg_idx[1];
INPUT rs1_reg_idx[2];
INPUT rs1_reg_idx[3];
INPUT rs1_reg_idx[4];
INPUT rs2_reg_idx[0];
INPUT rs2_reg_idx[1];
INPUT rs2_reg_idx[2];
INPUT rs2_reg_idx[3];
INPUT rs2_reg_idx[4];
INPUT wr_data;
INPUT wr_reg_idx[0];
INPUT wr_reg_idx[1];
INPUT wr_reg_idx[2];
INPUT wr_reg_idx[3];
INPUT wr_reg_idx[4];
INPUT immediate[0];
INPUT immediate[1];
INPUT immediate[2];
INPUT immediate[3];
INPUT immediate[4];
INPUT immediate[5];
INPUT immediate[6];
INPUT immediate[7];
INPUT immediate[8];
INPUT immediate[9];
INPUT immediate[10];
INPUT immediate[11];
INPUT immediate[12];
INPUT immediate[13];
INPUT immediate[14];
INPUT immediate[15];
INPUT immediate[16];
INPUT immediate[17];
INPUT immediate[18];
INPUT immediate[19];
INPUT immediate[20];
INPUT immediate[21];
INPUT immediate[22];
INPUT immediate[23];
INPUT immediate[24];
INPUT immediate[25];
INPUT immediate[26];
INPUT immediate[27];
INPUT immediate[28];
INPUT immediate[29];
INPUT immediate[30];
INPUT immediate[31];
INPUT alu_operation[0];
INPUT alu_operation[1];
INPUT alu_operation[2];
INPUT alu_operation[3];
INPUT alu_branch;
INPUT alu_branch_control[0];
INPUT alu_branch_control[1];
INPUT alu_branch_control[2];
INPUT JTU_mux_sel;
INPUT data_format[0];
INPUT data_format[1];
INPUT data_format[2];
INPUT datamem_write;
INPUT jump_flag;
INPUT mux0_sel[0];
INPUT mux0_sel[1];
INPUT mux1_sel;
OUTPUT instruction[0];
OUTPUT instruction[1];
OUTPUT instruction[2];
OUTPUT instruction[3];
OUTPUT instruction[4];
OUTPUT instruction[5];
OUTPUT instruction[6];
OUTPUT instruction[7];
OUTPUT instruction[8];
OUTPUT instruction[9];
OUTPUT instruction[10];
OUTPUT instruction[11];
OUTPUT instruction[12];
OUTPUT instruction[13];
OUTPUT instruction[14];
OUTPUT instruction[15];
OUTPUT instruction[16];
OUTPUT instruction[17];
OUTPUT instruction[18];
OUTPUT instruction[19];
OUTPUT instruction[20];
OUTPUT instruction[21];
OUTPUT instruction[22];
OUTPUT instruction[23];
OUTPUT instruction[24];
OUTPUT instruction[25];
OUTPUT instruction[26];
OUTPUT instruction[27];
OUTPUT instruction[28];
OUTPUT instruction[29];
OUTPUT instruction[30];
OUTPUT instruction[31];

/*Arc definitions start here*/

ENDMODEL
