      0: system.clk_domain: Setting clock period to 1000 ticks for source clock system.clk_domain
      0: system.mem_ctrls: Memory capacity 536870912 (536870912) bytes
      0: system.mem_ctrls: Row buffer size 8192 bytes with 128 columns per row buffer
      0: system.physmem: Creating backing store for range [0:0x1fffffff] with size 536870912
      0: system.physmem: Mapping memory system.mem_ctrls to backing store
      0: global: BTB: Creating BTB object.
      0: system.cpu_clk_domain: Setting clock period to 500 ticks for source clock system.cpu_clk_domain
      0: system.cpu.interrupts: Interrupts all cleared
text: 0x10000 928
data: 0x0 0
bss: 0x0 0
      0: global: Found Symbol Table, 14 symbols present
      0: global: Symbol: _bss_end__                               value 0x203a0
      0: global: Symbol: __bss_start__                            value 0x203a0
      0: global: Symbol: __bss_end__                              value 0x203a0
      0: global: Symbol: _start                                   value 0x10098
      0: global: Symbol: __bss_start                              value 0x203a0
      0: global: Symbol: __end__                                  value 0x203a0
      0: global: Symbol: _edata                                   value 0x203a0
      0: global: Symbol: _end                                     value 0x203a0
      0: global: Found Symbol Table, 14 symbols present
      0: global: Symbol: /tmp/cccdCs8u.o                          value 0
      0: global: Found Symbol Table, 14 symbols present
      0: system.cpu: Constructing CPU with id 0, socket id 0
      0: Event_54: simulation loop exit event scheduled @ 100
      0: system.cpu.execute.fu.0: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 2
      0: system.cpu.execute.fu.1: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 2
      0: system.cpu.execute.fu.2: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 0
      0: system.cpu.execute.fu.4: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 2
      0: system.cpu.execute.fu.5: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 2
      0: system.cpu.execute.fu.6: Adding extra timing decode pattern 0 to FU mask: 0000000000000000 match: 0000000000000000 srcRegLatencies: 1
      0: system.cpu.fetch1: lineSnap set to cache line size of: 64
      0: system.cpu.fetch1: maxLineWidth set to cache line size of: 64
      0: system.membus: Received range change from slave port system.mem_ctrls.port
      0: system.membus: Got address ranges from all slaves
      0: system.membus: Adding range [0:0x1fffffff] for id 0
      0: system.membus: Aggregating address ranges
      0: system.membus: -- Adding range [0:0x1fffffff]
      0: system.membus: Adding snooping master system.cpu.icache.mem_side
      0: system.membus: Adding snooping master system.cpu.dcache.mem_side
Probes: Call to addPoint "Cycles" to system.cpu.
Probes: Call to addPoint "ActiveCycles" to system.cpu.
Probes: Call to addPoint "RetiredInsts" to system.cpu.
Probes: Call to addPoint "RetiredInstsPC" to system.cpu.
Probes: Call to addPoint "RetiredLoads" to system.cpu.
Probes: Call to addPoint "RetiredStores" to system.cpu.
Probes: Call to addPoint "RetiredBranches" to system.cpu.
Probes: Call to addPoint "Sleeping" to system.cpu.
Probes: Call to addPoint "Branches" to system.cpu.branchPred.
Probes: Call to addPoint "Misses" to system.cpu.branchPred.
Probes: Call to addPoint "Hit" to system.cpu.dcache.
Probes: Call to addPoint "Miss" to system.cpu.dcache.
Probes: Call to addPoint "Fill" to system.cpu.dcache.
Probes: Call to addPoint "Refills" to system.cpu.dstage2_mmu.stage2_tlb.
Probes: Call to addPoint "Refills" to system.cpu.dtb.
Probes: Call to addPoint "Hit" to system.cpu.icache.
Probes: Call to addPoint "Miss" to system.cpu.icache.
Probes: Call to addPoint "Fill" to system.cpu.icache.
Probes: Call to addPoint "Refills" to system.cpu.istage2_mmu.stage2_tlb.
Probes: Call to addPoint "Refills" to system.cpu.itb.
      0: system.cpu: ActivateContext thread: 0
      0: system.cpu: Event wakeup from stage 0
      0: system.cpu.activity: Activity: 1
      0: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 500
      0: system.cpu.fetch1: [tid:0]: Changing stream wakeup (0=>0x4).(0=>1)
      0: system.cpu: Event wakeup from stage 1
      0: system.cpu.activity: Activity: 2
      0: system.cpu.workload: Couldn't Translate: 0x10000
      0: system.cpu.workload: Allocating Page: 0x10000-0x11000
      0: system.cpu.workload: Translating: 0x10000->0
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [0:3f]
      0: system.cpu.icache: functionalAccess: WriteReq [0:3f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [0:3f] 
      0: global: Write from .functional of size 64 on address 0 C
      0: global: 00000000  7f 45 4c 46 01 01 01 00  00 00 00 00 00 00 00 00    ELF            
      0: global: 00000010  02 00 28 00 01 00 00 00  98 00 01 00 34 00 00 00     (         4   
      0: global: 00000020  34 05 00 00 00 02 00 05  34 00 20 00 02 00 28 00   4       4     ( 
      0: global: 00000030  07 00 06 00 01 00 00 00  00 00 00 00 00 00 01 00                   
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [40:7f]
      0: system.cpu.icache: functionalAccess: WriteReq [40:7f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [40:7f] 
      0: global: Write from .functional of size 64 on address 0x40 C
      0: global: 00000000  00 00 01 00 a0 03 00 00  a0 03 00 00 05 00 00 00                   
      0: global: 00000010  00 00 01 00 04 00 00 00  74 00 00 00 74 00 01 00           t   t   
      0: global: 00000020  74 00 01 00 24 00 00 00  24 00 00 00 04 00 00 00   t   $   $       
      0: global: 00000030  04 00 00 00 04 00 00 00  14 00 00 00 03 00 00 00                   
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [80:bf]
      0: system.cpu.icache: functionalAccess: WriteReq [80:bf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [80:bf] 
      0: global: Write from .functional of size 64 on address 0x80 C
      0: global: 00000000  47 4e 55 00 8a 31 db 73  df c8 bb ee cd 0c 07 89   GNU  1[s_H;nM   
      0: global: 00000010  fc 62 71 30 ba c6 fa 23  54 50 a0 e3 2a 60 a0 e3   |bq0:Fz#TP c*` c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [c0:ff]
      0: system.cpu.icache: functionalAccess: WriteReq [c0:ff] 
      0: system.cpu.dcache: functionalAccess: WriteReq [c0:ff] 
      0: global: Write from .functional of size 64 on address 0xc0 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [100:13f]
      0: system.cpu.icache: functionalAccess: WriteReq [100:13f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [100:13f] 
      0: global: Write from .functional of size 64 on address 0x100 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [140:17f]
      0: system.cpu.icache: functionalAccess: WriteReq [140:17f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [140:17f] 
      0: global: Write from .functional of size 64 on address 0x140 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [180:1bf]
      0: system.cpu.icache: functionalAccess: WriteReq [180:1bf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [180:1bf] 
      0: global: Write from .functional of size 64 on address 0x180 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1c0:1ff]
      0: system.cpu.icache: functionalAccess: WriteReq [1c0:1ff] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1c0:1ff] 
      0: global: Write from .functional of size 64 on address 0x1c0 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [200:23f]
      0: system.cpu.icache: functionalAccess: WriteReq [200:23f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [200:23f] 
      0: global: Write from .functional of size 64 on address 0x200 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [240:27f]
      0: system.cpu.icache: functionalAccess: WriteReq [240:27f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [240:27f] 
      0: global: Write from .functional of size 64 on address 0x240 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [280:2bf]
      0: system.cpu.icache: functionalAccess: WriteReq [280:2bf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [280:2bf] 
      0: global: Write from .functional of size 64 on address 0x280 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [2c0:2ff]
      0: system.cpu.icache: functionalAccess: WriteReq [2c0:2ff] 
      0: system.cpu.dcache: functionalAccess: WriteReq [2c0:2ff] 
      0: global: Write from .functional of size 64 on address 0x2c0 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [300:33f]
      0: system.cpu.icache: functionalAccess: WriteReq [300:33f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [300:33f] 
      0: global: Write from .functional of size 64 on address 0x300 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [340:37f]
      0: system.cpu.icache: functionalAccess: WriteReq [340:37f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [340:37f] 
      0: global: Write from .functional of size 64 on address 0x340 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [380:39f]
      0: system.cpu.icache: functionalAccess: WriteReq [380:39f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [380:39f] 
      0: global: Write from .functional of size 32 on address 0x380 C
      0: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
      0: system.cpu.workload: Allocating Page: 0xbefff000-0xbf000000
      0: system.cpu.workload: The addresses of items on the initial stack:
      0: system.cpu.workload: 0xbeffffe5 - aux data
      0: system.cpu.workload: 0xbeffffe5 - env data
      0: system.cpu.workload: 0xbeffffce - arg data
      0: system.cpu.workload: 0xbeffffba - random data
      0: system.cpu.workload: 0xbeffffca - platform base
      0: system.cpu.workload: 0xbeffff50 - auxv array
      0: system.cpu.workload: 0xbeffff4c - envp array
      0: system.cpu.workload: 0xbeffff44 - argv array
      0: system.cpu.workload: 0xbeffff40 - argc 
      0: system.cpu.workload: 0xbeffff40 - stack min
      0: system.cpu.workload: Translating: 0xbefffffc->0x1ffc
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1ffc:1fff]
      0: system.cpu.icache: functionalAccess: WriteReq [1ffc:1fff] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1ffc:1fff] 
      0: global: Write from .functional of size 4 on address 0x1ffc data 0 C
      0: system.cpu.workload: Translating: 0xbeffff50->0x1f50
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f50:1f57]
      0: system.cpu.icache: functionalAccess: WriteReq [1f50:1f57] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f50:1f57] 
      0: global: Write from .functional of size 8 on address 0x1f50 data 0x100000000006 C
      0: system.cpu.workload: Translating: 0xbeffff58->0x1f58
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f58:1f5f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f58:1f5f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f58:1f5f] 
      0: global: Write from .functional of size 8 on address 0x1f58 data 0x1003400000003 C
      0: system.cpu.workload: Translating: 0xbeffff60->0x1f60
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f60:1f67]
      0: system.cpu.icache: functionalAccess: WriteReq [1f60:1f67] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f60:1f67] 
      0: global: Write from .functional of size 8 on address 0x1f60 data 0x2000000004 C
      0: system.cpu.workload: Translating: 0xbeffff68->0x1f68
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f68:1f6f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f68:1f6f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f68:1f6f] 
      0: global: Write from .functional of size 8 on address 0x1f68 data 0x200000005 C
      0: system.cpu.workload: Translating: 0xbeffff70->0x1f70
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f70:1f77]
      0: system.cpu.icache: functionalAccess: WriteReq [1f70:1f77] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f70:1f77] 
      0: global: Write from .functional of size 8 on address 0x1f70 data 0x7 C
      0: system.cpu.workload: Translating: 0xbeffff78->0x1f78
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f78:1f7f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f78:1f7f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f78:1f7f] 
      0: global: Write from .functional of size 8 on address 0x1f78 data 0x8 C
      0: system.cpu.workload: Translating: 0xbeffff80->0x1f80
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f80:1f87]
      0: system.cpu.icache: functionalAccess: WriteReq [1f80:1f87] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f80:1f87] 
      0: global: Write from .functional of size 8 on address 0x1f80 data 0x1009800000009 C
      0: system.cpu.workload: Translating: 0xbeffff88->0x1f88
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f88:1f8f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f88:1f8f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f88:1f8f] 
      0: global: Write from .functional of size 8 on address 0x1f88 data 0x640000000b C
      0: system.cpu.workload: Translating: 0xbeffff90->0x1f90
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f90:1f97]
      0: system.cpu.icache: functionalAccess: WriteReq [1f90:1f97] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f90:1f97] 
      0: global: Write from .functional of size 8 on address 0x1f90 data 0x640000000c C
      0: system.cpu.workload: Translating: 0xbeffff98->0x1f98
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f98:1f9f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f98:1f9f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f98:1f9f] 
      0: global: Write from .functional of size 8 on address 0x1f98 data 0x640000000d C
      0: system.cpu.workload: Translating: 0xbeffffa0->0x1fa0
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fa0:1fa7]
      0: system.cpu.icache: functionalAccess: WriteReq [1fa0:1fa7] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fa0:1fa7] 
      0: global: Write from .functional of size 8 on address 0x1fa0 data 0x640000000e C
      0: system.cpu.workload: Translating: 0xbeffffa8->0x1fa8
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fa8:1faf]
      0: system.cpu.icache: functionalAccess: WriteReq [1fa8:1faf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fa8:1faf] 
      0: global: Write from .functional of size 8 on address 0x1fa8 data 0 C
      0: system.cpu.workload: Translating: 0xbeffff4c->0x1f4c
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f4c:1f4f]
      0: system.cpu.icache: functionalAccess: WriteReq [1f4c:1f4f] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f4c:1f4f] 
      0: global: Write from .functional of size 4 on address 0x1f4c data 0 C
      0: system.cpu.workload: Translating: 0xbeffff44->0x1f44
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f44:1f47]
      0: system.cpu.icache: functionalAccess: WriteReq [1f44:1f47] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f44:1f47] 
      0: global: Write from .functional of size 4 on address 0x1f44 data 0xbeffffce C
      0: system.cpu.workload: Translating: 0xbeffffce->0x1fce
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fce:1fce]
      0: system.cpu.icache: functionalAccess: WriteReq [1fce:1fce] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fce:1fce] 
      0: global: Write from .functional of size 1 on address 0x1fce data 0x50 C
      0: system.cpu.workload: Translating: 0xbeffffcf->0x1fcf
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fcf:1fcf]
      0: system.cpu.icache: functionalAccess: WriteReq [1fcf:1fcf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fcf:1fcf] 
      0: global: Write from .functional of size 1 on address 0x1fcf data 0x72 C
      0: system.cpu.workload: Translating: 0xbeffffd0->0x1fd0
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd0:1fd0]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd0:1fd0] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd0:1fd0] 
      0: global: Write from .functional of size 1 on address 0x1fd0 data 0x6f C
      0: system.cpu.workload: Translating: 0xbeffffd1->0x1fd1
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd1:1fd1]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd1:1fd1] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd1:1fd1] 
      0: global: Write from .functional of size 1 on address 0x1fd1 data 0x67 C
      0: system.cpu.workload: Translating: 0xbeffffd2->0x1fd2
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd2:1fd2]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd2:1fd2] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd2:1fd2] 
      0: global: Write from .functional of size 1 on address 0x1fd2 data 0x72 C
      0: system.cpu.workload: Translating: 0xbeffffd3->0x1fd3
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd3:1fd3]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd3:1fd3] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd3:1fd3] 
      0: global: Write from .functional of size 1 on address 0x1fd3 data 0x61 C
      0: system.cpu.workload: Translating: 0xbeffffd4->0x1fd4
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd4:1fd4]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd4:1fd4] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd4:1fd4] 
      0: global: Write from .functional of size 1 on address 0x1fd4 data 0x6d C
      0: system.cpu.workload: Translating: 0xbeffffd5->0x1fd5
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd5:1fd5]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd5:1fd5] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd5:1fd5] 
      0: global: Write from .functional of size 1 on address 0x1fd5 data 0x6d C
      0: system.cpu.workload: Translating: 0xbeffffd6->0x1fd6
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd6:1fd6]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd6:1fd6] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd6:1fd6] 
      0: global: Write from .functional of size 1 on address 0x1fd6 data 0x69 C
      0: system.cpu.workload: Translating: 0xbeffffd7->0x1fd7
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd7:1fd7]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd7:1fd7] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd7:1fd7] 
      0: global: Write from .functional of size 1 on address 0x1fd7 data 0x2f C
      0: system.cpu.workload: Translating: 0xbeffffd8->0x1fd8
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd8:1fd8]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd8:1fd8] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd8:1fd8] 
      0: global: Write from .functional of size 1 on address 0x1fd8 data 0x6c C
      0: system.cpu.workload: Translating: 0xbeffffd9->0x1fd9
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fd9:1fd9]
      0: system.cpu.icache: functionalAccess: WriteReq [1fd9:1fd9] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fd9:1fd9] 
      0: global: Write from .functional of size 1 on address 0x1fd9 data 0x69 C
      0: system.cpu.workload: Translating: 0xbeffffda->0x1fda
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fda:1fda]
      0: system.cpu.icache: functionalAccess: WriteReq [1fda:1fda] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fda:1fda] 
      0: global: Write from .functional of size 1 on address 0x1fda data 0x74 C
      0: system.cpu.workload: Translating: 0xbeffffdb->0x1fdb
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fdb:1fdb]
      0: system.cpu.icache: functionalAccess: WriteReq [1fdb:1fdb] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fdb:1fdb] 
      0: global: Write from .functional of size 1 on address 0x1fdb data 0x74 C
      0: system.cpu.workload: Translating: 0xbeffffdc->0x1fdc
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fdc:1fdc]
      0: system.cpu.icache: functionalAccess: WriteReq [1fdc:1fdc] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fdc:1fdc] 
      0: global: Write from .functional of size 1 on address 0x1fdc data 0x6c C
      0: system.cpu.workload: Translating: 0xbeffffdd->0x1fdd
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fdd:1fdd]
      0: system.cpu.icache: functionalAccess: WriteReq [1fdd:1fdd] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fdd:1fdd] 
      0: global: Write from .functional of size 1 on address 0x1fdd data 0x65 C
      0: system.cpu.workload: Translating: 0xbeffffde->0x1fde
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fde:1fde]
      0: system.cpu.icache: functionalAccess: WriteReq [1fde:1fde] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fde:1fde] 
      0: global: Write from .functional of size 1 on address 0x1fde data 0x74 C
      0: system.cpu.workload: Translating: 0xbeffffdf->0x1fdf
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fdf:1fdf]
      0: system.cpu.icache: functionalAccess: WriteReq [1fdf:1fdf] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fdf:1fdf] 
      0: global: Write from .functional of size 1 on address 0x1fdf data 0x65 C
      0: system.cpu.workload: Translating: 0xbeffffe0->0x1fe0
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fe0:1fe0]
      0: system.cpu.icache: functionalAccess: WriteReq [1fe0:1fe0] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fe0:1fe0] 
      0: global: Write from .functional of size 1 on address 0x1fe0 data 0x73 C
      0: system.cpu.workload: Translating: 0xbeffffe1->0x1fe1
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fe1:1fe1]
      0: system.cpu.icache: functionalAccess: WriteReq [1fe1:1fe1] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fe1:1fe1] 
      0: global: Write from .functional of size 1 on address 0x1fe1 data 0x74 C
      0: system.cpu.workload: Translating: 0xbeffffe2->0x1fe2
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fe2:1fe2]
      0: system.cpu.icache: functionalAccess: WriteReq [1fe2:1fe2] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fe2:1fe2] 
      0: global: Write from .functional of size 1 on address 0x1fe2 data 0x2e C
      0: system.cpu.workload: Translating: 0xbeffffe3->0x1fe3
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fe3:1fe3]
      0: system.cpu.icache: functionalAccess: WriteReq [1fe3:1fe3] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fe3:1fe3] 
      0: global: Write from .functional of size 1 on address 0x1fe3 data 0x6f C
      0: system.cpu.workload: Translating: 0xbeffffe4->0x1fe4
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1fe4:1fe4]
      0: system.cpu.icache: functionalAccess: WriteReq [1fe4:1fe4] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1fe4:1fe4] 
      0: global: Write from .functional of size 1 on address 0x1fe4 data 0 C
      0: system.cpu.workload: Translating: 0xbeffff48->0x1f48
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f48:1f4b]
      0: system.cpu.icache: functionalAccess: WriteReq [1f48:1f4b] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f48:1f4b] 
      0: global: Write from .functional of size 4 on address 0x1f48 data 0 C
      0: system.cpu.workload: Translating: 0xbeffff40->0x1f40
      0: system.membus: recvFunctional: src system.membus.slave[0] packet WriteReq [1f40:1f43]
      0: system.cpu.icache: functionalAccess: WriteReq [1f40:1f43] 
      0: system.cpu.dcache: functionalAccess: WriteReq [1f40:1f43] 
      0: global: Write from .functional of size 4 on address 0x1f40 data 0x1 C
      0: system.cpu.[tid:0]: Setting int reg 13 (13) to 0xbeffff40.
      0: system.cpu.[tid:0]: Setting int reg 0 (0) to 0.
      0: system.cpu.[tid:0]: Setting int reg 1 (1) to 0xbeffffce.
      0: system.cpu.[tid:0]: Setting int reg 2 (2) to 0.
      0: system.cpu.isa: Reading misc reg cpacr: 0
      0: system.cpu.isa: Writing misc reg cpacr: 0xf00000
      0: system.cpu.isa: Writing to misc reg 114 (114) : 0xf00000
      0: system.cpu.isa: Writing to misc reg 14 (14) : 0x40000000
      0: system.cpu.workload: Allocating Page: 0xffff0000-0xffff1000
      0: system.cpu.workload: Translating: 0xffff0000->0x2000
      0: system.cpu.dcache: functionalAccess: WriteReq [2000:2003] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2000:2003]
      0: system.cpu.icache: functionalAccess: WriteReq [2000:2003] 
      0: global: Write from .functional of size 4 on address 0x2000 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0004->0x2004
      0: system.cpu.dcache: functionalAccess: WriteReq [2004:2007] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2004:2007]
      0: system.cpu.icache: functionalAccess: WriteReq [2004:2007] 
      0: global: Write from .functional of size 4 on address 0x2004 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0008->0x2008
      0: system.cpu.dcache: functionalAccess: WriteReq [2008:200b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2008:200b]
      0: system.cpu.icache: functionalAccess: WriteReq [2008:200b] 
      0: global: Write from .functional of size 4 on address 0x2008 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff000c->0x200c
      0: system.cpu.dcache: functionalAccess: WriteReq [200c:200f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [200c:200f]
      0: system.cpu.icache: functionalAccess: WriteReq [200c:200f] 
      0: global: Write from .functional of size 4 on address 0x200c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0010->0x2010
      0: system.cpu.dcache: functionalAccess: WriteReq [2010:2013] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2010:2013]
      0: system.cpu.icache: functionalAccess: WriteReq [2010:2013] 
      0: global: Write from .functional of size 4 on address 0x2010 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0014->0x2014
      0: system.cpu.dcache: functionalAccess: WriteReq [2014:2017] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2014:2017]
      0: system.cpu.icache: functionalAccess: WriteReq [2014:2017] 
      0: global: Write from .functional of size 4 on address 0x2014 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0018->0x2018
      0: system.cpu.dcache: functionalAccess: WriteReq [2018:201b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2018:201b]
      0: system.cpu.icache: functionalAccess: WriteReq [2018:201b] 
      0: global: Write from .functional of size 4 on address 0x2018 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff001c->0x201c
      0: system.cpu.dcache: functionalAccess: WriteReq [201c:201f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [201c:201f]
      0: system.cpu.icache: functionalAccess: WriteReq [201c:201f] 
      0: global: Write from .functional of size 4 on address 0x201c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0020->0x2020
      0: system.cpu.dcache: functionalAccess: WriteReq [2020:2023] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2020:2023]
      0: system.cpu.icache: functionalAccess: WriteReq [2020:2023] 
      0: global: Write from .functional of size 4 on address 0x2020 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0024->0x2024
      0: system.cpu.dcache: functionalAccess: WriteReq [2024:2027] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2024:2027]
      0: system.cpu.icache: functionalAccess: WriteReq [2024:2027] 
      0: global: Write from .functional of size 4 on address 0x2024 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0028->0x2028
      0: system.cpu.dcache: functionalAccess: WriteReq [2028:202b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2028:202b]
      0: system.cpu.icache: functionalAccess: WriteReq [2028:202b] 
      0: global: Write from .functional of size 4 on address 0x2028 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff002c->0x202c
      0: system.cpu.dcache: functionalAccess: WriteReq [202c:202f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [202c:202f]
      0: system.cpu.icache: functionalAccess: WriteReq [202c:202f] 
      0: global: Write from .functional of size 4 on address 0x202c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0030->0x2030
      0: system.cpu.dcache: functionalAccess: WriteReq [2030:2033] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2030:2033]
      0: system.cpu.icache: functionalAccess: WriteReq [2030:2033] 
      0: global: Write from .functional of size 4 on address 0x2030 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0034->0x2034
      0: system.cpu.dcache: functionalAccess: WriteReq [2034:2037] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2034:2037]
      0: system.cpu.icache: functionalAccess: WriteReq [2034:2037] 
      0: global: Write from .functional of size 4 on address 0x2034 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0038->0x2038
      0: system.cpu.dcache: functionalAccess: WriteReq [2038:203b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2038:203b]
      0: system.cpu.icache: functionalAccess: WriteReq [2038:203b] 
      0: global: Write from .functional of size 4 on address 0x2038 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff003c->0x203c
      0: system.cpu.dcache: functionalAccess: WriteReq [203c:203f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [203c:203f]
      0: system.cpu.icache: functionalAccess: WriteReq [203c:203f] 
      0: global: Write from .functional of size 4 on address 0x203c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0040->0x2040
      0: system.cpu.dcache: functionalAccess: WriteReq [2040:2043] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2040:2043]
      0: system.cpu.icache: functionalAccess: WriteReq [2040:2043] 
      0: global: Write from .functional of size 4 on address 0x2040 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0044->0x2044
      0: system.cpu.dcache: functionalAccess: WriteReq [2044:2047] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2044:2047]
      0: system.cpu.icache: functionalAccess: WriteReq [2044:2047] 
      0: global: Write from .functional of size 4 on address 0x2044 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0048->0x2048
      0: system.cpu.dcache: functionalAccess: WriteReq [2048:204b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2048:204b]
      0: system.cpu.icache: functionalAccess: WriteReq [2048:204b] 
      0: global: Write from .functional of size 4 on address 0x2048 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff004c->0x204c
      0: system.cpu.dcache: functionalAccess: WriteReq [204c:204f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [204c:204f]
      0: system.cpu.icache: functionalAccess: WriteReq [204c:204f] 
      0: global: Write from .functional of size 4 on address 0x204c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0050->0x2050
      0: system.cpu.dcache: functionalAccess: WriteReq [2050:2053] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2050:2053]
      0: system.cpu.icache: functionalAccess: WriteReq [2050:2053] 
      0: global: Write from .functional of size 4 on address 0x2050 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0054->0x2054
      0: system.cpu.dcache: functionalAccess: WriteReq [2054:2057] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2054:2057]
      0: system.cpu.icache: functionalAccess: WriteReq [2054:2057] 
      0: global: Write from .functional of size 4 on address 0x2054 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0058->0x2058
      0: system.cpu.dcache: functionalAccess: WriteReq [2058:205b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2058:205b]
      0: system.cpu.icache: functionalAccess: WriteReq [2058:205b] 
      0: global: Write from .functional of size 4 on address 0x2058 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff005c->0x205c
      0: system.cpu.dcache: functionalAccess: WriteReq [205c:205f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [205c:205f]
      0: system.cpu.icache: functionalAccess: WriteReq [205c:205f] 
      0: global: Write from .functional of size 4 on address 0x205c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0060->0x2060
      0: system.cpu.dcache: functionalAccess: WriteReq [2060:2063] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2060:2063]
      0: system.cpu.icache: functionalAccess: WriteReq [2060:2063] 
      0: global: Write from .functional of size 4 on address 0x2060 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0064->0x2064
      0: system.cpu.dcache: functionalAccess: WriteReq [2064:2067] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2064:2067]
      0: system.cpu.icache: functionalAccess: WriteReq [2064:2067] 
      0: global: Write from .functional of size 4 on address 0x2064 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0068->0x2068
      0: system.cpu.dcache: functionalAccess: WriteReq [2068:206b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2068:206b]
      0: system.cpu.icache: functionalAccess: WriteReq [2068:206b] 
      0: global: Write from .functional of size 4 on address 0x2068 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff006c->0x206c
      0: system.cpu.dcache: functionalAccess: WriteReq [206c:206f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [206c:206f]
      0: system.cpu.icache: functionalAccess: WriteReq [206c:206f] 
      0: global: Write from .functional of size 4 on address 0x206c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0070->0x2070
      0: system.cpu.dcache: functionalAccess: WriteReq [2070:2073] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2070:2073]
      0: system.cpu.icache: functionalAccess: WriteReq [2070:2073] 
      0: global: Write from .functional of size 4 on address 0x2070 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0074->0x2074
      0: system.cpu.dcache: functionalAccess: WriteReq [2074:2077] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2074:2077]
      0: system.cpu.icache: functionalAccess: WriteReq [2074:2077] 
      0: global: Write from .functional of size 4 on address 0x2074 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0078->0x2078
      0: system.cpu.dcache: functionalAccess: WriteReq [2078:207b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2078:207b]
      0: system.cpu.icache: functionalAccess: WriteReq [2078:207b] 
      0: global: Write from .functional of size 4 on address 0x2078 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff007c->0x207c
      0: system.cpu.dcache: functionalAccess: WriteReq [207c:207f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [207c:207f]
      0: system.cpu.icache: functionalAccess: WriteReq [207c:207f] 
      0: global: Write from .functional of size 4 on address 0x207c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0080->0x2080
      0: system.cpu.dcache: functionalAccess: WriteReq [2080:2083] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2080:2083]
      0: system.cpu.icache: functionalAccess: WriteReq [2080:2083] 
      0: global: Write from .functional of size 4 on address 0x2080 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0084->0x2084
      0: system.cpu.dcache: functionalAccess: WriteReq [2084:2087] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2084:2087]
      0: system.cpu.icache: functionalAccess: WriteReq [2084:2087] 
      0: global: Write from .functional of size 4 on address 0x2084 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0088->0x2088
      0: system.cpu.dcache: functionalAccess: WriteReq [2088:208b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2088:208b]
      0: system.cpu.icache: functionalAccess: WriteReq [2088:208b] 
      0: global: Write from .functional of size 4 on address 0x2088 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff008c->0x208c
      0: system.cpu.dcache: functionalAccess: WriteReq [208c:208f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [208c:208f]
      0: system.cpu.icache: functionalAccess: WriteReq [208c:208f] 
      0: global: Write from .functional of size 4 on address 0x208c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0090->0x2090
      0: system.cpu.dcache: functionalAccess: WriteReq [2090:2093] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2090:2093]
      0: system.cpu.icache: functionalAccess: WriteReq [2090:2093] 
      0: global: Write from .functional of size 4 on address 0x2090 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0094->0x2094
      0: system.cpu.dcache: functionalAccess: WriteReq [2094:2097] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2094:2097]
      0: system.cpu.icache: functionalAccess: WriteReq [2094:2097] 
      0: global: Write from .functional of size 4 on address 0x2094 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0098->0x2098
      0: system.cpu.dcache: functionalAccess: WriteReq [2098:209b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2098:209b]
      0: system.cpu.icache: functionalAccess: WriteReq [2098:209b] 
      0: global: Write from .functional of size 4 on address 0x2098 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff009c->0x209c
      0: system.cpu.dcache: functionalAccess: WriteReq [209c:209f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [209c:209f]
      0: system.cpu.icache: functionalAccess: WriteReq [209c:209f] 
      0: global: Write from .functional of size 4 on address 0x209c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00a0->0x20a0
      0: system.cpu.dcache: functionalAccess: WriteReq [20a0:20a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20a0:20a3]
      0: system.cpu.icache: functionalAccess: WriteReq [20a0:20a3] 
      0: global: Write from .functional of size 4 on address 0x20a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00a4->0x20a4
      0: system.cpu.dcache: functionalAccess: WriteReq [20a4:20a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20a4:20a7]
      0: system.cpu.icache: functionalAccess: WriteReq [20a4:20a7] 
      0: global: Write from .functional of size 4 on address 0x20a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00a8->0x20a8
      0: system.cpu.dcache: functionalAccess: WriteReq [20a8:20ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20a8:20ab]
      0: system.cpu.icache: functionalAccess: WriteReq [20a8:20ab] 
      0: global: Write from .functional of size 4 on address 0x20a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00ac->0x20ac
      0: system.cpu.dcache: functionalAccess: WriteReq [20ac:20af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20ac:20af]
      0: system.cpu.icache: functionalAccess: WriteReq [20ac:20af] 
      0: global: Write from .functional of size 4 on address 0x20ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00b0->0x20b0
      0: system.cpu.dcache: functionalAccess: WriteReq [20b0:20b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20b0:20b3]
      0: system.cpu.icache: functionalAccess: WriteReq [20b0:20b3] 
      0: global: Write from .functional of size 4 on address 0x20b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00b4->0x20b4
      0: system.cpu.dcache: functionalAccess: WriteReq [20b4:20b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20b4:20b7]
      0: system.cpu.icache: functionalAccess: WriteReq [20b4:20b7] 
      0: global: Write from .functional of size 4 on address 0x20b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00b8->0x20b8
      0: system.cpu.dcache: functionalAccess: WriteReq [20b8:20bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20b8:20bb]
      0: system.cpu.icache: functionalAccess: WriteReq [20b8:20bb] 
      0: global: Write from .functional of size 4 on address 0x20b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00bc->0x20bc
      0: system.cpu.dcache: functionalAccess: WriteReq [20bc:20bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20bc:20bf]
      0: system.cpu.icache: functionalAccess: WriteReq [20bc:20bf] 
      0: global: Write from .functional of size 4 on address 0x20bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00c0->0x20c0
      0: system.cpu.dcache: functionalAccess: WriteReq [20c0:20c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20c0:20c3]
      0: system.cpu.icache: functionalAccess: WriteReq [20c0:20c3] 
      0: global: Write from .functional of size 4 on address 0x20c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00c4->0x20c4
      0: system.cpu.dcache: functionalAccess: WriteReq [20c4:20c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20c4:20c7]
      0: system.cpu.icache: functionalAccess: WriteReq [20c4:20c7] 
      0: global: Write from .functional of size 4 on address 0x20c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00c8->0x20c8
      0: system.cpu.dcache: functionalAccess: WriteReq [20c8:20cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20c8:20cb]
      0: system.cpu.icache: functionalAccess: WriteReq [20c8:20cb] 
      0: global: Write from .functional of size 4 on address 0x20c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00cc->0x20cc
      0: system.cpu.dcache: functionalAccess: WriteReq [20cc:20cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20cc:20cf]
      0: system.cpu.icache: functionalAccess: WriteReq [20cc:20cf] 
      0: global: Write from .functional of size 4 on address 0x20cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00d0->0x20d0
      0: system.cpu.dcache: functionalAccess: WriteReq [20d0:20d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20d0:20d3]
      0: system.cpu.icache: functionalAccess: WriteReq [20d0:20d3] 
      0: global: Write from .functional of size 4 on address 0x20d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00d4->0x20d4
      0: system.cpu.dcache: functionalAccess: WriteReq [20d4:20d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20d4:20d7]
      0: system.cpu.icache: functionalAccess: WriteReq [20d4:20d7] 
      0: global: Write from .functional of size 4 on address 0x20d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00d8->0x20d8
      0: system.cpu.dcache: functionalAccess: WriteReq [20d8:20db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20d8:20db]
      0: system.cpu.icache: functionalAccess: WriteReq [20d8:20db] 
      0: global: Write from .functional of size 4 on address 0x20d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00dc->0x20dc
      0: system.cpu.dcache: functionalAccess: WriteReq [20dc:20df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20dc:20df]
      0: system.cpu.icache: functionalAccess: WriteReq [20dc:20df] 
      0: global: Write from .functional of size 4 on address 0x20dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00e0->0x20e0
      0: system.cpu.dcache: functionalAccess: WriteReq [20e0:20e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20e0:20e3]
      0: system.cpu.icache: functionalAccess: WriteReq [20e0:20e3] 
      0: global: Write from .functional of size 4 on address 0x20e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00e4->0x20e4
      0: system.cpu.dcache: functionalAccess: WriteReq [20e4:20e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20e4:20e7]
      0: system.cpu.icache: functionalAccess: WriteReq [20e4:20e7] 
      0: global: Write from .functional of size 4 on address 0x20e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00e8->0x20e8
      0: system.cpu.dcache: functionalAccess: WriteReq [20e8:20eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20e8:20eb]
      0: system.cpu.icache: functionalAccess: WriteReq [20e8:20eb] 
      0: global: Write from .functional of size 4 on address 0x20e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00ec->0x20ec
      0: system.cpu.dcache: functionalAccess: WriteReq [20ec:20ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20ec:20ef]
      0: system.cpu.icache: functionalAccess: WriteReq [20ec:20ef] 
      0: global: Write from .functional of size 4 on address 0x20ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00f0->0x20f0
      0: system.cpu.dcache: functionalAccess: WriteReq [20f0:20f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20f0:20f3]
      0: system.cpu.icache: functionalAccess: WriteReq [20f0:20f3] 
      0: global: Write from .functional of size 4 on address 0x20f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00f4->0x20f4
      0: system.cpu.dcache: functionalAccess: WriteReq [20f4:20f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20f4:20f7]
      0: system.cpu.icache: functionalAccess: WriteReq [20f4:20f7] 
      0: global: Write from .functional of size 4 on address 0x20f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00f8->0x20f8
      0: system.cpu.dcache: functionalAccess: WriteReq [20f8:20fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20f8:20fb]
      0: system.cpu.icache: functionalAccess: WriteReq [20f8:20fb] 
      0: global: Write from .functional of size 4 on address 0x20f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff00fc->0x20fc
      0: system.cpu.dcache: functionalAccess: WriteReq [20fc:20ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [20fc:20ff]
      0: system.cpu.icache: functionalAccess: WriteReq [20fc:20ff] 
      0: global: Write from .functional of size 4 on address 0x20fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0100->0x2100
      0: system.cpu.dcache: functionalAccess: WriteReq [2100:2103] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2100:2103]
      0: system.cpu.icache: functionalAccess: WriteReq [2100:2103] 
      0: global: Write from .functional of size 4 on address 0x2100 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0104->0x2104
      0: system.cpu.dcache: functionalAccess: WriteReq [2104:2107] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2104:2107]
      0: system.cpu.icache: functionalAccess: WriteReq [2104:2107] 
      0: global: Write from .functional of size 4 on address 0x2104 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0108->0x2108
      0: system.cpu.dcache: functionalAccess: WriteReq [2108:210b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2108:210b]
      0: system.cpu.icache: functionalAccess: WriteReq [2108:210b] 
      0: global: Write from .functional of size 4 on address 0x2108 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff010c->0x210c
      0: system.cpu.dcache: functionalAccess: WriteReq [210c:210f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [210c:210f]
      0: system.cpu.icache: functionalAccess: WriteReq [210c:210f] 
      0: global: Write from .functional of size 4 on address 0x210c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0110->0x2110
      0: system.cpu.dcache: functionalAccess: WriteReq [2110:2113] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2110:2113]
      0: system.cpu.icache: functionalAccess: WriteReq [2110:2113] 
      0: global: Write from .functional of size 4 on address 0x2110 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0114->0x2114
      0: system.cpu.dcache: functionalAccess: WriteReq [2114:2117] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2114:2117]
      0: system.cpu.icache: functionalAccess: WriteReq [2114:2117] 
      0: global: Write from .functional of size 4 on address 0x2114 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0118->0x2118
      0: system.cpu.dcache: functionalAccess: WriteReq [2118:211b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2118:211b]
      0: system.cpu.icache: functionalAccess: WriteReq [2118:211b] 
      0: global: Write from .functional of size 4 on address 0x2118 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff011c->0x211c
      0: system.cpu.dcache: functionalAccess: WriteReq [211c:211f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [211c:211f]
      0: system.cpu.icache: functionalAccess: WriteReq [211c:211f] 
      0: global: Write from .functional of size 4 on address 0x211c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0120->0x2120
      0: system.cpu.dcache: functionalAccess: WriteReq [2120:2123] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2120:2123]
      0: system.cpu.icache: functionalAccess: WriteReq [2120:2123] 
      0: global: Write from .functional of size 4 on address 0x2120 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0124->0x2124
      0: system.cpu.dcache: functionalAccess: WriteReq [2124:2127] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2124:2127]
      0: system.cpu.icache: functionalAccess: WriteReq [2124:2127] 
      0: global: Write from .functional of size 4 on address 0x2124 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0128->0x2128
      0: system.cpu.dcache: functionalAccess: WriteReq [2128:212b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2128:212b]
      0: system.cpu.icache: functionalAccess: WriteReq [2128:212b] 
      0: global: Write from .functional of size 4 on address 0x2128 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff012c->0x212c
      0: system.cpu.dcache: functionalAccess: WriteReq [212c:212f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [212c:212f]
      0: system.cpu.icache: functionalAccess: WriteReq [212c:212f] 
      0: global: Write from .functional of size 4 on address 0x212c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0130->0x2130
      0: system.cpu.dcache: functionalAccess: WriteReq [2130:2133] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2130:2133]
      0: system.cpu.icache: functionalAccess: WriteReq [2130:2133] 
      0: global: Write from .functional of size 4 on address 0x2130 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0134->0x2134
      0: system.cpu.dcache: functionalAccess: WriteReq [2134:2137] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2134:2137]
      0: system.cpu.icache: functionalAccess: WriteReq [2134:2137] 
      0: global: Write from .functional of size 4 on address 0x2134 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0138->0x2138
      0: system.cpu.dcache: functionalAccess: WriteReq [2138:213b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2138:213b]
      0: system.cpu.icache: functionalAccess: WriteReq [2138:213b] 
      0: global: Write from .functional of size 4 on address 0x2138 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff013c->0x213c
      0: system.cpu.dcache: functionalAccess: WriteReq [213c:213f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [213c:213f]
      0: system.cpu.icache: functionalAccess: WriteReq [213c:213f] 
      0: global: Write from .functional of size 4 on address 0x213c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0140->0x2140
      0: system.cpu.dcache: functionalAccess: WriteReq [2140:2143] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2140:2143]
      0: system.cpu.icache: functionalAccess: WriteReq [2140:2143] 
      0: global: Write from .functional of size 4 on address 0x2140 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0144->0x2144
      0: system.cpu.dcache: functionalAccess: WriteReq [2144:2147] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2144:2147]
      0: system.cpu.icache: functionalAccess: WriteReq [2144:2147] 
      0: global: Write from .functional of size 4 on address 0x2144 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0148->0x2148
      0: system.cpu.dcache: functionalAccess: WriteReq [2148:214b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2148:214b]
      0: system.cpu.icache: functionalAccess: WriteReq [2148:214b] 
      0: global: Write from .functional of size 4 on address 0x2148 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff014c->0x214c
      0: system.cpu.dcache: functionalAccess: WriteReq [214c:214f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [214c:214f]
      0: system.cpu.icache: functionalAccess: WriteReq [214c:214f] 
      0: global: Write from .functional of size 4 on address 0x214c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0150->0x2150
      0: system.cpu.dcache: functionalAccess: WriteReq [2150:2153] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2150:2153]
      0: system.cpu.icache: functionalAccess: WriteReq [2150:2153] 
      0: global: Write from .functional of size 4 on address 0x2150 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0154->0x2154
      0: system.cpu.dcache: functionalAccess: WriteReq [2154:2157] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2154:2157]
      0: system.cpu.icache: functionalAccess: WriteReq [2154:2157] 
      0: global: Write from .functional of size 4 on address 0x2154 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0158->0x2158
      0: system.cpu.dcache: functionalAccess: WriteReq [2158:215b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2158:215b]
      0: system.cpu.icache: functionalAccess: WriteReq [2158:215b] 
      0: global: Write from .functional of size 4 on address 0x2158 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff015c->0x215c
      0: system.cpu.dcache: functionalAccess: WriteReq [215c:215f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [215c:215f]
      0: system.cpu.icache: functionalAccess: WriteReq [215c:215f] 
      0: global: Write from .functional of size 4 on address 0x215c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0160->0x2160
      0: system.cpu.dcache: functionalAccess: WriteReq [2160:2163] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2160:2163]
      0: system.cpu.icache: functionalAccess: WriteReq [2160:2163] 
      0: global: Write from .functional of size 4 on address 0x2160 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0164->0x2164
      0: system.cpu.dcache: functionalAccess: WriteReq [2164:2167] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2164:2167]
      0: system.cpu.icache: functionalAccess: WriteReq [2164:2167] 
      0: global: Write from .functional of size 4 on address 0x2164 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0168->0x2168
      0: system.cpu.dcache: functionalAccess: WriteReq [2168:216b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2168:216b]
      0: system.cpu.icache: functionalAccess: WriteReq [2168:216b] 
      0: global: Write from .functional of size 4 on address 0x2168 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff016c->0x216c
      0: system.cpu.dcache: functionalAccess: WriteReq [216c:216f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [216c:216f]
      0: system.cpu.icache: functionalAccess: WriteReq [216c:216f] 
      0: global: Write from .functional of size 4 on address 0x216c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0170->0x2170
      0: system.cpu.dcache: functionalAccess: WriteReq [2170:2173] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2170:2173]
      0: system.cpu.icache: functionalAccess: WriteReq [2170:2173] 
      0: global: Write from .functional of size 4 on address 0x2170 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0174->0x2174
      0: system.cpu.dcache: functionalAccess: WriteReq [2174:2177] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2174:2177]
      0: system.cpu.icache: functionalAccess: WriteReq [2174:2177] 
      0: global: Write from .functional of size 4 on address 0x2174 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0178->0x2178
      0: system.cpu.dcache: functionalAccess: WriteReq [2178:217b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2178:217b]
      0: system.cpu.icache: functionalAccess: WriteReq [2178:217b] 
      0: global: Write from .functional of size 4 on address 0x2178 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff017c->0x217c
      0: system.cpu.dcache: functionalAccess: WriteReq [217c:217f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [217c:217f]
      0: system.cpu.icache: functionalAccess: WriteReq [217c:217f] 
      0: global: Write from .functional of size 4 on address 0x217c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0180->0x2180
      0: system.cpu.dcache: functionalAccess: WriteReq [2180:2183] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2180:2183]
      0: system.cpu.icache: functionalAccess: WriteReq [2180:2183] 
      0: global: Write from .functional of size 4 on address 0x2180 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0184->0x2184
      0: system.cpu.dcache: functionalAccess: WriteReq [2184:2187] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2184:2187]
      0: system.cpu.icache: functionalAccess: WriteReq [2184:2187] 
      0: global: Write from .functional of size 4 on address 0x2184 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0188->0x2188
      0: system.cpu.dcache: functionalAccess: WriteReq [2188:218b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2188:218b]
      0: system.cpu.icache: functionalAccess: WriteReq [2188:218b] 
      0: global: Write from .functional of size 4 on address 0x2188 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff018c->0x218c
      0: system.cpu.dcache: functionalAccess: WriteReq [218c:218f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [218c:218f]
      0: system.cpu.icache: functionalAccess: WriteReq [218c:218f] 
      0: global: Write from .functional of size 4 on address 0x218c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0190->0x2190
      0: system.cpu.dcache: functionalAccess: WriteReq [2190:2193] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2190:2193]
      0: system.cpu.icache: functionalAccess: WriteReq [2190:2193] 
      0: global: Write from .functional of size 4 on address 0x2190 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0194->0x2194
      0: system.cpu.dcache: functionalAccess: WriteReq [2194:2197] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2194:2197]
      0: system.cpu.icache: functionalAccess: WriteReq [2194:2197] 
      0: global: Write from .functional of size 4 on address 0x2194 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0198->0x2198
      0: system.cpu.dcache: functionalAccess: WriteReq [2198:219b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2198:219b]
      0: system.cpu.icache: functionalAccess: WriteReq [2198:219b] 
      0: global: Write from .functional of size 4 on address 0x2198 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff019c->0x219c
      0: system.cpu.dcache: functionalAccess: WriteReq [219c:219f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [219c:219f]
      0: system.cpu.icache: functionalAccess: WriteReq [219c:219f] 
      0: global: Write from .functional of size 4 on address 0x219c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01a0->0x21a0
      0: system.cpu.dcache: functionalAccess: WriteReq [21a0:21a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21a0:21a3]
      0: system.cpu.icache: functionalAccess: WriteReq [21a0:21a3] 
      0: global: Write from .functional of size 4 on address 0x21a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01a4->0x21a4
      0: system.cpu.dcache: functionalAccess: WriteReq [21a4:21a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21a4:21a7]
      0: system.cpu.icache: functionalAccess: WriteReq [21a4:21a7] 
      0: global: Write from .functional of size 4 on address 0x21a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01a8->0x21a8
      0: system.cpu.dcache: functionalAccess: WriteReq [21a8:21ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21a8:21ab]
      0: system.cpu.icache: functionalAccess: WriteReq [21a8:21ab] 
      0: global: Write from .functional of size 4 on address 0x21a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01ac->0x21ac
      0: system.cpu.dcache: functionalAccess: WriteReq [21ac:21af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21ac:21af]
      0: system.cpu.icache: functionalAccess: WriteReq [21ac:21af] 
      0: global: Write from .functional of size 4 on address 0x21ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01b0->0x21b0
      0: system.cpu.dcache: functionalAccess: WriteReq [21b0:21b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21b0:21b3]
      0: system.cpu.icache: functionalAccess: WriteReq [21b0:21b3] 
      0: global: Write from .functional of size 4 on address 0x21b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01b4->0x21b4
      0: system.cpu.dcache: functionalAccess: WriteReq [21b4:21b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21b4:21b7]
      0: system.cpu.icache: functionalAccess: WriteReq [21b4:21b7] 
      0: global: Write from .functional of size 4 on address 0x21b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01b8->0x21b8
      0: system.cpu.dcache: functionalAccess: WriteReq [21b8:21bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21b8:21bb]
      0: system.cpu.icache: functionalAccess: WriteReq [21b8:21bb] 
      0: global: Write from .functional of size 4 on address 0x21b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01bc->0x21bc
      0: system.cpu.dcache: functionalAccess: WriteReq [21bc:21bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21bc:21bf]
      0: system.cpu.icache: functionalAccess: WriteReq [21bc:21bf] 
      0: global: Write from .functional of size 4 on address 0x21bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01c0->0x21c0
      0: system.cpu.dcache: functionalAccess: WriteReq [21c0:21c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21c0:21c3]
      0: system.cpu.icache: functionalAccess: WriteReq [21c0:21c3] 
      0: global: Write from .functional of size 4 on address 0x21c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01c4->0x21c4
      0: system.cpu.dcache: functionalAccess: WriteReq [21c4:21c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21c4:21c7]
      0: system.cpu.icache: functionalAccess: WriteReq [21c4:21c7] 
      0: global: Write from .functional of size 4 on address 0x21c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01c8->0x21c8
      0: system.cpu.dcache: functionalAccess: WriteReq [21c8:21cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21c8:21cb]
      0: system.cpu.icache: functionalAccess: WriteReq [21c8:21cb] 
      0: global: Write from .functional of size 4 on address 0x21c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01cc->0x21cc
      0: system.cpu.dcache: functionalAccess: WriteReq [21cc:21cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21cc:21cf]
      0: system.cpu.icache: functionalAccess: WriteReq [21cc:21cf] 
      0: global: Write from .functional of size 4 on address 0x21cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01d0->0x21d0
      0: system.cpu.dcache: functionalAccess: WriteReq [21d0:21d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21d0:21d3]
      0: system.cpu.icache: functionalAccess: WriteReq [21d0:21d3] 
      0: global: Write from .functional of size 4 on address 0x21d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01d4->0x21d4
      0: system.cpu.dcache: functionalAccess: WriteReq [21d4:21d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21d4:21d7]
      0: system.cpu.icache: functionalAccess: WriteReq [21d4:21d7] 
      0: global: Write from .functional of size 4 on address 0x21d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01d8->0x21d8
      0: system.cpu.dcache: functionalAccess: WriteReq [21d8:21db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21d8:21db]
      0: system.cpu.icache: functionalAccess: WriteReq [21d8:21db] 
      0: global: Write from .functional of size 4 on address 0x21d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01dc->0x21dc
      0: system.cpu.dcache: functionalAccess: WriteReq [21dc:21df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21dc:21df]
      0: system.cpu.icache: functionalAccess: WriteReq [21dc:21df] 
      0: global: Write from .functional of size 4 on address 0x21dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01e0->0x21e0
      0: system.cpu.dcache: functionalAccess: WriteReq [21e0:21e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21e0:21e3]
      0: system.cpu.icache: functionalAccess: WriteReq [21e0:21e3] 
      0: global: Write from .functional of size 4 on address 0x21e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01e4->0x21e4
      0: system.cpu.dcache: functionalAccess: WriteReq [21e4:21e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21e4:21e7]
      0: system.cpu.icache: functionalAccess: WriteReq [21e4:21e7] 
      0: global: Write from .functional of size 4 on address 0x21e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01e8->0x21e8
      0: system.cpu.dcache: functionalAccess: WriteReq [21e8:21eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21e8:21eb]
      0: system.cpu.icache: functionalAccess: WriteReq [21e8:21eb] 
      0: global: Write from .functional of size 4 on address 0x21e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01ec->0x21ec
      0: system.cpu.dcache: functionalAccess: WriteReq [21ec:21ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21ec:21ef]
      0: system.cpu.icache: functionalAccess: WriteReq [21ec:21ef] 
      0: global: Write from .functional of size 4 on address 0x21ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01f0->0x21f0
      0: system.cpu.dcache: functionalAccess: WriteReq [21f0:21f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21f0:21f3]
      0: system.cpu.icache: functionalAccess: WriteReq [21f0:21f3] 
      0: global: Write from .functional of size 4 on address 0x21f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01f4->0x21f4
      0: system.cpu.dcache: functionalAccess: WriteReq [21f4:21f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21f4:21f7]
      0: system.cpu.icache: functionalAccess: WriteReq [21f4:21f7] 
      0: global: Write from .functional of size 4 on address 0x21f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01f8->0x21f8
      0: system.cpu.dcache: functionalAccess: WriteReq [21f8:21fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21f8:21fb]
      0: system.cpu.icache: functionalAccess: WriteReq [21f8:21fb] 
      0: global: Write from .functional of size 4 on address 0x21f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff01fc->0x21fc
      0: system.cpu.dcache: functionalAccess: WriteReq [21fc:21ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [21fc:21ff]
      0: system.cpu.icache: functionalAccess: WriteReq [21fc:21ff] 
      0: global: Write from .functional of size 4 on address 0x21fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0200->0x2200
      0: system.cpu.dcache: functionalAccess: WriteReq [2200:2203] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2200:2203]
      0: system.cpu.icache: functionalAccess: WriteReq [2200:2203] 
      0: global: Write from .functional of size 4 on address 0x2200 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0204->0x2204
      0: system.cpu.dcache: functionalAccess: WriteReq [2204:2207] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2204:2207]
      0: system.cpu.icache: functionalAccess: WriteReq [2204:2207] 
      0: global: Write from .functional of size 4 on address 0x2204 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0208->0x2208
      0: system.cpu.dcache: functionalAccess: WriteReq [2208:220b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2208:220b]
      0: system.cpu.icache: functionalAccess: WriteReq [2208:220b] 
      0: global: Write from .functional of size 4 on address 0x2208 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff020c->0x220c
      0: system.cpu.dcache: functionalAccess: WriteReq [220c:220f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [220c:220f]
      0: system.cpu.icache: functionalAccess: WriteReq [220c:220f] 
      0: global: Write from .functional of size 4 on address 0x220c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0210->0x2210
      0: system.cpu.dcache: functionalAccess: WriteReq [2210:2213] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2210:2213]
      0: system.cpu.icache: functionalAccess: WriteReq [2210:2213] 
      0: global: Write from .functional of size 4 on address 0x2210 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0214->0x2214
      0: system.cpu.dcache: functionalAccess: WriteReq [2214:2217] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2214:2217]
      0: system.cpu.icache: functionalAccess: WriteReq [2214:2217] 
      0: global: Write from .functional of size 4 on address 0x2214 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0218->0x2218
      0: system.cpu.dcache: functionalAccess: WriteReq [2218:221b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2218:221b]
      0: system.cpu.icache: functionalAccess: WriteReq [2218:221b] 
      0: global: Write from .functional of size 4 on address 0x2218 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff021c->0x221c
      0: system.cpu.dcache: functionalAccess: WriteReq [221c:221f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [221c:221f]
      0: system.cpu.icache: functionalAccess: WriteReq [221c:221f] 
      0: global: Write from .functional of size 4 on address 0x221c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0220->0x2220
      0: system.cpu.dcache: functionalAccess: WriteReq [2220:2223] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2220:2223]
      0: system.cpu.icache: functionalAccess: WriteReq [2220:2223] 
      0: global: Write from .functional of size 4 on address 0x2220 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0224->0x2224
      0: system.cpu.dcache: functionalAccess: WriteReq [2224:2227] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2224:2227]
      0: system.cpu.icache: functionalAccess: WriteReq [2224:2227] 
      0: global: Write from .functional of size 4 on address 0x2224 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0228->0x2228
      0: system.cpu.dcache: functionalAccess: WriteReq [2228:222b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2228:222b]
      0: system.cpu.icache: functionalAccess: WriteReq [2228:222b] 
      0: global: Write from .functional of size 4 on address 0x2228 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff022c->0x222c
      0: system.cpu.dcache: functionalAccess: WriteReq [222c:222f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [222c:222f]
      0: system.cpu.icache: functionalAccess: WriteReq [222c:222f] 
      0: global: Write from .functional of size 4 on address 0x222c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0230->0x2230
      0: system.cpu.dcache: functionalAccess: WriteReq [2230:2233] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2230:2233]
      0: system.cpu.icache: functionalAccess: WriteReq [2230:2233] 
      0: global: Write from .functional of size 4 on address 0x2230 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0234->0x2234
      0: system.cpu.dcache: functionalAccess: WriteReq [2234:2237] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2234:2237]
      0: system.cpu.icache: functionalAccess: WriteReq [2234:2237] 
      0: global: Write from .functional of size 4 on address 0x2234 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0238->0x2238
      0: system.cpu.dcache: functionalAccess: WriteReq [2238:223b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2238:223b]
      0: system.cpu.icache: functionalAccess: WriteReq [2238:223b] 
      0: global: Write from .functional of size 4 on address 0x2238 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff023c->0x223c
      0: system.cpu.dcache: functionalAccess: WriteReq [223c:223f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [223c:223f]
      0: system.cpu.icache: functionalAccess: WriteReq [223c:223f] 
      0: global: Write from .functional of size 4 on address 0x223c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0240->0x2240
      0: system.cpu.dcache: functionalAccess: WriteReq [2240:2243] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2240:2243]
      0: system.cpu.icache: functionalAccess: WriteReq [2240:2243] 
      0: global: Write from .functional of size 4 on address 0x2240 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0244->0x2244
      0: system.cpu.dcache: functionalAccess: WriteReq [2244:2247] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2244:2247]
      0: system.cpu.icache: functionalAccess: WriteReq [2244:2247] 
      0: global: Write from .functional of size 4 on address 0x2244 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0248->0x2248
      0: system.cpu.dcache: functionalAccess: WriteReq [2248:224b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2248:224b]
      0: system.cpu.icache: functionalAccess: WriteReq [2248:224b] 
      0: global: Write from .functional of size 4 on address 0x2248 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff024c->0x224c
      0: system.cpu.dcache: functionalAccess: WriteReq [224c:224f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [224c:224f]
      0: system.cpu.icache: functionalAccess: WriteReq [224c:224f] 
      0: global: Write from .functional of size 4 on address 0x224c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0250->0x2250
      0: system.cpu.dcache: functionalAccess: WriteReq [2250:2253] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2250:2253]
      0: system.cpu.icache: functionalAccess: WriteReq [2250:2253] 
      0: global: Write from .functional of size 4 on address 0x2250 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0254->0x2254
      0: system.cpu.dcache: functionalAccess: WriteReq [2254:2257] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2254:2257]
      0: system.cpu.icache: functionalAccess: WriteReq [2254:2257] 
      0: global: Write from .functional of size 4 on address 0x2254 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0258->0x2258
      0: system.cpu.dcache: functionalAccess: WriteReq [2258:225b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2258:225b]
      0: system.cpu.icache: functionalAccess: WriteReq [2258:225b] 
      0: global: Write from .functional of size 4 on address 0x2258 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff025c->0x225c
      0: system.cpu.dcache: functionalAccess: WriteReq [225c:225f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [225c:225f]
      0: system.cpu.icache: functionalAccess: WriteReq [225c:225f] 
      0: global: Write from .functional of size 4 on address 0x225c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0260->0x2260
      0: system.cpu.dcache: functionalAccess: WriteReq [2260:2263] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2260:2263]
      0: system.cpu.icache: functionalAccess: WriteReq [2260:2263] 
      0: global: Write from .functional of size 4 on address 0x2260 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0264->0x2264
      0: system.cpu.dcache: functionalAccess: WriteReq [2264:2267] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2264:2267]
      0: system.cpu.icache: functionalAccess: WriteReq [2264:2267] 
      0: global: Write from .functional of size 4 on address 0x2264 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0268->0x2268
      0: system.cpu.dcache: functionalAccess: WriteReq [2268:226b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2268:226b]
      0: system.cpu.icache: functionalAccess: WriteReq [2268:226b] 
      0: global: Write from .functional of size 4 on address 0x2268 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff026c->0x226c
      0: system.cpu.dcache: functionalAccess: WriteReq [226c:226f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [226c:226f]
      0: system.cpu.icache: functionalAccess: WriteReq [226c:226f] 
      0: global: Write from .functional of size 4 on address 0x226c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0270->0x2270
      0: system.cpu.dcache: functionalAccess: WriteReq [2270:2273] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2270:2273]
      0: system.cpu.icache: functionalAccess: WriteReq [2270:2273] 
      0: global: Write from .functional of size 4 on address 0x2270 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0274->0x2274
      0: system.cpu.dcache: functionalAccess: WriteReq [2274:2277] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2274:2277]
      0: system.cpu.icache: functionalAccess: WriteReq [2274:2277] 
      0: global: Write from .functional of size 4 on address 0x2274 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0278->0x2278
      0: system.cpu.dcache: functionalAccess: WriteReq [2278:227b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2278:227b]
      0: system.cpu.icache: functionalAccess: WriteReq [2278:227b] 
      0: global: Write from .functional of size 4 on address 0x2278 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff027c->0x227c
      0: system.cpu.dcache: functionalAccess: WriteReq [227c:227f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [227c:227f]
      0: system.cpu.icache: functionalAccess: WriteReq [227c:227f] 
      0: global: Write from .functional of size 4 on address 0x227c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0280->0x2280
      0: system.cpu.dcache: functionalAccess: WriteReq [2280:2283] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2280:2283]
      0: system.cpu.icache: functionalAccess: WriteReq [2280:2283] 
      0: global: Write from .functional of size 4 on address 0x2280 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0284->0x2284
      0: system.cpu.dcache: functionalAccess: WriteReq [2284:2287] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2284:2287]
      0: system.cpu.icache: functionalAccess: WriteReq [2284:2287] 
      0: global: Write from .functional of size 4 on address 0x2284 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0288->0x2288
      0: system.cpu.dcache: functionalAccess: WriteReq [2288:228b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2288:228b]
      0: system.cpu.icache: functionalAccess: WriteReq [2288:228b] 
      0: global: Write from .functional of size 4 on address 0x2288 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff028c->0x228c
      0: system.cpu.dcache: functionalAccess: WriteReq [228c:228f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [228c:228f]
      0: system.cpu.icache: functionalAccess: WriteReq [228c:228f] 
      0: global: Write from .functional of size 4 on address 0x228c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0290->0x2290
      0: system.cpu.dcache: functionalAccess: WriteReq [2290:2293] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2290:2293]
      0: system.cpu.icache: functionalAccess: WriteReq [2290:2293] 
      0: global: Write from .functional of size 4 on address 0x2290 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0294->0x2294
      0: system.cpu.dcache: functionalAccess: WriteReq [2294:2297] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2294:2297]
      0: system.cpu.icache: functionalAccess: WriteReq [2294:2297] 
      0: global: Write from .functional of size 4 on address 0x2294 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0298->0x2298
      0: system.cpu.dcache: functionalAccess: WriteReq [2298:229b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2298:229b]
      0: system.cpu.icache: functionalAccess: WriteReq [2298:229b] 
      0: global: Write from .functional of size 4 on address 0x2298 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff029c->0x229c
      0: system.cpu.dcache: functionalAccess: WriteReq [229c:229f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [229c:229f]
      0: system.cpu.icache: functionalAccess: WriteReq [229c:229f] 
      0: global: Write from .functional of size 4 on address 0x229c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02a0->0x22a0
      0: system.cpu.dcache: functionalAccess: WriteReq [22a0:22a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22a0:22a3]
      0: system.cpu.icache: functionalAccess: WriteReq [22a0:22a3] 
      0: global: Write from .functional of size 4 on address 0x22a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02a4->0x22a4
      0: system.cpu.dcache: functionalAccess: WriteReq [22a4:22a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22a4:22a7]
      0: system.cpu.icache: functionalAccess: WriteReq [22a4:22a7] 
      0: global: Write from .functional of size 4 on address 0x22a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02a8->0x22a8
      0: system.cpu.dcache: functionalAccess: WriteReq [22a8:22ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22a8:22ab]
      0: system.cpu.icache: functionalAccess: WriteReq [22a8:22ab] 
      0: global: Write from .functional of size 4 on address 0x22a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02ac->0x22ac
      0: system.cpu.dcache: functionalAccess: WriteReq [22ac:22af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22ac:22af]
      0: system.cpu.icache: functionalAccess: WriteReq [22ac:22af] 
      0: global: Write from .functional of size 4 on address 0x22ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02b0->0x22b0
      0: system.cpu.dcache: functionalAccess: WriteReq [22b0:22b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22b0:22b3]
      0: system.cpu.icache: functionalAccess: WriteReq [22b0:22b3] 
      0: global: Write from .functional of size 4 on address 0x22b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02b4->0x22b4
      0: system.cpu.dcache: functionalAccess: WriteReq [22b4:22b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22b4:22b7]
      0: system.cpu.icache: functionalAccess: WriteReq [22b4:22b7] 
      0: global: Write from .functional of size 4 on address 0x22b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02b8->0x22b8
      0: system.cpu.dcache: functionalAccess: WriteReq [22b8:22bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22b8:22bb]
      0: system.cpu.icache: functionalAccess: WriteReq [22b8:22bb] 
      0: global: Write from .functional of size 4 on address 0x22b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02bc->0x22bc
      0: system.cpu.dcache: functionalAccess: WriteReq [22bc:22bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22bc:22bf]
      0: system.cpu.icache: functionalAccess: WriteReq [22bc:22bf] 
      0: global: Write from .functional of size 4 on address 0x22bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02c0->0x22c0
      0: system.cpu.dcache: functionalAccess: WriteReq [22c0:22c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22c0:22c3]
      0: system.cpu.icache: functionalAccess: WriteReq [22c0:22c3] 
      0: global: Write from .functional of size 4 on address 0x22c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02c4->0x22c4
      0: system.cpu.dcache: functionalAccess: WriteReq [22c4:22c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22c4:22c7]
      0: system.cpu.icache: functionalAccess: WriteReq [22c4:22c7] 
      0: global: Write from .functional of size 4 on address 0x22c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02c8->0x22c8
      0: system.cpu.dcache: functionalAccess: WriteReq [22c8:22cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22c8:22cb]
      0: system.cpu.icache: functionalAccess: WriteReq [22c8:22cb] 
      0: global: Write from .functional of size 4 on address 0x22c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02cc->0x22cc
      0: system.cpu.dcache: functionalAccess: WriteReq [22cc:22cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22cc:22cf]
      0: system.cpu.icache: functionalAccess: WriteReq [22cc:22cf] 
      0: global: Write from .functional of size 4 on address 0x22cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02d0->0x22d0
      0: system.cpu.dcache: functionalAccess: WriteReq [22d0:22d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22d0:22d3]
      0: system.cpu.icache: functionalAccess: WriteReq [22d0:22d3] 
      0: global: Write from .functional of size 4 on address 0x22d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02d4->0x22d4
      0: system.cpu.dcache: functionalAccess: WriteReq [22d4:22d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22d4:22d7]
      0: system.cpu.icache: functionalAccess: WriteReq [22d4:22d7] 
      0: global: Write from .functional of size 4 on address 0x22d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02d8->0x22d8
      0: system.cpu.dcache: functionalAccess: WriteReq [22d8:22db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22d8:22db]
      0: system.cpu.icache: functionalAccess: WriteReq [22d8:22db] 
      0: global: Write from .functional of size 4 on address 0x22d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02dc->0x22dc
      0: system.cpu.dcache: functionalAccess: WriteReq [22dc:22df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22dc:22df]
      0: system.cpu.icache: functionalAccess: WriteReq [22dc:22df] 
      0: global: Write from .functional of size 4 on address 0x22dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02e0->0x22e0
      0: system.cpu.dcache: functionalAccess: WriteReq [22e0:22e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22e0:22e3]
      0: system.cpu.icache: functionalAccess: WriteReq [22e0:22e3] 
      0: global: Write from .functional of size 4 on address 0x22e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02e4->0x22e4
      0: system.cpu.dcache: functionalAccess: WriteReq [22e4:22e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22e4:22e7]
      0: system.cpu.icache: functionalAccess: WriteReq [22e4:22e7] 
      0: global: Write from .functional of size 4 on address 0x22e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02e8->0x22e8
      0: system.cpu.dcache: functionalAccess: WriteReq [22e8:22eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22e8:22eb]
      0: system.cpu.icache: functionalAccess: WriteReq [22e8:22eb] 
      0: global: Write from .functional of size 4 on address 0x22e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02ec->0x22ec
      0: system.cpu.dcache: functionalAccess: WriteReq [22ec:22ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22ec:22ef]
      0: system.cpu.icache: functionalAccess: WriteReq [22ec:22ef] 
      0: global: Write from .functional of size 4 on address 0x22ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02f0->0x22f0
      0: system.cpu.dcache: functionalAccess: WriteReq [22f0:22f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22f0:22f3]
      0: system.cpu.icache: functionalAccess: WriteReq [22f0:22f3] 
      0: global: Write from .functional of size 4 on address 0x22f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02f4->0x22f4
      0: system.cpu.dcache: functionalAccess: WriteReq [22f4:22f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22f4:22f7]
      0: system.cpu.icache: functionalAccess: WriteReq [22f4:22f7] 
      0: global: Write from .functional of size 4 on address 0x22f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02f8->0x22f8
      0: system.cpu.dcache: functionalAccess: WriteReq [22f8:22fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22f8:22fb]
      0: system.cpu.icache: functionalAccess: WriteReq [22f8:22fb] 
      0: global: Write from .functional of size 4 on address 0x22f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff02fc->0x22fc
      0: system.cpu.dcache: functionalAccess: WriteReq [22fc:22ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [22fc:22ff]
      0: system.cpu.icache: functionalAccess: WriteReq [22fc:22ff] 
      0: global: Write from .functional of size 4 on address 0x22fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0300->0x2300
      0: system.cpu.dcache: functionalAccess: WriteReq [2300:2303] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2300:2303]
      0: system.cpu.icache: functionalAccess: WriteReq [2300:2303] 
      0: global: Write from .functional of size 4 on address 0x2300 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0304->0x2304
      0: system.cpu.dcache: functionalAccess: WriteReq [2304:2307] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2304:2307]
      0: system.cpu.icache: functionalAccess: WriteReq [2304:2307] 
      0: global: Write from .functional of size 4 on address 0x2304 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0308->0x2308
      0: system.cpu.dcache: functionalAccess: WriteReq [2308:230b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2308:230b]
      0: system.cpu.icache: functionalAccess: WriteReq [2308:230b] 
      0: global: Write from .functional of size 4 on address 0x2308 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff030c->0x230c
      0: system.cpu.dcache: functionalAccess: WriteReq [230c:230f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [230c:230f]
      0: system.cpu.icache: functionalAccess: WriteReq [230c:230f] 
      0: global: Write from .functional of size 4 on address 0x230c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0310->0x2310
      0: system.cpu.dcache: functionalAccess: WriteReq [2310:2313] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2310:2313]
      0: system.cpu.icache: functionalAccess: WriteReq [2310:2313] 
      0: global: Write from .functional of size 4 on address 0x2310 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0314->0x2314
      0: system.cpu.dcache: functionalAccess: WriteReq [2314:2317] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2314:2317]
      0: system.cpu.icache: functionalAccess: WriteReq [2314:2317] 
      0: global: Write from .functional of size 4 on address 0x2314 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0318->0x2318
      0: system.cpu.dcache: functionalAccess: WriteReq [2318:231b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2318:231b]
      0: system.cpu.icache: functionalAccess: WriteReq [2318:231b] 
      0: global: Write from .functional of size 4 on address 0x2318 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff031c->0x231c
      0: system.cpu.dcache: functionalAccess: WriteReq [231c:231f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [231c:231f]
      0: system.cpu.icache: functionalAccess: WriteReq [231c:231f] 
      0: global: Write from .functional of size 4 on address 0x231c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0320->0x2320
      0: system.cpu.dcache: functionalAccess: WriteReq [2320:2323] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2320:2323]
      0: system.cpu.icache: functionalAccess: WriteReq [2320:2323] 
      0: global: Write from .functional of size 4 on address 0x2320 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0324->0x2324
      0: system.cpu.dcache: functionalAccess: WriteReq [2324:2327] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2324:2327]
      0: system.cpu.icache: functionalAccess: WriteReq [2324:2327] 
      0: global: Write from .functional of size 4 on address 0x2324 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0328->0x2328
      0: system.cpu.dcache: functionalAccess: WriteReq [2328:232b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2328:232b]
      0: system.cpu.icache: functionalAccess: WriteReq [2328:232b] 
      0: global: Write from .functional of size 4 on address 0x2328 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff032c->0x232c
      0: system.cpu.dcache: functionalAccess: WriteReq [232c:232f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [232c:232f]
      0: system.cpu.icache: functionalAccess: WriteReq [232c:232f] 
      0: global: Write from .functional of size 4 on address 0x232c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0330->0x2330
      0: system.cpu.dcache: functionalAccess: WriteReq [2330:2333] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2330:2333]
      0: system.cpu.icache: functionalAccess: WriteReq [2330:2333] 
      0: global: Write from .functional of size 4 on address 0x2330 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0334->0x2334
      0: system.cpu.dcache: functionalAccess: WriteReq [2334:2337] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2334:2337]
      0: system.cpu.icache: functionalAccess: WriteReq [2334:2337] 
      0: global: Write from .functional of size 4 on address 0x2334 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0338->0x2338
      0: system.cpu.dcache: functionalAccess: WriteReq [2338:233b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2338:233b]
      0: system.cpu.icache: functionalAccess: WriteReq [2338:233b] 
      0: global: Write from .functional of size 4 on address 0x2338 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff033c->0x233c
      0: system.cpu.dcache: functionalAccess: WriteReq [233c:233f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [233c:233f]
      0: system.cpu.icache: functionalAccess: WriteReq [233c:233f] 
      0: global: Write from .functional of size 4 on address 0x233c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0340->0x2340
      0: system.cpu.dcache: functionalAccess: WriteReq [2340:2343] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2340:2343]
      0: system.cpu.icache: functionalAccess: WriteReq [2340:2343] 
      0: global: Write from .functional of size 4 on address 0x2340 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0344->0x2344
      0: system.cpu.dcache: functionalAccess: WriteReq [2344:2347] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2344:2347]
      0: system.cpu.icache: functionalAccess: WriteReq [2344:2347] 
      0: global: Write from .functional of size 4 on address 0x2344 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0348->0x2348
      0: system.cpu.dcache: functionalAccess: WriteReq [2348:234b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2348:234b]
      0: system.cpu.icache: functionalAccess: WriteReq [2348:234b] 
      0: global: Write from .functional of size 4 on address 0x2348 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff034c->0x234c
      0: system.cpu.dcache: functionalAccess: WriteReq [234c:234f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [234c:234f]
      0: system.cpu.icache: functionalAccess: WriteReq [234c:234f] 
      0: global: Write from .functional of size 4 on address 0x234c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0350->0x2350
      0: system.cpu.dcache: functionalAccess: WriteReq [2350:2353] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2350:2353]
      0: system.cpu.icache: functionalAccess: WriteReq [2350:2353] 
      0: global: Write from .functional of size 4 on address 0x2350 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0354->0x2354
      0: system.cpu.dcache: functionalAccess: WriteReq [2354:2357] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2354:2357]
      0: system.cpu.icache: functionalAccess: WriteReq [2354:2357] 
      0: global: Write from .functional of size 4 on address 0x2354 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0358->0x2358
      0: system.cpu.dcache: functionalAccess: WriteReq [2358:235b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2358:235b]
      0: system.cpu.icache: functionalAccess: WriteReq [2358:235b] 
      0: global: Write from .functional of size 4 on address 0x2358 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff035c->0x235c
      0: system.cpu.dcache: functionalAccess: WriteReq [235c:235f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [235c:235f]
      0: system.cpu.icache: functionalAccess: WriteReq [235c:235f] 
      0: global: Write from .functional of size 4 on address 0x235c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0360->0x2360
      0: system.cpu.dcache: functionalAccess: WriteReq [2360:2363] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2360:2363]
      0: system.cpu.icache: functionalAccess: WriteReq [2360:2363] 
      0: global: Write from .functional of size 4 on address 0x2360 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0364->0x2364
      0: system.cpu.dcache: functionalAccess: WriteReq [2364:2367] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2364:2367]
      0: system.cpu.icache: functionalAccess: WriteReq [2364:2367] 
      0: global: Write from .functional of size 4 on address 0x2364 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0368->0x2368
      0: system.cpu.dcache: functionalAccess: WriteReq [2368:236b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2368:236b]
      0: system.cpu.icache: functionalAccess: WriteReq [2368:236b] 
      0: global: Write from .functional of size 4 on address 0x2368 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff036c->0x236c
      0: system.cpu.dcache: functionalAccess: WriteReq [236c:236f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [236c:236f]
      0: system.cpu.icache: functionalAccess: WriteReq [236c:236f] 
      0: global: Write from .functional of size 4 on address 0x236c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0370->0x2370
      0: system.cpu.dcache: functionalAccess: WriteReq [2370:2373] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2370:2373]
      0: system.cpu.icache: functionalAccess: WriteReq [2370:2373] 
      0: global: Write from .functional of size 4 on address 0x2370 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0374->0x2374
      0: system.cpu.dcache: functionalAccess: WriteReq [2374:2377] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2374:2377]
      0: system.cpu.icache: functionalAccess: WriteReq [2374:2377] 
      0: global: Write from .functional of size 4 on address 0x2374 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0378->0x2378
      0: system.cpu.dcache: functionalAccess: WriteReq [2378:237b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2378:237b]
      0: system.cpu.icache: functionalAccess: WriteReq [2378:237b] 
      0: global: Write from .functional of size 4 on address 0x2378 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff037c->0x237c
      0: system.cpu.dcache: functionalAccess: WriteReq [237c:237f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [237c:237f]
      0: system.cpu.icache: functionalAccess: WriteReq [237c:237f] 
      0: global: Write from .functional of size 4 on address 0x237c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0380->0x2380
      0: system.cpu.dcache: functionalAccess: WriteReq [2380:2383] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2380:2383]
      0: system.cpu.icache: functionalAccess: WriteReq [2380:2383] 
      0: global: Write from .functional of size 4 on address 0x2380 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0384->0x2384
      0: system.cpu.dcache: functionalAccess: WriteReq [2384:2387] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2384:2387]
      0: system.cpu.icache: functionalAccess: WriteReq [2384:2387] 
      0: global: Write from .functional of size 4 on address 0x2384 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0388->0x2388
      0: system.cpu.dcache: functionalAccess: WriteReq [2388:238b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2388:238b]
      0: system.cpu.icache: functionalAccess: WriteReq [2388:238b] 
      0: global: Write from .functional of size 4 on address 0x2388 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff038c->0x238c
      0: system.cpu.dcache: functionalAccess: WriteReq [238c:238f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [238c:238f]
      0: system.cpu.icache: functionalAccess: WriteReq [238c:238f] 
      0: global: Write from .functional of size 4 on address 0x238c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0390->0x2390
      0: system.cpu.dcache: functionalAccess: WriteReq [2390:2393] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2390:2393]
      0: system.cpu.icache: functionalAccess: WriteReq [2390:2393] 
      0: global: Write from .functional of size 4 on address 0x2390 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0394->0x2394
      0: system.cpu.dcache: functionalAccess: WriteReq [2394:2397] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2394:2397]
      0: system.cpu.icache: functionalAccess: WriteReq [2394:2397] 
      0: global: Write from .functional of size 4 on address 0x2394 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0398->0x2398
      0: system.cpu.dcache: functionalAccess: WriteReq [2398:239b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2398:239b]
      0: system.cpu.icache: functionalAccess: WriteReq [2398:239b] 
      0: global: Write from .functional of size 4 on address 0x2398 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff039c->0x239c
      0: system.cpu.dcache: functionalAccess: WriteReq [239c:239f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [239c:239f]
      0: system.cpu.icache: functionalAccess: WriteReq [239c:239f] 
      0: global: Write from .functional of size 4 on address 0x239c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03a0->0x23a0
      0: system.cpu.dcache: functionalAccess: WriteReq [23a0:23a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23a0:23a3]
      0: system.cpu.icache: functionalAccess: WriteReq [23a0:23a3] 
      0: global: Write from .functional of size 4 on address 0x23a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03a4->0x23a4
      0: system.cpu.dcache: functionalAccess: WriteReq [23a4:23a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23a4:23a7]
      0: system.cpu.icache: functionalAccess: WriteReq [23a4:23a7] 
      0: global: Write from .functional of size 4 on address 0x23a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03a8->0x23a8
      0: system.cpu.dcache: functionalAccess: WriteReq [23a8:23ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23a8:23ab]
      0: system.cpu.icache: functionalAccess: WriteReq [23a8:23ab] 
      0: global: Write from .functional of size 4 on address 0x23a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03ac->0x23ac
      0: system.cpu.dcache: functionalAccess: WriteReq [23ac:23af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23ac:23af]
      0: system.cpu.icache: functionalAccess: WriteReq [23ac:23af] 
      0: global: Write from .functional of size 4 on address 0x23ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03b0->0x23b0
      0: system.cpu.dcache: functionalAccess: WriteReq [23b0:23b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23b0:23b3]
      0: system.cpu.icache: functionalAccess: WriteReq [23b0:23b3] 
      0: global: Write from .functional of size 4 on address 0x23b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03b4->0x23b4
      0: system.cpu.dcache: functionalAccess: WriteReq [23b4:23b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23b4:23b7]
      0: system.cpu.icache: functionalAccess: WriteReq [23b4:23b7] 
      0: global: Write from .functional of size 4 on address 0x23b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03b8->0x23b8
      0: system.cpu.dcache: functionalAccess: WriteReq [23b8:23bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23b8:23bb]
      0: system.cpu.icache: functionalAccess: WriteReq [23b8:23bb] 
      0: global: Write from .functional of size 4 on address 0x23b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03bc->0x23bc
      0: system.cpu.dcache: functionalAccess: WriteReq [23bc:23bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23bc:23bf]
      0: system.cpu.icache: functionalAccess: WriteReq [23bc:23bf] 
      0: global: Write from .functional of size 4 on address 0x23bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03c0->0x23c0
      0: system.cpu.dcache: functionalAccess: WriteReq [23c0:23c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23c0:23c3]
      0: system.cpu.icache: functionalAccess: WriteReq [23c0:23c3] 
      0: global: Write from .functional of size 4 on address 0x23c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03c4->0x23c4
      0: system.cpu.dcache: functionalAccess: WriteReq [23c4:23c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23c4:23c7]
      0: system.cpu.icache: functionalAccess: WriteReq [23c4:23c7] 
      0: global: Write from .functional of size 4 on address 0x23c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03c8->0x23c8
      0: system.cpu.dcache: functionalAccess: WriteReq [23c8:23cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23c8:23cb]
      0: system.cpu.icache: functionalAccess: WriteReq [23c8:23cb] 
      0: global: Write from .functional of size 4 on address 0x23c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03cc->0x23cc
      0: system.cpu.dcache: functionalAccess: WriteReq [23cc:23cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23cc:23cf]
      0: system.cpu.icache: functionalAccess: WriteReq [23cc:23cf] 
      0: global: Write from .functional of size 4 on address 0x23cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03d0->0x23d0
      0: system.cpu.dcache: functionalAccess: WriteReq [23d0:23d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23d0:23d3]
      0: system.cpu.icache: functionalAccess: WriteReq [23d0:23d3] 
      0: global: Write from .functional of size 4 on address 0x23d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03d4->0x23d4
      0: system.cpu.dcache: functionalAccess: WriteReq [23d4:23d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23d4:23d7]
      0: system.cpu.icache: functionalAccess: WriteReq [23d4:23d7] 
      0: global: Write from .functional of size 4 on address 0x23d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03d8->0x23d8
      0: system.cpu.dcache: functionalAccess: WriteReq [23d8:23db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23d8:23db]
      0: system.cpu.icache: functionalAccess: WriteReq [23d8:23db] 
      0: global: Write from .functional of size 4 on address 0x23d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03dc->0x23dc
      0: system.cpu.dcache: functionalAccess: WriteReq [23dc:23df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23dc:23df]
      0: system.cpu.icache: functionalAccess: WriteReq [23dc:23df] 
      0: global: Write from .functional of size 4 on address 0x23dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03e0->0x23e0
      0: system.cpu.dcache: functionalAccess: WriteReq [23e0:23e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23e0:23e3]
      0: system.cpu.icache: functionalAccess: WriteReq [23e0:23e3] 
      0: global: Write from .functional of size 4 on address 0x23e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03e4->0x23e4
      0: system.cpu.dcache: functionalAccess: WriteReq [23e4:23e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23e4:23e7]
      0: system.cpu.icache: functionalAccess: WriteReq [23e4:23e7] 
      0: global: Write from .functional of size 4 on address 0x23e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03e8->0x23e8
      0: system.cpu.dcache: functionalAccess: WriteReq [23e8:23eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23e8:23eb]
      0: system.cpu.icache: functionalAccess: WriteReq [23e8:23eb] 
      0: global: Write from .functional of size 4 on address 0x23e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03ec->0x23ec
      0: system.cpu.dcache: functionalAccess: WriteReq [23ec:23ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23ec:23ef]
      0: system.cpu.icache: functionalAccess: WriteReq [23ec:23ef] 
      0: global: Write from .functional of size 4 on address 0x23ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03f0->0x23f0
      0: system.cpu.dcache: functionalAccess: WriteReq [23f0:23f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23f0:23f3]
      0: system.cpu.icache: functionalAccess: WriteReq [23f0:23f3] 
      0: global: Write from .functional of size 4 on address 0x23f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03f4->0x23f4
      0: system.cpu.dcache: functionalAccess: WriteReq [23f4:23f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23f4:23f7]
      0: system.cpu.icache: functionalAccess: WriteReq [23f4:23f7] 
      0: global: Write from .functional of size 4 on address 0x23f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03f8->0x23f8
      0: system.cpu.dcache: functionalAccess: WriteReq [23f8:23fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23f8:23fb]
      0: system.cpu.icache: functionalAccess: WriteReq [23f8:23fb] 
      0: global: Write from .functional of size 4 on address 0x23f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff03fc->0x23fc
      0: system.cpu.dcache: functionalAccess: WriteReq [23fc:23ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [23fc:23ff]
      0: system.cpu.icache: functionalAccess: WriteReq [23fc:23ff] 
      0: global: Write from .functional of size 4 on address 0x23fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0400->0x2400
      0: system.cpu.dcache: functionalAccess: WriteReq [2400:2403] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2400:2403]
      0: system.cpu.icache: functionalAccess: WriteReq [2400:2403] 
      0: global: Write from .functional of size 4 on address 0x2400 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0404->0x2404
      0: system.cpu.dcache: functionalAccess: WriteReq [2404:2407] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2404:2407]
      0: system.cpu.icache: functionalAccess: WriteReq [2404:2407] 
      0: global: Write from .functional of size 4 on address 0x2404 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0408->0x2408
      0: system.cpu.dcache: functionalAccess: WriteReq [2408:240b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2408:240b]
      0: system.cpu.icache: functionalAccess: WriteReq [2408:240b] 
      0: global: Write from .functional of size 4 on address 0x2408 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff040c->0x240c
      0: system.cpu.dcache: functionalAccess: WriteReq [240c:240f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [240c:240f]
      0: system.cpu.icache: functionalAccess: WriteReq [240c:240f] 
      0: global: Write from .functional of size 4 on address 0x240c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0410->0x2410
      0: system.cpu.dcache: functionalAccess: WriteReq [2410:2413] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2410:2413]
      0: system.cpu.icache: functionalAccess: WriteReq [2410:2413] 
      0: global: Write from .functional of size 4 on address 0x2410 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0414->0x2414
      0: system.cpu.dcache: functionalAccess: WriteReq [2414:2417] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2414:2417]
      0: system.cpu.icache: functionalAccess: WriteReq [2414:2417] 
      0: global: Write from .functional of size 4 on address 0x2414 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0418->0x2418
      0: system.cpu.dcache: functionalAccess: WriteReq [2418:241b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2418:241b]
      0: system.cpu.icache: functionalAccess: WriteReq [2418:241b] 
      0: global: Write from .functional of size 4 on address 0x2418 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff041c->0x241c
      0: system.cpu.dcache: functionalAccess: WriteReq [241c:241f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [241c:241f]
      0: system.cpu.icache: functionalAccess: WriteReq [241c:241f] 
      0: global: Write from .functional of size 4 on address 0x241c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0420->0x2420
      0: system.cpu.dcache: functionalAccess: WriteReq [2420:2423] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2420:2423]
      0: system.cpu.icache: functionalAccess: WriteReq [2420:2423] 
      0: global: Write from .functional of size 4 on address 0x2420 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0424->0x2424
      0: system.cpu.dcache: functionalAccess: WriteReq [2424:2427] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2424:2427]
      0: system.cpu.icache: functionalAccess: WriteReq [2424:2427] 
      0: global: Write from .functional of size 4 on address 0x2424 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0428->0x2428
      0: system.cpu.dcache: functionalAccess: WriteReq [2428:242b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2428:242b]
      0: system.cpu.icache: functionalAccess: WriteReq [2428:242b] 
      0: global: Write from .functional of size 4 on address 0x2428 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff042c->0x242c
      0: system.cpu.dcache: functionalAccess: WriteReq [242c:242f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [242c:242f]
      0: system.cpu.icache: functionalAccess: WriteReq [242c:242f] 
      0: global: Write from .functional of size 4 on address 0x242c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0430->0x2430
      0: system.cpu.dcache: functionalAccess: WriteReq [2430:2433] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2430:2433]
      0: system.cpu.icache: functionalAccess: WriteReq [2430:2433] 
      0: global: Write from .functional of size 4 on address 0x2430 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0434->0x2434
      0: system.cpu.dcache: functionalAccess: WriteReq [2434:2437] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2434:2437]
      0: system.cpu.icache: functionalAccess: WriteReq [2434:2437] 
      0: global: Write from .functional of size 4 on address 0x2434 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0438->0x2438
      0: system.cpu.dcache: functionalAccess: WriteReq [2438:243b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2438:243b]
      0: system.cpu.icache: functionalAccess: WriteReq [2438:243b] 
      0: global: Write from .functional of size 4 on address 0x2438 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff043c->0x243c
      0: system.cpu.dcache: functionalAccess: WriteReq [243c:243f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [243c:243f]
      0: system.cpu.icache: functionalAccess: WriteReq [243c:243f] 
      0: global: Write from .functional of size 4 on address 0x243c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0440->0x2440
      0: system.cpu.dcache: functionalAccess: WriteReq [2440:2443] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2440:2443]
      0: system.cpu.icache: functionalAccess: WriteReq [2440:2443] 
      0: global: Write from .functional of size 4 on address 0x2440 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0444->0x2444
      0: system.cpu.dcache: functionalAccess: WriteReq [2444:2447] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2444:2447]
      0: system.cpu.icache: functionalAccess: WriteReq [2444:2447] 
      0: global: Write from .functional of size 4 on address 0x2444 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0448->0x2448
      0: system.cpu.dcache: functionalAccess: WriteReq [2448:244b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2448:244b]
      0: system.cpu.icache: functionalAccess: WriteReq [2448:244b] 
      0: global: Write from .functional of size 4 on address 0x2448 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff044c->0x244c
      0: system.cpu.dcache: functionalAccess: WriteReq [244c:244f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [244c:244f]
      0: system.cpu.icache: functionalAccess: WriteReq [244c:244f] 
      0: global: Write from .functional of size 4 on address 0x244c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0450->0x2450
      0: system.cpu.dcache: functionalAccess: WriteReq [2450:2453] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2450:2453]
      0: system.cpu.icache: functionalAccess: WriteReq [2450:2453] 
      0: global: Write from .functional of size 4 on address 0x2450 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0454->0x2454
      0: system.cpu.dcache: functionalAccess: WriteReq [2454:2457] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2454:2457]
      0: system.cpu.icache: functionalAccess: WriteReq [2454:2457] 
      0: global: Write from .functional of size 4 on address 0x2454 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0458->0x2458
      0: system.cpu.dcache: functionalAccess: WriteReq [2458:245b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2458:245b]
      0: system.cpu.icache: functionalAccess: WriteReq [2458:245b] 
      0: global: Write from .functional of size 4 on address 0x2458 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff045c->0x245c
      0: system.cpu.dcache: functionalAccess: WriteReq [245c:245f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [245c:245f]
      0: system.cpu.icache: functionalAccess: WriteReq [245c:245f] 
      0: global: Write from .functional of size 4 on address 0x245c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0460->0x2460
      0: system.cpu.dcache: functionalAccess: WriteReq [2460:2463] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2460:2463]
      0: system.cpu.icache: functionalAccess: WriteReq [2460:2463] 
      0: global: Write from .functional of size 4 on address 0x2460 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0464->0x2464
      0: system.cpu.dcache: functionalAccess: WriteReq [2464:2467] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2464:2467]
      0: system.cpu.icache: functionalAccess: WriteReq [2464:2467] 
      0: global: Write from .functional of size 4 on address 0x2464 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0468->0x2468
      0: system.cpu.dcache: functionalAccess: WriteReq [2468:246b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2468:246b]
      0: system.cpu.icache: functionalAccess: WriteReq [2468:246b] 
      0: global: Write from .functional of size 4 on address 0x2468 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff046c->0x246c
      0: system.cpu.dcache: functionalAccess: WriteReq [246c:246f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [246c:246f]
      0: system.cpu.icache: functionalAccess: WriteReq [246c:246f] 
      0: global: Write from .functional of size 4 on address 0x246c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0470->0x2470
      0: system.cpu.dcache: functionalAccess: WriteReq [2470:2473] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2470:2473]
      0: system.cpu.icache: functionalAccess: WriteReq [2470:2473] 
      0: global: Write from .functional of size 4 on address 0x2470 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0474->0x2474
      0: system.cpu.dcache: functionalAccess: WriteReq [2474:2477] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2474:2477]
      0: system.cpu.icache: functionalAccess: WriteReq [2474:2477] 
      0: global: Write from .functional of size 4 on address 0x2474 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0478->0x2478
      0: system.cpu.dcache: functionalAccess: WriteReq [2478:247b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2478:247b]
      0: system.cpu.icache: functionalAccess: WriteReq [2478:247b] 
      0: global: Write from .functional of size 4 on address 0x2478 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff047c->0x247c
      0: system.cpu.dcache: functionalAccess: WriteReq [247c:247f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [247c:247f]
      0: system.cpu.icache: functionalAccess: WriteReq [247c:247f] 
      0: global: Write from .functional of size 4 on address 0x247c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0480->0x2480
      0: system.cpu.dcache: functionalAccess: WriteReq [2480:2483] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2480:2483]
      0: system.cpu.icache: functionalAccess: WriteReq [2480:2483] 
      0: global: Write from .functional of size 4 on address 0x2480 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0484->0x2484
      0: system.cpu.dcache: functionalAccess: WriteReq [2484:2487] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2484:2487]
      0: system.cpu.icache: functionalAccess: WriteReq [2484:2487] 
      0: global: Write from .functional of size 4 on address 0x2484 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0488->0x2488
      0: system.cpu.dcache: functionalAccess: WriteReq [2488:248b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2488:248b]
      0: system.cpu.icache: functionalAccess: WriteReq [2488:248b] 
      0: global: Write from .functional of size 4 on address 0x2488 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff048c->0x248c
      0: system.cpu.dcache: functionalAccess: WriteReq [248c:248f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [248c:248f]
      0: system.cpu.icache: functionalAccess: WriteReq [248c:248f] 
      0: global: Write from .functional of size 4 on address 0x248c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0490->0x2490
      0: system.cpu.dcache: functionalAccess: WriteReq [2490:2493] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2490:2493]
      0: system.cpu.icache: functionalAccess: WriteReq [2490:2493] 
      0: global: Write from .functional of size 4 on address 0x2490 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0494->0x2494
      0: system.cpu.dcache: functionalAccess: WriteReq [2494:2497] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2494:2497]
      0: system.cpu.icache: functionalAccess: WriteReq [2494:2497] 
      0: global: Write from .functional of size 4 on address 0x2494 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0498->0x2498
      0: system.cpu.dcache: functionalAccess: WriteReq [2498:249b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2498:249b]
      0: system.cpu.icache: functionalAccess: WriteReq [2498:249b] 
      0: global: Write from .functional of size 4 on address 0x2498 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff049c->0x249c
      0: system.cpu.dcache: functionalAccess: WriteReq [249c:249f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [249c:249f]
      0: system.cpu.icache: functionalAccess: WriteReq [249c:249f] 
      0: global: Write from .functional of size 4 on address 0x249c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04a0->0x24a0
      0: system.cpu.dcache: functionalAccess: WriteReq [24a0:24a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24a0:24a3]
      0: system.cpu.icache: functionalAccess: WriteReq [24a0:24a3] 
      0: global: Write from .functional of size 4 on address 0x24a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04a4->0x24a4
      0: system.cpu.dcache: functionalAccess: WriteReq [24a4:24a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24a4:24a7]
      0: system.cpu.icache: functionalAccess: WriteReq [24a4:24a7] 
      0: global: Write from .functional of size 4 on address 0x24a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04a8->0x24a8
      0: system.cpu.dcache: functionalAccess: WriteReq [24a8:24ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24a8:24ab]
      0: system.cpu.icache: functionalAccess: WriteReq [24a8:24ab] 
      0: global: Write from .functional of size 4 on address 0x24a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04ac->0x24ac
      0: system.cpu.dcache: functionalAccess: WriteReq [24ac:24af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24ac:24af]
      0: system.cpu.icache: functionalAccess: WriteReq [24ac:24af] 
      0: global: Write from .functional of size 4 on address 0x24ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04b0->0x24b0
      0: system.cpu.dcache: functionalAccess: WriteReq [24b0:24b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24b0:24b3]
      0: system.cpu.icache: functionalAccess: WriteReq [24b0:24b3] 
      0: global: Write from .functional of size 4 on address 0x24b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04b4->0x24b4
      0: system.cpu.dcache: functionalAccess: WriteReq [24b4:24b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24b4:24b7]
      0: system.cpu.icache: functionalAccess: WriteReq [24b4:24b7] 
      0: global: Write from .functional of size 4 on address 0x24b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04b8->0x24b8
      0: system.cpu.dcache: functionalAccess: WriteReq [24b8:24bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24b8:24bb]
      0: system.cpu.icache: functionalAccess: WriteReq [24b8:24bb] 
      0: global: Write from .functional of size 4 on address 0x24b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04bc->0x24bc
      0: system.cpu.dcache: functionalAccess: WriteReq [24bc:24bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24bc:24bf]
      0: system.cpu.icache: functionalAccess: WriteReq [24bc:24bf] 
      0: global: Write from .functional of size 4 on address 0x24bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04c0->0x24c0
      0: system.cpu.dcache: functionalAccess: WriteReq [24c0:24c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24c0:24c3]
      0: system.cpu.icache: functionalAccess: WriteReq [24c0:24c3] 
      0: global: Write from .functional of size 4 on address 0x24c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04c4->0x24c4
      0: system.cpu.dcache: functionalAccess: WriteReq [24c4:24c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24c4:24c7]
      0: system.cpu.icache: functionalAccess: WriteReq [24c4:24c7] 
      0: global: Write from .functional of size 4 on address 0x24c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04c8->0x24c8
      0: system.cpu.dcache: functionalAccess: WriteReq [24c8:24cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24c8:24cb]
      0: system.cpu.icache: functionalAccess: WriteReq [24c8:24cb] 
      0: global: Write from .functional of size 4 on address 0x24c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04cc->0x24cc
      0: system.cpu.dcache: functionalAccess: WriteReq [24cc:24cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24cc:24cf]
      0: system.cpu.icache: functionalAccess: WriteReq [24cc:24cf] 
      0: global: Write from .functional of size 4 on address 0x24cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04d0->0x24d0
      0: system.cpu.dcache: functionalAccess: WriteReq [24d0:24d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24d0:24d3]
      0: system.cpu.icache: functionalAccess: WriteReq [24d0:24d3] 
      0: global: Write from .functional of size 4 on address 0x24d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04d4->0x24d4
      0: system.cpu.dcache: functionalAccess: WriteReq [24d4:24d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24d4:24d7]
      0: system.cpu.icache: functionalAccess: WriteReq [24d4:24d7] 
      0: global: Write from .functional of size 4 on address 0x24d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04d8->0x24d8
      0: system.cpu.dcache: functionalAccess: WriteReq [24d8:24db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24d8:24db]
      0: system.cpu.icache: functionalAccess: WriteReq [24d8:24db] 
      0: global: Write from .functional of size 4 on address 0x24d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04dc->0x24dc
      0: system.cpu.dcache: functionalAccess: WriteReq [24dc:24df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24dc:24df]
      0: system.cpu.icache: functionalAccess: WriteReq [24dc:24df] 
      0: global: Write from .functional of size 4 on address 0x24dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04e0->0x24e0
      0: system.cpu.dcache: functionalAccess: WriteReq [24e0:24e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24e0:24e3]
      0: system.cpu.icache: functionalAccess: WriteReq [24e0:24e3] 
      0: global: Write from .functional of size 4 on address 0x24e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04e4->0x24e4
      0: system.cpu.dcache: functionalAccess: WriteReq [24e4:24e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24e4:24e7]
      0: system.cpu.icache: functionalAccess: WriteReq [24e4:24e7] 
      0: global: Write from .functional of size 4 on address 0x24e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04e8->0x24e8
      0: system.cpu.dcache: functionalAccess: WriteReq [24e8:24eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24e8:24eb]
      0: system.cpu.icache: functionalAccess: WriteReq [24e8:24eb] 
      0: global: Write from .functional of size 4 on address 0x24e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04ec->0x24ec
      0: system.cpu.dcache: functionalAccess: WriteReq [24ec:24ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24ec:24ef]
      0: system.cpu.icache: functionalAccess: WriteReq [24ec:24ef] 
      0: global: Write from .functional of size 4 on address 0x24ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04f0->0x24f0
      0: system.cpu.dcache: functionalAccess: WriteReq [24f0:24f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24f0:24f3]
      0: system.cpu.icache: functionalAccess: WriteReq [24f0:24f3] 
      0: global: Write from .functional of size 4 on address 0x24f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04f4->0x24f4
      0: system.cpu.dcache: functionalAccess: WriteReq [24f4:24f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24f4:24f7]
      0: system.cpu.icache: functionalAccess: WriteReq [24f4:24f7] 
      0: global: Write from .functional of size 4 on address 0x24f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04f8->0x24f8
      0: system.cpu.dcache: functionalAccess: WriteReq [24f8:24fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24f8:24fb]
      0: system.cpu.icache: functionalAccess: WriteReq [24f8:24fb] 
      0: global: Write from .functional of size 4 on address 0x24f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff04fc->0x24fc
      0: system.cpu.dcache: functionalAccess: WriteReq [24fc:24ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [24fc:24ff]
      0: system.cpu.icache: functionalAccess: WriteReq [24fc:24ff] 
      0: global: Write from .functional of size 4 on address 0x24fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0500->0x2500
      0: system.cpu.dcache: functionalAccess: WriteReq [2500:2503] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2500:2503]
      0: system.cpu.icache: functionalAccess: WriteReq [2500:2503] 
      0: global: Write from .functional of size 4 on address 0x2500 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0504->0x2504
      0: system.cpu.dcache: functionalAccess: WriteReq [2504:2507] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2504:2507]
      0: system.cpu.icache: functionalAccess: WriteReq [2504:2507] 
      0: global: Write from .functional of size 4 on address 0x2504 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0508->0x2508
      0: system.cpu.dcache: functionalAccess: WriteReq [2508:250b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2508:250b]
      0: system.cpu.icache: functionalAccess: WriteReq [2508:250b] 
      0: global: Write from .functional of size 4 on address 0x2508 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff050c->0x250c
      0: system.cpu.dcache: functionalAccess: WriteReq [250c:250f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [250c:250f]
      0: system.cpu.icache: functionalAccess: WriteReq [250c:250f] 
      0: global: Write from .functional of size 4 on address 0x250c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0510->0x2510
      0: system.cpu.dcache: functionalAccess: WriteReq [2510:2513] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2510:2513]
      0: system.cpu.icache: functionalAccess: WriteReq [2510:2513] 
      0: global: Write from .functional of size 4 on address 0x2510 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0514->0x2514
      0: system.cpu.dcache: functionalAccess: WriteReq [2514:2517] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2514:2517]
      0: system.cpu.icache: functionalAccess: WriteReq [2514:2517] 
      0: global: Write from .functional of size 4 on address 0x2514 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0518->0x2518
      0: system.cpu.dcache: functionalAccess: WriteReq [2518:251b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2518:251b]
      0: system.cpu.icache: functionalAccess: WriteReq [2518:251b] 
      0: global: Write from .functional of size 4 on address 0x2518 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff051c->0x251c
      0: system.cpu.dcache: functionalAccess: WriteReq [251c:251f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [251c:251f]
      0: system.cpu.icache: functionalAccess: WriteReq [251c:251f] 
      0: global: Write from .functional of size 4 on address 0x251c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0520->0x2520
      0: system.cpu.dcache: functionalAccess: WriteReq [2520:2523] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2520:2523]
      0: system.cpu.icache: functionalAccess: WriteReq [2520:2523] 
      0: global: Write from .functional of size 4 on address 0x2520 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0524->0x2524
      0: system.cpu.dcache: functionalAccess: WriteReq [2524:2527] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2524:2527]
      0: system.cpu.icache: functionalAccess: WriteReq [2524:2527] 
      0: global: Write from .functional of size 4 on address 0x2524 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0528->0x2528
      0: system.cpu.dcache: functionalAccess: WriteReq [2528:252b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2528:252b]
      0: system.cpu.icache: functionalAccess: WriteReq [2528:252b] 
      0: global: Write from .functional of size 4 on address 0x2528 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff052c->0x252c
      0: system.cpu.dcache: functionalAccess: WriteReq [252c:252f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [252c:252f]
      0: system.cpu.icache: functionalAccess: WriteReq [252c:252f] 
      0: global: Write from .functional of size 4 on address 0x252c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0530->0x2530
      0: system.cpu.dcache: functionalAccess: WriteReq [2530:2533] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2530:2533]
      0: system.cpu.icache: functionalAccess: WriteReq [2530:2533] 
      0: global: Write from .functional of size 4 on address 0x2530 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0534->0x2534
      0: system.cpu.dcache: functionalAccess: WriteReq [2534:2537] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2534:2537]
      0: system.cpu.icache: functionalAccess: WriteReq [2534:2537] 
      0: global: Write from .functional of size 4 on address 0x2534 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0538->0x2538
      0: system.cpu.dcache: functionalAccess: WriteReq [2538:253b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2538:253b]
      0: system.cpu.icache: functionalAccess: WriteReq [2538:253b] 
      0: global: Write from .functional of size 4 on address 0x2538 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff053c->0x253c
      0: system.cpu.dcache: functionalAccess: WriteReq [253c:253f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [253c:253f]
      0: system.cpu.icache: functionalAccess: WriteReq [253c:253f] 
      0: global: Write from .functional of size 4 on address 0x253c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0540->0x2540
      0: system.cpu.dcache: functionalAccess: WriteReq [2540:2543] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2540:2543]
      0: system.cpu.icache: functionalAccess: WriteReq [2540:2543] 
      0: global: Write from .functional of size 4 on address 0x2540 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0544->0x2544
      0: system.cpu.dcache: functionalAccess: WriteReq [2544:2547] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2544:2547]
      0: system.cpu.icache: functionalAccess: WriteReq [2544:2547] 
      0: global: Write from .functional of size 4 on address 0x2544 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0548->0x2548
      0: system.cpu.dcache: functionalAccess: WriteReq [2548:254b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2548:254b]
      0: system.cpu.icache: functionalAccess: WriteReq [2548:254b] 
      0: global: Write from .functional of size 4 on address 0x2548 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff054c->0x254c
      0: system.cpu.dcache: functionalAccess: WriteReq [254c:254f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [254c:254f]
      0: system.cpu.icache: functionalAccess: WriteReq [254c:254f] 
      0: global: Write from .functional of size 4 on address 0x254c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0550->0x2550
      0: system.cpu.dcache: functionalAccess: WriteReq [2550:2553] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2550:2553]
      0: system.cpu.icache: functionalAccess: WriteReq [2550:2553] 
      0: global: Write from .functional of size 4 on address 0x2550 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0554->0x2554
      0: system.cpu.dcache: functionalAccess: WriteReq [2554:2557] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2554:2557]
      0: system.cpu.icache: functionalAccess: WriteReq [2554:2557] 
      0: global: Write from .functional of size 4 on address 0x2554 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0558->0x2558
      0: system.cpu.dcache: functionalAccess: WriteReq [2558:255b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2558:255b]
      0: system.cpu.icache: functionalAccess: WriteReq [2558:255b] 
      0: global: Write from .functional of size 4 on address 0x2558 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff055c->0x255c
      0: system.cpu.dcache: functionalAccess: WriteReq [255c:255f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [255c:255f]
      0: system.cpu.icache: functionalAccess: WriteReq [255c:255f] 
      0: global: Write from .functional of size 4 on address 0x255c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0560->0x2560
      0: system.cpu.dcache: functionalAccess: WriteReq [2560:2563] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2560:2563]
      0: system.cpu.icache: functionalAccess: WriteReq [2560:2563] 
      0: global: Write from .functional of size 4 on address 0x2560 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0564->0x2564
      0: system.cpu.dcache: functionalAccess: WriteReq [2564:2567] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2564:2567]
      0: system.cpu.icache: functionalAccess: WriteReq [2564:2567] 
      0: global: Write from .functional of size 4 on address 0x2564 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0568->0x2568
      0: system.cpu.dcache: functionalAccess: WriteReq [2568:256b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2568:256b]
      0: system.cpu.icache: functionalAccess: WriteReq [2568:256b] 
      0: global: Write from .functional of size 4 on address 0x2568 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff056c->0x256c
      0: system.cpu.dcache: functionalAccess: WriteReq [256c:256f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [256c:256f]
      0: system.cpu.icache: functionalAccess: WriteReq [256c:256f] 
      0: global: Write from .functional of size 4 on address 0x256c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0570->0x2570
      0: system.cpu.dcache: functionalAccess: WriteReq [2570:2573] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2570:2573]
      0: system.cpu.icache: functionalAccess: WriteReq [2570:2573] 
      0: global: Write from .functional of size 4 on address 0x2570 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0574->0x2574
      0: system.cpu.dcache: functionalAccess: WriteReq [2574:2577] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2574:2577]
      0: system.cpu.icache: functionalAccess: WriteReq [2574:2577] 
      0: global: Write from .functional of size 4 on address 0x2574 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0578->0x2578
      0: system.cpu.dcache: functionalAccess: WriteReq [2578:257b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2578:257b]
      0: system.cpu.icache: functionalAccess: WriteReq [2578:257b] 
      0: global: Write from .functional of size 4 on address 0x2578 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff057c->0x257c
      0: system.cpu.dcache: functionalAccess: WriteReq [257c:257f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [257c:257f]
      0: system.cpu.icache: functionalAccess: WriteReq [257c:257f] 
      0: global: Write from .functional of size 4 on address 0x257c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0580->0x2580
      0: system.cpu.dcache: functionalAccess: WriteReq [2580:2583] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2580:2583]
      0: system.cpu.icache: functionalAccess: WriteReq [2580:2583] 
      0: global: Write from .functional of size 4 on address 0x2580 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0584->0x2584
      0: system.cpu.dcache: functionalAccess: WriteReq [2584:2587] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2584:2587]
      0: system.cpu.icache: functionalAccess: WriteReq [2584:2587] 
      0: global: Write from .functional of size 4 on address 0x2584 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0588->0x2588
      0: system.cpu.dcache: functionalAccess: WriteReq [2588:258b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2588:258b]
      0: system.cpu.icache: functionalAccess: WriteReq [2588:258b] 
      0: global: Write from .functional of size 4 on address 0x2588 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff058c->0x258c
      0: system.cpu.dcache: functionalAccess: WriteReq [258c:258f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [258c:258f]
      0: system.cpu.icache: functionalAccess: WriteReq [258c:258f] 
      0: global: Write from .functional of size 4 on address 0x258c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0590->0x2590
      0: system.cpu.dcache: functionalAccess: WriteReq [2590:2593] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2590:2593]
      0: system.cpu.icache: functionalAccess: WriteReq [2590:2593] 
      0: global: Write from .functional of size 4 on address 0x2590 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0594->0x2594
      0: system.cpu.dcache: functionalAccess: WriteReq [2594:2597] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2594:2597]
      0: system.cpu.icache: functionalAccess: WriteReq [2594:2597] 
      0: global: Write from .functional of size 4 on address 0x2594 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0598->0x2598
      0: system.cpu.dcache: functionalAccess: WriteReq [2598:259b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2598:259b]
      0: system.cpu.icache: functionalAccess: WriteReq [2598:259b] 
      0: global: Write from .functional of size 4 on address 0x2598 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff059c->0x259c
      0: system.cpu.dcache: functionalAccess: WriteReq [259c:259f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [259c:259f]
      0: system.cpu.icache: functionalAccess: WriteReq [259c:259f] 
      0: global: Write from .functional of size 4 on address 0x259c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05a0->0x25a0
      0: system.cpu.dcache: functionalAccess: WriteReq [25a0:25a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25a0:25a3]
      0: system.cpu.icache: functionalAccess: WriteReq [25a0:25a3] 
      0: global: Write from .functional of size 4 on address 0x25a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05a4->0x25a4
      0: system.cpu.dcache: functionalAccess: WriteReq [25a4:25a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25a4:25a7]
      0: system.cpu.icache: functionalAccess: WriteReq [25a4:25a7] 
      0: global: Write from .functional of size 4 on address 0x25a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05a8->0x25a8
      0: system.cpu.dcache: functionalAccess: WriteReq [25a8:25ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25a8:25ab]
      0: system.cpu.icache: functionalAccess: WriteReq [25a8:25ab] 
      0: global: Write from .functional of size 4 on address 0x25a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05ac->0x25ac
      0: system.cpu.dcache: functionalAccess: WriteReq [25ac:25af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25ac:25af]
      0: system.cpu.icache: functionalAccess: WriteReq [25ac:25af] 
      0: global: Write from .functional of size 4 on address 0x25ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05b0->0x25b0
      0: system.cpu.dcache: functionalAccess: WriteReq [25b0:25b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25b0:25b3]
      0: system.cpu.icache: functionalAccess: WriteReq [25b0:25b3] 
      0: global: Write from .functional of size 4 on address 0x25b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05b4->0x25b4
      0: system.cpu.dcache: functionalAccess: WriteReq [25b4:25b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25b4:25b7]
      0: system.cpu.icache: functionalAccess: WriteReq [25b4:25b7] 
      0: global: Write from .functional of size 4 on address 0x25b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05b8->0x25b8
      0: system.cpu.dcache: functionalAccess: WriteReq [25b8:25bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25b8:25bb]
      0: system.cpu.icache: functionalAccess: WriteReq [25b8:25bb] 
      0: global: Write from .functional of size 4 on address 0x25b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05bc->0x25bc
      0: system.cpu.dcache: functionalAccess: WriteReq [25bc:25bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25bc:25bf]
      0: system.cpu.icache: functionalAccess: WriteReq [25bc:25bf] 
      0: global: Write from .functional of size 4 on address 0x25bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05c0->0x25c0
      0: system.cpu.dcache: functionalAccess: WriteReq [25c0:25c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25c0:25c3]
      0: system.cpu.icache: functionalAccess: WriteReq [25c0:25c3] 
      0: global: Write from .functional of size 4 on address 0x25c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05c4->0x25c4
      0: system.cpu.dcache: functionalAccess: WriteReq [25c4:25c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25c4:25c7]
      0: system.cpu.icache: functionalAccess: WriteReq [25c4:25c7] 
      0: global: Write from .functional of size 4 on address 0x25c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05c8->0x25c8
      0: system.cpu.dcache: functionalAccess: WriteReq [25c8:25cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25c8:25cb]
      0: system.cpu.icache: functionalAccess: WriteReq [25c8:25cb] 
      0: global: Write from .functional of size 4 on address 0x25c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05cc->0x25cc
      0: system.cpu.dcache: functionalAccess: WriteReq [25cc:25cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25cc:25cf]
      0: system.cpu.icache: functionalAccess: WriteReq [25cc:25cf] 
      0: global: Write from .functional of size 4 on address 0x25cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05d0->0x25d0
      0: system.cpu.dcache: functionalAccess: WriteReq [25d0:25d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25d0:25d3]
      0: system.cpu.icache: functionalAccess: WriteReq [25d0:25d3] 
      0: global: Write from .functional of size 4 on address 0x25d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05d4->0x25d4
      0: system.cpu.dcache: functionalAccess: WriteReq [25d4:25d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25d4:25d7]
      0: system.cpu.icache: functionalAccess: WriteReq [25d4:25d7] 
      0: global: Write from .functional of size 4 on address 0x25d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05d8->0x25d8
      0: system.cpu.dcache: functionalAccess: WriteReq [25d8:25db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25d8:25db]
      0: system.cpu.icache: functionalAccess: WriteReq [25d8:25db] 
      0: global: Write from .functional of size 4 on address 0x25d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05dc->0x25dc
      0: system.cpu.dcache: functionalAccess: WriteReq [25dc:25df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25dc:25df]
      0: system.cpu.icache: functionalAccess: WriteReq [25dc:25df] 
      0: global: Write from .functional of size 4 on address 0x25dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05e0->0x25e0
      0: system.cpu.dcache: functionalAccess: WriteReq [25e0:25e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25e0:25e3]
      0: system.cpu.icache: functionalAccess: WriteReq [25e0:25e3] 
      0: global: Write from .functional of size 4 on address 0x25e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05e4->0x25e4
      0: system.cpu.dcache: functionalAccess: WriteReq [25e4:25e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25e4:25e7]
      0: system.cpu.icache: functionalAccess: WriteReq [25e4:25e7] 
      0: global: Write from .functional of size 4 on address 0x25e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05e8->0x25e8
      0: system.cpu.dcache: functionalAccess: WriteReq [25e8:25eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25e8:25eb]
      0: system.cpu.icache: functionalAccess: WriteReq [25e8:25eb] 
      0: global: Write from .functional of size 4 on address 0x25e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05ec->0x25ec
      0: system.cpu.dcache: functionalAccess: WriteReq [25ec:25ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25ec:25ef]
      0: system.cpu.icache: functionalAccess: WriteReq [25ec:25ef] 
      0: global: Write from .functional of size 4 on address 0x25ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05f0->0x25f0
      0: system.cpu.dcache: functionalAccess: WriteReq [25f0:25f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25f0:25f3]
      0: system.cpu.icache: functionalAccess: WriteReq [25f0:25f3] 
      0: global: Write from .functional of size 4 on address 0x25f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05f4->0x25f4
      0: system.cpu.dcache: functionalAccess: WriteReq [25f4:25f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25f4:25f7]
      0: system.cpu.icache: functionalAccess: WriteReq [25f4:25f7] 
      0: global: Write from .functional of size 4 on address 0x25f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05f8->0x25f8
      0: system.cpu.dcache: functionalAccess: WriteReq [25f8:25fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25f8:25fb]
      0: system.cpu.icache: functionalAccess: WriteReq [25f8:25fb] 
      0: global: Write from .functional of size 4 on address 0x25f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff05fc->0x25fc
      0: system.cpu.dcache: functionalAccess: WriteReq [25fc:25ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [25fc:25ff]
      0: system.cpu.icache: functionalAccess: WriteReq [25fc:25ff] 
      0: global: Write from .functional of size 4 on address 0x25fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0600->0x2600
      0: system.cpu.dcache: functionalAccess: WriteReq [2600:2603] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2600:2603]
      0: system.cpu.icache: functionalAccess: WriteReq [2600:2603] 
      0: global: Write from .functional of size 4 on address 0x2600 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0604->0x2604
      0: system.cpu.dcache: functionalAccess: WriteReq [2604:2607] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2604:2607]
      0: system.cpu.icache: functionalAccess: WriteReq [2604:2607] 
      0: global: Write from .functional of size 4 on address 0x2604 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0608->0x2608
      0: system.cpu.dcache: functionalAccess: WriteReq [2608:260b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2608:260b]
      0: system.cpu.icache: functionalAccess: WriteReq [2608:260b] 
      0: global: Write from .functional of size 4 on address 0x2608 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff060c->0x260c
      0: system.cpu.dcache: functionalAccess: WriteReq [260c:260f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [260c:260f]
      0: system.cpu.icache: functionalAccess: WriteReq [260c:260f] 
      0: global: Write from .functional of size 4 on address 0x260c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0610->0x2610
      0: system.cpu.dcache: functionalAccess: WriteReq [2610:2613] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2610:2613]
      0: system.cpu.icache: functionalAccess: WriteReq [2610:2613] 
      0: global: Write from .functional of size 4 on address 0x2610 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0614->0x2614
      0: system.cpu.dcache: functionalAccess: WriteReq [2614:2617] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2614:2617]
      0: system.cpu.icache: functionalAccess: WriteReq [2614:2617] 
      0: global: Write from .functional of size 4 on address 0x2614 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0618->0x2618
      0: system.cpu.dcache: functionalAccess: WriteReq [2618:261b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2618:261b]
      0: system.cpu.icache: functionalAccess: WriteReq [2618:261b] 
      0: global: Write from .functional of size 4 on address 0x2618 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff061c->0x261c
      0: system.cpu.dcache: functionalAccess: WriteReq [261c:261f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [261c:261f]
      0: system.cpu.icache: functionalAccess: WriteReq [261c:261f] 
      0: global: Write from .functional of size 4 on address 0x261c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0620->0x2620
      0: system.cpu.dcache: functionalAccess: WriteReq [2620:2623] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2620:2623]
      0: system.cpu.icache: functionalAccess: WriteReq [2620:2623] 
      0: global: Write from .functional of size 4 on address 0x2620 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0624->0x2624
      0: system.cpu.dcache: functionalAccess: WriteReq [2624:2627] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2624:2627]
      0: system.cpu.icache: functionalAccess: WriteReq [2624:2627] 
      0: global: Write from .functional of size 4 on address 0x2624 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0628->0x2628
      0: system.cpu.dcache: functionalAccess: WriteReq [2628:262b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2628:262b]
      0: system.cpu.icache: functionalAccess: WriteReq [2628:262b] 
      0: global: Write from .functional of size 4 on address 0x2628 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff062c->0x262c
      0: system.cpu.dcache: functionalAccess: WriteReq [262c:262f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [262c:262f]
      0: system.cpu.icache: functionalAccess: WriteReq [262c:262f] 
      0: global: Write from .functional of size 4 on address 0x262c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0630->0x2630
      0: system.cpu.dcache: functionalAccess: WriteReq [2630:2633] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2630:2633]
      0: system.cpu.icache: functionalAccess: WriteReq [2630:2633] 
      0: global: Write from .functional of size 4 on address 0x2630 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0634->0x2634
      0: system.cpu.dcache: functionalAccess: WriteReq [2634:2637] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2634:2637]
      0: system.cpu.icache: functionalAccess: WriteReq [2634:2637] 
      0: global: Write from .functional of size 4 on address 0x2634 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0638->0x2638
      0: system.cpu.dcache: functionalAccess: WriteReq [2638:263b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2638:263b]
      0: system.cpu.icache: functionalAccess: WriteReq [2638:263b] 
      0: global: Write from .functional of size 4 on address 0x2638 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff063c->0x263c
      0: system.cpu.dcache: functionalAccess: WriteReq [263c:263f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [263c:263f]
      0: system.cpu.icache: functionalAccess: WriteReq [263c:263f] 
      0: global: Write from .functional of size 4 on address 0x263c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0640->0x2640
      0: system.cpu.dcache: functionalAccess: WriteReq [2640:2643] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2640:2643]
      0: system.cpu.icache: functionalAccess: WriteReq [2640:2643] 
      0: global: Write from .functional of size 4 on address 0x2640 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0644->0x2644
      0: system.cpu.dcache: functionalAccess: WriteReq [2644:2647] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2644:2647]
      0: system.cpu.icache: functionalAccess: WriteReq [2644:2647] 
      0: global: Write from .functional of size 4 on address 0x2644 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0648->0x2648
      0: system.cpu.dcache: functionalAccess: WriteReq [2648:264b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2648:264b]
      0: system.cpu.icache: functionalAccess: WriteReq [2648:264b] 
      0: global: Write from .functional of size 4 on address 0x2648 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff064c->0x264c
      0: system.cpu.dcache: functionalAccess: WriteReq [264c:264f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [264c:264f]
      0: system.cpu.icache: functionalAccess: WriteReq [264c:264f] 
      0: global: Write from .functional of size 4 on address 0x264c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0650->0x2650
      0: system.cpu.dcache: functionalAccess: WriteReq [2650:2653] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2650:2653]
      0: system.cpu.icache: functionalAccess: WriteReq [2650:2653] 
      0: global: Write from .functional of size 4 on address 0x2650 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0654->0x2654
      0: system.cpu.dcache: functionalAccess: WriteReq [2654:2657] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2654:2657]
      0: system.cpu.icache: functionalAccess: WriteReq [2654:2657] 
      0: global: Write from .functional of size 4 on address 0x2654 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0658->0x2658
      0: system.cpu.dcache: functionalAccess: WriteReq [2658:265b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2658:265b]
      0: system.cpu.icache: functionalAccess: WriteReq [2658:265b] 
      0: global: Write from .functional of size 4 on address 0x2658 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff065c->0x265c
      0: system.cpu.dcache: functionalAccess: WriteReq [265c:265f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [265c:265f]
      0: system.cpu.icache: functionalAccess: WriteReq [265c:265f] 
      0: global: Write from .functional of size 4 on address 0x265c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0660->0x2660
      0: system.cpu.dcache: functionalAccess: WriteReq [2660:2663] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2660:2663]
      0: system.cpu.icache: functionalAccess: WriteReq [2660:2663] 
      0: global: Write from .functional of size 4 on address 0x2660 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0664->0x2664
      0: system.cpu.dcache: functionalAccess: WriteReq [2664:2667] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2664:2667]
      0: system.cpu.icache: functionalAccess: WriteReq [2664:2667] 
      0: global: Write from .functional of size 4 on address 0x2664 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0668->0x2668
      0: system.cpu.dcache: functionalAccess: WriteReq [2668:266b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2668:266b]
      0: system.cpu.icache: functionalAccess: WriteReq [2668:266b] 
      0: global: Write from .functional of size 4 on address 0x2668 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff066c->0x266c
      0: system.cpu.dcache: functionalAccess: WriteReq [266c:266f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [266c:266f]
      0: system.cpu.icache: functionalAccess: WriteReq [266c:266f] 
      0: global: Write from .functional of size 4 on address 0x266c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0670->0x2670
      0: system.cpu.dcache: functionalAccess: WriteReq [2670:2673] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2670:2673]
      0: system.cpu.icache: functionalAccess: WriteReq [2670:2673] 
      0: global: Write from .functional of size 4 on address 0x2670 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0674->0x2674
      0: system.cpu.dcache: functionalAccess: WriteReq [2674:2677] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2674:2677]
      0: system.cpu.icache: functionalAccess: WriteReq [2674:2677] 
      0: global: Write from .functional of size 4 on address 0x2674 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0678->0x2678
      0: system.cpu.dcache: functionalAccess: WriteReq [2678:267b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2678:267b]
      0: system.cpu.icache: functionalAccess: WriteReq [2678:267b] 
      0: global: Write from .functional of size 4 on address 0x2678 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff067c->0x267c
      0: system.cpu.dcache: functionalAccess: WriteReq [267c:267f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [267c:267f]
      0: system.cpu.icache: functionalAccess: WriteReq [267c:267f] 
      0: global: Write from .functional of size 4 on address 0x267c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0680->0x2680
      0: system.cpu.dcache: functionalAccess: WriteReq [2680:2683] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2680:2683]
      0: system.cpu.icache: functionalAccess: WriteReq [2680:2683] 
      0: global: Write from .functional of size 4 on address 0x2680 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0684->0x2684
      0: system.cpu.dcache: functionalAccess: WriteReq [2684:2687] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2684:2687]
      0: system.cpu.icache: functionalAccess: WriteReq [2684:2687] 
      0: global: Write from .functional of size 4 on address 0x2684 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0688->0x2688
      0: system.cpu.dcache: functionalAccess: WriteReq [2688:268b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2688:268b]
      0: system.cpu.icache: functionalAccess: WriteReq [2688:268b] 
      0: global: Write from .functional of size 4 on address 0x2688 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff068c->0x268c
      0: system.cpu.dcache: functionalAccess: WriteReq [268c:268f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [268c:268f]
      0: system.cpu.icache: functionalAccess: WriteReq [268c:268f] 
      0: global: Write from .functional of size 4 on address 0x268c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0690->0x2690
      0: system.cpu.dcache: functionalAccess: WriteReq [2690:2693] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2690:2693]
      0: system.cpu.icache: functionalAccess: WriteReq [2690:2693] 
      0: global: Write from .functional of size 4 on address 0x2690 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0694->0x2694
      0: system.cpu.dcache: functionalAccess: WriteReq [2694:2697] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2694:2697]
      0: system.cpu.icache: functionalAccess: WriteReq [2694:2697] 
      0: global: Write from .functional of size 4 on address 0x2694 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0698->0x2698
      0: system.cpu.dcache: functionalAccess: WriteReq [2698:269b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2698:269b]
      0: system.cpu.icache: functionalAccess: WriteReq [2698:269b] 
      0: global: Write from .functional of size 4 on address 0x2698 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff069c->0x269c
      0: system.cpu.dcache: functionalAccess: WriteReq [269c:269f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [269c:269f]
      0: system.cpu.icache: functionalAccess: WriteReq [269c:269f] 
      0: global: Write from .functional of size 4 on address 0x269c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06a0->0x26a0
      0: system.cpu.dcache: functionalAccess: WriteReq [26a0:26a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26a0:26a3]
      0: system.cpu.icache: functionalAccess: WriteReq [26a0:26a3] 
      0: global: Write from .functional of size 4 on address 0x26a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06a4->0x26a4
      0: system.cpu.dcache: functionalAccess: WriteReq [26a4:26a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26a4:26a7]
      0: system.cpu.icache: functionalAccess: WriteReq [26a4:26a7] 
      0: global: Write from .functional of size 4 on address 0x26a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06a8->0x26a8
      0: system.cpu.dcache: functionalAccess: WriteReq [26a8:26ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26a8:26ab]
      0: system.cpu.icache: functionalAccess: WriteReq [26a8:26ab] 
      0: global: Write from .functional of size 4 on address 0x26a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06ac->0x26ac
      0: system.cpu.dcache: functionalAccess: WriteReq [26ac:26af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26ac:26af]
      0: system.cpu.icache: functionalAccess: WriteReq [26ac:26af] 
      0: global: Write from .functional of size 4 on address 0x26ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06b0->0x26b0
      0: system.cpu.dcache: functionalAccess: WriteReq [26b0:26b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26b0:26b3]
      0: system.cpu.icache: functionalAccess: WriteReq [26b0:26b3] 
      0: global: Write from .functional of size 4 on address 0x26b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06b4->0x26b4
      0: system.cpu.dcache: functionalAccess: WriteReq [26b4:26b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26b4:26b7]
      0: system.cpu.icache: functionalAccess: WriteReq [26b4:26b7] 
      0: global: Write from .functional of size 4 on address 0x26b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06b8->0x26b8
      0: system.cpu.dcache: functionalAccess: WriteReq [26b8:26bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26b8:26bb]
      0: system.cpu.icache: functionalAccess: WriteReq [26b8:26bb] 
      0: global: Write from .functional of size 4 on address 0x26b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06bc->0x26bc
      0: system.cpu.dcache: functionalAccess: WriteReq [26bc:26bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26bc:26bf]
      0: system.cpu.icache: functionalAccess: WriteReq [26bc:26bf] 
      0: global: Write from .functional of size 4 on address 0x26bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06c0->0x26c0
      0: system.cpu.dcache: functionalAccess: WriteReq [26c0:26c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26c0:26c3]
      0: system.cpu.icache: functionalAccess: WriteReq [26c0:26c3] 
      0: global: Write from .functional of size 4 on address 0x26c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06c4->0x26c4
      0: system.cpu.dcache: functionalAccess: WriteReq [26c4:26c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26c4:26c7]
      0: system.cpu.icache: functionalAccess: WriteReq [26c4:26c7] 
      0: global: Write from .functional of size 4 on address 0x26c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06c8->0x26c8
      0: system.cpu.dcache: functionalAccess: WriteReq [26c8:26cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26c8:26cb]
      0: system.cpu.icache: functionalAccess: WriteReq [26c8:26cb] 
      0: global: Write from .functional of size 4 on address 0x26c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06cc->0x26cc
      0: system.cpu.dcache: functionalAccess: WriteReq [26cc:26cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26cc:26cf]
      0: system.cpu.icache: functionalAccess: WriteReq [26cc:26cf] 
      0: global: Write from .functional of size 4 on address 0x26cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06d0->0x26d0
      0: system.cpu.dcache: functionalAccess: WriteReq [26d0:26d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26d0:26d3]
      0: system.cpu.icache: functionalAccess: WriteReq [26d0:26d3] 
      0: global: Write from .functional of size 4 on address 0x26d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06d4->0x26d4
      0: system.cpu.dcache: functionalAccess: WriteReq [26d4:26d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26d4:26d7]
      0: system.cpu.icache: functionalAccess: WriteReq [26d4:26d7] 
      0: global: Write from .functional of size 4 on address 0x26d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06d8->0x26d8
      0: system.cpu.dcache: functionalAccess: WriteReq [26d8:26db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26d8:26db]
      0: system.cpu.icache: functionalAccess: WriteReq [26d8:26db] 
      0: global: Write from .functional of size 4 on address 0x26d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06dc->0x26dc
      0: system.cpu.dcache: functionalAccess: WriteReq [26dc:26df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26dc:26df]
      0: system.cpu.icache: functionalAccess: WriteReq [26dc:26df] 
      0: global: Write from .functional of size 4 on address 0x26dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06e0->0x26e0
      0: system.cpu.dcache: functionalAccess: WriteReq [26e0:26e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26e0:26e3]
      0: system.cpu.icache: functionalAccess: WriteReq [26e0:26e3] 
      0: global: Write from .functional of size 4 on address 0x26e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06e4->0x26e4
      0: system.cpu.dcache: functionalAccess: WriteReq [26e4:26e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26e4:26e7]
      0: system.cpu.icache: functionalAccess: WriteReq [26e4:26e7] 
      0: global: Write from .functional of size 4 on address 0x26e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06e8->0x26e8
      0: system.cpu.dcache: functionalAccess: WriteReq [26e8:26eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26e8:26eb]
      0: system.cpu.icache: functionalAccess: WriteReq [26e8:26eb] 
      0: global: Write from .functional of size 4 on address 0x26e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06ec->0x26ec
      0: system.cpu.dcache: functionalAccess: WriteReq [26ec:26ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26ec:26ef]
      0: system.cpu.icache: functionalAccess: WriteReq [26ec:26ef] 
      0: global: Write from .functional of size 4 on address 0x26ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06f0->0x26f0
      0: system.cpu.dcache: functionalAccess: WriteReq [26f0:26f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26f0:26f3]
      0: system.cpu.icache: functionalAccess: WriteReq [26f0:26f3] 
      0: global: Write from .functional of size 4 on address 0x26f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06f4->0x26f4
      0: system.cpu.dcache: functionalAccess: WriteReq [26f4:26f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26f4:26f7]
      0: system.cpu.icache: functionalAccess: WriteReq [26f4:26f7] 
      0: global: Write from .functional of size 4 on address 0x26f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06f8->0x26f8
      0: system.cpu.dcache: functionalAccess: WriteReq [26f8:26fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26f8:26fb]
      0: system.cpu.icache: functionalAccess: WriteReq [26f8:26fb] 
      0: global: Write from .functional of size 4 on address 0x26f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff06fc->0x26fc
      0: system.cpu.dcache: functionalAccess: WriteReq [26fc:26ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [26fc:26ff]
      0: system.cpu.icache: functionalAccess: WriteReq [26fc:26ff] 
      0: global: Write from .functional of size 4 on address 0x26fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0700->0x2700
      0: system.cpu.dcache: functionalAccess: WriteReq [2700:2703] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2700:2703]
      0: system.cpu.icache: functionalAccess: WriteReq [2700:2703] 
      0: global: Write from .functional of size 4 on address 0x2700 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0704->0x2704
      0: system.cpu.dcache: functionalAccess: WriteReq [2704:2707] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2704:2707]
      0: system.cpu.icache: functionalAccess: WriteReq [2704:2707] 
      0: global: Write from .functional of size 4 on address 0x2704 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0708->0x2708
      0: system.cpu.dcache: functionalAccess: WriteReq [2708:270b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2708:270b]
      0: system.cpu.icache: functionalAccess: WriteReq [2708:270b] 
      0: global: Write from .functional of size 4 on address 0x2708 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff070c->0x270c
      0: system.cpu.dcache: functionalAccess: WriteReq [270c:270f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [270c:270f]
      0: system.cpu.icache: functionalAccess: WriteReq [270c:270f] 
      0: global: Write from .functional of size 4 on address 0x270c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0710->0x2710
      0: system.cpu.dcache: functionalAccess: WriteReq [2710:2713] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2710:2713]
      0: system.cpu.icache: functionalAccess: WriteReq [2710:2713] 
      0: global: Write from .functional of size 4 on address 0x2710 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0714->0x2714
      0: system.cpu.dcache: functionalAccess: WriteReq [2714:2717] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2714:2717]
      0: system.cpu.icache: functionalAccess: WriteReq [2714:2717] 
      0: global: Write from .functional of size 4 on address 0x2714 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0718->0x2718
      0: system.cpu.dcache: functionalAccess: WriteReq [2718:271b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2718:271b]
      0: system.cpu.icache: functionalAccess: WriteReq [2718:271b] 
      0: global: Write from .functional of size 4 on address 0x2718 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff071c->0x271c
      0: system.cpu.dcache: functionalAccess: WriteReq [271c:271f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [271c:271f]
      0: system.cpu.icache: functionalAccess: WriteReq [271c:271f] 
      0: global: Write from .functional of size 4 on address 0x271c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0720->0x2720
      0: system.cpu.dcache: functionalAccess: WriteReq [2720:2723] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2720:2723]
      0: system.cpu.icache: functionalAccess: WriteReq [2720:2723] 
      0: global: Write from .functional of size 4 on address 0x2720 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0724->0x2724
      0: system.cpu.dcache: functionalAccess: WriteReq [2724:2727] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2724:2727]
      0: system.cpu.icache: functionalAccess: WriteReq [2724:2727] 
      0: global: Write from .functional of size 4 on address 0x2724 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0728->0x2728
      0: system.cpu.dcache: functionalAccess: WriteReq [2728:272b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2728:272b]
      0: system.cpu.icache: functionalAccess: WriteReq [2728:272b] 
      0: global: Write from .functional of size 4 on address 0x2728 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff072c->0x272c
      0: system.cpu.dcache: functionalAccess: WriteReq [272c:272f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [272c:272f]
      0: system.cpu.icache: functionalAccess: WriteReq [272c:272f] 
      0: global: Write from .functional of size 4 on address 0x272c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0730->0x2730
      0: system.cpu.dcache: functionalAccess: WriteReq [2730:2733] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2730:2733]
      0: system.cpu.icache: functionalAccess: WriteReq [2730:2733] 
      0: global: Write from .functional of size 4 on address 0x2730 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0734->0x2734
      0: system.cpu.dcache: functionalAccess: WriteReq [2734:2737] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2734:2737]
      0: system.cpu.icache: functionalAccess: WriteReq [2734:2737] 
      0: global: Write from .functional of size 4 on address 0x2734 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0738->0x2738
      0: system.cpu.dcache: functionalAccess: WriteReq [2738:273b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2738:273b]
      0: system.cpu.icache: functionalAccess: WriteReq [2738:273b] 
      0: global: Write from .functional of size 4 on address 0x2738 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff073c->0x273c
      0: system.cpu.dcache: functionalAccess: WriteReq [273c:273f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [273c:273f]
      0: system.cpu.icache: functionalAccess: WriteReq [273c:273f] 
      0: global: Write from .functional of size 4 on address 0x273c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0740->0x2740
      0: system.cpu.dcache: functionalAccess: WriteReq [2740:2743] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2740:2743]
      0: system.cpu.icache: functionalAccess: WriteReq [2740:2743] 
      0: global: Write from .functional of size 4 on address 0x2740 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0744->0x2744
      0: system.cpu.dcache: functionalAccess: WriteReq [2744:2747] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2744:2747]
      0: system.cpu.icache: functionalAccess: WriteReq [2744:2747] 
      0: global: Write from .functional of size 4 on address 0x2744 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0748->0x2748
      0: system.cpu.dcache: functionalAccess: WriteReq [2748:274b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2748:274b]
      0: system.cpu.icache: functionalAccess: WriteReq [2748:274b] 
      0: global: Write from .functional of size 4 on address 0x2748 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff074c->0x274c
      0: system.cpu.dcache: functionalAccess: WriteReq [274c:274f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [274c:274f]
      0: system.cpu.icache: functionalAccess: WriteReq [274c:274f] 
      0: global: Write from .functional of size 4 on address 0x274c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0750->0x2750
      0: system.cpu.dcache: functionalAccess: WriteReq [2750:2753] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2750:2753]
      0: system.cpu.icache: functionalAccess: WriteReq [2750:2753] 
      0: global: Write from .functional of size 4 on address 0x2750 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0754->0x2754
      0: system.cpu.dcache: functionalAccess: WriteReq [2754:2757] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2754:2757]
      0: system.cpu.icache: functionalAccess: WriteReq [2754:2757] 
      0: global: Write from .functional of size 4 on address 0x2754 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0758->0x2758
      0: system.cpu.dcache: functionalAccess: WriteReq [2758:275b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2758:275b]
      0: system.cpu.icache: functionalAccess: WriteReq [2758:275b] 
      0: global: Write from .functional of size 4 on address 0x2758 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff075c->0x275c
      0: system.cpu.dcache: functionalAccess: WriteReq [275c:275f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [275c:275f]
      0: system.cpu.icache: functionalAccess: WriteReq [275c:275f] 
      0: global: Write from .functional of size 4 on address 0x275c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0760->0x2760
      0: system.cpu.dcache: functionalAccess: WriteReq [2760:2763] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2760:2763]
      0: system.cpu.icache: functionalAccess: WriteReq [2760:2763] 
      0: global: Write from .functional of size 4 on address 0x2760 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0764->0x2764
      0: system.cpu.dcache: functionalAccess: WriteReq [2764:2767] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2764:2767]
      0: system.cpu.icache: functionalAccess: WriteReq [2764:2767] 
      0: global: Write from .functional of size 4 on address 0x2764 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0768->0x2768
      0: system.cpu.dcache: functionalAccess: WriteReq [2768:276b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2768:276b]
      0: system.cpu.icache: functionalAccess: WriteReq [2768:276b] 
      0: global: Write from .functional of size 4 on address 0x2768 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff076c->0x276c
      0: system.cpu.dcache: functionalAccess: WriteReq [276c:276f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [276c:276f]
      0: system.cpu.icache: functionalAccess: WriteReq [276c:276f] 
      0: global: Write from .functional of size 4 on address 0x276c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0770->0x2770
      0: system.cpu.dcache: functionalAccess: WriteReq [2770:2773] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2770:2773]
      0: system.cpu.icache: functionalAccess: WriteReq [2770:2773] 
      0: global: Write from .functional of size 4 on address 0x2770 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0774->0x2774
      0: system.cpu.dcache: functionalAccess: WriteReq [2774:2777] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2774:2777]
      0: system.cpu.icache: functionalAccess: WriteReq [2774:2777] 
      0: global: Write from .functional of size 4 on address 0x2774 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0778->0x2778
      0: system.cpu.dcache: functionalAccess: WriteReq [2778:277b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2778:277b]
      0: system.cpu.icache: functionalAccess: WriteReq [2778:277b] 
      0: global: Write from .functional of size 4 on address 0x2778 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff077c->0x277c
      0: system.cpu.dcache: functionalAccess: WriteReq [277c:277f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [277c:277f]
      0: system.cpu.icache: functionalAccess: WriteReq [277c:277f] 
      0: global: Write from .functional of size 4 on address 0x277c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0780->0x2780
      0: system.cpu.dcache: functionalAccess: WriteReq [2780:2783] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2780:2783]
      0: system.cpu.icache: functionalAccess: WriteReq [2780:2783] 
      0: global: Write from .functional of size 4 on address 0x2780 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0784->0x2784
      0: system.cpu.dcache: functionalAccess: WriteReq [2784:2787] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2784:2787]
      0: system.cpu.icache: functionalAccess: WriteReq [2784:2787] 
      0: global: Write from .functional of size 4 on address 0x2784 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0788->0x2788
      0: system.cpu.dcache: functionalAccess: WriteReq [2788:278b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2788:278b]
      0: system.cpu.icache: functionalAccess: WriteReq [2788:278b] 
      0: global: Write from .functional of size 4 on address 0x2788 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff078c->0x278c
      0: system.cpu.dcache: functionalAccess: WriteReq [278c:278f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [278c:278f]
      0: system.cpu.icache: functionalAccess: WriteReq [278c:278f] 
      0: global: Write from .functional of size 4 on address 0x278c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0790->0x2790
      0: system.cpu.dcache: functionalAccess: WriteReq [2790:2793] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2790:2793]
      0: system.cpu.icache: functionalAccess: WriteReq [2790:2793] 
      0: global: Write from .functional of size 4 on address 0x2790 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0794->0x2794
      0: system.cpu.dcache: functionalAccess: WriteReq [2794:2797] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2794:2797]
      0: system.cpu.icache: functionalAccess: WriteReq [2794:2797] 
      0: global: Write from .functional of size 4 on address 0x2794 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0798->0x2798
      0: system.cpu.dcache: functionalAccess: WriteReq [2798:279b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2798:279b]
      0: system.cpu.icache: functionalAccess: WriteReq [2798:279b] 
      0: global: Write from .functional of size 4 on address 0x2798 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff079c->0x279c
      0: system.cpu.dcache: functionalAccess: WriteReq [279c:279f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [279c:279f]
      0: system.cpu.icache: functionalAccess: WriteReq [279c:279f] 
      0: global: Write from .functional of size 4 on address 0x279c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07a0->0x27a0
      0: system.cpu.dcache: functionalAccess: WriteReq [27a0:27a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27a0:27a3]
      0: system.cpu.icache: functionalAccess: WriteReq [27a0:27a3] 
      0: global: Write from .functional of size 4 on address 0x27a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07a4->0x27a4
      0: system.cpu.dcache: functionalAccess: WriteReq [27a4:27a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27a4:27a7]
      0: system.cpu.icache: functionalAccess: WriteReq [27a4:27a7] 
      0: global: Write from .functional of size 4 on address 0x27a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07a8->0x27a8
      0: system.cpu.dcache: functionalAccess: WriteReq [27a8:27ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27a8:27ab]
      0: system.cpu.icache: functionalAccess: WriteReq [27a8:27ab] 
      0: global: Write from .functional of size 4 on address 0x27a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07ac->0x27ac
      0: system.cpu.dcache: functionalAccess: WriteReq [27ac:27af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27ac:27af]
      0: system.cpu.icache: functionalAccess: WriteReq [27ac:27af] 
      0: global: Write from .functional of size 4 on address 0x27ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07b0->0x27b0
      0: system.cpu.dcache: functionalAccess: WriteReq [27b0:27b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27b0:27b3]
      0: system.cpu.icache: functionalAccess: WriteReq [27b0:27b3] 
      0: global: Write from .functional of size 4 on address 0x27b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07b4->0x27b4
      0: system.cpu.dcache: functionalAccess: WriteReq [27b4:27b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27b4:27b7]
      0: system.cpu.icache: functionalAccess: WriteReq [27b4:27b7] 
      0: global: Write from .functional of size 4 on address 0x27b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07b8->0x27b8
      0: system.cpu.dcache: functionalAccess: WriteReq [27b8:27bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27b8:27bb]
      0: system.cpu.icache: functionalAccess: WriteReq [27b8:27bb] 
      0: global: Write from .functional of size 4 on address 0x27b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07bc->0x27bc
      0: system.cpu.dcache: functionalAccess: WriteReq [27bc:27bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27bc:27bf]
      0: system.cpu.icache: functionalAccess: WriteReq [27bc:27bf] 
      0: global: Write from .functional of size 4 on address 0x27bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07c0->0x27c0
      0: system.cpu.dcache: functionalAccess: WriteReq [27c0:27c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27c0:27c3]
      0: system.cpu.icache: functionalAccess: WriteReq [27c0:27c3] 
      0: global: Write from .functional of size 4 on address 0x27c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07c4->0x27c4
      0: system.cpu.dcache: functionalAccess: WriteReq [27c4:27c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27c4:27c7]
      0: system.cpu.icache: functionalAccess: WriteReq [27c4:27c7] 
      0: global: Write from .functional of size 4 on address 0x27c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07c8->0x27c8
      0: system.cpu.dcache: functionalAccess: WriteReq [27c8:27cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27c8:27cb]
      0: system.cpu.icache: functionalAccess: WriteReq [27c8:27cb] 
      0: global: Write from .functional of size 4 on address 0x27c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07cc->0x27cc
      0: system.cpu.dcache: functionalAccess: WriteReq [27cc:27cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27cc:27cf]
      0: system.cpu.icache: functionalAccess: WriteReq [27cc:27cf] 
      0: global: Write from .functional of size 4 on address 0x27cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07d0->0x27d0
      0: system.cpu.dcache: functionalAccess: WriteReq [27d0:27d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27d0:27d3]
      0: system.cpu.icache: functionalAccess: WriteReq [27d0:27d3] 
      0: global: Write from .functional of size 4 on address 0x27d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07d4->0x27d4
      0: system.cpu.dcache: functionalAccess: WriteReq [27d4:27d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27d4:27d7]
      0: system.cpu.icache: functionalAccess: WriteReq [27d4:27d7] 
      0: global: Write from .functional of size 4 on address 0x27d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07d8->0x27d8
      0: system.cpu.dcache: functionalAccess: WriteReq [27d8:27db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27d8:27db]
      0: system.cpu.icache: functionalAccess: WriteReq [27d8:27db] 
      0: global: Write from .functional of size 4 on address 0x27d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07dc->0x27dc
      0: system.cpu.dcache: functionalAccess: WriteReq [27dc:27df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27dc:27df]
      0: system.cpu.icache: functionalAccess: WriteReq [27dc:27df] 
      0: global: Write from .functional of size 4 on address 0x27dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07e0->0x27e0
      0: system.cpu.dcache: functionalAccess: WriteReq [27e0:27e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27e0:27e3]
      0: system.cpu.icache: functionalAccess: WriteReq [27e0:27e3] 
      0: global: Write from .functional of size 4 on address 0x27e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07e4->0x27e4
      0: system.cpu.dcache: functionalAccess: WriteReq [27e4:27e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27e4:27e7]
      0: system.cpu.icache: functionalAccess: WriteReq [27e4:27e7] 
      0: global: Write from .functional of size 4 on address 0x27e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07e8->0x27e8
      0: system.cpu.dcache: functionalAccess: WriteReq [27e8:27eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27e8:27eb]
      0: system.cpu.icache: functionalAccess: WriteReq [27e8:27eb] 
      0: global: Write from .functional of size 4 on address 0x27e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07ec->0x27ec
      0: system.cpu.dcache: functionalAccess: WriteReq [27ec:27ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27ec:27ef]
      0: system.cpu.icache: functionalAccess: WriteReq [27ec:27ef] 
      0: global: Write from .functional of size 4 on address 0x27ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07f0->0x27f0
      0: system.cpu.dcache: functionalAccess: WriteReq [27f0:27f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27f0:27f3]
      0: system.cpu.icache: functionalAccess: WriteReq [27f0:27f3] 
      0: global: Write from .functional of size 4 on address 0x27f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07f4->0x27f4
      0: system.cpu.dcache: functionalAccess: WriteReq [27f4:27f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27f4:27f7]
      0: system.cpu.icache: functionalAccess: WriteReq [27f4:27f7] 
      0: global: Write from .functional of size 4 on address 0x27f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07f8->0x27f8
      0: system.cpu.dcache: functionalAccess: WriteReq [27f8:27fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27f8:27fb]
      0: system.cpu.icache: functionalAccess: WriteReq [27f8:27fb] 
      0: global: Write from .functional of size 4 on address 0x27f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff07fc->0x27fc
      0: system.cpu.dcache: functionalAccess: WriteReq [27fc:27ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [27fc:27ff]
      0: system.cpu.icache: functionalAccess: WriteReq [27fc:27ff] 
      0: global: Write from .functional of size 4 on address 0x27fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0800->0x2800
      0: system.cpu.dcache: functionalAccess: WriteReq [2800:2803] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2800:2803]
      0: system.cpu.icache: functionalAccess: WriteReq [2800:2803] 
      0: global: Write from .functional of size 4 on address 0x2800 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0804->0x2804
      0: system.cpu.dcache: functionalAccess: WriteReq [2804:2807] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2804:2807]
      0: system.cpu.icache: functionalAccess: WriteReq [2804:2807] 
      0: global: Write from .functional of size 4 on address 0x2804 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0808->0x2808
      0: system.cpu.dcache: functionalAccess: WriteReq [2808:280b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2808:280b]
      0: system.cpu.icache: functionalAccess: WriteReq [2808:280b] 
      0: global: Write from .functional of size 4 on address 0x2808 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff080c->0x280c
      0: system.cpu.dcache: functionalAccess: WriteReq [280c:280f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [280c:280f]
      0: system.cpu.icache: functionalAccess: WriteReq [280c:280f] 
      0: global: Write from .functional of size 4 on address 0x280c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0810->0x2810
      0: system.cpu.dcache: functionalAccess: WriteReq [2810:2813] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2810:2813]
      0: system.cpu.icache: functionalAccess: WriteReq [2810:2813] 
      0: global: Write from .functional of size 4 on address 0x2810 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0814->0x2814
      0: system.cpu.dcache: functionalAccess: WriteReq [2814:2817] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2814:2817]
      0: system.cpu.icache: functionalAccess: WriteReq [2814:2817] 
      0: global: Write from .functional of size 4 on address 0x2814 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0818->0x2818
      0: system.cpu.dcache: functionalAccess: WriteReq [2818:281b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2818:281b]
      0: system.cpu.icache: functionalAccess: WriteReq [2818:281b] 
      0: global: Write from .functional of size 4 on address 0x2818 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff081c->0x281c
      0: system.cpu.dcache: functionalAccess: WriteReq [281c:281f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [281c:281f]
      0: system.cpu.icache: functionalAccess: WriteReq [281c:281f] 
      0: global: Write from .functional of size 4 on address 0x281c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0820->0x2820
      0: system.cpu.dcache: functionalAccess: WriteReq [2820:2823] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2820:2823]
      0: system.cpu.icache: functionalAccess: WriteReq [2820:2823] 
      0: global: Write from .functional of size 4 on address 0x2820 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0824->0x2824
      0: system.cpu.dcache: functionalAccess: WriteReq [2824:2827] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2824:2827]
      0: system.cpu.icache: functionalAccess: WriteReq [2824:2827] 
      0: global: Write from .functional of size 4 on address 0x2824 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0828->0x2828
      0: system.cpu.dcache: functionalAccess: WriteReq [2828:282b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2828:282b]
      0: system.cpu.icache: functionalAccess: WriteReq [2828:282b] 
      0: global: Write from .functional of size 4 on address 0x2828 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff082c->0x282c
      0: system.cpu.dcache: functionalAccess: WriteReq [282c:282f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [282c:282f]
      0: system.cpu.icache: functionalAccess: WriteReq [282c:282f] 
      0: global: Write from .functional of size 4 on address 0x282c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0830->0x2830
      0: system.cpu.dcache: functionalAccess: WriteReq [2830:2833] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2830:2833]
      0: system.cpu.icache: functionalAccess: WriteReq [2830:2833] 
      0: global: Write from .functional of size 4 on address 0x2830 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0834->0x2834
      0: system.cpu.dcache: functionalAccess: WriteReq [2834:2837] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2834:2837]
      0: system.cpu.icache: functionalAccess: WriteReq [2834:2837] 
      0: global: Write from .functional of size 4 on address 0x2834 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0838->0x2838
      0: system.cpu.dcache: functionalAccess: WriteReq [2838:283b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2838:283b]
      0: system.cpu.icache: functionalAccess: WriteReq [2838:283b] 
      0: global: Write from .functional of size 4 on address 0x2838 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff083c->0x283c
      0: system.cpu.dcache: functionalAccess: WriteReq [283c:283f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [283c:283f]
      0: system.cpu.icache: functionalAccess: WriteReq [283c:283f] 
      0: global: Write from .functional of size 4 on address 0x283c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0840->0x2840
      0: system.cpu.dcache: functionalAccess: WriteReq [2840:2843] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2840:2843]
      0: system.cpu.icache: functionalAccess: WriteReq [2840:2843] 
      0: global: Write from .functional of size 4 on address 0x2840 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0844->0x2844
      0: system.cpu.dcache: functionalAccess: WriteReq [2844:2847] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2844:2847]
      0: system.cpu.icache: functionalAccess: WriteReq [2844:2847] 
      0: global: Write from .functional of size 4 on address 0x2844 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0848->0x2848
      0: system.cpu.dcache: functionalAccess: WriteReq [2848:284b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2848:284b]
      0: system.cpu.icache: functionalAccess: WriteReq [2848:284b] 
      0: global: Write from .functional of size 4 on address 0x2848 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff084c->0x284c
      0: system.cpu.dcache: functionalAccess: WriteReq [284c:284f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [284c:284f]
      0: system.cpu.icache: functionalAccess: WriteReq [284c:284f] 
      0: global: Write from .functional of size 4 on address 0x284c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0850->0x2850
      0: system.cpu.dcache: functionalAccess: WriteReq [2850:2853] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2850:2853]
      0: system.cpu.icache: functionalAccess: WriteReq [2850:2853] 
      0: global: Write from .functional of size 4 on address 0x2850 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0854->0x2854
      0: system.cpu.dcache: functionalAccess: WriteReq [2854:2857] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2854:2857]
      0: system.cpu.icache: functionalAccess: WriteReq [2854:2857] 
      0: global: Write from .functional of size 4 on address 0x2854 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0858->0x2858
      0: system.cpu.dcache: functionalAccess: WriteReq [2858:285b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2858:285b]
      0: system.cpu.icache: functionalAccess: WriteReq [2858:285b] 
      0: global: Write from .functional of size 4 on address 0x2858 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff085c->0x285c
      0: system.cpu.dcache: functionalAccess: WriteReq [285c:285f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [285c:285f]
      0: system.cpu.icache: functionalAccess: WriteReq [285c:285f] 
      0: global: Write from .functional of size 4 on address 0x285c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0860->0x2860
      0: system.cpu.dcache: functionalAccess: WriteReq [2860:2863] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2860:2863]
      0: system.cpu.icache: functionalAccess: WriteReq [2860:2863] 
      0: global: Write from .functional of size 4 on address 0x2860 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0864->0x2864
      0: system.cpu.dcache: functionalAccess: WriteReq [2864:2867] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2864:2867]
      0: system.cpu.icache: functionalAccess: WriteReq [2864:2867] 
      0: global: Write from .functional of size 4 on address 0x2864 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0868->0x2868
      0: system.cpu.dcache: functionalAccess: WriteReq [2868:286b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2868:286b]
      0: system.cpu.icache: functionalAccess: WriteReq [2868:286b] 
      0: global: Write from .functional of size 4 on address 0x2868 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff086c->0x286c
      0: system.cpu.dcache: functionalAccess: WriteReq [286c:286f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [286c:286f]
      0: system.cpu.icache: functionalAccess: WriteReq [286c:286f] 
      0: global: Write from .functional of size 4 on address 0x286c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0870->0x2870
      0: system.cpu.dcache: functionalAccess: WriteReq [2870:2873] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2870:2873]
      0: system.cpu.icache: functionalAccess: WriteReq [2870:2873] 
      0: global: Write from .functional of size 4 on address 0x2870 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0874->0x2874
      0: system.cpu.dcache: functionalAccess: WriteReq [2874:2877] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2874:2877]
      0: system.cpu.icache: functionalAccess: WriteReq [2874:2877] 
      0: global: Write from .functional of size 4 on address 0x2874 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0878->0x2878
      0: system.cpu.dcache: functionalAccess: WriteReq [2878:287b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2878:287b]
      0: system.cpu.icache: functionalAccess: WriteReq [2878:287b] 
      0: global: Write from .functional of size 4 on address 0x2878 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff087c->0x287c
      0: system.cpu.dcache: functionalAccess: WriteReq [287c:287f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [287c:287f]
      0: system.cpu.icache: functionalAccess: WriteReq [287c:287f] 
      0: global: Write from .functional of size 4 on address 0x287c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0880->0x2880
      0: system.cpu.dcache: functionalAccess: WriteReq [2880:2883] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2880:2883]
      0: system.cpu.icache: functionalAccess: WriteReq [2880:2883] 
      0: global: Write from .functional of size 4 on address 0x2880 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0884->0x2884
      0: system.cpu.dcache: functionalAccess: WriteReq [2884:2887] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2884:2887]
      0: system.cpu.icache: functionalAccess: WriteReq [2884:2887] 
      0: global: Write from .functional of size 4 on address 0x2884 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0888->0x2888
      0: system.cpu.dcache: functionalAccess: WriteReq [2888:288b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2888:288b]
      0: system.cpu.icache: functionalAccess: WriteReq [2888:288b] 
      0: global: Write from .functional of size 4 on address 0x2888 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff088c->0x288c
      0: system.cpu.dcache: functionalAccess: WriteReq [288c:288f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [288c:288f]
      0: system.cpu.icache: functionalAccess: WriteReq [288c:288f] 
      0: global: Write from .functional of size 4 on address 0x288c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0890->0x2890
      0: system.cpu.dcache: functionalAccess: WriteReq [2890:2893] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2890:2893]
      0: system.cpu.icache: functionalAccess: WriteReq [2890:2893] 
      0: global: Write from .functional of size 4 on address 0x2890 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0894->0x2894
      0: system.cpu.dcache: functionalAccess: WriteReq [2894:2897] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2894:2897]
      0: system.cpu.icache: functionalAccess: WriteReq [2894:2897] 
      0: global: Write from .functional of size 4 on address 0x2894 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0898->0x2898
      0: system.cpu.dcache: functionalAccess: WriteReq [2898:289b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2898:289b]
      0: system.cpu.icache: functionalAccess: WriteReq [2898:289b] 
      0: global: Write from .functional of size 4 on address 0x2898 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff089c->0x289c
      0: system.cpu.dcache: functionalAccess: WriteReq [289c:289f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [289c:289f]
      0: system.cpu.icache: functionalAccess: WriteReq [289c:289f] 
      0: global: Write from .functional of size 4 on address 0x289c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08a0->0x28a0
      0: system.cpu.dcache: functionalAccess: WriteReq [28a0:28a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28a0:28a3]
      0: system.cpu.icache: functionalAccess: WriteReq [28a0:28a3] 
      0: global: Write from .functional of size 4 on address 0x28a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08a4->0x28a4
      0: system.cpu.dcache: functionalAccess: WriteReq [28a4:28a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28a4:28a7]
      0: system.cpu.icache: functionalAccess: WriteReq [28a4:28a7] 
      0: global: Write from .functional of size 4 on address 0x28a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08a8->0x28a8
      0: system.cpu.dcache: functionalAccess: WriteReq [28a8:28ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28a8:28ab]
      0: system.cpu.icache: functionalAccess: WriteReq [28a8:28ab] 
      0: global: Write from .functional of size 4 on address 0x28a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08ac->0x28ac
      0: system.cpu.dcache: functionalAccess: WriteReq [28ac:28af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28ac:28af]
      0: system.cpu.icache: functionalAccess: WriteReq [28ac:28af] 
      0: global: Write from .functional of size 4 on address 0x28ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08b0->0x28b0
      0: system.cpu.dcache: functionalAccess: WriteReq [28b0:28b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28b0:28b3]
      0: system.cpu.icache: functionalAccess: WriteReq [28b0:28b3] 
      0: global: Write from .functional of size 4 on address 0x28b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08b4->0x28b4
      0: system.cpu.dcache: functionalAccess: WriteReq [28b4:28b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28b4:28b7]
      0: system.cpu.icache: functionalAccess: WriteReq [28b4:28b7] 
      0: global: Write from .functional of size 4 on address 0x28b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08b8->0x28b8
      0: system.cpu.dcache: functionalAccess: WriteReq [28b8:28bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28b8:28bb]
      0: system.cpu.icache: functionalAccess: WriteReq [28b8:28bb] 
      0: global: Write from .functional of size 4 on address 0x28b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08bc->0x28bc
      0: system.cpu.dcache: functionalAccess: WriteReq [28bc:28bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28bc:28bf]
      0: system.cpu.icache: functionalAccess: WriteReq [28bc:28bf] 
      0: global: Write from .functional of size 4 on address 0x28bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08c0->0x28c0
      0: system.cpu.dcache: functionalAccess: WriteReq [28c0:28c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28c0:28c3]
      0: system.cpu.icache: functionalAccess: WriteReq [28c0:28c3] 
      0: global: Write from .functional of size 4 on address 0x28c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08c4->0x28c4
      0: system.cpu.dcache: functionalAccess: WriteReq [28c4:28c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28c4:28c7]
      0: system.cpu.icache: functionalAccess: WriteReq [28c4:28c7] 
      0: global: Write from .functional of size 4 on address 0x28c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08c8->0x28c8
      0: system.cpu.dcache: functionalAccess: WriteReq [28c8:28cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28c8:28cb]
      0: system.cpu.icache: functionalAccess: WriteReq [28c8:28cb] 
      0: global: Write from .functional of size 4 on address 0x28c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08cc->0x28cc
      0: system.cpu.dcache: functionalAccess: WriteReq [28cc:28cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28cc:28cf]
      0: system.cpu.icache: functionalAccess: WriteReq [28cc:28cf] 
      0: global: Write from .functional of size 4 on address 0x28cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08d0->0x28d0
      0: system.cpu.dcache: functionalAccess: WriteReq [28d0:28d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28d0:28d3]
      0: system.cpu.icache: functionalAccess: WriteReq [28d0:28d3] 
      0: global: Write from .functional of size 4 on address 0x28d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08d4->0x28d4
      0: system.cpu.dcache: functionalAccess: WriteReq [28d4:28d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28d4:28d7]
      0: system.cpu.icache: functionalAccess: WriteReq [28d4:28d7] 
      0: global: Write from .functional of size 4 on address 0x28d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08d8->0x28d8
      0: system.cpu.dcache: functionalAccess: WriteReq [28d8:28db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28d8:28db]
      0: system.cpu.icache: functionalAccess: WriteReq [28d8:28db] 
      0: global: Write from .functional of size 4 on address 0x28d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08dc->0x28dc
      0: system.cpu.dcache: functionalAccess: WriteReq [28dc:28df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28dc:28df]
      0: system.cpu.icache: functionalAccess: WriteReq [28dc:28df] 
      0: global: Write from .functional of size 4 on address 0x28dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08e0->0x28e0
      0: system.cpu.dcache: functionalAccess: WriteReq [28e0:28e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28e0:28e3]
      0: system.cpu.icache: functionalAccess: WriteReq [28e0:28e3] 
      0: global: Write from .functional of size 4 on address 0x28e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08e4->0x28e4
      0: system.cpu.dcache: functionalAccess: WriteReq [28e4:28e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28e4:28e7]
      0: system.cpu.icache: functionalAccess: WriteReq [28e4:28e7] 
      0: global: Write from .functional of size 4 on address 0x28e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08e8->0x28e8
      0: system.cpu.dcache: functionalAccess: WriteReq [28e8:28eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28e8:28eb]
      0: system.cpu.icache: functionalAccess: WriteReq [28e8:28eb] 
      0: global: Write from .functional of size 4 on address 0x28e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08ec->0x28ec
      0: system.cpu.dcache: functionalAccess: WriteReq [28ec:28ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28ec:28ef]
      0: system.cpu.icache: functionalAccess: WriteReq [28ec:28ef] 
      0: global: Write from .functional of size 4 on address 0x28ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08f0->0x28f0
      0: system.cpu.dcache: functionalAccess: WriteReq [28f0:28f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28f0:28f3]
      0: system.cpu.icache: functionalAccess: WriteReq [28f0:28f3] 
      0: global: Write from .functional of size 4 on address 0x28f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08f4->0x28f4
      0: system.cpu.dcache: functionalAccess: WriteReq [28f4:28f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28f4:28f7]
      0: system.cpu.icache: functionalAccess: WriteReq [28f4:28f7] 
      0: global: Write from .functional of size 4 on address 0x28f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08f8->0x28f8
      0: system.cpu.dcache: functionalAccess: WriteReq [28f8:28fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28f8:28fb]
      0: system.cpu.icache: functionalAccess: WriteReq [28f8:28fb] 
      0: global: Write from .functional of size 4 on address 0x28f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff08fc->0x28fc
      0: system.cpu.dcache: functionalAccess: WriteReq [28fc:28ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [28fc:28ff]
      0: system.cpu.icache: functionalAccess: WriteReq [28fc:28ff] 
      0: global: Write from .functional of size 4 on address 0x28fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0900->0x2900
      0: system.cpu.dcache: functionalAccess: WriteReq [2900:2903] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2900:2903]
      0: system.cpu.icache: functionalAccess: WriteReq [2900:2903] 
      0: global: Write from .functional of size 4 on address 0x2900 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0904->0x2904
      0: system.cpu.dcache: functionalAccess: WriteReq [2904:2907] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2904:2907]
      0: system.cpu.icache: functionalAccess: WriteReq [2904:2907] 
      0: global: Write from .functional of size 4 on address 0x2904 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0908->0x2908
      0: system.cpu.dcache: functionalAccess: WriteReq [2908:290b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2908:290b]
      0: system.cpu.icache: functionalAccess: WriteReq [2908:290b] 
      0: global: Write from .functional of size 4 on address 0x2908 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff090c->0x290c
      0: system.cpu.dcache: functionalAccess: WriteReq [290c:290f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [290c:290f]
      0: system.cpu.icache: functionalAccess: WriteReq [290c:290f] 
      0: global: Write from .functional of size 4 on address 0x290c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0910->0x2910
      0: system.cpu.dcache: functionalAccess: WriteReq [2910:2913] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2910:2913]
      0: system.cpu.icache: functionalAccess: WriteReq [2910:2913] 
      0: global: Write from .functional of size 4 on address 0x2910 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0914->0x2914
      0: system.cpu.dcache: functionalAccess: WriteReq [2914:2917] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2914:2917]
      0: system.cpu.icache: functionalAccess: WriteReq [2914:2917] 
      0: global: Write from .functional of size 4 on address 0x2914 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0918->0x2918
      0: system.cpu.dcache: functionalAccess: WriteReq [2918:291b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2918:291b]
      0: system.cpu.icache: functionalAccess: WriteReq [2918:291b] 
      0: global: Write from .functional of size 4 on address 0x2918 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff091c->0x291c
      0: system.cpu.dcache: functionalAccess: WriteReq [291c:291f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [291c:291f]
      0: system.cpu.icache: functionalAccess: WriteReq [291c:291f] 
      0: global: Write from .functional of size 4 on address 0x291c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0920->0x2920
      0: system.cpu.dcache: functionalAccess: WriteReq [2920:2923] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2920:2923]
      0: system.cpu.icache: functionalAccess: WriteReq [2920:2923] 
      0: global: Write from .functional of size 4 on address 0x2920 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0924->0x2924
      0: system.cpu.dcache: functionalAccess: WriteReq [2924:2927] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2924:2927]
      0: system.cpu.icache: functionalAccess: WriteReq [2924:2927] 
      0: global: Write from .functional of size 4 on address 0x2924 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0928->0x2928
      0: system.cpu.dcache: functionalAccess: WriteReq [2928:292b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2928:292b]
      0: system.cpu.icache: functionalAccess: WriteReq [2928:292b] 
      0: global: Write from .functional of size 4 on address 0x2928 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff092c->0x292c
      0: system.cpu.dcache: functionalAccess: WriteReq [292c:292f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [292c:292f]
      0: system.cpu.icache: functionalAccess: WriteReq [292c:292f] 
      0: global: Write from .functional of size 4 on address 0x292c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0930->0x2930
      0: system.cpu.dcache: functionalAccess: WriteReq [2930:2933] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2930:2933]
      0: system.cpu.icache: functionalAccess: WriteReq [2930:2933] 
      0: global: Write from .functional of size 4 on address 0x2930 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0934->0x2934
      0: system.cpu.dcache: functionalAccess: WriteReq [2934:2937] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2934:2937]
      0: system.cpu.icache: functionalAccess: WriteReq [2934:2937] 
      0: global: Write from .functional of size 4 on address 0x2934 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0938->0x2938
      0: system.cpu.dcache: functionalAccess: WriteReq [2938:293b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2938:293b]
      0: system.cpu.icache: functionalAccess: WriteReq [2938:293b] 
      0: global: Write from .functional of size 4 on address 0x2938 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff093c->0x293c
      0: system.cpu.dcache: functionalAccess: WriteReq [293c:293f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [293c:293f]
      0: system.cpu.icache: functionalAccess: WriteReq [293c:293f] 
      0: global: Write from .functional of size 4 on address 0x293c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0940->0x2940
      0: system.cpu.dcache: functionalAccess: WriteReq [2940:2943] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2940:2943]
      0: system.cpu.icache: functionalAccess: WriteReq [2940:2943] 
      0: global: Write from .functional of size 4 on address 0x2940 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0944->0x2944
      0: system.cpu.dcache: functionalAccess: WriteReq [2944:2947] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2944:2947]
      0: system.cpu.icache: functionalAccess: WriteReq [2944:2947] 
      0: global: Write from .functional of size 4 on address 0x2944 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0948->0x2948
      0: system.cpu.dcache: functionalAccess: WriteReq [2948:294b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2948:294b]
      0: system.cpu.icache: functionalAccess: WriteReq [2948:294b] 
      0: global: Write from .functional of size 4 on address 0x2948 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff094c->0x294c
      0: system.cpu.dcache: functionalAccess: WriteReq [294c:294f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [294c:294f]
      0: system.cpu.icache: functionalAccess: WriteReq [294c:294f] 
      0: global: Write from .functional of size 4 on address 0x294c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0950->0x2950
      0: system.cpu.dcache: functionalAccess: WriteReq [2950:2953] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2950:2953]
      0: system.cpu.icache: functionalAccess: WriteReq [2950:2953] 
      0: global: Write from .functional of size 4 on address 0x2950 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0954->0x2954
      0: system.cpu.dcache: functionalAccess: WriteReq [2954:2957] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2954:2957]
      0: system.cpu.icache: functionalAccess: WriteReq [2954:2957] 
      0: global: Write from .functional of size 4 on address 0x2954 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0958->0x2958
      0: system.cpu.dcache: functionalAccess: WriteReq [2958:295b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2958:295b]
      0: system.cpu.icache: functionalAccess: WriteReq [2958:295b] 
      0: global: Write from .functional of size 4 on address 0x2958 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff095c->0x295c
      0: system.cpu.dcache: functionalAccess: WriteReq [295c:295f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [295c:295f]
      0: system.cpu.icache: functionalAccess: WriteReq [295c:295f] 
      0: global: Write from .functional of size 4 on address 0x295c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0960->0x2960
      0: system.cpu.dcache: functionalAccess: WriteReq [2960:2963] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2960:2963]
      0: system.cpu.icache: functionalAccess: WriteReq [2960:2963] 
      0: global: Write from .functional of size 4 on address 0x2960 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0964->0x2964
      0: system.cpu.dcache: functionalAccess: WriteReq [2964:2967] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2964:2967]
      0: system.cpu.icache: functionalAccess: WriteReq [2964:2967] 
      0: global: Write from .functional of size 4 on address 0x2964 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0968->0x2968
      0: system.cpu.dcache: functionalAccess: WriteReq [2968:296b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2968:296b]
      0: system.cpu.icache: functionalAccess: WriteReq [2968:296b] 
      0: global: Write from .functional of size 4 on address 0x2968 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff096c->0x296c
      0: system.cpu.dcache: functionalAccess: WriteReq [296c:296f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [296c:296f]
      0: system.cpu.icache: functionalAccess: WriteReq [296c:296f] 
      0: global: Write from .functional of size 4 on address 0x296c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0970->0x2970
      0: system.cpu.dcache: functionalAccess: WriteReq [2970:2973] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2970:2973]
      0: system.cpu.icache: functionalAccess: WriteReq [2970:2973] 
      0: global: Write from .functional of size 4 on address 0x2970 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0974->0x2974
      0: system.cpu.dcache: functionalAccess: WriteReq [2974:2977] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2974:2977]
      0: system.cpu.icache: functionalAccess: WriteReq [2974:2977] 
      0: global: Write from .functional of size 4 on address 0x2974 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0978->0x2978
      0: system.cpu.dcache: functionalAccess: WriteReq [2978:297b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2978:297b]
      0: system.cpu.icache: functionalAccess: WriteReq [2978:297b] 
      0: global: Write from .functional of size 4 on address 0x2978 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff097c->0x297c
      0: system.cpu.dcache: functionalAccess: WriteReq [297c:297f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [297c:297f]
      0: system.cpu.icache: functionalAccess: WriteReq [297c:297f] 
      0: global: Write from .functional of size 4 on address 0x297c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0980->0x2980
      0: system.cpu.dcache: functionalAccess: WriteReq [2980:2983] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2980:2983]
      0: system.cpu.icache: functionalAccess: WriteReq [2980:2983] 
      0: global: Write from .functional of size 4 on address 0x2980 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0984->0x2984
      0: system.cpu.dcache: functionalAccess: WriteReq [2984:2987] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2984:2987]
      0: system.cpu.icache: functionalAccess: WriteReq [2984:2987] 
      0: global: Write from .functional of size 4 on address 0x2984 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0988->0x2988
      0: system.cpu.dcache: functionalAccess: WriteReq [2988:298b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2988:298b]
      0: system.cpu.icache: functionalAccess: WriteReq [2988:298b] 
      0: global: Write from .functional of size 4 on address 0x2988 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff098c->0x298c
      0: system.cpu.dcache: functionalAccess: WriteReq [298c:298f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [298c:298f]
      0: system.cpu.icache: functionalAccess: WriteReq [298c:298f] 
      0: global: Write from .functional of size 4 on address 0x298c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0990->0x2990
      0: system.cpu.dcache: functionalAccess: WriteReq [2990:2993] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2990:2993]
      0: system.cpu.icache: functionalAccess: WriteReq [2990:2993] 
      0: global: Write from .functional of size 4 on address 0x2990 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0994->0x2994
      0: system.cpu.dcache: functionalAccess: WriteReq [2994:2997] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2994:2997]
      0: system.cpu.icache: functionalAccess: WriteReq [2994:2997] 
      0: global: Write from .functional of size 4 on address 0x2994 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0998->0x2998
      0: system.cpu.dcache: functionalAccess: WriteReq [2998:299b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2998:299b]
      0: system.cpu.icache: functionalAccess: WriteReq [2998:299b] 
      0: global: Write from .functional of size 4 on address 0x2998 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff099c->0x299c
      0: system.cpu.dcache: functionalAccess: WriteReq [299c:299f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [299c:299f]
      0: system.cpu.icache: functionalAccess: WriteReq [299c:299f] 
      0: global: Write from .functional of size 4 on address 0x299c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09a0->0x29a0
      0: system.cpu.dcache: functionalAccess: WriteReq [29a0:29a3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29a0:29a3]
      0: system.cpu.icache: functionalAccess: WriteReq [29a0:29a3] 
      0: global: Write from .functional of size 4 on address 0x29a0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09a4->0x29a4
      0: system.cpu.dcache: functionalAccess: WriteReq [29a4:29a7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29a4:29a7]
      0: system.cpu.icache: functionalAccess: WriteReq [29a4:29a7] 
      0: global: Write from .functional of size 4 on address 0x29a4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09a8->0x29a8
      0: system.cpu.dcache: functionalAccess: WriteReq [29a8:29ab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29a8:29ab]
      0: system.cpu.icache: functionalAccess: WriteReq [29a8:29ab] 
      0: global: Write from .functional of size 4 on address 0x29a8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09ac->0x29ac
      0: system.cpu.dcache: functionalAccess: WriteReq [29ac:29af] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29ac:29af]
      0: system.cpu.icache: functionalAccess: WriteReq [29ac:29af] 
      0: global: Write from .functional of size 4 on address 0x29ac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09b0->0x29b0
      0: system.cpu.dcache: functionalAccess: WriteReq [29b0:29b3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29b0:29b3]
      0: system.cpu.icache: functionalAccess: WriteReq [29b0:29b3] 
      0: global: Write from .functional of size 4 on address 0x29b0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09b4->0x29b4
      0: system.cpu.dcache: functionalAccess: WriteReq [29b4:29b7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29b4:29b7]
      0: system.cpu.icache: functionalAccess: WriteReq [29b4:29b7] 
      0: global: Write from .functional of size 4 on address 0x29b4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09b8->0x29b8
      0: system.cpu.dcache: functionalAccess: WriteReq [29b8:29bb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29b8:29bb]
      0: system.cpu.icache: functionalAccess: WriteReq [29b8:29bb] 
      0: global: Write from .functional of size 4 on address 0x29b8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09bc->0x29bc
      0: system.cpu.dcache: functionalAccess: WriteReq [29bc:29bf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29bc:29bf]
      0: system.cpu.icache: functionalAccess: WriteReq [29bc:29bf] 
      0: global: Write from .functional of size 4 on address 0x29bc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09c0->0x29c0
      0: system.cpu.dcache: functionalAccess: WriteReq [29c0:29c3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29c0:29c3]
      0: system.cpu.icache: functionalAccess: WriteReq [29c0:29c3] 
      0: global: Write from .functional of size 4 on address 0x29c0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09c4->0x29c4
      0: system.cpu.dcache: functionalAccess: WriteReq [29c4:29c7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29c4:29c7]
      0: system.cpu.icache: functionalAccess: WriteReq [29c4:29c7] 
      0: global: Write from .functional of size 4 on address 0x29c4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09c8->0x29c8
      0: system.cpu.dcache: functionalAccess: WriteReq [29c8:29cb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29c8:29cb]
      0: system.cpu.icache: functionalAccess: WriteReq [29c8:29cb] 
      0: global: Write from .functional of size 4 on address 0x29c8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09cc->0x29cc
      0: system.cpu.dcache: functionalAccess: WriteReq [29cc:29cf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29cc:29cf]
      0: system.cpu.icache: functionalAccess: WriteReq [29cc:29cf] 
      0: global: Write from .functional of size 4 on address 0x29cc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09d0->0x29d0
      0: system.cpu.dcache: functionalAccess: WriteReq [29d0:29d3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29d0:29d3]
      0: system.cpu.icache: functionalAccess: WriteReq [29d0:29d3] 
      0: global: Write from .functional of size 4 on address 0x29d0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09d4->0x29d4
      0: system.cpu.dcache: functionalAccess: WriteReq [29d4:29d7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29d4:29d7]
      0: system.cpu.icache: functionalAccess: WriteReq [29d4:29d7] 
      0: global: Write from .functional of size 4 on address 0x29d4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09d8->0x29d8
      0: system.cpu.dcache: functionalAccess: WriteReq [29d8:29db] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29d8:29db]
      0: system.cpu.icache: functionalAccess: WriteReq [29d8:29db] 
      0: global: Write from .functional of size 4 on address 0x29d8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09dc->0x29dc
      0: system.cpu.dcache: functionalAccess: WriteReq [29dc:29df] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29dc:29df]
      0: system.cpu.icache: functionalAccess: WriteReq [29dc:29df] 
      0: global: Write from .functional of size 4 on address 0x29dc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09e0->0x29e0
      0: system.cpu.dcache: functionalAccess: WriteReq [29e0:29e3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29e0:29e3]
      0: system.cpu.icache: functionalAccess: WriteReq [29e0:29e3] 
      0: global: Write from .functional of size 4 on address 0x29e0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09e4->0x29e4
      0: system.cpu.dcache: functionalAccess: WriteReq [29e4:29e7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29e4:29e7]
      0: system.cpu.icache: functionalAccess: WriteReq [29e4:29e7] 
      0: global: Write from .functional of size 4 on address 0x29e4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09e8->0x29e8
      0: system.cpu.dcache: functionalAccess: WriteReq [29e8:29eb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29e8:29eb]
      0: system.cpu.icache: functionalAccess: WriteReq [29e8:29eb] 
      0: global: Write from .functional of size 4 on address 0x29e8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09ec->0x29ec
      0: system.cpu.dcache: functionalAccess: WriteReq [29ec:29ef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29ec:29ef]
      0: system.cpu.icache: functionalAccess: WriteReq [29ec:29ef] 
      0: global: Write from .functional of size 4 on address 0x29ec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09f0->0x29f0
      0: system.cpu.dcache: functionalAccess: WriteReq [29f0:29f3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29f0:29f3]
      0: system.cpu.icache: functionalAccess: WriteReq [29f0:29f3] 
      0: global: Write from .functional of size 4 on address 0x29f0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09f4->0x29f4
      0: system.cpu.dcache: functionalAccess: WriteReq [29f4:29f7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29f4:29f7]
      0: system.cpu.icache: functionalAccess: WriteReq [29f4:29f7] 
      0: global: Write from .functional of size 4 on address 0x29f4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09f8->0x29f8
      0: system.cpu.dcache: functionalAccess: WriteReq [29f8:29fb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29f8:29fb]
      0: system.cpu.icache: functionalAccess: WriteReq [29f8:29fb] 
      0: global: Write from .functional of size 4 on address 0x29f8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff09fc->0x29fc
      0: system.cpu.dcache: functionalAccess: WriteReq [29fc:29ff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [29fc:29ff]
      0: system.cpu.icache: functionalAccess: WriteReq [29fc:29ff] 
      0: global: Write from .functional of size 4 on address 0x29fc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a00->0x2a00
      0: system.cpu.dcache: functionalAccess: WriteReq [2a00:2a03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a00:2a03]
      0: system.cpu.icache: functionalAccess: WriteReq [2a00:2a03] 
      0: global: Write from .functional of size 4 on address 0x2a00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a04->0x2a04
      0: system.cpu.dcache: functionalAccess: WriteReq [2a04:2a07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a04:2a07]
      0: system.cpu.icache: functionalAccess: WriteReq [2a04:2a07] 
      0: global: Write from .functional of size 4 on address 0x2a04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a08->0x2a08
      0: system.cpu.dcache: functionalAccess: WriteReq [2a08:2a0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a08:2a0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a08:2a0b] 
      0: global: Write from .functional of size 4 on address 0x2a08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a0c->0x2a0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a0c:2a0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a0c:2a0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a0c:2a0f] 
      0: global: Write from .functional of size 4 on address 0x2a0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a10->0x2a10
      0: system.cpu.dcache: functionalAccess: WriteReq [2a10:2a13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a10:2a13]
      0: system.cpu.icache: functionalAccess: WriteReq [2a10:2a13] 
      0: global: Write from .functional of size 4 on address 0x2a10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a14->0x2a14
      0: system.cpu.dcache: functionalAccess: WriteReq [2a14:2a17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a14:2a17]
      0: system.cpu.icache: functionalAccess: WriteReq [2a14:2a17] 
      0: global: Write from .functional of size 4 on address 0x2a14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a18->0x2a18
      0: system.cpu.dcache: functionalAccess: WriteReq [2a18:2a1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a18:2a1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a18:2a1b] 
      0: global: Write from .functional of size 4 on address 0x2a18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a1c->0x2a1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a1c:2a1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a1c:2a1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a1c:2a1f] 
      0: global: Write from .functional of size 4 on address 0x2a1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a20->0x2a20
      0: system.cpu.dcache: functionalAccess: WriteReq [2a20:2a23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a20:2a23]
      0: system.cpu.icache: functionalAccess: WriteReq [2a20:2a23] 
      0: global: Write from .functional of size 4 on address 0x2a20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a24->0x2a24
      0: system.cpu.dcache: functionalAccess: WriteReq [2a24:2a27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a24:2a27]
      0: system.cpu.icache: functionalAccess: WriteReq [2a24:2a27] 
      0: global: Write from .functional of size 4 on address 0x2a24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a28->0x2a28
      0: system.cpu.dcache: functionalAccess: WriteReq [2a28:2a2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a28:2a2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a28:2a2b] 
      0: global: Write from .functional of size 4 on address 0x2a28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a2c->0x2a2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a2c:2a2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a2c:2a2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a2c:2a2f] 
      0: global: Write from .functional of size 4 on address 0x2a2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a30->0x2a30
      0: system.cpu.dcache: functionalAccess: WriteReq [2a30:2a33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a30:2a33]
      0: system.cpu.icache: functionalAccess: WriteReq [2a30:2a33] 
      0: global: Write from .functional of size 4 on address 0x2a30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a34->0x2a34
      0: system.cpu.dcache: functionalAccess: WriteReq [2a34:2a37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a34:2a37]
      0: system.cpu.icache: functionalAccess: WriteReq [2a34:2a37] 
      0: global: Write from .functional of size 4 on address 0x2a34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a38->0x2a38
      0: system.cpu.dcache: functionalAccess: WriteReq [2a38:2a3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a38:2a3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a38:2a3b] 
      0: global: Write from .functional of size 4 on address 0x2a38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a3c->0x2a3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a3c:2a3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a3c:2a3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a3c:2a3f] 
      0: global: Write from .functional of size 4 on address 0x2a3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a40->0x2a40
      0: system.cpu.dcache: functionalAccess: WriteReq [2a40:2a43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a40:2a43]
      0: system.cpu.icache: functionalAccess: WriteReq [2a40:2a43] 
      0: global: Write from .functional of size 4 on address 0x2a40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a44->0x2a44
      0: system.cpu.dcache: functionalAccess: WriteReq [2a44:2a47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a44:2a47]
      0: system.cpu.icache: functionalAccess: WriteReq [2a44:2a47] 
      0: global: Write from .functional of size 4 on address 0x2a44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a48->0x2a48
      0: system.cpu.dcache: functionalAccess: WriteReq [2a48:2a4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a48:2a4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a48:2a4b] 
      0: global: Write from .functional of size 4 on address 0x2a48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a4c->0x2a4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a4c:2a4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a4c:2a4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a4c:2a4f] 
      0: global: Write from .functional of size 4 on address 0x2a4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a50->0x2a50
      0: system.cpu.dcache: functionalAccess: WriteReq [2a50:2a53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a50:2a53]
      0: system.cpu.icache: functionalAccess: WriteReq [2a50:2a53] 
      0: global: Write from .functional of size 4 on address 0x2a50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a54->0x2a54
      0: system.cpu.dcache: functionalAccess: WriteReq [2a54:2a57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a54:2a57]
      0: system.cpu.icache: functionalAccess: WriteReq [2a54:2a57] 
      0: global: Write from .functional of size 4 on address 0x2a54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a58->0x2a58
      0: system.cpu.dcache: functionalAccess: WriteReq [2a58:2a5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a58:2a5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a58:2a5b] 
      0: global: Write from .functional of size 4 on address 0x2a58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a5c->0x2a5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a5c:2a5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a5c:2a5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a5c:2a5f] 
      0: global: Write from .functional of size 4 on address 0x2a5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a60->0x2a60
      0: system.cpu.dcache: functionalAccess: WriteReq [2a60:2a63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a60:2a63]
      0: system.cpu.icache: functionalAccess: WriteReq [2a60:2a63] 
      0: global: Write from .functional of size 4 on address 0x2a60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a64->0x2a64
      0: system.cpu.dcache: functionalAccess: WriteReq [2a64:2a67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a64:2a67]
      0: system.cpu.icache: functionalAccess: WriteReq [2a64:2a67] 
      0: global: Write from .functional of size 4 on address 0x2a64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a68->0x2a68
      0: system.cpu.dcache: functionalAccess: WriteReq [2a68:2a6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a68:2a6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a68:2a6b] 
      0: global: Write from .functional of size 4 on address 0x2a68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a6c->0x2a6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a6c:2a6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a6c:2a6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a6c:2a6f] 
      0: global: Write from .functional of size 4 on address 0x2a6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a70->0x2a70
      0: system.cpu.dcache: functionalAccess: WriteReq [2a70:2a73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a70:2a73]
      0: system.cpu.icache: functionalAccess: WriteReq [2a70:2a73] 
      0: global: Write from .functional of size 4 on address 0x2a70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a74->0x2a74
      0: system.cpu.dcache: functionalAccess: WriteReq [2a74:2a77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a74:2a77]
      0: system.cpu.icache: functionalAccess: WriteReq [2a74:2a77] 
      0: global: Write from .functional of size 4 on address 0x2a74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a78->0x2a78
      0: system.cpu.dcache: functionalAccess: WriteReq [2a78:2a7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a78:2a7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a78:2a7b] 
      0: global: Write from .functional of size 4 on address 0x2a78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a7c->0x2a7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a7c:2a7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a7c:2a7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a7c:2a7f] 
      0: global: Write from .functional of size 4 on address 0x2a7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a80->0x2a80
      0: system.cpu.dcache: functionalAccess: WriteReq [2a80:2a83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a80:2a83]
      0: system.cpu.icache: functionalAccess: WriteReq [2a80:2a83] 
      0: global: Write from .functional of size 4 on address 0x2a80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a84->0x2a84
      0: system.cpu.dcache: functionalAccess: WriteReq [2a84:2a87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a84:2a87]
      0: system.cpu.icache: functionalAccess: WriteReq [2a84:2a87] 
      0: global: Write from .functional of size 4 on address 0x2a84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a88->0x2a88
      0: system.cpu.dcache: functionalAccess: WriteReq [2a88:2a8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a88:2a8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a88:2a8b] 
      0: global: Write from .functional of size 4 on address 0x2a88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a8c->0x2a8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a8c:2a8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a8c:2a8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a8c:2a8f] 
      0: global: Write from .functional of size 4 on address 0x2a8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a90->0x2a90
      0: system.cpu.dcache: functionalAccess: WriteReq [2a90:2a93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a90:2a93]
      0: system.cpu.icache: functionalAccess: WriteReq [2a90:2a93] 
      0: global: Write from .functional of size 4 on address 0x2a90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a94->0x2a94
      0: system.cpu.dcache: functionalAccess: WriteReq [2a94:2a97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a94:2a97]
      0: system.cpu.icache: functionalAccess: WriteReq [2a94:2a97] 
      0: global: Write from .functional of size 4 on address 0x2a94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a98->0x2a98
      0: system.cpu.dcache: functionalAccess: WriteReq [2a98:2a9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a98:2a9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2a98:2a9b] 
      0: global: Write from .functional of size 4 on address 0x2a98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0a9c->0x2a9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2a9c:2a9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2a9c:2a9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2a9c:2a9f] 
      0: global: Write from .functional of size 4 on address 0x2a9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0aa0->0x2aa0
      0: system.cpu.dcache: functionalAccess: WriteReq [2aa0:2aa3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2aa0:2aa3]
      0: system.cpu.icache: functionalAccess: WriteReq [2aa0:2aa3] 
      0: global: Write from .functional of size 4 on address 0x2aa0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0aa4->0x2aa4
      0: system.cpu.dcache: functionalAccess: WriteReq [2aa4:2aa7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2aa4:2aa7]
      0: system.cpu.icache: functionalAccess: WriteReq [2aa4:2aa7] 
      0: global: Write from .functional of size 4 on address 0x2aa4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0aa8->0x2aa8
      0: system.cpu.dcache: functionalAccess: WriteReq [2aa8:2aab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2aa8:2aab]
      0: system.cpu.icache: functionalAccess: WriteReq [2aa8:2aab] 
      0: global: Write from .functional of size 4 on address 0x2aa8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0aac->0x2aac
      0: system.cpu.dcache: functionalAccess: WriteReq [2aac:2aaf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2aac:2aaf]
      0: system.cpu.icache: functionalAccess: WriteReq [2aac:2aaf] 
      0: global: Write from .functional of size 4 on address 0x2aac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ab0->0x2ab0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ab0:2ab3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ab0:2ab3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ab0:2ab3] 
      0: global: Write from .functional of size 4 on address 0x2ab0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ab4->0x2ab4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ab4:2ab7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ab4:2ab7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ab4:2ab7] 
      0: global: Write from .functional of size 4 on address 0x2ab4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ab8->0x2ab8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ab8:2abb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ab8:2abb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ab8:2abb] 
      0: global: Write from .functional of size 4 on address 0x2ab8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0abc->0x2abc
      0: system.cpu.dcache: functionalAccess: WriteReq [2abc:2abf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2abc:2abf]
      0: system.cpu.icache: functionalAccess: WriteReq [2abc:2abf] 
      0: global: Write from .functional of size 4 on address 0x2abc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ac0->0x2ac0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ac0:2ac3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ac0:2ac3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ac0:2ac3] 
      0: global: Write from .functional of size 4 on address 0x2ac0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ac4->0x2ac4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ac4:2ac7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ac4:2ac7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ac4:2ac7] 
      0: global: Write from .functional of size 4 on address 0x2ac4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ac8->0x2ac8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ac8:2acb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ac8:2acb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ac8:2acb] 
      0: global: Write from .functional of size 4 on address 0x2ac8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0acc->0x2acc
      0: system.cpu.dcache: functionalAccess: WriteReq [2acc:2acf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2acc:2acf]
      0: system.cpu.icache: functionalAccess: WriteReq [2acc:2acf] 
      0: global: Write from .functional of size 4 on address 0x2acc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ad0->0x2ad0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ad0:2ad3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ad0:2ad3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ad0:2ad3] 
      0: global: Write from .functional of size 4 on address 0x2ad0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ad4->0x2ad4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ad4:2ad7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ad4:2ad7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ad4:2ad7] 
      0: global: Write from .functional of size 4 on address 0x2ad4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ad8->0x2ad8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ad8:2adb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ad8:2adb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ad8:2adb] 
      0: global: Write from .functional of size 4 on address 0x2ad8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0adc->0x2adc
      0: system.cpu.dcache: functionalAccess: WriteReq [2adc:2adf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2adc:2adf]
      0: system.cpu.icache: functionalAccess: WriteReq [2adc:2adf] 
      0: global: Write from .functional of size 4 on address 0x2adc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ae0->0x2ae0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ae0:2ae3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ae0:2ae3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ae0:2ae3] 
      0: global: Write from .functional of size 4 on address 0x2ae0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ae4->0x2ae4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ae4:2ae7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ae4:2ae7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ae4:2ae7] 
      0: global: Write from .functional of size 4 on address 0x2ae4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ae8->0x2ae8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ae8:2aeb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ae8:2aeb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ae8:2aeb] 
      0: global: Write from .functional of size 4 on address 0x2ae8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0aec->0x2aec
      0: system.cpu.dcache: functionalAccess: WriteReq [2aec:2aef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2aec:2aef]
      0: system.cpu.icache: functionalAccess: WriteReq [2aec:2aef] 
      0: global: Write from .functional of size 4 on address 0x2aec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0af0->0x2af0
      0: system.cpu.dcache: functionalAccess: WriteReq [2af0:2af3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2af0:2af3]
      0: system.cpu.icache: functionalAccess: WriteReq [2af0:2af3] 
      0: global: Write from .functional of size 4 on address 0x2af0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0af4->0x2af4
      0: system.cpu.dcache: functionalAccess: WriteReq [2af4:2af7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2af4:2af7]
      0: system.cpu.icache: functionalAccess: WriteReq [2af4:2af7] 
      0: global: Write from .functional of size 4 on address 0x2af4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0af8->0x2af8
      0: system.cpu.dcache: functionalAccess: WriteReq [2af8:2afb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2af8:2afb]
      0: system.cpu.icache: functionalAccess: WriteReq [2af8:2afb] 
      0: global: Write from .functional of size 4 on address 0x2af8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0afc->0x2afc
      0: system.cpu.dcache: functionalAccess: WriteReq [2afc:2aff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2afc:2aff]
      0: system.cpu.icache: functionalAccess: WriteReq [2afc:2aff] 
      0: global: Write from .functional of size 4 on address 0x2afc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b00->0x2b00
      0: system.cpu.dcache: functionalAccess: WriteReq [2b00:2b03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b00:2b03]
      0: system.cpu.icache: functionalAccess: WriteReq [2b00:2b03] 
      0: global: Write from .functional of size 4 on address 0x2b00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b04->0x2b04
      0: system.cpu.dcache: functionalAccess: WriteReq [2b04:2b07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b04:2b07]
      0: system.cpu.icache: functionalAccess: WriteReq [2b04:2b07] 
      0: global: Write from .functional of size 4 on address 0x2b04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b08->0x2b08
      0: system.cpu.dcache: functionalAccess: WriteReq [2b08:2b0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b08:2b0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b08:2b0b] 
      0: global: Write from .functional of size 4 on address 0x2b08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b0c->0x2b0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b0c:2b0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b0c:2b0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b0c:2b0f] 
      0: global: Write from .functional of size 4 on address 0x2b0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b10->0x2b10
      0: system.cpu.dcache: functionalAccess: WriteReq [2b10:2b13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b10:2b13]
      0: system.cpu.icache: functionalAccess: WriteReq [2b10:2b13] 
      0: global: Write from .functional of size 4 on address 0x2b10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b14->0x2b14
      0: system.cpu.dcache: functionalAccess: WriteReq [2b14:2b17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b14:2b17]
      0: system.cpu.icache: functionalAccess: WriteReq [2b14:2b17] 
      0: global: Write from .functional of size 4 on address 0x2b14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b18->0x2b18
      0: system.cpu.dcache: functionalAccess: WriteReq [2b18:2b1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b18:2b1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b18:2b1b] 
      0: global: Write from .functional of size 4 on address 0x2b18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b1c->0x2b1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b1c:2b1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b1c:2b1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b1c:2b1f] 
      0: global: Write from .functional of size 4 on address 0x2b1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b20->0x2b20
      0: system.cpu.dcache: functionalAccess: WriteReq [2b20:2b23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b20:2b23]
      0: system.cpu.icache: functionalAccess: WriteReq [2b20:2b23] 
      0: global: Write from .functional of size 4 on address 0x2b20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b24->0x2b24
      0: system.cpu.dcache: functionalAccess: WriteReq [2b24:2b27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b24:2b27]
      0: system.cpu.icache: functionalAccess: WriteReq [2b24:2b27] 
      0: global: Write from .functional of size 4 on address 0x2b24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b28->0x2b28
      0: system.cpu.dcache: functionalAccess: WriteReq [2b28:2b2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b28:2b2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b28:2b2b] 
      0: global: Write from .functional of size 4 on address 0x2b28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b2c->0x2b2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b2c:2b2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b2c:2b2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b2c:2b2f] 
      0: global: Write from .functional of size 4 on address 0x2b2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b30->0x2b30
      0: system.cpu.dcache: functionalAccess: WriteReq [2b30:2b33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b30:2b33]
      0: system.cpu.icache: functionalAccess: WriteReq [2b30:2b33] 
      0: global: Write from .functional of size 4 on address 0x2b30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b34->0x2b34
      0: system.cpu.dcache: functionalAccess: WriteReq [2b34:2b37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b34:2b37]
      0: system.cpu.icache: functionalAccess: WriteReq [2b34:2b37] 
      0: global: Write from .functional of size 4 on address 0x2b34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b38->0x2b38
      0: system.cpu.dcache: functionalAccess: WriteReq [2b38:2b3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b38:2b3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b38:2b3b] 
      0: global: Write from .functional of size 4 on address 0x2b38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b3c->0x2b3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b3c:2b3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b3c:2b3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b3c:2b3f] 
      0: global: Write from .functional of size 4 on address 0x2b3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b40->0x2b40
      0: system.cpu.dcache: functionalAccess: WriteReq [2b40:2b43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b40:2b43]
      0: system.cpu.icache: functionalAccess: WriteReq [2b40:2b43] 
      0: global: Write from .functional of size 4 on address 0x2b40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b44->0x2b44
      0: system.cpu.dcache: functionalAccess: WriteReq [2b44:2b47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b44:2b47]
      0: system.cpu.icache: functionalAccess: WriteReq [2b44:2b47] 
      0: global: Write from .functional of size 4 on address 0x2b44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b48->0x2b48
      0: system.cpu.dcache: functionalAccess: WriteReq [2b48:2b4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b48:2b4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b48:2b4b] 
      0: global: Write from .functional of size 4 on address 0x2b48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b4c->0x2b4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b4c:2b4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b4c:2b4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b4c:2b4f] 
      0: global: Write from .functional of size 4 on address 0x2b4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b50->0x2b50
      0: system.cpu.dcache: functionalAccess: WriteReq [2b50:2b53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b50:2b53]
      0: system.cpu.icache: functionalAccess: WriteReq [2b50:2b53] 
      0: global: Write from .functional of size 4 on address 0x2b50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b54->0x2b54
      0: system.cpu.dcache: functionalAccess: WriteReq [2b54:2b57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b54:2b57]
      0: system.cpu.icache: functionalAccess: WriteReq [2b54:2b57] 
      0: global: Write from .functional of size 4 on address 0x2b54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b58->0x2b58
      0: system.cpu.dcache: functionalAccess: WriteReq [2b58:2b5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b58:2b5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b58:2b5b] 
      0: global: Write from .functional of size 4 on address 0x2b58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b5c->0x2b5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b5c:2b5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b5c:2b5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b5c:2b5f] 
      0: global: Write from .functional of size 4 on address 0x2b5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b60->0x2b60
      0: system.cpu.dcache: functionalAccess: WriteReq [2b60:2b63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b60:2b63]
      0: system.cpu.icache: functionalAccess: WriteReq [2b60:2b63] 
      0: global: Write from .functional of size 4 on address 0x2b60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b64->0x2b64
      0: system.cpu.dcache: functionalAccess: WriteReq [2b64:2b67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b64:2b67]
      0: system.cpu.icache: functionalAccess: WriteReq [2b64:2b67] 
      0: global: Write from .functional of size 4 on address 0x2b64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b68->0x2b68
      0: system.cpu.dcache: functionalAccess: WriteReq [2b68:2b6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b68:2b6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b68:2b6b] 
      0: global: Write from .functional of size 4 on address 0x2b68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b6c->0x2b6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b6c:2b6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b6c:2b6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b6c:2b6f] 
      0: global: Write from .functional of size 4 on address 0x2b6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b70->0x2b70
      0: system.cpu.dcache: functionalAccess: WriteReq [2b70:2b73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b70:2b73]
      0: system.cpu.icache: functionalAccess: WriteReq [2b70:2b73] 
      0: global: Write from .functional of size 4 on address 0x2b70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b74->0x2b74
      0: system.cpu.dcache: functionalAccess: WriteReq [2b74:2b77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b74:2b77]
      0: system.cpu.icache: functionalAccess: WriteReq [2b74:2b77] 
      0: global: Write from .functional of size 4 on address 0x2b74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b78->0x2b78
      0: system.cpu.dcache: functionalAccess: WriteReq [2b78:2b7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b78:2b7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b78:2b7b] 
      0: global: Write from .functional of size 4 on address 0x2b78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b7c->0x2b7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b7c:2b7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b7c:2b7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b7c:2b7f] 
      0: global: Write from .functional of size 4 on address 0x2b7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b80->0x2b80
      0: system.cpu.dcache: functionalAccess: WriteReq [2b80:2b83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b80:2b83]
      0: system.cpu.icache: functionalAccess: WriteReq [2b80:2b83] 
      0: global: Write from .functional of size 4 on address 0x2b80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b84->0x2b84
      0: system.cpu.dcache: functionalAccess: WriteReq [2b84:2b87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b84:2b87]
      0: system.cpu.icache: functionalAccess: WriteReq [2b84:2b87] 
      0: global: Write from .functional of size 4 on address 0x2b84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b88->0x2b88
      0: system.cpu.dcache: functionalAccess: WriteReq [2b88:2b8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b88:2b8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b88:2b8b] 
      0: global: Write from .functional of size 4 on address 0x2b88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b8c->0x2b8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b8c:2b8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b8c:2b8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b8c:2b8f] 
      0: global: Write from .functional of size 4 on address 0x2b8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b90->0x2b90
      0: system.cpu.dcache: functionalAccess: WriteReq [2b90:2b93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b90:2b93]
      0: system.cpu.icache: functionalAccess: WriteReq [2b90:2b93] 
      0: global: Write from .functional of size 4 on address 0x2b90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b94->0x2b94
      0: system.cpu.dcache: functionalAccess: WriteReq [2b94:2b97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b94:2b97]
      0: system.cpu.icache: functionalAccess: WriteReq [2b94:2b97] 
      0: global: Write from .functional of size 4 on address 0x2b94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b98->0x2b98
      0: system.cpu.dcache: functionalAccess: WriteReq [2b98:2b9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b98:2b9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2b98:2b9b] 
      0: global: Write from .functional of size 4 on address 0x2b98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0b9c->0x2b9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2b9c:2b9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2b9c:2b9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2b9c:2b9f] 
      0: global: Write from .functional of size 4 on address 0x2b9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ba0->0x2ba0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ba0:2ba3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ba0:2ba3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ba0:2ba3] 
      0: global: Write from .functional of size 4 on address 0x2ba0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ba4->0x2ba4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ba4:2ba7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ba4:2ba7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ba4:2ba7] 
      0: global: Write from .functional of size 4 on address 0x2ba4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ba8->0x2ba8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ba8:2bab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ba8:2bab]
      0: system.cpu.icache: functionalAccess: WriteReq [2ba8:2bab] 
      0: global: Write from .functional of size 4 on address 0x2ba8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bac->0x2bac
      0: system.cpu.dcache: functionalAccess: WriteReq [2bac:2baf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bac:2baf]
      0: system.cpu.icache: functionalAccess: WriteReq [2bac:2baf] 
      0: global: Write from .functional of size 4 on address 0x2bac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bb0->0x2bb0
      0: system.cpu.dcache: functionalAccess: WriteReq [2bb0:2bb3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bb0:2bb3]
      0: system.cpu.icache: functionalAccess: WriteReq [2bb0:2bb3] 
      0: global: Write from .functional of size 4 on address 0x2bb0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bb4->0x2bb4
      0: system.cpu.dcache: functionalAccess: WriteReq [2bb4:2bb7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bb4:2bb7]
      0: system.cpu.icache: functionalAccess: WriteReq [2bb4:2bb7] 
      0: global: Write from .functional of size 4 on address 0x2bb4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bb8->0x2bb8
      0: system.cpu.dcache: functionalAccess: WriteReq [2bb8:2bbb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bb8:2bbb]
      0: system.cpu.icache: functionalAccess: WriteReq [2bb8:2bbb] 
      0: global: Write from .functional of size 4 on address 0x2bb8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bbc->0x2bbc
      0: system.cpu.dcache: functionalAccess: WriteReq [2bbc:2bbf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bbc:2bbf]
      0: system.cpu.icache: functionalAccess: WriteReq [2bbc:2bbf] 
      0: global: Write from .functional of size 4 on address 0x2bbc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bc0->0x2bc0
      0: system.cpu.dcache: functionalAccess: WriteReq [2bc0:2bc3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bc0:2bc3]
      0: system.cpu.icache: functionalAccess: WriteReq [2bc0:2bc3] 
      0: global: Write from .functional of size 4 on address 0x2bc0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bc4->0x2bc4
      0: system.cpu.dcache: functionalAccess: WriteReq [2bc4:2bc7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bc4:2bc7]
      0: system.cpu.icache: functionalAccess: WriteReq [2bc4:2bc7] 
      0: global: Write from .functional of size 4 on address 0x2bc4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bc8->0x2bc8
      0: system.cpu.dcache: functionalAccess: WriteReq [2bc8:2bcb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bc8:2bcb]
      0: system.cpu.icache: functionalAccess: WriteReq [2bc8:2bcb] 
      0: global: Write from .functional of size 4 on address 0x2bc8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bcc->0x2bcc
      0: system.cpu.dcache: functionalAccess: WriteReq [2bcc:2bcf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bcc:2bcf]
      0: system.cpu.icache: functionalAccess: WriteReq [2bcc:2bcf] 
      0: global: Write from .functional of size 4 on address 0x2bcc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bd0->0x2bd0
      0: system.cpu.dcache: functionalAccess: WriteReq [2bd0:2bd3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bd0:2bd3]
      0: system.cpu.icache: functionalAccess: WriteReq [2bd0:2bd3] 
      0: global: Write from .functional of size 4 on address 0x2bd0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bd4->0x2bd4
      0: system.cpu.dcache: functionalAccess: WriteReq [2bd4:2bd7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bd4:2bd7]
      0: system.cpu.icache: functionalAccess: WriteReq [2bd4:2bd7] 
      0: global: Write from .functional of size 4 on address 0x2bd4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bd8->0x2bd8
      0: system.cpu.dcache: functionalAccess: WriteReq [2bd8:2bdb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bd8:2bdb]
      0: system.cpu.icache: functionalAccess: WriteReq [2bd8:2bdb] 
      0: global: Write from .functional of size 4 on address 0x2bd8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bdc->0x2bdc
      0: system.cpu.dcache: functionalAccess: WriteReq [2bdc:2bdf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bdc:2bdf]
      0: system.cpu.icache: functionalAccess: WriteReq [2bdc:2bdf] 
      0: global: Write from .functional of size 4 on address 0x2bdc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0be0->0x2be0
      0: system.cpu.dcache: functionalAccess: WriteReq [2be0:2be3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2be0:2be3]
      0: system.cpu.icache: functionalAccess: WriteReq [2be0:2be3] 
      0: global: Write from .functional of size 4 on address 0x2be0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0be4->0x2be4
      0: system.cpu.dcache: functionalAccess: WriteReq [2be4:2be7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2be4:2be7]
      0: system.cpu.icache: functionalAccess: WriteReq [2be4:2be7] 
      0: global: Write from .functional of size 4 on address 0x2be4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0be8->0x2be8
      0: system.cpu.dcache: functionalAccess: WriteReq [2be8:2beb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2be8:2beb]
      0: system.cpu.icache: functionalAccess: WriteReq [2be8:2beb] 
      0: global: Write from .functional of size 4 on address 0x2be8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bec->0x2bec
      0: system.cpu.dcache: functionalAccess: WriteReq [2bec:2bef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bec:2bef]
      0: system.cpu.icache: functionalAccess: WriteReq [2bec:2bef] 
      0: global: Write from .functional of size 4 on address 0x2bec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bf0->0x2bf0
      0: system.cpu.dcache: functionalAccess: WriteReq [2bf0:2bf3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bf0:2bf3]
      0: system.cpu.icache: functionalAccess: WriteReq [2bf0:2bf3] 
      0: global: Write from .functional of size 4 on address 0x2bf0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bf4->0x2bf4
      0: system.cpu.dcache: functionalAccess: WriteReq [2bf4:2bf7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bf4:2bf7]
      0: system.cpu.icache: functionalAccess: WriteReq [2bf4:2bf7] 
      0: global: Write from .functional of size 4 on address 0x2bf4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bf8->0x2bf8
      0: system.cpu.dcache: functionalAccess: WriteReq [2bf8:2bfb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bf8:2bfb]
      0: system.cpu.icache: functionalAccess: WriteReq [2bf8:2bfb] 
      0: global: Write from .functional of size 4 on address 0x2bf8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0bfc->0x2bfc
      0: system.cpu.dcache: functionalAccess: WriteReq [2bfc:2bff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2bfc:2bff]
      0: system.cpu.icache: functionalAccess: WriteReq [2bfc:2bff] 
      0: global: Write from .functional of size 4 on address 0x2bfc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c00->0x2c00
      0: system.cpu.dcache: functionalAccess: WriteReq [2c00:2c03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c00:2c03]
      0: system.cpu.icache: functionalAccess: WriteReq [2c00:2c03] 
      0: global: Write from .functional of size 4 on address 0x2c00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c04->0x2c04
      0: system.cpu.dcache: functionalAccess: WriteReq [2c04:2c07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c04:2c07]
      0: system.cpu.icache: functionalAccess: WriteReq [2c04:2c07] 
      0: global: Write from .functional of size 4 on address 0x2c04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c08->0x2c08
      0: system.cpu.dcache: functionalAccess: WriteReq [2c08:2c0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c08:2c0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c08:2c0b] 
      0: global: Write from .functional of size 4 on address 0x2c08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c0c->0x2c0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c0c:2c0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c0c:2c0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c0c:2c0f] 
      0: global: Write from .functional of size 4 on address 0x2c0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c10->0x2c10
      0: system.cpu.dcache: functionalAccess: WriteReq [2c10:2c13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c10:2c13]
      0: system.cpu.icache: functionalAccess: WriteReq [2c10:2c13] 
      0: global: Write from .functional of size 4 on address 0x2c10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c14->0x2c14
      0: system.cpu.dcache: functionalAccess: WriteReq [2c14:2c17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c14:2c17]
      0: system.cpu.icache: functionalAccess: WriteReq [2c14:2c17] 
      0: global: Write from .functional of size 4 on address 0x2c14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c18->0x2c18
      0: system.cpu.dcache: functionalAccess: WriteReq [2c18:2c1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c18:2c1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c18:2c1b] 
      0: global: Write from .functional of size 4 on address 0x2c18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c1c->0x2c1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c1c:2c1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c1c:2c1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c1c:2c1f] 
      0: global: Write from .functional of size 4 on address 0x2c1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c20->0x2c20
      0: system.cpu.dcache: functionalAccess: WriteReq [2c20:2c23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c20:2c23]
      0: system.cpu.icache: functionalAccess: WriteReq [2c20:2c23] 
      0: global: Write from .functional of size 4 on address 0x2c20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c24->0x2c24
      0: system.cpu.dcache: functionalAccess: WriteReq [2c24:2c27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c24:2c27]
      0: system.cpu.icache: functionalAccess: WriteReq [2c24:2c27] 
      0: global: Write from .functional of size 4 on address 0x2c24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c28->0x2c28
      0: system.cpu.dcache: functionalAccess: WriteReq [2c28:2c2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c28:2c2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c28:2c2b] 
      0: global: Write from .functional of size 4 on address 0x2c28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c2c->0x2c2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c2c:2c2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c2c:2c2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c2c:2c2f] 
      0: global: Write from .functional of size 4 on address 0x2c2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c30->0x2c30
      0: system.cpu.dcache: functionalAccess: WriteReq [2c30:2c33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c30:2c33]
      0: system.cpu.icache: functionalAccess: WriteReq [2c30:2c33] 
      0: global: Write from .functional of size 4 on address 0x2c30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c34->0x2c34
      0: system.cpu.dcache: functionalAccess: WriteReq [2c34:2c37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c34:2c37]
      0: system.cpu.icache: functionalAccess: WriteReq [2c34:2c37] 
      0: global: Write from .functional of size 4 on address 0x2c34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c38->0x2c38
      0: system.cpu.dcache: functionalAccess: WriteReq [2c38:2c3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c38:2c3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c38:2c3b] 
      0: global: Write from .functional of size 4 on address 0x2c38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c3c->0x2c3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c3c:2c3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c3c:2c3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c3c:2c3f] 
      0: global: Write from .functional of size 4 on address 0x2c3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c40->0x2c40
      0: system.cpu.dcache: functionalAccess: WriteReq [2c40:2c43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c40:2c43]
      0: system.cpu.icache: functionalAccess: WriteReq [2c40:2c43] 
      0: global: Write from .functional of size 4 on address 0x2c40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c44->0x2c44
      0: system.cpu.dcache: functionalAccess: WriteReq [2c44:2c47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c44:2c47]
      0: system.cpu.icache: functionalAccess: WriteReq [2c44:2c47] 
      0: global: Write from .functional of size 4 on address 0x2c44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c48->0x2c48
      0: system.cpu.dcache: functionalAccess: WriteReq [2c48:2c4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c48:2c4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c48:2c4b] 
      0: global: Write from .functional of size 4 on address 0x2c48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c4c->0x2c4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c4c:2c4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c4c:2c4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c4c:2c4f] 
      0: global: Write from .functional of size 4 on address 0x2c4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c50->0x2c50
      0: system.cpu.dcache: functionalAccess: WriteReq [2c50:2c53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c50:2c53]
      0: system.cpu.icache: functionalAccess: WriteReq [2c50:2c53] 
      0: global: Write from .functional of size 4 on address 0x2c50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c54->0x2c54
      0: system.cpu.dcache: functionalAccess: WriteReq [2c54:2c57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c54:2c57]
      0: system.cpu.icache: functionalAccess: WriteReq [2c54:2c57] 
      0: global: Write from .functional of size 4 on address 0x2c54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c58->0x2c58
      0: system.cpu.dcache: functionalAccess: WriteReq [2c58:2c5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c58:2c5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c58:2c5b] 
      0: global: Write from .functional of size 4 on address 0x2c58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c5c->0x2c5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c5c:2c5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c5c:2c5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c5c:2c5f] 
      0: global: Write from .functional of size 4 on address 0x2c5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c60->0x2c60
      0: system.cpu.dcache: functionalAccess: WriteReq [2c60:2c63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c60:2c63]
      0: system.cpu.icache: functionalAccess: WriteReq [2c60:2c63] 
      0: global: Write from .functional of size 4 on address 0x2c60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c64->0x2c64
      0: system.cpu.dcache: functionalAccess: WriteReq [2c64:2c67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c64:2c67]
      0: system.cpu.icache: functionalAccess: WriteReq [2c64:2c67] 
      0: global: Write from .functional of size 4 on address 0x2c64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c68->0x2c68
      0: system.cpu.dcache: functionalAccess: WriteReq [2c68:2c6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c68:2c6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c68:2c6b] 
      0: global: Write from .functional of size 4 on address 0x2c68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c6c->0x2c6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c6c:2c6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c6c:2c6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c6c:2c6f] 
      0: global: Write from .functional of size 4 on address 0x2c6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c70->0x2c70
      0: system.cpu.dcache: functionalAccess: WriteReq [2c70:2c73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c70:2c73]
      0: system.cpu.icache: functionalAccess: WriteReq [2c70:2c73] 
      0: global: Write from .functional of size 4 on address 0x2c70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c74->0x2c74
      0: system.cpu.dcache: functionalAccess: WriteReq [2c74:2c77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c74:2c77]
      0: system.cpu.icache: functionalAccess: WriteReq [2c74:2c77] 
      0: global: Write from .functional of size 4 on address 0x2c74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c78->0x2c78
      0: system.cpu.dcache: functionalAccess: WriteReq [2c78:2c7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c78:2c7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c78:2c7b] 
      0: global: Write from .functional of size 4 on address 0x2c78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c7c->0x2c7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c7c:2c7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c7c:2c7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c7c:2c7f] 
      0: global: Write from .functional of size 4 on address 0x2c7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c80->0x2c80
      0: system.cpu.dcache: functionalAccess: WriteReq [2c80:2c83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c80:2c83]
      0: system.cpu.icache: functionalAccess: WriteReq [2c80:2c83] 
      0: global: Write from .functional of size 4 on address 0x2c80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c84->0x2c84
      0: system.cpu.dcache: functionalAccess: WriteReq [2c84:2c87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c84:2c87]
      0: system.cpu.icache: functionalAccess: WriteReq [2c84:2c87] 
      0: global: Write from .functional of size 4 on address 0x2c84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c88->0x2c88
      0: system.cpu.dcache: functionalAccess: WriteReq [2c88:2c8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c88:2c8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c88:2c8b] 
      0: global: Write from .functional of size 4 on address 0x2c88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c8c->0x2c8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c8c:2c8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c8c:2c8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c8c:2c8f] 
      0: global: Write from .functional of size 4 on address 0x2c8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c90->0x2c90
      0: system.cpu.dcache: functionalAccess: WriteReq [2c90:2c93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c90:2c93]
      0: system.cpu.icache: functionalAccess: WriteReq [2c90:2c93] 
      0: global: Write from .functional of size 4 on address 0x2c90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c94->0x2c94
      0: system.cpu.dcache: functionalAccess: WriteReq [2c94:2c97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c94:2c97]
      0: system.cpu.icache: functionalAccess: WriteReq [2c94:2c97] 
      0: global: Write from .functional of size 4 on address 0x2c94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c98->0x2c98
      0: system.cpu.dcache: functionalAccess: WriteReq [2c98:2c9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c98:2c9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2c98:2c9b] 
      0: global: Write from .functional of size 4 on address 0x2c98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0c9c->0x2c9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2c9c:2c9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2c9c:2c9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2c9c:2c9f] 
      0: global: Write from .functional of size 4 on address 0x2c9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ca0->0x2ca0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ca0:2ca3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ca0:2ca3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ca0:2ca3] 
      0: global: Write from .functional of size 4 on address 0x2ca0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ca4->0x2ca4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ca4:2ca7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ca4:2ca7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ca4:2ca7] 
      0: global: Write from .functional of size 4 on address 0x2ca4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ca8->0x2ca8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ca8:2cab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ca8:2cab]
      0: system.cpu.icache: functionalAccess: WriteReq [2ca8:2cab] 
      0: global: Write from .functional of size 4 on address 0x2ca8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cac->0x2cac
      0: system.cpu.dcache: functionalAccess: WriteReq [2cac:2caf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cac:2caf]
      0: system.cpu.icache: functionalAccess: WriteReq [2cac:2caf] 
      0: global: Write from .functional of size 4 on address 0x2cac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cb0->0x2cb0
      0: system.cpu.dcache: functionalAccess: WriteReq [2cb0:2cb3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cb0:2cb3]
      0: system.cpu.icache: functionalAccess: WriteReq [2cb0:2cb3] 
      0: global: Write from .functional of size 4 on address 0x2cb0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cb4->0x2cb4
      0: system.cpu.dcache: functionalAccess: WriteReq [2cb4:2cb7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cb4:2cb7]
      0: system.cpu.icache: functionalAccess: WriteReq [2cb4:2cb7] 
      0: global: Write from .functional of size 4 on address 0x2cb4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cb8->0x2cb8
      0: system.cpu.dcache: functionalAccess: WriteReq [2cb8:2cbb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cb8:2cbb]
      0: system.cpu.icache: functionalAccess: WriteReq [2cb8:2cbb] 
      0: global: Write from .functional of size 4 on address 0x2cb8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cbc->0x2cbc
      0: system.cpu.dcache: functionalAccess: WriteReq [2cbc:2cbf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cbc:2cbf]
      0: system.cpu.icache: functionalAccess: WriteReq [2cbc:2cbf] 
      0: global: Write from .functional of size 4 on address 0x2cbc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cc0->0x2cc0
      0: system.cpu.dcache: functionalAccess: WriteReq [2cc0:2cc3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cc0:2cc3]
      0: system.cpu.icache: functionalAccess: WriteReq [2cc0:2cc3] 
      0: global: Write from .functional of size 4 on address 0x2cc0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cc4->0x2cc4
      0: system.cpu.dcache: functionalAccess: WriteReq [2cc4:2cc7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cc4:2cc7]
      0: system.cpu.icache: functionalAccess: WriteReq [2cc4:2cc7] 
      0: global: Write from .functional of size 4 on address 0x2cc4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cc8->0x2cc8
      0: system.cpu.dcache: functionalAccess: WriteReq [2cc8:2ccb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cc8:2ccb]
      0: system.cpu.icache: functionalAccess: WriteReq [2cc8:2ccb] 
      0: global: Write from .functional of size 4 on address 0x2cc8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ccc->0x2ccc
      0: system.cpu.dcache: functionalAccess: WriteReq [2ccc:2ccf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ccc:2ccf]
      0: system.cpu.icache: functionalAccess: WriteReq [2ccc:2ccf] 
      0: global: Write from .functional of size 4 on address 0x2ccc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cd0->0x2cd0
      0: system.cpu.dcache: functionalAccess: WriteReq [2cd0:2cd3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cd0:2cd3]
      0: system.cpu.icache: functionalAccess: WriteReq [2cd0:2cd3] 
      0: global: Write from .functional of size 4 on address 0x2cd0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cd4->0x2cd4
      0: system.cpu.dcache: functionalAccess: WriteReq [2cd4:2cd7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cd4:2cd7]
      0: system.cpu.icache: functionalAccess: WriteReq [2cd4:2cd7] 
      0: global: Write from .functional of size 4 on address 0x2cd4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cd8->0x2cd8
      0: system.cpu.dcache: functionalAccess: WriteReq [2cd8:2cdb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cd8:2cdb]
      0: system.cpu.icache: functionalAccess: WriteReq [2cd8:2cdb] 
      0: global: Write from .functional of size 4 on address 0x2cd8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cdc->0x2cdc
      0: system.cpu.dcache: functionalAccess: WriteReq [2cdc:2cdf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cdc:2cdf]
      0: system.cpu.icache: functionalAccess: WriteReq [2cdc:2cdf] 
      0: global: Write from .functional of size 4 on address 0x2cdc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ce0->0x2ce0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ce0:2ce3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ce0:2ce3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ce0:2ce3] 
      0: global: Write from .functional of size 4 on address 0x2ce0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ce4->0x2ce4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ce4:2ce7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ce4:2ce7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ce4:2ce7] 
      0: global: Write from .functional of size 4 on address 0x2ce4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ce8->0x2ce8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ce8:2ceb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ce8:2ceb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ce8:2ceb] 
      0: global: Write from .functional of size 4 on address 0x2ce8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cec->0x2cec
      0: system.cpu.dcache: functionalAccess: WriteReq [2cec:2cef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cec:2cef]
      0: system.cpu.icache: functionalAccess: WriteReq [2cec:2cef] 
      0: global: Write from .functional of size 4 on address 0x2cec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cf0->0x2cf0
      0: system.cpu.dcache: functionalAccess: WriteReq [2cf0:2cf3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cf0:2cf3]
      0: system.cpu.icache: functionalAccess: WriteReq [2cf0:2cf3] 
      0: global: Write from .functional of size 4 on address 0x2cf0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cf4->0x2cf4
      0: system.cpu.dcache: functionalAccess: WriteReq [2cf4:2cf7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cf4:2cf7]
      0: system.cpu.icache: functionalAccess: WriteReq [2cf4:2cf7] 
      0: global: Write from .functional of size 4 on address 0x2cf4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cf8->0x2cf8
      0: system.cpu.dcache: functionalAccess: WriteReq [2cf8:2cfb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cf8:2cfb]
      0: system.cpu.icache: functionalAccess: WriteReq [2cf8:2cfb] 
      0: global: Write from .functional of size 4 on address 0x2cf8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0cfc->0x2cfc
      0: system.cpu.dcache: functionalAccess: WriteReq [2cfc:2cff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2cfc:2cff]
      0: system.cpu.icache: functionalAccess: WriteReq [2cfc:2cff] 
      0: global: Write from .functional of size 4 on address 0x2cfc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d00->0x2d00
      0: system.cpu.dcache: functionalAccess: WriteReq [2d00:2d03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d00:2d03]
      0: system.cpu.icache: functionalAccess: WriteReq [2d00:2d03] 
      0: global: Write from .functional of size 4 on address 0x2d00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d04->0x2d04
      0: system.cpu.dcache: functionalAccess: WriteReq [2d04:2d07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d04:2d07]
      0: system.cpu.icache: functionalAccess: WriteReq [2d04:2d07] 
      0: global: Write from .functional of size 4 on address 0x2d04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d08->0x2d08
      0: system.cpu.dcache: functionalAccess: WriteReq [2d08:2d0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d08:2d0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d08:2d0b] 
      0: global: Write from .functional of size 4 on address 0x2d08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d0c->0x2d0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d0c:2d0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d0c:2d0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d0c:2d0f] 
      0: global: Write from .functional of size 4 on address 0x2d0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d10->0x2d10
      0: system.cpu.dcache: functionalAccess: WriteReq [2d10:2d13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d10:2d13]
      0: system.cpu.icache: functionalAccess: WriteReq [2d10:2d13] 
      0: global: Write from .functional of size 4 on address 0x2d10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d14->0x2d14
      0: system.cpu.dcache: functionalAccess: WriteReq [2d14:2d17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d14:2d17]
      0: system.cpu.icache: functionalAccess: WriteReq [2d14:2d17] 
      0: global: Write from .functional of size 4 on address 0x2d14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d18->0x2d18
      0: system.cpu.dcache: functionalAccess: WriteReq [2d18:2d1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d18:2d1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d18:2d1b] 
      0: global: Write from .functional of size 4 on address 0x2d18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d1c->0x2d1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d1c:2d1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d1c:2d1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d1c:2d1f] 
      0: global: Write from .functional of size 4 on address 0x2d1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d20->0x2d20
      0: system.cpu.dcache: functionalAccess: WriteReq [2d20:2d23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d20:2d23]
      0: system.cpu.icache: functionalAccess: WriteReq [2d20:2d23] 
      0: global: Write from .functional of size 4 on address 0x2d20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d24->0x2d24
      0: system.cpu.dcache: functionalAccess: WriteReq [2d24:2d27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d24:2d27]
      0: system.cpu.icache: functionalAccess: WriteReq [2d24:2d27] 
      0: global: Write from .functional of size 4 on address 0x2d24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d28->0x2d28
      0: system.cpu.dcache: functionalAccess: WriteReq [2d28:2d2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d28:2d2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d28:2d2b] 
      0: global: Write from .functional of size 4 on address 0x2d28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d2c->0x2d2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d2c:2d2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d2c:2d2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d2c:2d2f] 
      0: global: Write from .functional of size 4 on address 0x2d2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d30->0x2d30
      0: system.cpu.dcache: functionalAccess: WriteReq [2d30:2d33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d30:2d33]
      0: system.cpu.icache: functionalAccess: WriteReq [2d30:2d33] 
      0: global: Write from .functional of size 4 on address 0x2d30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d34->0x2d34
      0: system.cpu.dcache: functionalAccess: WriteReq [2d34:2d37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d34:2d37]
      0: system.cpu.icache: functionalAccess: WriteReq [2d34:2d37] 
      0: global: Write from .functional of size 4 on address 0x2d34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d38->0x2d38
      0: system.cpu.dcache: functionalAccess: WriteReq [2d38:2d3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d38:2d3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d38:2d3b] 
      0: global: Write from .functional of size 4 on address 0x2d38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d3c->0x2d3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d3c:2d3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d3c:2d3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d3c:2d3f] 
      0: global: Write from .functional of size 4 on address 0x2d3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d40->0x2d40
      0: system.cpu.dcache: functionalAccess: WriteReq [2d40:2d43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d40:2d43]
      0: system.cpu.icache: functionalAccess: WriteReq [2d40:2d43] 
      0: global: Write from .functional of size 4 on address 0x2d40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d44->0x2d44
      0: system.cpu.dcache: functionalAccess: WriteReq [2d44:2d47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d44:2d47]
      0: system.cpu.icache: functionalAccess: WriteReq [2d44:2d47] 
      0: global: Write from .functional of size 4 on address 0x2d44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d48->0x2d48
      0: system.cpu.dcache: functionalAccess: WriteReq [2d48:2d4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d48:2d4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d48:2d4b] 
      0: global: Write from .functional of size 4 on address 0x2d48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d4c->0x2d4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d4c:2d4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d4c:2d4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d4c:2d4f] 
      0: global: Write from .functional of size 4 on address 0x2d4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d50->0x2d50
      0: system.cpu.dcache: functionalAccess: WriteReq [2d50:2d53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d50:2d53]
      0: system.cpu.icache: functionalAccess: WriteReq [2d50:2d53] 
      0: global: Write from .functional of size 4 on address 0x2d50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d54->0x2d54
      0: system.cpu.dcache: functionalAccess: WriteReq [2d54:2d57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d54:2d57]
      0: system.cpu.icache: functionalAccess: WriteReq [2d54:2d57] 
      0: global: Write from .functional of size 4 on address 0x2d54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d58->0x2d58
      0: system.cpu.dcache: functionalAccess: WriteReq [2d58:2d5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d58:2d5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d58:2d5b] 
      0: global: Write from .functional of size 4 on address 0x2d58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d5c->0x2d5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d5c:2d5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d5c:2d5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d5c:2d5f] 
      0: global: Write from .functional of size 4 on address 0x2d5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d60->0x2d60
      0: system.cpu.dcache: functionalAccess: WriteReq [2d60:2d63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d60:2d63]
      0: system.cpu.icache: functionalAccess: WriteReq [2d60:2d63] 
      0: global: Write from .functional of size 4 on address 0x2d60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d64->0x2d64
      0: system.cpu.dcache: functionalAccess: WriteReq [2d64:2d67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d64:2d67]
      0: system.cpu.icache: functionalAccess: WriteReq [2d64:2d67] 
      0: global: Write from .functional of size 4 on address 0x2d64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d68->0x2d68
      0: system.cpu.dcache: functionalAccess: WriteReq [2d68:2d6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d68:2d6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d68:2d6b] 
      0: global: Write from .functional of size 4 on address 0x2d68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d6c->0x2d6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d6c:2d6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d6c:2d6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d6c:2d6f] 
      0: global: Write from .functional of size 4 on address 0x2d6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d70->0x2d70
      0: system.cpu.dcache: functionalAccess: WriteReq [2d70:2d73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d70:2d73]
      0: system.cpu.icache: functionalAccess: WriteReq [2d70:2d73] 
      0: global: Write from .functional of size 4 on address 0x2d70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d74->0x2d74
      0: system.cpu.dcache: functionalAccess: WriteReq [2d74:2d77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d74:2d77]
      0: system.cpu.icache: functionalAccess: WriteReq [2d74:2d77] 
      0: global: Write from .functional of size 4 on address 0x2d74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d78->0x2d78
      0: system.cpu.dcache: functionalAccess: WriteReq [2d78:2d7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d78:2d7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d78:2d7b] 
      0: global: Write from .functional of size 4 on address 0x2d78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d7c->0x2d7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d7c:2d7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d7c:2d7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d7c:2d7f] 
      0: global: Write from .functional of size 4 on address 0x2d7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d80->0x2d80
      0: system.cpu.dcache: functionalAccess: WriteReq [2d80:2d83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d80:2d83]
      0: system.cpu.icache: functionalAccess: WriteReq [2d80:2d83] 
      0: global: Write from .functional of size 4 on address 0x2d80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d84->0x2d84
      0: system.cpu.dcache: functionalAccess: WriteReq [2d84:2d87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d84:2d87]
      0: system.cpu.icache: functionalAccess: WriteReq [2d84:2d87] 
      0: global: Write from .functional of size 4 on address 0x2d84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d88->0x2d88
      0: system.cpu.dcache: functionalAccess: WriteReq [2d88:2d8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d88:2d8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d88:2d8b] 
      0: global: Write from .functional of size 4 on address 0x2d88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d8c->0x2d8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d8c:2d8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d8c:2d8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d8c:2d8f] 
      0: global: Write from .functional of size 4 on address 0x2d8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d90->0x2d90
      0: system.cpu.dcache: functionalAccess: WriteReq [2d90:2d93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d90:2d93]
      0: system.cpu.icache: functionalAccess: WriteReq [2d90:2d93] 
      0: global: Write from .functional of size 4 on address 0x2d90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d94->0x2d94
      0: system.cpu.dcache: functionalAccess: WriteReq [2d94:2d97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d94:2d97]
      0: system.cpu.icache: functionalAccess: WriteReq [2d94:2d97] 
      0: global: Write from .functional of size 4 on address 0x2d94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d98->0x2d98
      0: system.cpu.dcache: functionalAccess: WriteReq [2d98:2d9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d98:2d9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2d98:2d9b] 
      0: global: Write from .functional of size 4 on address 0x2d98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0d9c->0x2d9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2d9c:2d9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2d9c:2d9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2d9c:2d9f] 
      0: global: Write from .functional of size 4 on address 0x2d9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0da0->0x2da0
      0: system.cpu.dcache: functionalAccess: WriteReq [2da0:2da3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2da0:2da3]
      0: system.cpu.icache: functionalAccess: WriteReq [2da0:2da3] 
      0: global: Write from .functional of size 4 on address 0x2da0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0da4->0x2da4
      0: system.cpu.dcache: functionalAccess: WriteReq [2da4:2da7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2da4:2da7]
      0: system.cpu.icache: functionalAccess: WriteReq [2da4:2da7] 
      0: global: Write from .functional of size 4 on address 0x2da4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0da8->0x2da8
      0: system.cpu.dcache: functionalAccess: WriteReq [2da8:2dab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2da8:2dab]
      0: system.cpu.icache: functionalAccess: WriteReq [2da8:2dab] 
      0: global: Write from .functional of size 4 on address 0x2da8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dac->0x2dac
      0: system.cpu.dcache: functionalAccess: WriteReq [2dac:2daf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dac:2daf]
      0: system.cpu.icache: functionalAccess: WriteReq [2dac:2daf] 
      0: global: Write from .functional of size 4 on address 0x2dac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0db0->0x2db0
      0: system.cpu.dcache: functionalAccess: WriteReq [2db0:2db3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2db0:2db3]
      0: system.cpu.icache: functionalAccess: WriteReq [2db0:2db3] 
      0: global: Write from .functional of size 4 on address 0x2db0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0db4->0x2db4
      0: system.cpu.dcache: functionalAccess: WriteReq [2db4:2db7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2db4:2db7]
      0: system.cpu.icache: functionalAccess: WriteReq [2db4:2db7] 
      0: global: Write from .functional of size 4 on address 0x2db4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0db8->0x2db8
      0: system.cpu.dcache: functionalAccess: WriteReq [2db8:2dbb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2db8:2dbb]
      0: system.cpu.icache: functionalAccess: WriteReq [2db8:2dbb] 
      0: global: Write from .functional of size 4 on address 0x2db8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dbc->0x2dbc
      0: system.cpu.dcache: functionalAccess: WriteReq [2dbc:2dbf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dbc:2dbf]
      0: system.cpu.icache: functionalAccess: WriteReq [2dbc:2dbf] 
      0: global: Write from .functional of size 4 on address 0x2dbc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dc0->0x2dc0
      0: system.cpu.dcache: functionalAccess: WriteReq [2dc0:2dc3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dc0:2dc3]
      0: system.cpu.icache: functionalAccess: WriteReq [2dc0:2dc3] 
      0: global: Write from .functional of size 4 on address 0x2dc0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dc4->0x2dc4
      0: system.cpu.dcache: functionalAccess: WriteReq [2dc4:2dc7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dc4:2dc7]
      0: system.cpu.icache: functionalAccess: WriteReq [2dc4:2dc7] 
      0: global: Write from .functional of size 4 on address 0x2dc4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dc8->0x2dc8
      0: system.cpu.dcache: functionalAccess: WriteReq [2dc8:2dcb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dc8:2dcb]
      0: system.cpu.icache: functionalAccess: WriteReq [2dc8:2dcb] 
      0: global: Write from .functional of size 4 on address 0x2dc8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dcc->0x2dcc
      0: system.cpu.dcache: functionalAccess: WriteReq [2dcc:2dcf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dcc:2dcf]
      0: system.cpu.icache: functionalAccess: WriteReq [2dcc:2dcf] 
      0: global: Write from .functional of size 4 on address 0x2dcc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dd0->0x2dd0
      0: system.cpu.dcache: functionalAccess: WriteReq [2dd0:2dd3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dd0:2dd3]
      0: system.cpu.icache: functionalAccess: WriteReq [2dd0:2dd3] 
      0: global: Write from .functional of size 4 on address 0x2dd0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dd4->0x2dd4
      0: system.cpu.dcache: functionalAccess: WriteReq [2dd4:2dd7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dd4:2dd7]
      0: system.cpu.icache: functionalAccess: WriteReq [2dd4:2dd7] 
      0: global: Write from .functional of size 4 on address 0x2dd4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dd8->0x2dd8
      0: system.cpu.dcache: functionalAccess: WriteReq [2dd8:2ddb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dd8:2ddb]
      0: system.cpu.icache: functionalAccess: WriteReq [2dd8:2ddb] 
      0: global: Write from .functional of size 4 on address 0x2dd8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ddc->0x2ddc
      0: system.cpu.dcache: functionalAccess: WriteReq [2ddc:2ddf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ddc:2ddf]
      0: system.cpu.icache: functionalAccess: WriteReq [2ddc:2ddf] 
      0: global: Write from .functional of size 4 on address 0x2ddc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0de0->0x2de0
      0: system.cpu.dcache: functionalAccess: WriteReq [2de0:2de3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2de0:2de3]
      0: system.cpu.icache: functionalAccess: WriteReq [2de0:2de3] 
      0: global: Write from .functional of size 4 on address 0x2de0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0de4->0x2de4
      0: system.cpu.dcache: functionalAccess: WriteReq [2de4:2de7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2de4:2de7]
      0: system.cpu.icache: functionalAccess: WriteReq [2de4:2de7] 
      0: global: Write from .functional of size 4 on address 0x2de4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0de8->0x2de8
      0: system.cpu.dcache: functionalAccess: WriteReq [2de8:2deb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2de8:2deb]
      0: system.cpu.icache: functionalAccess: WriteReq [2de8:2deb] 
      0: global: Write from .functional of size 4 on address 0x2de8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dec->0x2dec
      0: system.cpu.dcache: functionalAccess: WriteReq [2dec:2def] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dec:2def]
      0: system.cpu.icache: functionalAccess: WriteReq [2dec:2def] 
      0: global: Write from .functional of size 4 on address 0x2dec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0df0->0x2df0
      0: system.cpu.dcache: functionalAccess: WriteReq [2df0:2df3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2df0:2df3]
      0: system.cpu.icache: functionalAccess: WriteReq [2df0:2df3] 
      0: global: Write from .functional of size 4 on address 0x2df0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0df4->0x2df4
      0: system.cpu.dcache: functionalAccess: WriteReq [2df4:2df7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2df4:2df7]
      0: system.cpu.icache: functionalAccess: WriteReq [2df4:2df7] 
      0: global: Write from .functional of size 4 on address 0x2df4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0df8->0x2df8
      0: system.cpu.dcache: functionalAccess: WriteReq [2df8:2dfb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2df8:2dfb]
      0: system.cpu.icache: functionalAccess: WriteReq [2df8:2dfb] 
      0: global: Write from .functional of size 4 on address 0x2df8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0dfc->0x2dfc
      0: system.cpu.dcache: functionalAccess: WriteReq [2dfc:2dff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2dfc:2dff]
      0: system.cpu.icache: functionalAccess: WriteReq [2dfc:2dff] 
      0: global: Write from .functional of size 4 on address 0x2dfc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e00->0x2e00
      0: system.cpu.dcache: functionalAccess: WriteReq [2e00:2e03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e00:2e03]
      0: system.cpu.icache: functionalAccess: WriteReq [2e00:2e03] 
      0: global: Write from .functional of size 4 on address 0x2e00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e04->0x2e04
      0: system.cpu.dcache: functionalAccess: WriteReq [2e04:2e07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e04:2e07]
      0: system.cpu.icache: functionalAccess: WriteReq [2e04:2e07] 
      0: global: Write from .functional of size 4 on address 0x2e04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e08->0x2e08
      0: system.cpu.dcache: functionalAccess: WriteReq [2e08:2e0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e08:2e0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e08:2e0b] 
      0: global: Write from .functional of size 4 on address 0x2e08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e0c->0x2e0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e0c:2e0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e0c:2e0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e0c:2e0f] 
      0: global: Write from .functional of size 4 on address 0x2e0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e10->0x2e10
      0: system.cpu.dcache: functionalAccess: WriteReq [2e10:2e13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e10:2e13]
      0: system.cpu.icache: functionalAccess: WriteReq [2e10:2e13] 
      0: global: Write from .functional of size 4 on address 0x2e10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e14->0x2e14
      0: system.cpu.dcache: functionalAccess: WriteReq [2e14:2e17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e14:2e17]
      0: system.cpu.icache: functionalAccess: WriteReq [2e14:2e17] 
      0: global: Write from .functional of size 4 on address 0x2e14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e18->0x2e18
      0: system.cpu.dcache: functionalAccess: WriteReq [2e18:2e1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e18:2e1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e18:2e1b] 
      0: global: Write from .functional of size 4 on address 0x2e18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e1c->0x2e1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e1c:2e1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e1c:2e1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e1c:2e1f] 
      0: global: Write from .functional of size 4 on address 0x2e1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e20->0x2e20
      0: system.cpu.dcache: functionalAccess: WriteReq [2e20:2e23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e20:2e23]
      0: system.cpu.icache: functionalAccess: WriteReq [2e20:2e23] 
      0: global: Write from .functional of size 4 on address 0x2e20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e24->0x2e24
      0: system.cpu.dcache: functionalAccess: WriteReq [2e24:2e27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e24:2e27]
      0: system.cpu.icache: functionalAccess: WriteReq [2e24:2e27] 
      0: global: Write from .functional of size 4 on address 0x2e24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e28->0x2e28
      0: system.cpu.dcache: functionalAccess: WriteReq [2e28:2e2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e28:2e2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e28:2e2b] 
      0: global: Write from .functional of size 4 on address 0x2e28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e2c->0x2e2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e2c:2e2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e2c:2e2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e2c:2e2f] 
      0: global: Write from .functional of size 4 on address 0x2e2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e30->0x2e30
      0: system.cpu.dcache: functionalAccess: WriteReq [2e30:2e33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e30:2e33]
      0: system.cpu.icache: functionalAccess: WriteReq [2e30:2e33] 
      0: global: Write from .functional of size 4 on address 0x2e30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e34->0x2e34
      0: system.cpu.dcache: functionalAccess: WriteReq [2e34:2e37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e34:2e37]
      0: system.cpu.icache: functionalAccess: WriteReq [2e34:2e37] 
      0: global: Write from .functional of size 4 on address 0x2e34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e38->0x2e38
      0: system.cpu.dcache: functionalAccess: WriteReq [2e38:2e3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e38:2e3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e38:2e3b] 
      0: global: Write from .functional of size 4 on address 0x2e38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e3c->0x2e3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e3c:2e3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e3c:2e3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e3c:2e3f] 
      0: global: Write from .functional of size 4 on address 0x2e3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e40->0x2e40
      0: system.cpu.dcache: functionalAccess: WriteReq [2e40:2e43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e40:2e43]
      0: system.cpu.icache: functionalAccess: WriteReq [2e40:2e43] 
      0: global: Write from .functional of size 4 on address 0x2e40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e44->0x2e44
      0: system.cpu.dcache: functionalAccess: WriteReq [2e44:2e47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e44:2e47]
      0: system.cpu.icache: functionalAccess: WriteReq [2e44:2e47] 
      0: global: Write from .functional of size 4 on address 0x2e44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e48->0x2e48
      0: system.cpu.dcache: functionalAccess: WriteReq [2e48:2e4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e48:2e4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e48:2e4b] 
      0: global: Write from .functional of size 4 on address 0x2e48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e4c->0x2e4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e4c:2e4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e4c:2e4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e4c:2e4f] 
      0: global: Write from .functional of size 4 on address 0x2e4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e50->0x2e50
      0: system.cpu.dcache: functionalAccess: WriteReq [2e50:2e53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e50:2e53]
      0: system.cpu.icache: functionalAccess: WriteReq [2e50:2e53] 
      0: global: Write from .functional of size 4 on address 0x2e50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e54->0x2e54
      0: system.cpu.dcache: functionalAccess: WriteReq [2e54:2e57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e54:2e57]
      0: system.cpu.icache: functionalAccess: WriteReq [2e54:2e57] 
      0: global: Write from .functional of size 4 on address 0x2e54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e58->0x2e58
      0: system.cpu.dcache: functionalAccess: WriteReq [2e58:2e5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e58:2e5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e58:2e5b] 
      0: global: Write from .functional of size 4 on address 0x2e58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e5c->0x2e5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e5c:2e5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e5c:2e5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e5c:2e5f] 
      0: global: Write from .functional of size 4 on address 0x2e5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e60->0x2e60
      0: system.cpu.dcache: functionalAccess: WriteReq [2e60:2e63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e60:2e63]
      0: system.cpu.icache: functionalAccess: WriteReq [2e60:2e63] 
      0: global: Write from .functional of size 4 on address 0x2e60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e64->0x2e64
      0: system.cpu.dcache: functionalAccess: WriteReq [2e64:2e67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e64:2e67]
      0: system.cpu.icache: functionalAccess: WriteReq [2e64:2e67] 
      0: global: Write from .functional of size 4 on address 0x2e64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e68->0x2e68
      0: system.cpu.dcache: functionalAccess: WriteReq [2e68:2e6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e68:2e6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e68:2e6b] 
      0: global: Write from .functional of size 4 on address 0x2e68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e6c->0x2e6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e6c:2e6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e6c:2e6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e6c:2e6f] 
      0: global: Write from .functional of size 4 on address 0x2e6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e70->0x2e70
      0: system.cpu.dcache: functionalAccess: WriteReq [2e70:2e73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e70:2e73]
      0: system.cpu.icache: functionalAccess: WriteReq [2e70:2e73] 
      0: global: Write from .functional of size 4 on address 0x2e70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e74->0x2e74
      0: system.cpu.dcache: functionalAccess: WriteReq [2e74:2e77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e74:2e77]
      0: system.cpu.icache: functionalAccess: WriteReq [2e74:2e77] 
      0: global: Write from .functional of size 4 on address 0x2e74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e78->0x2e78
      0: system.cpu.dcache: functionalAccess: WriteReq [2e78:2e7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e78:2e7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e78:2e7b] 
      0: global: Write from .functional of size 4 on address 0x2e78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e7c->0x2e7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e7c:2e7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e7c:2e7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e7c:2e7f] 
      0: global: Write from .functional of size 4 on address 0x2e7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e80->0x2e80
      0: system.cpu.dcache: functionalAccess: WriteReq [2e80:2e83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e80:2e83]
      0: system.cpu.icache: functionalAccess: WriteReq [2e80:2e83] 
      0: global: Write from .functional of size 4 on address 0x2e80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e84->0x2e84
      0: system.cpu.dcache: functionalAccess: WriteReq [2e84:2e87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e84:2e87]
      0: system.cpu.icache: functionalAccess: WriteReq [2e84:2e87] 
      0: global: Write from .functional of size 4 on address 0x2e84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e88->0x2e88
      0: system.cpu.dcache: functionalAccess: WriteReq [2e88:2e8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e88:2e8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e88:2e8b] 
      0: global: Write from .functional of size 4 on address 0x2e88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e8c->0x2e8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e8c:2e8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e8c:2e8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e8c:2e8f] 
      0: global: Write from .functional of size 4 on address 0x2e8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e90->0x2e90
      0: system.cpu.dcache: functionalAccess: WriteReq [2e90:2e93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e90:2e93]
      0: system.cpu.icache: functionalAccess: WriteReq [2e90:2e93] 
      0: global: Write from .functional of size 4 on address 0x2e90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e94->0x2e94
      0: system.cpu.dcache: functionalAccess: WriteReq [2e94:2e97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e94:2e97]
      0: system.cpu.icache: functionalAccess: WriteReq [2e94:2e97] 
      0: global: Write from .functional of size 4 on address 0x2e94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e98->0x2e98
      0: system.cpu.dcache: functionalAccess: WriteReq [2e98:2e9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e98:2e9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2e98:2e9b] 
      0: global: Write from .functional of size 4 on address 0x2e98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0e9c->0x2e9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2e9c:2e9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2e9c:2e9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2e9c:2e9f] 
      0: global: Write from .functional of size 4 on address 0x2e9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ea0->0x2ea0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ea0:2ea3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ea0:2ea3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ea0:2ea3] 
      0: global: Write from .functional of size 4 on address 0x2ea0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ea4->0x2ea4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ea4:2ea7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ea4:2ea7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ea4:2ea7] 
      0: global: Write from .functional of size 4 on address 0x2ea4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ea8->0x2ea8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ea8:2eab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ea8:2eab]
      0: system.cpu.icache: functionalAccess: WriteReq [2ea8:2eab] 
      0: global: Write from .functional of size 4 on address 0x2ea8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0eac->0x2eac
      0: system.cpu.dcache: functionalAccess: WriteReq [2eac:2eaf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2eac:2eaf]
      0: system.cpu.icache: functionalAccess: WriteReq [2eac:2eaf] 
      0: global: Write from .functional of size 4 on address 0x2eac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0eb0->0x2eb0
      0: system.cpu.dcache: functionalAccess: WriteReq [2eb0:2eb3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2eb0:2eb3]
      0: system.cpu.icache: functionalAccess: WriteReq [2eb0:2eb3] 
      0: global: Write from .functional of size 4 on address 0x2eb0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0eb4->0x2eb4
      0: system.cpu.dcache: functionalAccess: WriteReq [2eb4:2eb7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2eb4:2eb7]
      0: system.cpu.icache: functionalAccess: WriteReq [2eb4:2eb7] 
      0: global: Write from .functional of size 4 on address 0x2eb4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0eb8->0x2eb8
      0: system.cpu.dcache: functionalAccess: WriteReq [2eb8:2ebb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2eb8:2ebb]
      0: system.cpu.icache: functionalAccess: WriteReq [2eb8:2ebb] 
      0: global: Write from .functional of size 4 on address 0x2eb8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ebc->0x2ebc
      0: system.cpu.dcache: functionalAccess: WriteReq [2ebc:2ebf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ebc:2ebf]
      0: system.cpu.icache: functionalAccess: WriteReq [2ebc:2ebf] 
      0: global: Write from .functional of size 4 on address 0x2ebc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ec0->0x2ec0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ec0:2ec3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ec0:2ec3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ec0:2ec3] 
      0: global: Write from .functional of size 4 on address 0x2ec0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ec4->0x2ec4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ec4:2ec7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ec4:2ec7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ec4:2ec7] 
      0: global: Write from .functional of size 4 on address 0x2ec4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ec8->0x2ec8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ec8:2ecb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ec8:2ecb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ec8:2ecb] 
      0: global: Write from .functional of size 4 on address 0x2ec8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ecc->0x2ecc
      0: system.cpu.dcache: functionalAccess: WriteReq [2ecc:2ecf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ecc:2ecf]
      0: system.cpu.icache: functionalAccess: WriteReq [2ecc:2ecf] 
      0: global: Write from .functional of size 4 on address 0x2ecc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ed0->0x2ed0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ed0:2ed3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ed0:2ed3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ed0:2ed3] 
      0: global: Write from .functional of size 4 on address 0x2ed0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ed4->0x2ed4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ed4:2ed7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ed4:2ed7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ed4:2ed7] 
      0: global: Write from .functional of size 4 on address 0x2ed4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ed8->0x2ed8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ed8:2edb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ed8:2edb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ed8:2edb] 
      0: global: Write from .functional of size 4 on address 0x2ed8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0edc->0x2edc
      0: system.cpu.dcache: functionalAccess: WriteReq [2edc:2edf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2edc:2edf]
      0: system.cpu.icache: functionalAccess: WriteReq [2edc:2edf] 
      0: global: Write from .functional of size 4 on address 0x2edc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ee0->0x2ee0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ee0:2ee3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ee0:2ee3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ee0:2ee3] 
      0: global: Write from .functional of size 4 on address 0x2ee0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ee4->0x2ee4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ee4:2ee7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ee4:2ee7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ee4:2ee7] 
      0: global: Write from .functional of size 4 on address 0x2ee4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ee8->0x2ee8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ee8:2eeb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ee8:2eeb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ee8:2eeb] 
      0: global: Write from .functional of size 4 on address 0x2ee8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0eec->0x2eec
      0: system.cpu.dcache: functionalAccess: WriteReq [2eec:2eef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2eec:2eef]
      0: system.cpu.icache: functionalAccess: WriteReq [2eec:2eef] 
      0: global: Write from .functional of size 4 on address 0x2eec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ef0->0x2ef0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ef0:2ef3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ef0:2ef3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ef0:2ef3] 
      0: global: Write from .functional of size 4 on address 0x2ef0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ef4->0x2ef4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ef4:2ef7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ef4:2ef7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ef4:2ef7] 
      0: global: Write from .functional of size 4 on address 0x2ef4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ef8->0x2ef8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ef8:2efb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ef8:2efb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ef8:2efb] 
      0: global: Write from .functional of size 4 on address 0x2ef8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0efc->0x2efc
      0: system.cpu.dcache: functionalAccess: WriteReq [2efc:2eff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2efc:2eff]
      0: system.cpu.icache: functionalAccess: WriteReq [2efc:2eff] 
      0: global: Write from .functional of size 4 on address 0x2efc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f00->0x2f00
      0: system.cpu.dcache: functionalAccess: WriteReq [2f00:2f03] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f00:2f03]
      0: system.cpu.icache: functionalAccess: WriteReq [2f00:2f03] 
      0: global: Write from .functional of size 4 on address 0x2f00 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f04->0x2f04
      0: system.cpu.dcache: functionalAccess: WriteReq [2f04:2f07] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f04:2f07]
      0: system.cpu.icache: functionalAccess: WriteReq [2f04:2f07] 
      0: global: Write from .functional of size 4 on address 0x2f04 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f08->0x2f08
      0: system.cpu.dcache: functionalAccess: WriteReq [2f08:2f0b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f08:2f0b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f08:2f0b] 
      0: global: Write from .functional of size 4 on address 0x2f08 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f0c->0x2f0c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f0c:2f0f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f0c:2f0f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f0c:2f0f] 
      0: global: Write from .functional of size 4 on address 0x2f0c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f10->0x2f10
      0: system.cpu.dcache: functionalAccess: WriteReq [2f10:2f13] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f10:2f13]
      0: system.cpu.icache: functionalAccess: WriteReq [2f10:2f13] 
      0: global: Write from .functional of size 4 on address 0x2f10 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f14->0x2f14
      0: system.cpu.dcache: functionalAccess: WriteReq [2f14:2f17] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f14:2f17]
      0: system.cpu.icache: functionalAccess: WriteReq [2f14:2f17] 
      0: global: Write from .functional of size 4 on address 0x2f14 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f18->0x2f18
      0: system.cpu.dcache: functionalAccess: WriteReq [2f18:2f1b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f18:2f1b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f18:2f1b] 
      0: global: Write from .functional of size 4 on address 0x2f18 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f1c->0x2f1c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f1c:2f1f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f1c:2f1f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f1c:2f1f] 
      0: global: Write from .functional of size 4 on address 0x2f1c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f20->0x2f20
      0: system.cpu.dcache: functionalAccess: WriteReq [2f20:2f23] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f20:2f23]
      0: system.cpu.icache: functionalAccess: WriteReq [2f20:2f23] 
      0: global: Write from .functional of size 4 on address 0x2f20 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f24->0x2f24
      0: system.cpu.dcache: functionalAccess: WriteReq [2f24:2f27] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f24:2f27]
      0: system.cpu.icache: functionalAccess: WriteReq [2f24:2f27] 
      0: global: Write from .functional of size 4 on address 0x2f24 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f28->0x2f28
      0: system.cpu.dcache: functionalAccess: WriteReq [2f28:2f2b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f28:2f2b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f28:2f2b] 
      0: global: Write from .functional of size 4 on address 0x2f28 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f2c->0x2f2c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f2c:2f2f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f2c:2f2f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f2c:2f2f] 
      0: global: Write from .functional of size 4 on address 0x2f2c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f30->0x2f30
      0: system.cpu.dcache: functionalAccess: WriteReq [2f30:2f33] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f30:2f33]
      0: system.cpu.icache: functionalAccess: WriteReq [2f30:2f33] 
      0: global: Write from .functional of size 4 on address 0x2f30 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f34->0x2f34
      0: system.cpu.dcache: functionalAccess: WriteReq [2f34:2f37] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f34:2f37]
      0: system.cpu.icache: functionalAccess: WriteReq [2f34:2f37] 
      0: global: Write from .functional of size 4 on address 0x2f34 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f38->0x2f38
      0: system.cpu.dcache: functionalAccess: WriteReq [2f38:2f3b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f38:2f3b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f38:2f3b] 
      0: global: Write from .functional of size 4 on address 0x2f38 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f3c->0x2f3c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f3c:2f3f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f3c:2f3f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f3c:2f3f] 
      0: global: Write from .functional of size 4 on address 0x2f3c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f40->0x2f40
      0: system.cpu.dcache: functionalAccess: WriteReq [2f40:2f43] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f40:2f43]
      0: system.cpu.icache: functionalAccess: WriteReq [2f40:2f43] 
      0: global: Write from .functional of size 4 on address 0x2f40 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f44->0x2f44
      0: system.cpu.dcache: functionalAccess: WriteReq [2f44:2f47] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f44:2f47]
      0: system.cpu.icache: functionalAccess: WriteReq [2f44:2f47] 
      0: global: Write from .functional of size 4 on address 0x2f44 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f48->0x2f48
      0: system.cpu.dcache: functionalAccess: WriteReq [2f48:2f4b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f48:2f4b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f48:2f4b] 
      0: global: Write from .functional of size 4 on address 0x2f48 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f4c->0x2f4c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f4c:2f4f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f4c:2f4f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f4c:2f4f] 
      0: global: Write from .functional of size 4 on address 0x2f4c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f50->0x2f50
      0: system.cpu.dcache: functionalAccess: WriteReq [2f50:2f53] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f50:2f53]
      0: system.cpu.icache: functionalAccess: WriteReq [2f50:2f53] 
      0: global: Write from .functional of size 4 on address 0x2f50 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f54->0x2f54
      0: system.cpu.dcache: functionalAccess: WriteReq [2f54:2f57] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f54:2f57]
      0: system.cpu.icache: functionalAccess: WriteReq [2f54:2f57] 
      0: global: Write from .functional of size 4 on address 0x2f54 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f58->0x2f58
      0: system.cpu.dcache: functionalAccess: WriteReq [2f58:2f5b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f58:2f5b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f58:2f5b] 
      0: global: Write from .functional of size 4 on address 0x2f58 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f5c->0x2f5c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f5c:2f5f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f5c:2f5f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f5c:2f5f] 
      0: global: Write from .functional of size 4 on address 0x2f5c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f60->0x2f60
      0: system.cpu.dcache: functionalAccess: WriteReq [2f60:2f63] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f60:2f63]
      0: system.cpu.icache: functionalAccess: WriteReq [2f60:2f63] 
      0: global: Write from .functional of size 4 on address 0x2f60 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f64->0x2f64
      0: system.cpu.dcache: functionalAccess: WriteReq [2f64:2f67] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f64:2f67]
      0: system.cpu.icache: functionalAccess: WriteReq [2f64:2f67] 
      0: global: Write from .functional of size 4 on address 0x2f64 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f68->0x2f68
      0: system.cpu.dcache: functionalAccess: WriteReq [2f68:2f6b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f68:2f6b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f68:2f6b] 
      0: global: Write from .functional of size 4 on address 0x2f68 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f6c->0x2f6c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f6c:2f6f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f6c:2f6f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f6c:2f6f] 
      0: global: Write from .functional of size 4 on address 0x2f6c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f70->0x2f70
      0: system.cpu.dcache: functionalAccess: WriteReq [2f70:2f73] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f70:2f73]
      0: system.cpu.icache: functionalAccess: WriteReq [2f70:2f73] 
      0: global: Write from .functional of size 4 on address 0x2f70 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f74->0x2f74
      0: system.cpu.dcache: functionalAccess: WriteReq [2f74:2f77] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f74:2f77]
      0: system.cpu.icache: functionalAccess: WriteReq [2f74:2f77] 
      0: global: Write from .functional of size 4 on address 0x2f74 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f78->0x2f78
      0: system.cpu.dcache: functionalAccess: WriteReq [2f78:2f7b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f78:2f7b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f78:2f7b] 
      0: global: Write from .functional of size 4 on address 0x2f78 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f7c->0x2f7c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f7c:2f7f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f7c:2f7f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f7c:2f7f] 
      0: global: Write from .functional of size 4 on address 0x2f7c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f80->0x2f80
      0: system.cpu.dcache: functionalAccess: WriteReq [2f80:2f83] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f80:2f83]
      0: system.cpu.icache: functionalAccess: WriteReq [2f80:2f83] 
      0: global: Write from .functional of size 4 on address 0x2f80 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f84->0x2f84
      0: system.cpu.dcache: functionalAccess: WriteReq [2f84:2f87] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f84:2f87]
      0: system.cpu.icache: functionalAccess: WriteReq [2f84:2f87] 
      0: global: Write from .functional of size 4 on address 0x2f84 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f88->0x2f88
      0: system.cpu.dcache: functionalAccess: WriteReq [2f88:2f8b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f88:2f8b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f88:2f8b] 
      0: global: Write from .functional of size 4 on address 0x2f88 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f8c->0x2f8c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f8c:2f8f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f8c:2f8f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f8c:2f8f] 
      0: global: Write from .functional of size 4 on address 0x2f8c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f90->0x2f90
      0: system.cpu.dcache: functionalAccess: WriteReq [2f90:2f93] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f90:2f93]
      0: system.cpu.icache: functionalAccess: WriteReq [2f90:2f93] 
      0: global: Write from .functional of size 4 on address 0x2f90 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f94->0x2f94
      0: system.cpu.dcache: functionalAccess: WriteReq [2f94:2f97] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f94:2f97]
      0: system.cpu.icache: functionalAccess: WriteReq [2f94:2f97] 
      0: global: Write from .functional of size 4 on address 0x2f94 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f98->0x2f98
      0: system.cpu.dcache: functionalAccess: WriteReq [2f98:2f9b] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f98:2f9b]
      0: system.cpu.icache: functionalAccess: WriteReq [2f98:2f9b] 
      0: global: Write from .functional of size 4 on address 0x2f98 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0f9c->0x2f9c
      0: system.cpu.dcache: functionalAccess: WriteReq [2f9c:2f9f] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2f9c:2f9f]
      0: system.cpu.icache: functionalAccess: WriteReq [2f9c:2f9f] 
      0: global: Write from .functional of size 4 on address 0x2f9c data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fa0->0x2fa0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fa0:2fa3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fa0:2fa3]
      0: system.cpu.icache: functionalAccess: WriteReq [2fa0:2fa3] 
      0: global: Write from .functional of size 4 on address 0x2fa0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fa4->0x2fa4
      0: system.cpu.dcache: functionalAccess: WriteReq [2fa4:2fa7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fa4:2fa7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fa4:2fa7] 
      0: global: Write from .functional of size 4 on address 0x2fa4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fa8->0x2fa8
      0: system.cpu.dcache: functionalAccess: WriteReq [2fa8:2fab] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fa8:2fab]
      0: system.cpu.icache: functionalAccess: WriteReq [2fa8:2fab] 
      0: global: Write from .functional of size 4 on address 0x2fa8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fac->0x2fac
      0: system.cpu.dcache: functionalAccess: WriteReq [2fac:2faf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fac:2faf]
      0: system.cpu.icache: functionalAccess: WriteReq [2fac:2faf] 
      0: global: Write from .functional of size 4 on address 0x2fac data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fb0->0x2fb0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fb0:2fb3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fb0:2fb3]
      0: system.cpu.icache: functionalAccess: WriteReq [2fb0:2fb3] 
      0: global: Write from .functional of size 4 on address 0x2fb0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fb4->0x2fb4
      0: system.cpu.dcache: functionalAccess: WriteReq [2fb4:2fb7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fb4:2fb7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fb4:2fb7] 
      0: global: Write from .functional of size 4 on address 0x2fb4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fb8->0x2fb8
      0: system.cpu.dcache: functionalAccess: WriteReq [2fb8:2fbb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fb8:2fbb]
      0: system.cpu.icache: functionalAccess: WriteReq [2fb8:2fbb] 
      0: global: Write from .functional of size 4 on address 0x2fb8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fbc->0x2fbc
      0: system.cpu.dcache: functionalAccess: WriteReq [2fbc:2fbf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fbc:2fbf]
      0: system.cpu.icache: functionalAccess: WriteReq [2fbc:2fbf] 
      0: global: Write from .functional of size 4 on address 0x2fbc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fc0->0x2fc0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fc0:2fc3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fc0:2fc3]
      0: system.cpu.icache: functionalAccess: WriteReq [2fc0:2fc3] 
      0: global: Write from .functional of size 4 on address 0x2fc0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fc4->0x2fc4
      0: system.cpu.dcache: functionalAccess: WriteReq [2fc4:2fc7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fc4:2fc7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fc4:2fc7] 
      0: global: Write from .functional of size 4 on address 0x2fc4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fc8->0x2fc8
      0: system.cpu.dcache: functionalAccess: WriteReq [2fc8:2fcb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fc8:2fcb]
      0: system.cpu.icache: functionalAccess: WriteReq [2fc8:2fcb] 
      0: global: Write from .functional of size 4 on address 0x2fc8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fcc->0x2fcc
      0: system.cpu.dcache: functionalAccess: WriteReq [2fcc:2fcf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fcc:2fcf]
      0: system.cpu.icache: functionalAccess: WriteReq [2fcc:2fcf] 
      0: global: Write from .functional of size 4 on address 0x2fcc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fd0->0x2fd0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fd0:2fd3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fd0:2fd3]
      0: system.cpu.icache: functionalAccess: WriteReq [2fd0:2fd3] 
      0: global: Write from .functional of size 4 on address 0x2fd0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fd4->0x2fd4
      0: system.cpu.dcache: functionalAccess: WriteReq [2fd4:2fd7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fd4:2fd7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fd4:2fd7] 
      0: global: Write from .functional of size 4 on address 0x2fd4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fd8->0x2fd8
      0: system.cpu.dcache: functionalAccess: WriteReq [2fd8:2fdb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fd8:2fdb]
      0: system.cpu.icache: functionalAccess: WriteReq [2fd8:2fdb] 
      0: global: Write from .functional of size 4 on address 0x2fd8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fdc->0x2fdc
      0: system.cpu.dcache: functionalAccess: WriteReq [2fdc:2fdf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fdc:2fdf]
      0: system.cpu.icache: functionalAccess: WriteReq [2fdc:2fdf] 
      0: global: Write from .functional of size 4 on address 0x2fdc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fe0->0x2fe0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fe0:2fe3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fe0:2fe3]
      0: system.cpu.icache: functionalAccess: WriteReq [2fe0:2fe3] 
      0: global: Write from .functional of size 4 on address 0x2fe0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fe4->0x2fe4
      0: system.cpu.dcache: functionalAccess: WriteReq [2fe4:2fe7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fe4:2fe7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fe4:2fe7] 
      0: global: Write from .functional of size 4 on address 0x2fe4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fe8->0x2fe8
      0: system.cpu.dcache: functionalAccess: WriteReq [2fe8:2feb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fe8:2feb]
      0: system.cpu.icache: functionalAccess: WriteReq [2fe8:2feb] 
      0: global: Write from .functional of size 4 on address 0x2fe8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fec->0x2fec
      0: system.cpu.dcache: functionalAccess: WriteReq [2fec:2fef] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fec:2fef]
      0: system.cpu.icache: functionalAccess: WriteReq [2fec:2fef] 
      0: global: Write from .functional of size 4 on address 0x2fec data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ff0->0x2ff0
      0: system.cpu.dcache: functionalAccess: WriteReq [2ff0:2ff3] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ff0:2ff3]
      0: system.cpu.icache: functionalAccess: WriteReq [2ff0:2ff3] 
      0: global: Write from .functional of size 4 on address 0x2ff0 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ff4->0x2ff4
      0: system.cpu.dcache: functionalAccess: WriteReq [2ff4:2ff7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ff4:2ff7]
      0: system.cpu.icache: functionalAccess: WriteReq [2ff4:2ff7] 
      0: global: Write from .functional of size 4 on address 0x2ff4 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ff8->0x2ff8
      0: system.cpu.dcache: functionalAccess: WriteReq [2ff8:2ffb] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ff8:2ffb]
      0: system.cpu.icache: functionalAccess: WriteReq [2ff8:2ffb] 
      0: global: Write from .functional of size 4 on address 0x2ff8 data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0ffc->0x2ffc
      0: system.cpu.dcache: functionalAccess: WriteReq [2ffc:2fff] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2ffc:2fff]
      0: system.cpu.icache: functionalAccess: WriteReq [2ffc:2fff] 
      0: global: Write from .functional of size 4 on address 0x2ffc data 0xefffffff C
      0: system.cpu.workload: Translating: 0xffff0fa0->0x2fa0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fa0:2fa7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fa0:2fa7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fa0:2fa7] 
      0: global: Write from .functional of size 8 on address 0x2fa0 data 0xe1a0f00ef57ff05f C
      0: system.cpu.workload: Translating: 0xffff0fc0->0x2fc0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fc0:2fdf] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fc0:2fdf]
      0: system.cpu.icache: functionalAccess: WriteReq [2fc0:2fdf] 
      0: global: Write from .functional of size 32 on address 0x2fc0 C
      0: global: 00000000  9f 3f 92 e1 00 30 53 e0  91 3f 82 01 01 00 33 03    ? a 0S` ?    3 
      0: global: 00000010  fa ff ff 0a 00 00 73 e2  5f f0 7f f5 0e f0 a0 e1   z     sb_p u p a
      0: system.cpu.workload: Translating: 0xffff0fe0->0x2fe0
      0: system.cpu.dcache: functionalAccess: WriteReq [2fe0:2fe7] 
      0: system.membus: recvFunctional: src system.membus.slave[2] packet WriteReq [2fe0:2fe7]
      0: system.cpu.icache: functionalAccess: WriteReq [2fe0:2fe7] 
      0: global: Write from .functional of size 8 on address 0x2fe0 data 0xe1a0f00eee1d0f70 C
      0: system.clk_domain: Setting clock period to 1000 ticks for source clock system.clk_domain
      0: system.cpu: MinorCPU startup
      0: system.cpu.fetch1: [tid:0]: Changing stream wakeup (0x10098=>0x1009c).(0=>1)
      0: system.cpu: Event wakeup from stage 1
      0: system.cpu.activity: Stage 1 already active.
      0: system.cpu_clk_domain: Setting clock period to 500 ticks for source clock system.cpu_clk_domain
      0: system.mem_ctrls_0.wrapped_function_event: EventFunctionWrapped event scheduled @ 7786250
      0: system.mem_ctrls_1.wrapped_function_event: EventFunctionWrapped event scheduled @ 7786250
      0: Event_81: generic event scheduled @ 0
      0: Event_81: generic event rescheduled @ 18446744073709551615
    500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
    500: system.cpu.execute: No interrupt controller
    500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
    500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
    500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
    500: system.cpu.fetch2: Scheduled Thread: -1
    500: system.cpu.fetch1: Fetching from thread 0
    500: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/1 addr: 0x10080 pc: (0x10098=>0x1009c).(0=>1) line_offset: 0 request_size: 64
    500: system.cpu.fetch1: Submitting ITLB request
    500: system.cpu.itb: TLB variables changed!
    500: system.cpu.isa: Reading MiscReg scr with clear res1 bits: 0x30
    500: system.cpu.isa: Reading MiscReg sctlr_el1 with set res0 bits: 0x40
    500: system.cpu.isa: Reading MiscReg sctlr_el1 with clear res1 bits: 0x18100800
    500: system.cpu.workload: Translating: 0x10080->0x80
    500: system.cpu.itb: Translation returning delay=0 fault=0
    500: system.cpu.fetch1: Got ITLB response
    500: system.cpu.icache: recvTimingReq tags:
no valid tags

    500: system.cpu.icache: access for ReadReq [80:bf] IF miss
    500: system.cpu.icache.mem_side: Scheduling send event at 1500
    500: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 1500
    500: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/1
    500: system.cpu: Event wakeup from stage 1
    500: system.cpu.activity: Stage 1 already active.
    500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
    500: system.cpu.fetch1.requests: MinorTrace: lines=
    500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/1
    500: system.cpu.f1ToF2: MinorTrace: lines=-,-
    500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
    500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=0 predictionSeqNum=1 insts=-
    500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
    500: system.cpu.f2ToD: MinorTrace: insts=-,-
    500: system.cpu.decode: MinorTrace: insts=-
    500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
    500: system.cpu.dToE: MinorTrace: insts=-,-
    500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
    500: system.cpu.execute.lsq.requests: MinorTrace: addr=
    500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
    500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
    500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
    500: system.cpu.execute.scoreboard0: MinorTrace: busy=
    500: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
    500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
    500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
    500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
    500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
    500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
    500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
    500: system.cpu.execute.fu.6: MinorTrace: insts=-
    500: system.cpu.execute.fu.7: MinorTrace: insts=-
    500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
    500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
    500: system.cpu.eToF1: MinorTrace: branch=-,-
    500: system.cpu.activity: MinorTrace: activity=2 stages=1,1,E,E,E
    500: system.cpu.activity: Activity: 1
    500: system.cpu.activity: Activity: 0
    500: system.cpu.activity: Stage 2 already inactive.
    500: system.cpu.activity: Stage 3 already inactive.
    500: system.cpu.activity: Stage 4 already inactive.
    500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 1000
   1000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
   1000: system.cpu.execute: No interrupt controller
   1000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
   1000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
   1000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
   1000: system.cpu.fetch2: Scheduled Thread: -1
   1000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
   1000: system.cpu.fetch1.requests: MinorTrace: lines=
   1000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/1
   1000: system.cpu.f1ToF2: MinorTrace: lines=-,-
   1000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
   1000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=0 predictionSeqNum=1 insts=-
   1000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
   1000: system.cpu.f2ToD: MinorTrace: insts=-,-
   1000: system.cpu.decode: MinorTrace: insts=-
   1000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
   1000: system.cpu.dToE: MinorTrace: insts=-,-
   1000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
   1000: system.cpu.execute.lsq.requests: MinorTrace: addr=
   1000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
   1000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
   1000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
   1000: system.cpu.execute.scoreboard0: MinorTrace: busy=
   1000: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
   1000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
   1000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
   1000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
   1000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
   1000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
   1000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
   1000: system.cpu.execute.fu.6: MinorTrace: insts=-
   1000: system.cpu.execute.fu.7: MinorTrace: insts=-
   1000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
   1000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
   1000: system.cpu.eToF1: MinorTrace: branch=-,-
   1000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
   1000: global: Suspending as the processor is idle
   1000: system.cpu.activity: Stage 0 already inactive.
   1000: system.cpu.activity: Stage 1 already inactive.
   1000: system.cpu.activity: Stage 2 already inactive.
   1000: system.cpu.activity: Stage 3 already inactive.
   1000: system.cpu.activity: Stage 4 already inactive.
   1500: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [80:bf] IF
   1500: system.cpu.icache: createMissPacket: created ReadCleanReq [80:bf] IF from ReadReq [80:bf] IF
   1500: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [80:bf] IF
   1500: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [80:bf] IF
   1500: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   1500: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   1500: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [80:bf] IF SF size: 0 lat: 1
   1500: system.membus: forwardTiming for ReadCleanReq [80:bf] IF
   1500: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 128 size 64
   1500: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
   1500: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
   1500: system.mem_ctrls: Address: 128 Rank 0 Bank 0 Row 0
   1500: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
   1500: system.mem_ctrls: Adding to read queue
   1500: system.mem_ctrls: QoSMemCtrl::addMaster registering Master .cpu.inst [id 5]
   1500: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 128 prio 0 this master q packets 0 - queue size 0 - requested entries 1
   1500: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
   1500: system.mem_ctrls: Request scheduled immediately
   1500: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 1500
   1500: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 3000
   1500: system.membus.reqLayer0: The crossbar layer is now busy from tick 1500 to 3000
   1500: system.mem_ctrls: QoS Turnarounds selected state READ 
   1500: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
   1500: system.mem_ctrls: Single request, going to a free rank
   1500: system.mem_ctrls: Timing access to addr 128, rank/bank/row 0 0 0
   1500: system.mem_ctrls: Activate at tick 1500
   1500: system.mem_ctrls: Activate bank 0, rank 0 at tick 1500, now got 1 active
   1500: system.mem_ctrls: 2,ACT,0,0
   1500: system.mem_ctrls_0.wrapped_function_event: EventFunctionWrapped event scheduled @ 1500
   1500: system.mem_ctrls: Access to 128, ready at 46250 next burst at 32500.
   1500: system.mem_ctrls: 22,RD,0,0
   1500: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 128 prio 0 this master q packets 1 - queue size 1 - requested entries 1
   1500: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
   1500: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 46250
   1500: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 5000
   1500: system.mem_ctrls_0: Scheduling power event at 1500 to state 4
   1500: system.mem_ctrls_0.wrapped_function_event: EventFunctionWrapped event scheduled @ 1500
   5000: system.mem_ctrls: QoS Turnarounds selected state READ 
  46250: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
  46250: system.mem_ctrls: number of read entries for rank 0 is 0
  46250: system.mem_ctrls: Responding to Address 128..   46250: global: IFetch from .cpu.inst of size 64 on address 0x80 C
  46250: global: 00000000  47 4e 55 00 8a 31 db 73  df c8 bb ee cd 0c 07 89   GNU  1[s_H;nM   
  46250: global: 00000010  fc 62 71 30 ba c6 fa 23  54 50 a0 e3 2a 60 a0 e3   |bq0:Fz#TP c*` c
  46250: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  46250: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  46250: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 80 size 64 when 74750 ord: 1
  46250: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 74750
  46250: system.mem_ctrls: Done
  74750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [80:bf] IF
  74750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [80:bf] IF
  74750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  74750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
  74750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 80 size 64 when 77000 ord: 0
  74750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 77000
  74750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 80000
  74750: system.membus.respLayer1: The crossbar layer is now busy from tick 74750 to 80000
  77000: system.cpu.icache: recvTimingResp: Handling response ReadResp [80:bf] IF
  77000: system.cpu.icache: Block for addr 0x80 being updated in Cache
  77000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x2 way: 0
  77000: system.cpu.icache: Block addr 0x80 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
  77000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 80 size 64 when 78000 ord: 1
  77000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 78000
  77000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [80:bf] IF
  78000: system.cpu.fetch1: recvTimingResp 1
  78000: system.cpu.fetch1: MinorLine: id=0/1.1/1 size=64 vaddr=0x10080 paddr=0x80
  78000: system.cpu: Event wakeup from stage 1
  78000: system.cpu.activity: Activity: 1
  78000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 78500
  78500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  78500: system.cpu.execute: No interrupt controller
  78500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  78500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
  78500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
  78500: system.cpu.fetch2: Scheduled Thread: -1
  78500: system.cpu.fetch1: Processing fetched line: 0/1.1/1
  78500: system.cpu.activity: Activity: 2
  78500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/1
  78500: system.cpu.fetch1.requests: MinorTrace: lines=
  78500: system.cpu.fetch1.transfers: MinorTrace: lines=
  78500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/1,-
  78500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  78500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=0 predictionSeqNum=1 insts=-
  78500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  78500: system.cpu.f2ToD: MinorTrace: insts=-,-
  78500: system.cpu.decode: MinorTrace: insts=-
  78500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  78500: system.cpu.dToE: MinorTrace: insts=-,-
  78500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  78500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  78500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  78500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  78500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  78500: system.cpu.execute.scoreboard0: MinorTrace: busy=
  78500: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  78500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
  78500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
  78500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  78500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  78500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  78500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  78500: system.cpu.execute.fu.6: MinorTrace: insts=-
  78500: system.cpu.execute.fu.7: MinorTrace: insts=-
  78500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  78500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  78500: system.cpu.eToF1: MinorTrace: branch=-,-
  78500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
  78500: system.cpu.activity: Stage 0 already inactive.
  78500: system.cpu.activity: Activity: 1
  78500: system.cpu.activity: Stage 2 already inactive.
  78500: system.cpu.activity: Stage 3 already inactive.
  78500: system.cpu.activity: Stage 4 already inactive.
  78500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 79000
  79000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  79000: system.cpu.execute: No interrupt controller
  79000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  79000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
  79000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
  79000: system.cpu.fetch2: Scheduled Thread: 0
  79000: system.cpu.fetch2: Setting new PC value: (0x10098=>0x1009c).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x10080 lineWidth: 0x40
  79000: global: Arm inst: 0xe3a05054.
  79000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10098
  79000: system.cpu.fetch2: decoder inst 0/1.1/1/1 pc: 0x10098 (mov)
  79000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x10098=>0x1009c).(0=>1) inst: 0/1.1/1/1 pc: 0x10098 (mov)
  79000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/1 pc: 0x10098 (mov)
  79000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x10080 lineWidth: 0x40
  79000: global: Arm inst: 0xe3a0602a.
  79000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1009c
  79000: system.cpu.fetch2: decoder inst 0/1.1/1/2 pc: 0x1009c (mov)
  79000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x1009c=>0x100a0).(0=>1) inst: 0/1.1/1/2 pc: 0x1009c (mov)
  79000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/2 pc: 0x1009c (mov)
  79000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x10080 lineWidth: 0x40
  79000: system.cpu.activity: Activity: 2
  79000: system.cpu.activity: Activity: 3
  79000: system.cpu.fetch1: Fetching from thread 0
  79000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/2 addr: 0x100c0 pc: (0x100c0=>0x100c4).(0=>1) line_offset: 0 request_size: 64
  79000: system.cpu.fetch1: Submitting ITLB request
  79000: system.cpu.workload: Translating: 0x100c0->0xc0
  79000: system.cpu.itb: Translation returning delay=0 fault=0
  79000: system.cpu.fetch1: Got ITLB response
  79000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0

  79000: system.cpu.icache: access for ReadReq [c0:ff] IF miss
  79000: system.cpu.icache.mem_side: Scheduling send event at 80000
  79000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 80000
  79000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/2
  79000: system.cpu: Event wakeup from stage 1
  79000: system.cpu.activity: Activity: 4
  79000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  79000: system.cpu.fetch1.requests: MinorTrace: lines=
  79000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  79000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/1
  79000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  79000: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/1/1,0/1.1/1/2)
  79000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/1,R
  79000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/1/1,0/1.1/1/2),-
  79000: system.cpu.decode: MinorTrace: insts=-
  79000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
  79000: system.cpu.dToE: MinorTrace: insts=-,-
  79000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  79000: system.cpu.execute.lsq.requests: MinorTrace: addr=
  79000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  79000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  79000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  79000: system.cpu.execute.scoreboard0: MinorTrace: busy=
  79000: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  79000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
  79000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
  79000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  79000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  79000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  79000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  79000: system.cpu.execute.fu.6: MinorTrace: insts=-
  79000: system.cpu.execute.fu.7: MinorTrace: insts=-
  79000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  79000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  79000: system.cpu.eToF1: MinorTrace: branch=-,-
  79000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
  79000: system.cpu.activity: Activity: 3
  79000: system.cpu.activity: Stage 0 already inactive.
  79000: system.cpu.activity: Activity: 2
  79000: system.cpu.activity: Activity: 1
  79000: system.cpu.activity: Stage 3 already inactive.
  79000: system.cpu.activity: Stage 4 already inactive.
  79000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 79500
  79500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  79500: system.cpu.execute: No interrupt controller
  79500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  79500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
  79500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
  79500: system.cpu.decode: Passing on inst: 0/1.1/1/1 pc: 0x10098 (mov) inputIndex: 0 output_index: 0
  79500: system.cpu.decode: Passing on inst: 0/1.1/1/2 pc: 0x1009c (mov) inputIndex: 1 output_index: 1
  79500: system.cpu.decode: Wrapping
  79500: system.cpu.activity: Activity: 2
  79500: system.cpu.fetch2: Scheduled Thread: 0
  79500: global: Arm inst: 0x1e320f000.
  79500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100a0
  79500: system.cpu.fetch2: decoder inst 0/1.1/1/3 pc: 0x100a0 (nop)
  79500: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x100a0=>0x100a4).(0=>1) inst: 0/1.1/1/3 pc: 0x100a0 (nop)
  79500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/3 pc: 0x100a0 (nop)
  79500: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x10080 lineWidth: 0x40
  79500: global: Arm inst: 0x1e320f000.
  79500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100a4
  79500: system.cpu.fetch2: decoder inst 0/1.1/1/4 pc: 0x100a4 (nop)
  79500: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x100a4=>0x100a8).(0=>1) inst: 0/1.1/1/4 pc: 0x100a4 (nop)
  79500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/4 pc: 0x100a4 (nop)
  79500: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x10080 lineWidth: 0x40
  79500: system.cpu.activity: Activity: 3
  79500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
  79500: system.cpu.fetch1.requests: MinorTrace: lines=
  79500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  79500: system.cpu.f1ToF2: MinorTrace: lines=-,-
  79500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  79500: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/1/3,0/1.1/1/4)
  79500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/1,R
  79500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/1/3,0/1.1/1/4),(0/1.1/1/1.1,0/1.1/1/2.2)
  79500: system.cpu.decode: MinorTrace: insts=(0/1.1/1/1.1,0/1.1/1/2.2)
  79500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
  79500: system.cpu.dToE: MinorTrace: insts=(0/1.1/1/1.1,0/1.1/1/2.2),-
  79500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  79500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  79500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  79500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  79500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
  79500: system.cpu.execute.scoreboard0: MinorTrace: busy=
  79500: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  79500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
  79500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
  79500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  79500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  79500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  79500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  79500: system.cpu.execute.fu.6: MinorTrace: insts=-
  79500: system.cpu.execute.fu.7: MinorTrace: insts=-
  79500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  79500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  79500: system.cpu.eToF1: MinorTrace: branch=-,-
  79500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
  79500: system.cpu.activity: Activity: 2
  79500: system.cpu.activity: Stage 0 already inactive.
  79500: system.cpu.activity: Stage 1 already inactive.
  79500: system.cpu.activity: Activity: 1
  79500: system.cpu.activity: Stage 3 already inactive.
  79500: system.cpu.activity: Stage 4 already inactive.
  79500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 80000
  80000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [c0:ff] IF
  80000: system.cpu.icache: createMissPacket: created ReadCleanReq [c0:ff] IF from ReadReq [c0:ff] IF
  80000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [c0:ff] IF
  80000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [c0:ff] IF
  80000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  80000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  80000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [c0:ff] IF SF size: 0 lat: 1
  80000: system.membus: forwardTiming for ReadCleanReq [c0:ff] IF
  80000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 192 size 64
  80000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
  80000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
  80000: system.mem_ctrls: Address: 192 Rank 0 Bank 0 Row 0
  80000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
  80000: system.mem_ctrls: Adding to read queue
  80000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 192 prio 0 this master q packets 0 - queue size 0 - requested entries 1
  80000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
  80000: system.mem_ctrls: Request scheduled immediately
  80000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 80000
  80000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 81000
  80000: system.membus.reqLayer0: The crossbar layer is now busy from tick 80000 to 81000
  80000: system.mem_ctrls: QoS Turnarounds selected state READ 
  80000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
  80000: system.mem_ctrls: Single request, going to a free rank
  80000: system.mem_ctrls: Timing access to addr 192, rank/bank/row 0 0 0
  80000: system.mem_ctrls: Access to 192, ready at 98750 next burst at 85000.
  80000: system.mem_ctrls: 64,RD,0,0
  80000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 192 prio 0 this master q packets 1 - queue size 1 - requested entries 1
  80000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
  80000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 98750
  80000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 80000
  80000: system.mem_ctrls: QoS Turnarounds selected state READ 
  80000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  80000: system.cpu.execute: No interrupt controller
  80000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  80000: system.cpu.execute: Attempting to issue [tid:0]
  80000: system.cpu.execute: Trying to issue inst: 0/1.1/1/1.1 pc: 0x10098 (mov) to FU: 0
  80000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   mov   r5, #84         e3a05054 (type 14RefCountingPtrI10StaticInstE)
  80000: system.cpu.execute.scoreboard0: Warning, inst:   mov   r5, #84 timing extra decode has more src. regs: 3 than relative latencies: 1
  80000: system.cpu.execute: Issuing inst: 0/1.1/1/1.1 pc: 0x10098 (mov) into FU 0
  80000: system.cpu.activity: Activity: 2
  80000: system.cpu.execute.scoreboard0: Marking up inst: 0/1.1/1/1.1 pc: 0x10098 (mov) regIndex: 5 final numResults: 1 returnCycle: 163
  80000: system.cpu.execute: MinorInst: id=0/1.1/1/1.1 addr=0x10098 inst="  mov   r5, #84" class=IntAlu flags="IsInteger" srcRegs=c5,c5,c5 destRegs=r5 extMachInst=00000000e3a05054
  80000: system.cpu.execute: Stepping to next inst inputIndex: 1
  80000: system.cpu.execute: Trying to issue inst: 0/1.1/1/2.2 pc: 0x1009c (mov) to FU: 0
  80000: system.cpu.execute: Can't issue as FU: 0 is already busy
  80000: system.cpu.execute: Trying to issue inst: 0/1.1/1/2.2 pc: 0x1009c (mov) to FU: 1
  80000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   mov   r6, #42         e3a0602a (type 14RefCountingPtrI10StaticInstE)
  80000: system.cpu.execute.scoreboard0: Warning, inst:   mov   r6, #42 timing extra decode has more src. regs: 3 than relative latencies: 1
  80000: system.cpu.execute: Issuing inst: 0/1.1/1/2.2 pc: 0x1009c (mov) into FU 1
  80000: system.cpu.execute.scoreboard0: Marking up inst: 0/1.1/1/2.2 pc: 0x1009c (mov) regIndex: 6 final numResults: 1 returnCycle: 163
  80000: system.cpu.execute: MinorInst: id=0/1.1/1/2.2 addr=0x1009c inst="  mov   r6, #42" class=IntAlu flags="IsInteger" srcRegs=c5,c5,c5 destRegs=r6 extMachInst=00000000e3a0602a
  80000: system.cpu.execute: Reached inst issue limit
  80000: system.cpu.execute: Stepping to next inst inputIndex: 2
  80000: system.cpu.execute: Wrapping
  80000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/1/1.1 pc: 0x10098 (mov)
  80000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
  80000: system.cpu: Event wakeup from stage 4
  80000: system.cpu.activity: Activity: 3
  80000: system.cpu.decode: Passing on inst: 0/1.1/1/3 pc: 0x100a0 (nop) inputIndex: 0 output_index: 0
  80000: system.cpu.decode: Passing on inst: 0/1.1/1/4 pc: 0x100a4 (nop) inputIndex: 1 output_index: 1
  80000: system.cpu.decode: Wrapping
  80000: system.cpu.fetch2: Scheduled Thread: 0
  80000: global: Arm inst: 0x1e320f000.
  80000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100a8
  80000: system.cpu.fetch2: decoder inst 0/1.1/1/5 pc: 0x100a8 (nop)
  80000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x100a8=>0x100ac).(0=>1) inst: 0/1.1/1/5 pc: 0x100a8 (nop)
  80000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/5 pc: 0x100a8 (nop)
  80000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x10080 lineWidth: 0x40
  80000: global: Arm inst: 0x1e320f000.
  80000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100ac
  80000: system.cpu.fetch2: decoder inst 0/1.1/1/6 pc: 0x100ac (nop)
  80000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x100ac=>0x100b0).(0=>1) inst: 0/1.1/1/6 pc: 0x100ac (nop)
  80000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/6 pc: 0x100ac (nop)
  80000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x10080 lineWidth: 0x40
  80000: system.cpu.activity: Activity: 4
  80000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
  80000: system.cpu.fetch1.requests: MinorTrace: lines=
  80000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  80000: system.cpu.f1ToF2: MinorTrace: lines=-,-
  80000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  80000: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/1/5,0/1.1/1/6)
  80000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/1,R
  80000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/1/5,0/1.1/1/6),(0/1.1/1/3.3,0/1.1/1/4.4)
  80000: system.cpu.decode: MinorTrace: insts=(0/1.1/1/3.3,0/1.1/1/4.4)
  80000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
  80000: system.cpu.dToE: MinorTrace: insts=(0/1.1/1/3.3,0/1.1/1/4.4),(0/1.1/1/1.1,0/1.1/1/2.2)
  80000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  80000: system.cpu.execute.lsq.requests: MinorTrace: addr=
  80000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  80000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  80000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
  80000: system.cpu.execute.scoreboard0: MinorTrace: busy=(5,1/0/163/1),(6,1/0/163/2)
  80000: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  80000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/1/1.1,-,-
  80000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/1/2.2,-,-
  80000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  80000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  80000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  80000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  80000: system.cpu.execute.fu.6: MinorTrace: insts=-
  80000: system.cpu.execute.fu.7: MinorTrace: insts=-
  80000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/1.1,0/1.1/1/2.2,,,,,,,,,,,,,,,,,,,,,,,,,,,
  80000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  80000: system.cpu.eToF1: MinorTrace: branch=-,-
  80000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
  80000: system.cpu.activity: Activity: 3
  80000: system.cpu.activity: Stage 0 already inactive.
  80000: system.cpu.activity: Stage 1 already inactive.
  80000: system.cpu.activity: Activity: 2
  80000: system.cpu.activity: Stage 3 already inactive.
  80000: system.cpu.activity: Activity: 1
  80000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 80500
  80500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  80500: system.cpu.execute: No interrupt controller
  80500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  80500: system.cpu.execute: Attempting to issue [tid:0]
  80500: system.cpu.execute: Trying to issue inst: 0/1.1/1/3.3 pc: 0x100a0 (nop) to FU: 0
  80500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  80500: system.cpu.execute: Issuing inst: 0/1.1/1/3.3 pc: 0x100a0 (nop) into FU 0
  80500: system.cpu.activity: Activity: 2
  80500: system.cpu.execute: MinorInst: id=0/1.1/1/3.3 addr=0x100a0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  80500: system.cpu.execute: Stepping to next inst inputIndex: 1
  80500: system.cpu.execute: Trying to issue inst: 0/1.1/1/4.4 pc: 0x100a4 (nop) to FU: 0
  80500: system.cpu.execute: Can't issue as FU: 0 is already busy
  80500: system.cpu.execute: Trying to issue inst: 0/1.1/1/4.4 pc: 0x100a4 (nop) to FU: 1
  80500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  80500: system.cpu.execute: Issuing inst: 0/1.1/1/4.4 pc: 0x100a4 (nop) into FU 1
  80500: system.cpu.execute: MinorInst: id=0/1.1/1/4.4 addr=0x100a4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  80500: system.cpu.execute: Reached inst issue limit
  80500: system.cpu.execute: Stepping to next inst inputIndex: 2
  80500: system.cpu.execute: Wrapping
  80500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/1/1.1 pc: 0x10098 (mov)
  80500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
  80500: system.cpu: Event wakeup from stage 4
  80500: system.cpu.activity: Activity: 3
  80500: system.cpu.decode: Passing on inst: 0/1.1/1/5 pc: 0x100a8 (nop) inputIndex: 0 output_index: 0
  80500: system.cpu.decode: Passing on inst: 0/1.1/1/6 pc: 0x100ac (nop) inputIndex: 1 output_index: 1
  80500: system.cpu.decode: Wrapping
  80500: system.cpu.fetch2: Scheduled Thread: 0
  80500: global: Arm inst: 0x1e320f000.
  80500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100b0
  80500: system.cpu.fetch2: decoder inst 0/1.1/1/7 pc: 0x100b0 (nop)
  80500: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x100b0=>0x100b4).(0=>1) inst: 0/1.1/1/7 pc: 0x100b0 (nop)
  80500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/7 pc: 0x100b0 (nop)
  80500: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x10080 lineWidth: 0x40
  80500: global: Arm inst: 0x1e320f000.
  80500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100b4
  80500: system.cpu.fetch2: decoder inst 0/1.1/1/8 pc: 0x100b4 (nop)
  80500: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x100b4=>0x100b8).(0=>1) inst: 0/1.1/1/8 pc: 0x100b4 (nop)
  80500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/8 pc: 0x100b4 (nop)
  80500: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x10080 lineWidth: 0x40
  80500: system.cpu.activity: Activity: 4
  80500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
  80500: system.cpu.fetch1.requests: MinorTrace: lines=
  80500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  80500: system.cpu.f1ToF2: MinorTrace: lines=-,-
  80500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  80500: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/1/7,0/1.1/1/8)
  80500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/1,R
  80500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/1/7,0/1.1/1/8),(0/1.1/1/5.5,0/1.1/1/6.6)
  80500: system.cpu.decode: MinorTrace: insts=(0/1.1/1/5.5,0/1.1/1/6.6)
  80500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
  80500: system.cpu.dToE: MinorTrace: insts=(0/1.1/1/5.5,0/1.1/1/6.6),(0/1.1/1/3.3,0/1.1/1/4.4)
  80500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  80500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  80500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  80500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  80500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
  80500: system.cpu.execute.scoreboard0: MinorTrace: busy=(5,1/0/163/1),(6,1/0/163/2)
  80500: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  80500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/1/3.3,0/1.1/1/1.1,-
  80500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/1/4.4,0/1.1/1/2.2,-
  80500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  80500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  80500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  80500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  80500: system.cpu.execute.fu.6: MinorTrace: insts=-
  80500: system.cpu.execute.fu.7: MinorTrace: insts=-
  80500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/1.1,0/1.1/1/2.2,0/1.1/1/3.3,0/1.1/1/4.4,,,,,,,,,,,,,,,,,,,,,,,,,
  80500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  80500: system.cpu.eToF1: MinorTrace: branch=-,-
  80500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
  80500: system.cpu.activity: Activity: 3
  80500: system.cpu.activity: Stage 0 already inactive.
  80500: system.cpu.activity: Stage 1 already inactive.
  80500: system.cpu.activity: Activity: 2
  80500: system.cpu.activity: Stage 3 already inactive.
  80500: system.cpu.activity: Activity: 1
  80500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 81000
  81000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  81000: system.cpu.execute: No interrupt controller
  81000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  81000: system.cpu.execute: Attempting to issue [tid:0]
  81000: system.cpu.execute: Trying to issue inst: 0/1.1/1/5.5 pc: 0x100a8 (nop) to FU: 0
  81000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  81000: system.cpu.execute: Issuing inst: 0/1.1/1/5.5 pc: 0x100a8 (nop) into FU 0
  81000: system.cpu.activity: Activity: 2
  81000: system.cpu.execute: MinorInst: id=0/1.1/1/5.5 addr=0x100a8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  81000: system.cpu.execute: Stepping to next inst inputIndex: 1
  81000: system.cpu.execute: Trying to issue inst: 0/1.1/1/6.6 pc: 0x100ac (nop) to FU: 0
  81000: system.cpu.execute: Can't issue as FU: 0 is already busy
  81000: system.cpu.execute: Trying to issue inst: 0/1.1/1/6.6 pc: 0x100ac (nop) to FU: 1
  81000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  81000: system.cpu.execute: Issuing inst: 0/1.1/1/6.6 pc: 0x100ac (nop) into FU 1
  81000: system.cpu.execute: MinorInst: id=0/1.1/1/6.6 addr=0x100ac inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  81000: system.cpu.execute: Reached inst issue limit
  81000: system.cpu.execute: Stepping to next inst inputIndex: 2
  81000: system.cpu.execute: Wrapping
  81000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
  81000: system.cpu: Event wakeup from stage 4
  81000: system.cpu.activity: Activity: 3
  81000: system.cpu.decode: Passing on inst: 0/1.1/1/7 pc: 0x100b0 (nop) inputIndex: 0 output_index: 0
  81000: system.cpu.decode: Passing on inst: 0/1.1/1/8 pc: 0x100b4 (nop) inputIndex: 1 output_index: 1
  81000: system.cpu.decode: Wrapping
  81000: system.cpu.fetch2: Scheduled Thread: 0
  81000: global: Arm inst: 0x1e320f000.
  81000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100b8
  81000: system.cpu.fetch2: decoder inst 0/1.1/1/9 pc: 0x100b8 (nop)
  81000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x100b8=>0x100bc).(0=>1) inst: 0/1.1/1/9 pc: 0x100b8 (nop)
  81000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/9 pc: 0x100b8 (nop)
  81000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x10080 lineWidth: 0x40
  81000: global: Arm inst: 0x1e320f000.
  81000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100bc
  81000: system.cpu.fetch2: decoder inst 0/1.1/1/10 pc: 0x100bc (nop)
  81000: system.cpu.fetch2: Instruction extracted from line 0/1.1/1 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x100bc=>0x100c0).(0=>1) inst: 0/1.1/1/10 pc: 0x100bc (nop)
  81000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/1/10 pc: 0x100bc (nop)
  81000: system.cpu.fetch2: Updated inputIndex value PC: (0x10098=>0x1009c).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x10080 lineWidth: 0x40
  81000: system.cpu.fetch2: Wrapping
  81000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  81000: system.cpu.fetch1.requests: MinorTrace: lines=
  81000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  81000: system.cpu.f1ToF2: MinorTrace: lines=-,-
  81000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  81000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/1/9,0/1.1/1/10)
  81000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  81000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/1/9,0/1.1/1/10),(0/1.1/1/7.7,0/1.1/1/8.8)
  81000: system.cpu.decode: MinorTrace: insts=(0/1.1/1/7.7,0/1.1/1/8.8)
  81000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
  81000: system.cpu.dToE: MinorTrace: insts=(0/1.1/1/7.7,0/1.1/1/8.8),(0/1.1/1/5.5,0/1.1/1/6.6)
  81000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  81000: system.cpu.execute.lsq.requests: MinorTrace: addr=
  81000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  81000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  81000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
  81000: system.cpu.execute.scoreboard0: MinorTrace: busy=(5,1/0/163/1),(6,1/0/163/2)
  81000: system.cpu.execute: MinorTrace: insts=- inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  81000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/1/5.5,0/1.1/1/3.3,0/1.1/1/1.1
  81000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/1/6.6,0/1.1/1/4.4,0/1.1/1/2.2
  81000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  81000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  81000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  81000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  81000: system.cpu.execute.fu.6: MinorTrace: insts=-
  81000: system.cpu.execute.fu.7: MinorTrace: insts=-
  81000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/1.1,0/1.1/1/2.2,0/1.1/1/3.3,0/1.1/1/4.4,0/1.1/1/5.5,0/1.1/1/6.6,,,,,,,,,,,,,,,,,,,,,,,
  81000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  81000: system.cpu.eToF1: MinorTrace: branch=-,-
  81000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
  81000: system.cpu.activity: Activity: 2
  81000: system.cpu.activity: Stage 0 already inactive.
  81000: system.cpu.activity: Stage 1 already inactive.
  81000: system.cpu.activity: Stage 2 already inactive.
  81000: system.cpu.activity: Stage 3 already inactive.
  81000: system.cpu.activity: Activity: 1
  81000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 81500
  81500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  81500: system.cpu.execute: No interrupt controller
  81500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  81500: system.cpu.execute: Attempting to commit [tid:0]
  81500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
  81500: system.cpu.execute: Trying to commit canCommitInsts: 1
  81500: system.cpu.execute: Trying to commit from FUs
  81500: global: ExecContext setting PC: (0x10098=>0x1009c).(0=>1)
  81500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  81500: system.cpu.execute: Committing inst: 0/1.1/1/1.1 pc: 0x10098 (mov)
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Setting int reg 5 (5) to 0x54.
  81500: system.cpu.execute: tryToBranch before: (0x10098=>0x1009c).(0=>1) after: (0x10098=>0x1009c).(0=>1)
  81500: system.cpu.execute: Advancing current PC from: (0x10098=>0x1009c).(0=>1) to: (0x1009c=>0x100a0).(0=>1)
  81500: system.cpu.execute: Unstalling 0 for inst 0/1.1/1/1.1
  81500: system.cpu.execute: Completed inst: 0/1.1/1/1.1 pc: 0x10098 (mov)
  81500: system.cpu.execute.scoreboard0: Clearing inst: 0/1.1/1/1.1 pc: 0x10098 (mov) regIndex: 5 final numResults: 0
  81500: system.cpu A0 T0 : @_start    :   mov   r5, #84            : IntAlu :  D=0x0000000000000054  FetchSeq=1  CPSeq=1  flags=(IsInteger)
  81500: system.cpu.execute: Trying to commit canCommitInsts: 1
  81500: system.cpu.execute: Trying to commit from FUs
  81500: global: ExecContext setting PC: (0x1009c=>0x100a0).(0=>1)
  81500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  81500: system.cpu.execute: Committing inst: 0/1.1/1/2.2 pc: 0x1009c (mov)
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Reading CC reg 5 (5) as 0.
  81500: system.cpu.[tid:0]: Setting int reg 6 (6) to 0x2a.
  81500: system.cpu.execute: tryToBranch before: (0x1009c=>0x100a0).(0=>1) after: (0x1009c=>0x100a0).(0=>1)
  81500: system.cpu.execute: Advancing current PC from: (0x1009c=>0x100a0).(0=>1) to: (0x100a0=>0x100a4).(0=>1)
  81500: system.cpu.execute: Unstalling 1 for inst 0/1.1/1/2.2
  81500: system.cpu.execute: Completed inst: 0/1.1/1/2.2 pc: 0x1009c (mov)
  81500: system.cpu.execute.scoreboard0: Clearing inst: 0/1.1/1/2.2 pc: 0x1009c (mov) regIndex: 6 final numResults: 0
  81500: system.cpu.execute: Reached inst commit limit
  81500: system.cpu A0 T0 : @_start+4    :   mov   r6, #42            : IntAlu :  D=0x000000000000002a  FetchSeq=2  CPSeq=2  flags=(IsInteger)
  81500: system.cpu.execute: Attempting to issue [tid:0]
  81500: system.cpu.execute: Trying to issue inst: 0/1.1/1/7.7 pc: 0x100b0 (nop) to FU: 0
  81500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  81500: system.cpu.execute: Issuing inst: 0/1.1/1/7.7 pc: 0x100b0 (nop) into FU 0
  81500: system.cpu.activity: Activity: 2
  81500: system.cpu.execute: MinorInst: id=0/1.1/1/7.7 addr=0x100b0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  81500: system.cpu.execute: Stepping to next inst inputIndex: 1
  81500: system.cpu.execute: Trying to issue inst: 0/1.1/1/8.8 pc: 0x100b4 (nop) to FU: 0
  81500: system.cpu.execute: Can't issue as FU: 0 is already busy
  81500: system.cpu.execute: Trying to issue inst: 0/1.1/1/8.8 pc: 0x100b4 (nop) to FU: 1
  81500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  81500: system.cpu.execute: Issuing inst: 0/1.1/1/8.8 pc: 0x100b4 (nop) into FU 1
  81500: system.cpu.execute: MinorInst: id=0/1.1/1/8.8 addr=0x100b4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  81500: system.cpu.execute: Reached inst issue limit
  81500: system.cpu.execute: Stepping to next inst inputIndex: 2
  81500: system.cpu.execute: Wrapping
  81500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
  81500: system.cpu: Event wakeup from stage 4
  81500: system.cpu.activity: Activity: 3
  81500: system.cpu.decode: Passing on inst: 0/1.1/1/9 pc: 0x100b8 (nop) inputIndex: 0 output_index: 0
  81500: system.cpu.decode: Passing on inst: 0/1.1/1/10 pc: 0x100bc (nop) inputIndex: 1 output_index: 1
  81500: system.cpu.decode: Wrapping
  81500: system.cpu.fetch2: Scheduled Thread: -1
  81500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  81500: system.cpu.fetch1.requests: MinorTrace: lines=
  81500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  81500: system.cpu.f1ToF2: MinorTrace: lines=-,-
  81500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  81500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
  81500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  81500: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/1/9.9,0/1.1/1/10.10)
  81500: system.cpu.decode: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10)
  81500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  81500: system.cpu.dToE: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10),(0/1.1/1/7.7,0/1.1/1/8.8)
  81500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  81500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  81500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  81500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  81500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
  81500: system.cpu.execute.scoreboard0: MinorTrace: busy=
  81500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/1.1,0/1.1/1/2.2) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  81500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/1/7.7,0/1.1/1/5.5,0/1.1/1/3.3
  81500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/1/8.8,0/1.1/1/6.6,0/1.1/1/4.4
  81500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  81500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  81500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  81500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  81500: system.cpu.execute.fu.6: MinorTrace: insts=-
  81500: system.cpu.execute.fu.7: MinorTrace: insts=-
  81500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/3.3,0/1.1/1/4.4,0/1.1/1/5.5,0/1.1/1/6.6,0/1.1/1/7.7,0/1.1/1/8.8,,,,,,,,,,,,,,,,,,,,,,,
  81500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  81500: system.cpu.eToF1: MinorTrace: branch=-,-
  81500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
  81500: system.cpu.activity: Activity: 2
  81500: system.cpu.activity: Stage 0 already inactive.
  81500: system.cpu.activity: Stage 1 already inactive.
  81500: system.cpu.activity: Stage 2 already inactive.
  81500: system.cpu.activity: Stage 3 already inactive.
  81500: system.cpu.activity: Activity: 1
  81500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 82000
  82000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  82000: system.cpu.execute: No interrupt controller
  82000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  82000: system.cpu.execute: Attempting to commit [tid:0]
  82000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
  82000: system.cpu.execute: Trying to commit canCommitInsts: 1
  82000: system.cpu.execute: Trying to commit from FUs
  82000: global: ExecContext setting PC: (0x100a0=>0x100a4).(0=>1)
  82000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  82000: system.cpu.execute: Committing inst: 0/1.1/1/3.3 pc: 0x100a0 (nop)
  82000: system.cpu.execute: tryToBranch before: (0x100a0=>0x100a4).(0=>1) after: (0x100a0=>0x100a4).(0=>1)
  82000: system.cpu.execute: Advancing current PC from: (0x100a0=>0x100a4).(0=>1) to: (0x100a4=>0x100a8).(0=>1)
  82000: system.cpu.execute: Unstalling 0 for inst 0/1.1/1/3.3
  82000: system.cpu.execute: Completed inst: 0/1.1/1/3.3 pc: 0x100a0 (nop)
  82000: system.cpu A0 T0 : @_start+8    :   nop                      : IntAlu :   FetchSeq=3  CPSeq=3  flags=(IsNop)
  82000: system.cpu.execute: Trying to commit canCommitInsts: 1
  82000: system.cpu.execute: Trying to commit from FUs
  82000: global: ExecContext setting PC: (0x100a4=>0x100a8).(0=>1)
  82000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  82000: system.cpu.execute: Committing inst: 0/1.1/1/4.4 pc: 0x100a4 (nop)
  82000: system.cpu.execute: tryToBranch before: (0x100a4=>0x100a8).(0=>1) after: (0x100a4=>0x100a8).(0=>1)
  82000: system.cpu.execute: Advancing current PC from: (0x100a4=>0x100a8).(0=>1) to: (0x100a8=>0x100ac).(0=>1)
  82000: system.cpu.execute: Unstalling 1 for inst 0/1.1/1/4.4
  82000: system.cpu.execute: Completed inst: 0/1.1/1/4.4 pc: 0x100a4 (nop)
  82000: system.cpu.execute: Reached inst commit limit
  82000: system.cpu A0 T0 : @_start+12    :   nop                      : IntAlu :   FetchSeq=4  CPSeq=4  flags=(IsNop)
  82000: system.cpu.execute: Attempting to issue [tid:0]
  82000: system.cpu.execute: Trying to issue inst: 0/1.1/1/9.9 pc: 0x100b8 (nop) to FU: 0
  82000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  82000: system.cpu.execute: Issuing inst: 0/1.1/1/9.9 pc: 0x100b8 (nop) into FU 0
  82000: system.cpu.activity: Activity: 2
  82000: system.cpu.execute: MinorInst: id=0/1.1/1/9.9 addr=0x100b8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  82000: system.cpu.execute: Stepping to next inst inputIndex: 1
  82000: system.cpu.execute: Trying to issue inst: 0/1.1/1/10.10 pc: 0x100bc (nop) to FU: 0
  82000: system.cpu.execute: Can't issue as FU: 0 is already busy
  82000: system.cpu.execute: Trying to issue inst: 0/1.1/1/10.10 pc: 0x100bc (nop) to FU: 1
  82000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
  82000: system.cpu.execute: Issuing inst: 0/1.1/1/10.10 pc: 0x100bc (nop) into FU 1
  82000: system.cpu.execute: MinorInst: id=0/1.1/1/10.10 addr=0x100bc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
  82000: system.cpu.execute: Reached inst issue limit
  82000: system.cpu.execute: Stepping to next inst inputIndex: 2
  82000: system.cpu.execute: Wrapping
  82000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
  82000: system.cpu: Event wakeup from stage 4
  82000: system.cpu.activity: Activity: 3
  82000: system.cpu.fetch2: Scheduled Thread: -1
  82000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  82000: system.cpu.fetch1.requests: MinorTrace: lines=
  82000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  82000: system.cpu.f1ToF2: MinorTrace: lines=-,-
  82000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  82000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
  82000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  82000: system.cpu.f2ToD: MinorTrace: insts=-,-
  82000: system.cpu.decode: MinorTrace: insts=-
  82000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  82000: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/1/9.9,0/1.1/1/10.10)
  82000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  82000: system.cpu.execute.lsq.requests: MinorTrace: addr=
  82000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  82000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  82000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  82000: system.cpu.execute.scoreboard0: MinorTrace: busy=
  82000: system.cpu.execute: MinorTrace: insts=(0/1.1/1/3.3,0/1.1/1/4.4) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  82000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/1/9.9,0/1.1/1/7.7,0/1.1/1/5.5
  82000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/1/10.10,0/1.1/1/8.8,0/1.1/1/6.6
  82000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  82000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  82000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  82000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  82000: system.cpu.execute.fu.6: MinorTrace: insts=-
  82000: system.cpu.execute.fu.7: MinorTrace: insts=-
  82000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/5.5,0/1.1/1/6.6,0/1.1/1/7.7,0/1.1/1/8.8,0/1.1/1/9.9,0/1.1/1/10.10,,,,,,,,,,,,,,,,,,,,,,,
  82000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  82000: system.cpu.eToF1: MinorTrace: branch=-,-
  82000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
  82000: system.cpu.activity: Activity: 2
  82000: system.cpu.activity: Stage 0 already inactive.
  82000: system.cpu.activity: Stage 1 already inactive.
  82000: system.cpu.activity: Stage 2 already inactive.
  82000: system.cpu.activity: Stage 3 already inactive.
  82000: system.cpu.activity: Activity: 1
  82000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 82500
  82500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  82500: system.cpu.execute: No interrupt controller
  82500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  82500: system.cpu.execute: Attempting to commit [tid:0]
  82500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
  82500: system.cpu.execute: Trying to commit canCommitInsts: 1
  82500: system.cpu.execute: Trying to commit from FUs
  82500: global: ExecContext setting PC: (0x100a8=>0x100ac).(0=>1)
  82500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  82500: system.cpu.execute: Committing inst: 0/1.1/1/5.5 pc: 0x100a8 (nop)
  82500: system.cpu.execute: tryToBranch before: (0x100a8=>0x100ac).(0=>1) after: (0x100a8=>0x100ac).(0=>1)
  82500: system.cpu.execute: Advancing current PC from: (0x100a8=>0x100ac).(0=>1) to: (0x100ac=>0x100b0).(0=>1)
  82500: system.cpu.execute: Unstalling 0 for inst 0/1.1/1/5.5
  82500: system.cpu.execute: Completed inst: 0/1.1/1/5.5 pc: 0x100a8 (nop)
  82500: system.cpu A0 T0 : @_start+16    :   nop                      : IntAlu :   FetchSeq=5  CPSeq=5  flags=(IsNop)
  82500: system.cpu.execute: Trying to commit canCommitInsts: 1
  82500: system.cpu.execute: Trying to commit from FUs
  82500: global: ExecContext setting PC: (0x100ac=>0x100b0).(0=>1)
  82500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  82500: system.cpu.execute: Committing inst: 0/1.1/1/6.6 pc: 0x100ac (nop)
  82500: system.cpu.execute: tryToBranch before: (0x100ac=>0x100b0).(0=>1) after: (0x100ac=>0x100b0).(0=>1)
  82500: system.cpu.execute: Advancing current PC from: (0x100ac=>0x100b0).(0=>1) to: (0x100b0=>0x100b4).(0=>1)
  82500: system.cpu.execute: Unstalling 1 for inst 0/1.1/1/6.6
  82500: system.cpu.execute: Completed inst: 0/1.1/1/6.6 pc: 0x100ac (nop)
  82500: system.cpu.execute: Reached inst commit limit
  82500: system.cpu A0 T0 : @_start+20    :   nop                      : IntAlu :   FetchSeq=6  CPSeq=6  flags=(IsNop)
  82500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
  82500: system.cpu: Event wakeup from stage 4
  82500: system.cpu.activity: Activity: 2
  82500: system.cpu.fetch2: Scheduled Thread: -1
  82500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  82500: system.cpu.fetch1.requests: MinorTrace: lines=
  82500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  82500: system.cpu.f1ToF2: MinorTrace: lines=-,-
  82500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  82500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
  82500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  82500: system.cpu.f2ToD: MinorTrace: insts=-,-
  82500: system.cpu.decode: MinorTrace: insts=-
  82500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  82500: system.cpu.dToE: MinorTrace: insts=-,-
  82500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  82500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  82500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  82500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  82500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  82500: system.cpu.execute.scoreboard0: MinorTrace: busy=
  82500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/5.5,0/1.1/1/6.6) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  82500: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/1/9.9,0/1.1/1/7.7
  82500: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/1/10.10,0/1.1/1/8.8
  82500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  82500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  82500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  82500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  82500: system.cpu.execute.fu.6: MinorTrace: insts=-
  82500: system.cpu.execute.fu.7: MinorTrace: insts=-
  82500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/7.7,0/1.1/1/8.8,0/1.1/1/9.9,0/1.1/1/10.10,,,,,,,,,,,,,,,,,,,,,,,,,
  82500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  82500: system.cpu.eToF1: MinorTrace: branch=-,-
  82500: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
  82500: system.cpu.activity: Activity: 1
  82500: system.cpu.activity: Stage 0 already inactive.
  82500: system.cpu.activity: Stage 1 already inactive.
  82500: system.cpu.activity: Stage 2 already inactive.
  82500: system.cpu.activity: Stage 3 already inactive.
  82500: system.cpu.activity: Activity: 0
  82500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 83000
  83000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  83000: system.cpu.execute: No interrupt controller
  83000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  83000: system.cpu.execute: Attempting to commit [tid:0]
  83000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
  83000: system.cpu.execute: Trying to commit canCommitInsts: 1
  83000: system.cpu.execute: Trying to commit from FUs
  83000: global: ExecContext setting PC: (0x100b0=>0x100b4).(0=>1)
  83000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  83000: system.cpu.execute: Committing inst: 0/1.1/1/7.7 pc: 0x100b0 (nop)
  83000: system.cpu.execute: tryToBranch before: (0x100b0=>0x100b4).(0=>1) after: (0x100b0=>0x100b4).(0=>1)
  83000: system.cpu.execute: Advancing current PC from: (0x100b0=>0x100b4).(0=>1) to: (0x100b4=>0x100b8).(0=>1)
  83000: system.cpu.execute: Unstalling 0 for inst 0/1.1/1/7.7
  83000: system.cpu.execute: Completed inst: 0/1.1/1/7.7 pc: 0x100b0 (nop)
  83000: system.cpu A0 T0 : @_start+24    :   nop                      : IntAlu :   FetchSeq=7  CPSeq=7  flags=(IsNop)
  83000: system.cpu.execute: Trying to commit canCommitInsts: 1
  83000: system.cpu.execute: Trying to commit from FUs
  83000: global: ExecContext setting PC: (0x100b4=>0x100b8).(0=>1)
  83000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  83000: system.cpu.execute: Committing inst: 0/1.1/1/8.8 pc: 0x100b4 (nop)
  83000: system.cpu.execute: tryToBranch before: (0x100b4=>0x100b8).(0=>1) after: (0x100b4=>0x100b8).(0=>1)
  83000: system.cpu.execute: Advancing current PC from: (0x100b4=>0x100b8).(0=>1) to: (0x100b8=>0x100bc).(0=>1)
  83000: system.cpu.execute: Unstalling 1 for inst 0/1.1/1/8.8
  83000: system.cpu.execute: Completed inst: 0/1.1/1/8.8 pc: 0x100b4 (nop)
  83000: system.cpu.execute: Reached inst commit limit
  83000: system.cpu A0 T0 : @_start+28    :   nop                      : IntAlu :   FetchSeq=8  CPSeq=8  flags=(IsNop)
  83000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
  83000: system.cpu: Event wakeup from stage 4
  83000: system.cpu.activity: Activity: 1
  83000: system.cpu.fetch2: Scheduled Thread: -1
  83000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  83000: system.cpu.fetch1.requests: MinorTrace: lines=
  83000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  83000: system.cpu.f1ToF2: MinorTrace: lines=-,-
  83000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  83000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
  83000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  83000: system.cpu.f2ToD: MinorTrace: insts=-,-
  83000: system.cpu.decode: MinorTrace: insts=-
  83000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  83000: system.cpu.dToE: MinorTrace: insts=-,-
  83000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  83000: system.cpu.execute.lsq.requests: MinorTrace: addr=
  83000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  83000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  83000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  83000: system.cpu.execute.scoreboard0: MinorTrace: busy=
  83000: system.cpu.execute: MinorTrace: insts=(0/1.1/1/7.7,0/1.1/1/8.8) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  83000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/1/9.9
  83000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/1/10.10
  83000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  83000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  83000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  83000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  83000: system.cpu.execute.fu.6: MinorTrace: insts=-
  83000: system.cpu.execute.fu.7: MinorTrace: insts=-
  83000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/1/9.9,0/1.1/1/10.10,,,,,,,,,,,,,,,,,,,,,,,,,,,
  83000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  83000: system.cpu.eToF1: MinorTrace: branch=-,-
  83000: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
  83000: system.cpu.activity: Stage 0 already inactive.
  83000: system.cpu.activity: Stage 1 already inactive.
  83000: system.cpu.activity: Stage 2 already inactive.
  83000: system.cpu.activity: Stage 3 already inactive.
  83000: system.cpu.activity: Activity: 0
  83000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 83500
  83500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
  83500: system.cpu.execute: No interrupt controller
  83500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
  83500: system.cpu.execute: Attempting to commit [tid:0]
  83500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
  83500: system.cpu.execute: Trying to commit canCommitInsts: 1
  83500: system.cpu.execute: Trying to commit from FUs
  83500: global: ExecContext setting PC: (0x100b8=>0x100bc).(0=>1)
  83500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  83500: system.cpu.execute: Committing inst: 0/1.1/1/9.9 pc: 0x100b8 (nop)
  83500: system.cpu.execute: tryToBranch before: (0x100b8=>0x100bc).(0=>1) after: (0x100b8=>0x100bc).(0=>1)
  83500: system.cpu.execute: Advancing current PC from: (0x100b8=>0x100bc).(0=>1) to: (0x100bc=>0x100c0).(0=>1)
  83500: system.cpu.execute: Unstalling 0 for inst 0/1.1/1/9.9
  83500: system.cpu.execute: Completed inst: 0/1.1/1/9.9 pc: 0x100b8 (nop)
  83500: system.cpu A0 T0 : @_start+32    :   nop                      : IntAlu :   FetchSeq=9  CPSeq=9  flags=(IsNop)
  83500: system.cpu.execute: Trying to commit canCommitInsts: 1
  83500: system.cpu.execute: Trying to commit from FUs
  83500: global: ExecContext setting PC: (0x100bc=>0x100c0).(0=>1)
  83500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
  83500: system.cpu.execute: Committing inst: 0/1.1/1/10.10 pc: 0x100bc (nop)
  83500: system.cpu.execute: tryToBranch before: (0x100bc=>0x100c0).(0=>1) after: (0x100bc=>0x100c0).(0=>1)
  83500: system.cpu.execute: Advancing current PC from: (0x100bc=>0x100c0).(0=>1) to: (0x100c0=>0x100c4).(0=>1)
  83500: system.cpu.execute: Unstalling 1 for inst 0/1.1/1/10.10
  83500: system.cpu.execute: Completed inst: 0/1.1/1/10.10 pc: 0x100bc (nop)
  83500: system.cpu.execute: Reached inst commit limit
  83500: system.cpu A0 T0 : @_start+36    :   nop                      : IntAlu :   FetchSeq=10  CPSeq=10  flags=(IsNop)
  83500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
  83500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
  83500: system.cpu.fetch2: Scheduled Thread: -1
  83500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
  83500: system.cpu.fetch1.requests: MinorTrace: lines=
  83500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/2
  83500: system.cpu.f1ToF2: MinorTrace: lines=-,-
  83500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
  83500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
  83500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
  83500: system.cpu.f2ToD: MinorTrace: insts=-,-
  83500: system.cpu.decode: MinorTrace: insts=-
  83500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
  83500: system.cpu.dToE: MinorTrace: insts=-,-
  83500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
  83500: system.cpu.execute.lsq.requests: MinorTrace: addr=
  83500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
  83500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
  83500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
  83500: system.cpu.execute.scoreboard0: MinorTrace: busy=
  83500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
  83500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
  83500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
  83500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
  83500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
  83500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
  83500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
  83500: system.cpu.execute.fu.6: MinorTrace: insts=-
  83500: system.cpu.execute.fu.7: MinorTrace: insts=-
  83500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  83500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
  83500: system.cpu.eToF1: MinorTrace: branch=-,-
  83500: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
  83500: global: Suspending as the processor is idle
  83500: system.cpu.activity: Stage 0 already inactive.
  83500: system.cpu.activity: Stage 1 already inactive.
  83500: system.cpu.activity: Stage 2 already inactive.
  83500: system.cpu.activity: Stage 3 already inactive.
  83500: system.cpu.activity: Stage 4 already inactive.
  98750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
  98750: system.mem_ctrls: number of read entries for rank 0 is 0
  98750: system.mem_ctrls: Responding to Address 192..   98750: global: IFetch from .cpu.inst of size 64 on address 0xc0 C
  98750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  98750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  98750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  98750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
  98750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address c0 size 64 when 126750 ord: 1
  98750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 126750
  98750: system.mem_ctrls: Done
 126750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [c0:ff] IF
 126750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [c0:ff] IF
 126750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 126750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 126750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address c0 size 64 when 129000 ord: 0
 126750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 129000
 126750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 132000
 126750: system.membus.respLayer1: The crossbar layer is now busy from tick 126750 to 132000
 129000: system.cpu.icache: recvTimingResp: Handling response ReadResp [c0:ff] IF
 129000: system.cpu.icache: Block for addr 0xc0 being updated in Cache
 129000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x3 way: 0
 129000: system.cpu.icache: Block addr 0xc0 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
 129000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address c0 size 64 when 130000 ord: 1
 129000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 130000
 129000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [c0:ff] IF
 130000: system.cpu.fetch1: recvTimingResp 1
 130000: system.cpu.fetch1: MinorLine: id=0/1.1/2 size=64 vaddr=0x100c0 paddr=0xc0
 130000: system.cpu: Event wakeup from stage 1
 130000: system.cpu.activity: Activity: 1
 130000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 130500
 130500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 130500: system.cpu.execute: No interrupt controller
 130500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 130500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 130500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 130500: system.cpu.fetch2: Scheduled Thread: -1
 130500: system.cpu.fetch1: Processing fetched line: 0/1.1/2
 130500: system.cpu.activity: Activity: 2
 130500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/2
 130500: system.cpu.fetch1.requests: MinorTrace: lines=
 130500: system.cpu.fetch1.transfers: MinorTrace: lines=
 130500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/2,-
 130500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 130500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 130500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 130500: system.cpu.f2ToD: MinorTrace: insts=-,-
 130500: system.cpu.decode: MinorTrace: insts=-
 130500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 130500: system.cpu.dToE: MinorTrace: insts=-,-
 130500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 130500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 130500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 130500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 130500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 130500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 130500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 130500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 130500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 130500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 130500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 130500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 130500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 130500: system.cpu.execute.fu.6: MinorTrace: insts=-
 130500: system.cpu.execute.fu.7: MinorTrace: insts=-
 130500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 130500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 130500: system.cpu.eToF1: MinorTrace: branch=-,-
 130500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 130500: system.cpu.activity: Stage 0 already inactive.
 130500: system.cpu.activity: Activity: 1
 130500: system.cpu.activity: Stage 2 already inactive.
 130500: system.cpu.activity: Stage 3 already inactive.
 130500: system.cpu.activity: Stage 4 already inactive.
 130500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 131000
 131000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 131000: system.cpu.execute: No interrupt controller
 131000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 131000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 131000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 131000: system.cpu.fetch2: Scheduled Thread: 0
 131000: global: Arm inst: 0x1e320f000.
 131000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100c0
 131000: system.cpu.fetch2: decoder inst 0/1.1/2/11 pc: 0x100c0 (nop)
 131000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x100c0=>0x100c4).(0=>1) inst: 0/1.1/2/11 pc: 0x100c0 (nop)
 131000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/11 pc: 0x100c0 (nop)
 131000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x100c0 lineWidth: 0x40
 131000: global: Arm inst: 0x1e320f000.
 131000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100c4
 131000: system.cpu.fetch2: decoder inst 0/1.1/2/12 pc: 0x100c4 (nop)
 131000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x100c4=>0x100c8).(0=>1) inst: 0/1.1/2/12 pc: 0x100c4 (nop)
 131000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/12 pc: 0x100c4 (nop)
 131000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x100c0 lineWidth: 0x40
 131000: system.cpu.activity: Activity: 2
 131000: system.cpu.activity: Activity: 3
 131000: system.cpu.fetch1: Fetching from thread 0
 131000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/3 addr: 0x10100 pc: (0x10100=>0x10104).(0=>1) line_offset: 0 request_size: 64
 131000: system.cpu.fetch1: Submitting ITLB request
 131000: system.cpu.workload: Translating: 0x10100->0x100
 131000: system.cpu.itb: Translation returning delay=0 fault=0
 131000: system.cpu.fetch1: Got ITLB response
 131000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0

 131000: system.cpu.icache: access for ReadReq [100:13f] IF miss
 131000: system.cpu.icache.mem_side: Scheduling send event at 132000
 131000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 132000
 131000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/3
 131000: system.cpu: Event wakeup from stage 1
 131000: system.cpu.activity: Activity: 4
 131000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 131000: system.cpu.fetch1.requests: MinorTrace: lines=
 131000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 131000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/2
 131000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 131000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/11,0/1.1/2/12)
 131000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 131000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/11,0/1.1/2/12),-
 131000: system.cpu.decode: MinorTrace: insts=-
 131000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 131000: system.cpu.dToE: MinorTrace: insts=-,-
 131000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 131000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 131000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 131000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 131000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 131000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 131000: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 131000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 131000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 131000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 131000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 131000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 131000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 131000: system.cpu.execute.fu.6: MinorTrace: insts=-
 131000: system.cpu.execute.fu.7: MinorTrace: insts=-
 131000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 131000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 131000: system.cpu.eToF1: MinorTrace: branch=-,-
 131000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 131000: system.cpu.activity: Activity: 3
 131000: system.cpu.activity: Stage 0 already inactive.
 131000: system.cpu.activity: Activity: 2
 131000: system.cpu.activity: Activity: 1
 131000: system.cpu.activity: Stage 3 already inactive.
 131000: system.cpu.activity: Stage 4 already inactive.
 131000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 131500
 131500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 131500: system.cpu.execute: No interrupt controller
 131500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 131500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 131500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 131500: system.cpu.decode: Passing on inst: 0/1.1/2/11 pc: 0x100c0 (nop) inputIndex: 0 output_index: 0
 131500: system.cpu.decode: Passing on inst: 0/1.1/2/12 pc: 0x100c4 (nop) inputIndex: 1 output_index: 1
 131500: system.cpu.decode: Wrapping
 131500: system.cpu.activity: Activity: 2
 131500: system.cpu.fetch2: Scheduled Thread: 0
 131500: global: Arm inst: 0x1e320f000.
 131500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100c8
 131500: system.cpu.fetch2: decoder inst 0/1.1/2/13 pc: 0x100c8 (nop)
 131500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x100c8=>0x100cc).(0=>1) inst: 0/1.1/2/13 pc: 0x100c8 (nop)
 131500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/13 pc: 0x100c8 (nop)
 131500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0xc lineBaseAddr: 0x100c0 lineWidth: 0x40
 131500: global: Arm inst: 0x1e320f000.
 131500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100cc
 131500: system.cpu.fetch2: decoder inst 0/1.1/2/14 pc: 0x100cc (nop)
 131500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x100cc=>0x100d0).(0=>1) inst: 0/1.1/2/14 pc: 0x100cc (nop)
 131500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/14 pc: 0x100cc (nop)
 131500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x100c0 lineWidth: 0x40
 131500: system.cpu.activity: Activity: 3
 131500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 131500: system.cpu.fetch1.requests: MinorTrace: lines=
 131500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 131500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 131500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 131500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/13,0/1.1/2/14)
 131500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 131500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/13,0/1.1/2/14),(0/1.1/2/11.11,0/1.1/2/12.12)
 131500: system.cpu.decode: MinorTrace: insts=(0/1.1/2/11.11,0/1.1/2/12.12)
 131500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 131500: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/11.11,0/1.1/2/12.12),-
 131500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 131500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 131500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 131500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 131500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 131500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 131500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 131500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 131500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 131500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 131500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 131500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 131500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 131500: system.cpu.execute.fu.6: MinorTrace: insts=-
 131500: system.cpu.execute.fu.7: MinorTrace: insts=-
 131500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 131500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 131500: system.cpu.eToF1: MinorTrace: branch=-,-
 131500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 131500: system.cpu.activity: Activity: 2
 131500: system.cpu.activity: Stage 0 already inactive.
 131500: system.cpu.activity: Stage 1 already inactive.
 131500: system.cpu.activity: Activity: 1
 131500: system.cpu.activity: Stage 3 already inactive.
 131500: system.cpu.activity: Stage 4 already inactive.
 131500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 132000
 132000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [100:13f] IF
 132000: system.cpu.icache: createMissPacket: created ReadCleanReq [100:13f] IF from ReadReq [100:13f] IF
 132000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [100:13f] IF
 132000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [100:13f] IF
 132000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 132000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 132000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [100:13f] IF SF size: 0 lat: 1
 132000: system.membus: forwardTiming for ReadCleanReq [100:13f] IF
 132000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 256 size 64
 132000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 132000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 132000: system.mem_ctrls: Address: 256 Rank 0 Bank 0 Row 0
 132000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 132000: system.mem_ctrls: Adding to read queue
 132000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 256 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 132000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 132000: system.mem_ctrls: Request scheduled immediately
 132000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 132000
 132000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 133000
 132000: system.membus.reqLayer0: The crossbar layer is now busy from tick 132000 to 133000
 132000: system.mem_ctrls: QoS Turnarounds selected state READ 
 132000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 132000: system.mem_ctrls: Single request, going to a free rank
 132000: system.mem_ctrls: Timing access to addr 256, rank/bank/row 0 0 0
 132000: system.mem_ctrls: Access to 256, ready at 150750 next burst at 137000.
 132000: system.mem_ctrls: 106,RD,0,0
 132000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 256 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 132000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 132000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 150750
 132000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 132000
 132000: system.mem_ctrls: QoS Turnarounds selected state READ 
 132000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 132000: system.cpu.execute: No interrupt controller
 132000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 132000: system.cpu.execute: Attempting to issue [tid:0]
 132000: system.cpu.execute: Trying to issue inst: 0/1.1/2/11.11 pc: 0x100c0 (nop) to FU: 0
 132000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 132000: system.cpu.execute: Issuing inst: 0/1.1/2/11.11 pc: 0x100c0 (nop) into FU 0
 132000: system.cpu.activity: Activity: 2
 132000: system.cpu.execute: MinorInst: id=0/1.1/2/11.11 addr=0x100c0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 132000: system.cpu.execute: Stepping to next inst inputIndex: 1
 132000: system.cpu.execute: Trying to issue inst: 0/1.1/2/12.12 pc: 0x100c4 (nop) to FU: 0
 132000: system.cpu.execute: Can't issue as FU: 0 is already busy
 132000: system.cpu.execute: Trying to issue inst: 0/1.1/2/12.12 pc: 0x100c4 (nop) to FU: 1
 132000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 132000: system.cpu.execute: Issuing inst: 0/1.1/2/12.12 pc: 0x100c4 (nop) into FU 1
 132000: system.cpu.execute: MinorInst: id=0/1.1/2/12.12 addr=0x100c4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 132000: system.cpu.execute: Reached inst issue limit
 132000: system.cpu.execute: Stepping to next inst inputIndex: 2
 132000: system.cpu.execute: Wrapping
 132000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/2/11.11 pc: 0x100c0 (nop)
 132000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 132000: system.cpu: Event wakeup from stage 4
 132000: system.cpu.activity: Activity: 3
 132000: system.cpu.decode: Passing on inst: 0/1.1/2/13 pc: 0x100c8 (nop) inputIndex: 0 output_index: 0
 132000: system.cpu.decode: Passing on inst: 0/1.1/2/14 pc: 0x100cc (nop) inputIndex: 1 output_index: 1
 132000: system.cpu.decode: Wrapping
 132000: system.cpu.fetch2: Scheduled Thread: 0
 132000: global: Arm inst: 0x1e320f000.
 132000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100d0
 132000: system.cpu.fetch2: decoder inst 0/1.1/2/15 pc: 0x100d0 (nop)
 132000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x100d0=>0x100d4).(0=>1) inst: 0/1.1/2/15 pc: 0x100d0 (nop)
 132000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/15 pc: 0x100d0 (nop)
 132000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x100c0 lineWidth: 0x40
 132000: global: Arm inst: 0x1e320f000.
 132000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100d4
 132000: system.cpu.fetch2: decoder inst 0/1.1/2/16 pc: 0x100d4 (nop)
 132000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x100d4=>0x100d8).(0=>1) inst: 0/1.1/2/16 pc: 0x100d4 (nop)
 132000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/16 pc: 0x100d4 (nop)
 132000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x100c0 lineWidth: 0x40
 132000: system.cpu.activity: Activity: 4
 132000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 132000: system.cpu.fetch1.requests: MinorTrace: lines=
 132000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 132000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 132000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 132000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/15,0/1.1/2/16)
 132000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 132000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/15,0/1.1/2/16),(0/1.1/2/13.13,0/1.1/2/14.14)
 132000: system.cpu.decode: MinorTrace: insts=(0/1.1/2/13.13,0/1.1/2/14.14)
 132000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 132000: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/13.13,0/1.1/2/14.14),(0/1.1/2/11.11,0/1.1/2/12.12)
 132000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 132000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 132000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 132000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 132000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 132000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 132000: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 132000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/11.11,-,-
 132000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/12.12,-,-
 132000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 132000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 132000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 132000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 132000: system.cpu.execute.fu.6: MinorTrace: insts=-
 132000: system.cpu.execute.fu.7: MinorTrace: insts=-
 132000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/11.11,0/1.1/2/12.12,,,,,,,,,,,,,,,,,,,,,,,,,,,
 132000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 132000: system.cpu.eToF1: MinorTrace: branch=-,-
 132000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 132000: system.cpu.activity: Activity: 3
 132000: system.cpu.activity: Stage 0 already inactive.
 132000: system.cpu.activity: Stage 1 already inactive.
 132000: system.cpu.activity: Activity: 2
 132000: system.cpu.activity: Stage 3 already inactive.
 132000: system.cpu.activity: Activity: 1
 132000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 132500
 132500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 132500: system.cpu.execute: No interrupt controller
 132500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 132500: system.cpu.execute: Attempting to issue [tid:0]
 132500: system.cpu.execute: Trying to issue inst: 0/1.1/2/13.13 pc: 0x100c8 (nop) to FU: 0
 132500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 132500: system.cpu.execute: Issuing inst: 0/1.1/2/13.13 pc: 0x100c8 (nop) into FU 0
 132500: system.cpu.activity: Activity: 2
 132500: system.cpu.execute: MinorInst: id=0/1.1/2/13.13 addr=0x100c8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 132500: system.cpu.execute: Stepping to next inst inputIndex: 1
 132500: system.cpu.execute: Trying to issue inst: 0/1.1/2/14.14 pc: 0x100cc (nop) to FU: 0
 132500: system.cpu.execute: Can't issue as FU: 0 is already busy
 132500: system.cpu.execute: Trying to issue inst: 0/1.1/2/14.14 pc: 0x100cc (nop) to FU: 1
 132500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 132500: system.cpu.execute: Issuing inst: 0/1.1/2/14.14 pc: 0x100cc (nop) into FU 1
 132500: system.cpu.execute: MinorInst: id=0/1.1/2/14.14 addr=0x100cc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 132500: system.cpu.execute: Reached inst issue limit
 132500: system.cpu.execute: Stepping to next inst inputIndex: 2
 132500: system.cpu.execute: Wrapping
 132500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/2/11.11 pc: 0x100c0 (nop)
 132500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 132500: system.cpu: Event wakeup from stage 4
 132500: system.cpu.activity: Activity: 3
 132500: system.cpu.decode: Passing on inst: 0/1.1/2/15 pc: 0x100d0 (nop) inputIndex: 0 output_index: 0
 132500: system.cpu.decode: Passing on inst: 0/1.1/2/16 pc: 0x100d4 (nop) inputIndex: 1 output_index: 1
 132500: system.cpu.decode: Wrapping
 132500: system.cpu.fetch2: Scheduled Thread: 0
 132500: global: Arm inst: 0x1e320f000.
 132500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100d8
 132500: system.cpu.fetch2: decoder inst 0/1.1/2/17 pc: 0x100d8 (nop)
 132500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x100d8=>0x100dc).(0=>1) inst: 0/1.1/2/17 pc: 0x100d8 (nop)
 132500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/17 pc: 0x100d8 (nop)
 132500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x100c0 lineWidth: 0x40
 132500: global: Arm inst: 0x1e320f000.
 132500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100dc
 132500: system.cpu.fetch2: decoder inst 0/1.1/2/18 pc: 0x100dc (nop)
 132500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x100dc=>0x100e0).(0=>1) inst: 0/1.1/2/18 pc: 0x100dc (nop)
 132500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/18 pc: 0x100dc (nop)
 132500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x100c0 lineWidth: 0x40
 132500: system.cpu.activity: Activity: 4
 132500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 132500: system.cpu.fetch1.requests: MinorTrace: lines=
 132500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 132500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 132500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 132500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/17,0/1.1/2/18)
 132500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 132500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/17,0/1.1/2/18),(0/1.1/2/15.15,0/1.1/2/16.16)
 132500: system.cpu.decode: MinorTrace: insts=(0/1.1/2/15.15,0/1.1/2/16.16)
 132500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 132500: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/15.15,0/1.1/2/16.16),(0/1.1/2/13.13,0/1.1/2/14.14)
 132500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 132500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 132500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 132500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 132500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 132500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 132500: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 132500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/13.13,0/1.1/2/11.11,-
 132500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/14.14,0/1.1/2/12.12,-
 132500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 132500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 132500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 132500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 132500: system.cpu.execute.fu.6: MinorTrace: insts=-
 132500: system.cpu.execute.fu.7: MinorTrace: insts=-
 132500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/11.11,0/1.1/2/12.12,0/1.1/2/13.13,0/1.1/2/14.14,,,,,,,,,,,,,,,,,,,,,,,,,
 132500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 132500: system.cpu.eToF1: MinorTrace: branch=-,-
 132500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 132500: system.cpu.activity: Activity: 3
 132500: system.cpu.activity: Stage 0 already inactive.
 132500: system.cpu.activity: Stage 1 already inactive.
 132500: system.cpu.activity: Activity: 2
 132500: system.cpu.activity: Stage 3 already inactive.
 132500: system.cpu.activity: Activity: 1
 132500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 133000
 133000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 133000: system.cpu.execute: No interrupt controller
 133000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 133000: system.cpu.execute: Attempting to issue [tid:0]
 133000: system.cpu.execute: Trying to issue inst: 0/1.1/2/15.15 pc: 0x100d0 (nop) to FU: 0
 133000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 133000: system.cpu.execute: Issuing inst: 0/1.1/2/15.15 pc: 0x100d0 (nop) into FU 0
 133000: system.cpu.activity: Activity: 2
 133000: system.cpu.execute: MinorInst: id=0/1.1/2/15.15 addr=0x100d0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 133000: system.cpu.execute: Stepping to next inst inputIndex: 1
 133000: system.cpu.execute: Trying to issue inst: 0/1.1/2/16.16 pc: 0x100d4 (nop) to FU: 0
 133000: system.cpu.execute: Can't issue as FU: 0 is already busy
 133000: system.cpu.execute: Trying to issue inst: 0/1.1/2/16.16 pc: 0x100d4 (nop) to FU: 1
 133000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 133000: system.cpu.execute: Issuing inst: 0/1.1/2/16.16 pc: 0x100d4 (nop) into FU 1
 133000: system.cpu.execute: MinorInst: id=0/1.1/2/16.16 addr=0x100d4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 133000: system.cpu.execute: Reached inst issue limit
 133000: system.cpu.execute: Stepping to next inst inputIndex: 2
 133000: system.cpu.execute: Wrapping
 133000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 133000: system.cpu: Event wakeup from stage 4
 133000: system.cpu.activity: Activity: 3
 133000: system.cpu.decode: Passing on inst: 0/1.1/2/17 pc: 0x100d8 (nop) inputIndex: 0 output_index: 0
 133000: system.cpu.decode: Passing on inst: 0/1.1/2/18 pc: 0x100dc (nop) inputIndex: 1 output_index: 1
 133000: system.cpu.decode: Wrapping
 133000: system.cpu.fetch2: Scheduled Thread: 0
 133000: global: Arm inst: 0x1e320f000.
 133000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100e0
 133000: system.cpu.fetch2: decoder inst 0/1.1/2/19 pc: 0x100e0 (nop)
 133000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x100e0=>0x100e4).(0=>1) inst: 0/1.1/2/19 pc: 0x100e0 (nop)
 133000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/19 pc: 0x100e0 (nop)
 133000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x100c0 lineWidth: 0x40
 133000: global: Arm inst: 0x1e320f000.
 133000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100e4
 133000: system.cpu.fetch2: decoder inst 0/1.1/2/20 pc: 0x100e4 (nop)
 133000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x100e4=>0x100e8).(0=>1) inst: 0/1.1/2/20 pc: 0x100e4 (nop)
 133000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/20 pc: 0x100e4 (nop)
 133000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x100c0 lineWidth: 0x40
 133000: system.cpu.activity: Activity: 4
 133000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 133000: system.cpu.fetch1.requests: MinorTrace: lines=
 133000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 133000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 133000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 133000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/19,0/1.1/2/20)
 133000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 133000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/19,0/1.1/2/20),(0/1.1/2/17.17,0/1.1/2/18.18)
 133000: system.cpu.decode: MinorTrace: insts=(0/1.1/2/17.17,0/1.1/2/18.18)
 133000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 133000: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/17.17,0/1.1/2/18.18),(0/1.1/2/15.15,0/1.1/2/16.16)
 133000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 133000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 133000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 133000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 133000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 133000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 133000: system.cpu.execute: MinorTrace: insts=(0/1.1/1/9.9,0/1.1/1/10.10) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 133000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/15.15,0/1.1/2/13.13,0/1.1/2/11.11
 133000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/16.16,0/1.1/2/14.14,0/1.1/2/12.12
 133000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 133000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 133000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 133000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 133000: system.cpu.execute.fu.6: MinorTrace: insts=-
 133000: system.cpu.execute.fu.7: MinorTrace: insts=-
 133000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/11.11,0/1.1/2/12.12,0/1.1/2/13.13,0/1.1/2/14.14,0/1.1/2/15.15,0/1.1/2/16.16,,,,,,,,,,,,,,,,,,,,,,,
 133000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 133000: system.cpu.eToF1: MinorTrace: branch=-,-
 133000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 133000: system.cpu.activity: Activity: 3
 133000: system.cpu.activity: Stage 0 already inactive.
 133000: system.cpu.activity: Stage 1 already inactive.
 133000: system.cpu.activity: Activity: 2
 133000: system.cpu.activity: Stage 3 already inactive.
 133000: system.cpu.activity: Activity: 1
 133000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 133500
 133500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 133500: system.cpu.execute: No interrupt controller
 133500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 133500: system.cpu.execute: Attempting to commit [tid:0]
 133500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 133500: system.cpu.execute: Trying to commit canCommitInsts: 1
 133500: system.cpu.execute: Trying to commit from FUs
 133500: global: ExecContext setting PC: (0x100c0=>0x100c4).(0=>1)
 133500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 133500: system.cpu.execute: Committing inst: 0/1.1/2/11.11 pc: 0x100c0 (nop)
 133500: system.cpu.execute: tryToBranch before: (0x100c0=>0x100c4).(0=>1) after: (0x100c0=>0x100c4).(0=>1)
 133500: system.cpu.execute: Advancing current PC from: (0x100c0=>0x100c4).(0=>1) to: (0x100c4=>0x100c8).(0=>1)
 133500: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/11.11
 133500: system.cpu.execute: Completed inst: 0/1.1/2/11.11 pc: 0x100c0 (nop)
 133500: system.cpu A0 T0 : @_start+40    :   nop                      : IntAlu :   FetchSeq=11  CPSeq=11  flags=(IsNop)
 133500: system.cpu.execute: Trying to commit canCommitInsts: 1
 133500: system.cpu.execute: Trying to commit from FUs
 133500: global: ExecContext setting PC: (0x100c4=>0x100c8).(0=>1)
 133500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 133500: system.cpu.execute: Committing inst: 0/1.1/2/12.12 pc: 0x100c4 (nop)
 133500: system.cpu.execute: tryToBranch before: (0x100c4=>0x100c8).(0=>1) after: (0x100c4=>0x100c8).(0=>1)
 133500: system.cpu.execute: Advancing current PC from: (0x100c4=>0x100c8).(0=>1) to: (0x100c8=>0x100cc).(0=>1)
 133500: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/12.12
 133500: system.cpu.execute: Completed inst: 0/1.1/2/12.12 pc: 0x100c4 (nop)
 133500: system.cpu.execute: Reached inst commit limit
 133500: system.cpu A0 T0 : @_start+44    :   nop                      : IntAlu :   FetchSeq=12  CPSeq=12  flags=(IsNop)
 133500: system.cpu.execute: Attempting to issue [tid:0]
 133500: system.cpu.execute: Trying to issue inst: 0/1.1/2/17.17 pc: 0x100d8 (nop) to FU: 0
 133500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 133500: system.cpu.execute: Issuing inst: 0/1.1/2/17.17 pc: 0x100d8 (nop) into FU 0
 133500: system.cpu.activity: Activity: 2
 133500: system.cpu.execute: MinorInst: id=0/1.1/2/17.17 addr=0x100d8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 133500: system.cpu.execute: Stepping to next inst inputIndex: 1
 133500: system.cpu.execute: Trying to issue inst: 0/1.1/2/18.18 pc: 0x100dc (nop) to FU: 0
 133500: system.cpu.execute: Can't issue as FU: 0 is already busy
 133500: system.cpu.execute: Trying to issue inst: 0/1.1/2/18.18 pc: 0x100dc (nop) to FU: 1
 133500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 133500: system.cpu.execute: Issuing inst: 0/1.1/2/18.18 pc: 0x100dc (nop) into FU 1
 133500: system.cpu.execute: MinorInst: id=0/1.1/2/18.18 addr=0x100dc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 133500: system.cpu.execute: Reached inst issue limit
 133500: system.cpu.execute: Stepping to next inst inputIndex: 2
 133500: system.cpu.execute: Wrapping
 133500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 133500: system.cpu: Event wakeup from stage 4
 133500: system.cpu.activity: Activity: 3
 133500: system.cpu.decode: Passing on inst: 0/1.1/2/19 pc: 0x100e0 (nop) inputIndex: 0 output_index: 0
 133500: system.cpu.decode: Passing on inst: 0/1.1/2/20 pc: 0x100e4 (nop) inputIndex: 1 output_index: 1
 133500: system.cpu.decode: Wrapping
 133500: system.cpu.fetch2: Scheduled Thread: 0
 133500: global: Arm inst: 0x1e320f000.
 133500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100e8
 133500: system.cpu.fetch2: decoder inst 0/1.1/2/21 pc: 0x100e8 (nop)
 133500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x100e8=>0x100ec).(0=>1) inst: 0/1.1/2/21 pc: 0x100e8 (nop)
 133500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/21 pc: 0x100e8 (nop)
 133500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x100c0 lineWidth: 0x40
 133500: global: Arm inst: 0x1e320f000.
 133500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100ec
 133500: system.cpu.fetch2: decoder inst 0/1.1/2/22 pc: 0x100ec (nop)
 133500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x100ec=>0x100f0).(0=>1) inst: 0/1.1/2/22 pc: 0x100ec (nop)
 133500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/22 pc: 0x100ec (nop)
 133500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x100c0 lineWidth: 0x40
 133500: system.cpu.activity: Activity: 4
 133500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 133500: system.cpu.fetch1.requests: MinorTrace: lines=
 133500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 133500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 133500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 133500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/21,0/1.1/2/22)
 133500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 133500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/21,0/1.1/2/22),(0/1.1/2/19.19,0/1.1/2/20.20)
 133500: system.cpu.decode: MinorTrace: insts=(0/1.1/2/19.19,0/1.1/2/20.20)
 133500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 133500: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/19.19,0/1.1/2/20.20),(0/1.1/2/17.17,0/1.1/2/18.18)
 133500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 133500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 133500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 133500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 133500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 133500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 133500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/11.11,0/1.1/2/12.12) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 133500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/17.17,0/1.1/2/15.15,0/1.1/2/13.13
 133500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/18.18,0/1.1/2/16.16,0/1.1/2/14.14
 133500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 133500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 133500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 133500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 133500: system.cpu.execute.fu.6: MinorTrace: insts=-
 133500: system.cpu.execute.fu.7: MinorTrace: insts=-
 133500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/13.13,0/1.1/2/14.14,0/1.1/2/15.15,0/1.1/2/16.16,0/1.1/2/17.17,0/1.1/2/18.18,,,,,,,,,,,,,,,,,,,,,,,
 133500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 133500: system.cpu.eToF1: MinorTrace: branch=-,-
 133500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 133500: system.cpu.activity: Activity: 3
 133500: system.cpu.activity: Stage 0 already inactive.
 133500: system.cpu.activity: Stage 1 already inactive.
 133500: system.cpu.activity: Activity: 2
 133500: system.cpu.activity: Stage 3 already inactive.
 133500: system.cpu.activity: Activity: 1
 133500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 134000
 134000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 134000: system.cpu.execute: No interrupt controller
 134000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 134000: system.cpu.execute: Attempting to commit [tid:0]
 134000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 134000: system.cpu.execute: Trying to commit canCommitInsts: 1
 134000: system.cpu.execute: Trying to commit from FUs
 134000: global: ExecContext setting PC: (0x100c8=>0x100cc).(0=>1)
 134000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 134000: system.cpu.execute: Committing inst: 0/1.1/2/13.13 pc: 0x100c8 (nop)
 134000: system.cpu.execute: tryToBranch before: (0x100c8=>0x100cc).(0=>1) after: (0x100c8=>0x100cc).(0=>1)
 134000: system.cpu.execute: Advancing current PC from: (0x100c8=>0x100cc).(0=>1) to: (0x100cc=>0x100d0).(0=>1)
 134000: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/13.13
 134000: system.cpu.execute: Completed inst: 0/1.1/2/13.13 pc: 0x100c8 (nop)
 134000: system.cpu A0 T0 : @_start+48    :   nop                      : IntAlu :   FetchSeq=13  CPSeq=13  flags=(IsNop)
 134000: system.cpu.execute: Trying to commit canCommitInsts: 1
 134000: system.cpu.execute: Trying to commit from FUs
 134000: global: ExecContext setting PC: (0x100cc=>0x100d0).(0=>1)
 134000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 134000: system.cpu.execute: Committing inst: 0/1.1/2/14.14 pc: 0x100cc (nop)
 134000: system.cpu.execute: tryToBranch before: (0x100cc=>0x100d0).(0=>1) after: (0x100cc=>0x100d0).(0=>1)
 134000: system.cpu.execute: Advancing current PC from: (0x100cc=>0x100d0).(0=>1) to: (0x100d0=>0x100d4).(0=>1)
 134000: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/14.14
 134000: system.cpu.execute: Completed inst: 0/1.1/2/14.14 pc: 0x100cc (nop)
 134000: system.cpu.execute: Reached inst commit limit
 134000: system.cpu A0 T0 : @_start+52    :   nop                      : IntAlu :   FetchSeq=14  CPSeq=14  flags=(IsNop)
 134000: system.cpu.execute: Attempting to issue [tid:0]
 134000: system.cpu.execute: Trying to issue inst: 0/1.1/2/19.19 pc: 0x100e0 (nop) to FU: 0
 134000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 134000: system.cpu.execute: Issuing inst: 0/1.1/2/19.19 pc: 0x100e0 (nop) into FU 0
 134000: system.cpu.activity: Activity: 2
 134000: system.cpu.execute: MinorInst: id=0/1.1/2/19.19 addr=0x100e0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 134000: system.cpu.execute: Stepping to next inst inputIndex: 1
 134000: system.cpu.execute: Trying to issue inst: 0/1.1/2/20.20 pc: 0x100e4 (nop) to FU: 0
 134000: system.cpu.execute: Can't issue as FU: 0 is already busy
 134000: system.cpu.execute: Trying to issue inst: 0/1.1/2/20.20 pc: 0x100e4 (nop) to FU: 1
 134000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 134000: system.cpu.execute: Issuing inst: 0/1.1/2/20.20 pc: 0x100e4 (nop) into FU 1
 134000: system.cpu.execute: MinorInst: id=0/1.1/2/20.20 addr=0x100e4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 134000: system.cpu.execute: Reached inst issue limit
 134000: system.cpu.execute: Stepping to next inst inputIndex: 2
 134000: system.cpu.execute: Wrapping
 134000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 134000: system.cpu: Event wakeup from stage 4
 134000: system.cpu.activity: Activity: 3
 134000: system.cpu.decode: Passing on inst: 0/1.1/2/21 pc: 0x100e8 (nop) inputIndex: 0 output_index: 0
 134000: system.cpu.decode: Passing on inst: 0/1.1/2/22 pc: 0x100ec (nop) inputIndex: 1 output_index: 1
 134000: system.cpu.decode: Wrapping
 134000: system.cpu.fetch2: Scheduled Thread: 0
 134000: global: Arm inst: 0x1e320f000.
 134000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100f0
 134000: system.cpu.fetch2: decoder inst 0/1.1/2/23 pc: 0x100f0 (nop)
 134000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x100f0=>0x100f4).(0=>1) inst: 0/1.1/2/23 pc: 0x100f0 (nop)
 134000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/23 pc: 0x100f0 (nop)
 134000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x100c0 lineWidth: 0x40
 134000: global: Arm inst: 0x1e320f000.
 134000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100f4
 134000: system.cpu.fetch2: decoder inst 0/1.1/2/24 pc: 0x100f4 (nop)
 134000: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x100f4=>0x100f8).(0=>1) inst: 0/1.1/2/24 pc: 0x100f4 (nop)
 134000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/24 pc: 0x100f4 (nop)
 134000: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x100c0 lineWidth: 0x40
 134000: system.cpu.activity: Activity: 4
 134000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 134000: system.cpu.fetch1.requests: MinorTrace: lines=
 134000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 134000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 134000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 134000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/23,0/1.1/2/24)
 134000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/2,R
 134000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/23,0/1.1/2/24),(0/1.1/2/21.21,0/1.1/2/22.22)
 134000: system.cpu.decode: MinorTrace: insts=(0/1.1/2/21.21,0/1.1/2/22.22)
 134000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 134000: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/21.21,0/1.1/2/22.22),(0/1.1/2/19.19,0/1.1/2/20.20)
 134000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 134000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 134000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 134000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 134000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 134000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 134000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/13.13,0/1.1/2/14.14) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 134000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/19.19,0/1.1/2/17.17,0/1.1/2/15.15
 134000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/20.20,0/1.1/2/18.18,0/1.1/2/16.16
 134000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 134000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 134000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 134000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 134000: system.cpu.execute.fu.6: MinorTrace: insts=-
 134000: system.cpu.execute.fu.7: MinorTrace: insts=-
 134000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/15.15,0/1.1/2/16.16,0/1.1/2/17.17,0/1.1/2/18.18,0/1.1/2/19.19,0/1.1/2/20.20,,,,,,,,,,,,,,,,,,,,,,,
 134000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 134000: system.cpu.eToF1: MinorTrace: branch=-,-
 134000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 134000: system.cpu.activity: Activity: 3
 134000: system.cpu.activity: Stage 0 already inactive.
 134000: system.cpu.activity: Stage 1 already inactive.
 134000: system.cpu.activity: Activity: 2
 134000: system.cpu.activity: Stage 3 already inactive.
 134000: system.cpu.activity: Activity: 1
 134000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 134500
 134500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 134500: system.cpu.execute: No interrupt controller
 134500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 134500: system.cpu.execute: Attempting to commit [tid:0]
 134500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 134500: system.cpu.execute: Trying to commit canCommitInsts: 1
 134500: system.cpu.execute: Trying to commit from FUs
 134500: global: ExecContext setting PC: (0x100d0=>0x100d4).(0=>1)
 134500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 134500: system.cpu.execute: Committing inst: 0/1.1/2/15.15 pc: 0x100d0 (nop)
 134500: system.cpu.execute: tryToBranch before: (0x100d0=>0x100d4).(0=>1) after: (0x100d0=>0x100d4).(0=>1)
 134500: system.cpu.execute: Advancing current PC from: (0x100d0=>0x100d4).(0=>1) to: (0x100d4=>0x100d8).(0=>1)
 134500: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/15.15
 134500: system.cpu.execute: Completed inst: 0/1.1/2/15.15 pc: 0x100d0 (nop)
 134500: system.cpu A0 T0 : @_start+56    :   nop                      : IntAlu :   FetchSeq=15  CPSeq=15  flags=(IsNop)
 134500: system.cpu.execute: Trying to commit canCommitInsts: 1
 134500: system.cpu.execute: Trying to commit from FUs
 134500: global: ExecContext setting PC: (0x100d4=>0x100d8).(0=>1)
 134500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 134500: system.cpu.execute: Committing inst: 0/1.1/2/16.16 pc: 0x100d4 (nop)
 134500: system.cpu.execute: tryToBranch before: (0x100d4=>0x100d8).(0=>1) after: (0x100d4=>0x100d8).(0=>1)
 134500: system.cpu.execute: Advancing current PC from: (0x100d4=>0x100d8).(0=>1) to: (0x100d8=>0x100dc).(0=>1)
 134500: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/16.16
 134500: system.cpu.execute: Completed inst: 0/1.1/2/16.16 pc: 0x100d4 (nop)
 134500: system.cpu.execute: Reached inst commit limit
 134500: system.cpu A0 T0 : @_start+60    :   nop                      : IntAlu :   FetchSeq=16  CPSeq=16  flags=(IsNop)
 134500: system.cpu.execute: Attempting to issue [tid:0]
 134500: system.cpu.execute: Trying to issue inst: 0/1.1/2/21.21 pc: 0x100e8 (nop) to FU: 0
 134500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 134500: system.cpu.execute: Issuing inst: 0/1.1/2/21.21 pc: 0x100e8 (nop) into FU 0
 134500: system.cpu.activity: Activity: 2
 134500: system.cpu.execute: MinorInst: id=0/1.1/2/21.21 addr=0x100e8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 134500: system.cpu.execute: Stepping to next inst inputIndex: 1
 134500: system.cpu.execute: Trying to issue inst: 0/1.1/2/22.22 pc: 0x100ec (nop) to FU: 0
 134500: system.cpu.execute: Can't issue as FU: 0 is already busy
 134500: system.cpu.execute: Trying to issue inst: 0/1.1/2/22.22 pc: 0x100ec (nop) to FU: 1
 134500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 134500: system.cpu.execute: Issuing inst: 0/1.1/2/22.22 pc: 0x100ec (nop) into FU 1
 134500: system.cpu.execute: MinorInst: id=0/1.1/2/22.22 addr=0x100ec inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 134500: system.cpu.execute: Reached inst issue limit
 134500: system.cpu.execute: Stepping to next inst inputIndex: 2
 134500: system.cpu.execute: Wrapping
 134500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 134500: system.cpu: Event wakeup from stage 4
 134500: system.cpu.activity: Activity: 3
 134500: system.cpu.decode: Passing on inst: 0/1.1/2/23 pc: 0x100f0 (nop) inputIndex: 0 output_index: 0
 134500: system.cpu.decode: Passing on inst: 0/1.1/2/24 pc: 0x100f4 (nop) inputIndex: 1 output_index: 1
 134500: system.cpu.decode: Wrapping
 134500: system.cpu.fetch2: Scheduled Thread: 0
 134500: global: Arm inst: 0x1e320f000.
 134500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100f8
 134500: system.cpu.fetch2: decoder inst 0/1.1/2/25 pc: 0x100f8 (nop)
 134500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x100f8=>0x100fc).(0=>1) inst: 0/1.1/2/25 pc: 0x100f8 (nop)
 134500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/25 pc: 0x100f8 (nop)
 134500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x100c0 lineWidth: 0x40
 134500: global: Arm inst: 0x1e320f000.
 134500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x100fc
 134500: system.cpu.fetch2: decoder inst 0/1.1/2/26 pc: 0x100fc (nop)
 134500: system.cpu.fetch2: Instruction extracted from line 0/1.1/2 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x100fc=>0x10100).(0=>1) inst: 0/1.1/2/26 pc: 0x100fc (nop)
 134500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/2/26 pc: 0x100fc (nop)
 134500: system.cpu.fetch2: Updated inputIndex value PC: (0x100c0=>0x100c4).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x100c0 lineWidth: 0x40
 134500: system.cpu.fetch2: Wrapping
 134500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 134500: system.cpu.fetch1.requests: MinorTrace: lines=
 134500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 134500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 134500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 134500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/2/25,0/1.1/2/26)
 134500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 134500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/2/25,0/1.1/2/26),(0/1.1/2/23.23,0/1.1/2/24.24)
 134500: system.cpu.decode: MinorTrace: insts=(0/1.1/2/23.23,0/1.1/2/24.24)
 134500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 134500: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/23.23,0/1.1/2/24.24),(0/1.1/2/21.21,0/1.1/2/22.22)
 134500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 134500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 134500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 134500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 134500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 134500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 134500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/15.15,0/1.1/2/16.16) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 134500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/21.21,0/1.1/2/19.19,0/1.1/2/17.17
 134500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/22.22,0/1.1/2/20.20,0/1.1/2/18.18
 134500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 134500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 134500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 134500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 134500: system.cpu.execute.fu.6: MinorTrace: insts=-
 134500: system.cpu.execute.fu.7: MinorTrace: insts=-
 134500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/17.17,0/1.1/2/18.18,0/1.1/2/19.19,0/1.1/2/20.20,0/1.1/2/21.21,0/1.1/2/22.22,,,,,,,,,,,,,,,,,,,,,,,
 134500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 134500: system.cpu.eToF1: MinorTrace: branch=-,-
 134500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 134500: system.cpu.activity: Activity: 2
 134500: system.cpu.activity: Stage 0 already inactive.
 134500: system.cpu.activity: Stage 1 already inactive.
 134500: system.cpu.activity: Stage 2 already inactive.
 134500: system.cpu.activity: Stage 3 already inactive.
 134500: system.cpu.activity: Activity: 1
 134500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 135000
 135000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 135000: system.cpu.execute: No interrupt controller
 135000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 135000: system.cpu.execute: Attempting to commit [tid:0]
 135000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 135000: system.cpu.execute: Trying to commit canCommitInsts: 1
 135000: system.cpu.execute: Trying to commit from FUs
 135000: global: ExecContext setting PC: (0x100d8=>0x100dc).(0=>1)
 135000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 135000: system.cpu.execute: Committing inst: 0/1.1/2/17.17 pc: 0x100d8 (nop)
 135000: system.cpu.execute: tryToBranch before: (0x100d8=>0x100dc).(0=>1) after: (0x100d8=>0x100dc).(0=>1)
 135000: system.cpu.execute: Advancing current PC from: (0x100d8=>0x100dc).(0=>1) to: (0x100dc=>0x100e0).(0=>1)
 135000: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/17.17
 135000: system.cpu.execute: Completed inst: 0/1.1/2/17.17 pc: 0x100d8 (nop)
 135000: system.cpu A0 T0 : @_start+64    :   nop                      : IntAlu :   FetchSeq=17  CPSeq=17  flags=(IsNop)
 135000: system.cpu.execute: Trying to commit canCommitInsts: 1
 135000: system.cpu.execute: Trying to commit from FUs
 135000: global: ExecContext setting PC: (0x100dc=>0x100e0).(0=>1)
 135000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 135000: system.cpu.execute: Committing inst: 0/1.1/2/18.18 pc: 0x100dc (nop)
 135000: system.cpu.execute: tryToBranch before: (0x100dc=>0x100e0).(0=>1) after: (0x100dc=>0x100e0).(0=>1)
 135000: system.cpu.execute: Advancing current PC from: (0x100dc=>0x100e0).(0=>1) to: (0x100e0=>0x100e4).(0=>1)
 135000: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/18.18
 135000: system.cpu.execute: Completed inst: 0/1.1/2/18.18 pc: 0x100dc (nop)
 135000: system.cpu.execute: Reached inst commit limit
 135000: system.cpu A0 T0 : @_start+68    :   nop                      : IntAlu :   FetchSeq=18  CPSeq=18  flags=(IsNop)
 135000: system.cpu.execute: Attempting to issue [tid:0]
 135000: system.cpu.execute: Trying to issue inst: 0/1.1/2/23.23 pc: 0x100f0 (nop) to FU: 0
 135000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 135000: system.cpu.execute: Issuing inst: 0/1.1/2/23.23 pc: 0x100f0 (nop) into FU 0
 135000: system.cpu.activity: Activity: 2
 135000: system.cpu.execute: MinorInst: id=0/1.1/2/23.23 addr=0x100f0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 135000: system.cpu.execute: Stepping to next inst inputIndex: 1
 135000: system.cpu.execute: Trying to issue inst: 0/1.1/2/24.24 pc: 0x100f4 (nop) to FU: 0
 135000: system.cpu.execute: Can't issue as FU: 0 is already busy
 135000: system.cpu.execute: Trying to issue inst: 0/1.1/2/24.24 pc: 0x100f4 (nop) to FU: 1
 135000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 135000: system.cpu.execute: Issuing inst: 0/1.1/2/24.24 pc: 0x100f4 (nop) into FU 1
 135000: system.cpu.execute: MinorInst: id=0/1.1/2/24.24 addr=0x100f4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 135000: system.cpu.execute: Reached inst issue limit
 135000: system.cpu.execute: Stepping to next inst inputIndex: 2
 135000: system.cpu.execute: Wrapping
 135000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 135000: system.cpu: Event wakeup from stage 4
 135000: system.cpu.activity: Activity: 3
 135000: system.cpu.decode: Passing on inst: 0/1.1/2/25 pc: 0x100f8 (nop) inputIndex: 0 output_index: 0
 135000: system.cpu.decode: Passing on inst: 0/1.1/2/26 pc: 0x100fc (nop) inputIndex: 1 output_index: 1
 135000: system.cpu.decode: Wrapping
 135000: system.cpu.fetch2: Scheduled Thread: -1
 135000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 135000: system.cpu.fetch1.requests: MinorTrace: lines=
 135000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 135000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 135000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 135000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 135000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 135000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/2/25.25,0/1.1/2/26.26)
 135000: system.cpu.decode: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26)
 135000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 135000: system.cpu.dToE: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26),(0/1.1/2/23.23,0/1.1/2/24.24)
 135000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 135000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 135000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 135000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 135000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 135000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 135000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/17.17,0/1.1/2/18.18) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 135000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/23.23,0/1.1/2/21.21,0/1.1/2/19.19
 135000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/24.24,0/1.1/2/22.22,0/1.1/2/20.20
 135000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 135000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 135000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 135000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 135000: system.cpu.execute.fu.6: MinorTrace: insts=-
 135000: system.cpu.execute.fu.7: MinorTrace: insts=-
 135000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/19.19,0/1.1/2/20.20,0/1.1/2/21.21,0/1.1/2/22.22,0/1.1/2/23.23,0/1.1/2/24.24,,,,,,,,,,,,,,,,,,,,,,,
 135000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 135000: system.cpu.eToF1: MinorTrace: branch=-,-
 135000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 135000: system.cpu.activity: Activity: 2
 135000: system.cpu.activity: Stage 0 already inactive.
 135000: system.cpu.activity: Stage 1 already inactive.
 135000: system.cpu.activity: Stage 2 already inactive.
 135000: system.cpu.activity: Stage 3 already inactive.
 135000: system.cpu.activity: Activity: 1
 135000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 135500
 135500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 135500: system.cpu.execute: No interrupt controller
 135500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 135500: system.cpu.execute: Attempting to commit [tid:0]
 135500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 135500: system.cpu.execute: Trying to commit canCommitInsts: 1
 135500: system.cpu.execute: Trying to commit from FUs
 135500: global: ExecContext setting PC: (0x100e0=>0x100e4).(0=>1)
 135500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 135500: system.cpu.execute: Committing inst: 0/1.1/2/19.19 pc: 0x100e0 (nop)
 135500: system.cpu.execute: tryToBranch before: (0x100e0=>0x100e4).(0=>1) after: (0x100e0=>0x100e4).(0=>1)
 135500: system.cpu.execute: Advancing current PC from: (0x100e0=>0x100e4).(0=>1) to: (0x100e4=>0x100e8).(0=>1)
 135500: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/19.19
 135500: system.cpu.execute: Completed inst: 0/1.1/2/19.19 pc: 0x100e0 (nop)
 135500: system.cpu A0 T0 : @_start+72    :   nop                      : IntAlu :   FetchSeq=19  CPSeq=19  flags=(IsNop)
 135500: system.cpu.execute: Trying to commit canCommitInsts: 1
 135500: system.cpu.execute: Trying to commit from FUs
 135500: global: ExecContext setting PC: (0x100e4=>0x100e8).(0=>1)
 135500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 135500: system.cpu.execute: Committing inst: 0/1.1/2/20.20 pc: 0x100e4 (nop)
 135500: system.cpu.execute: tryToBranch before: (0x100e4=>0x100e8).(0=>1) after: (0x100e4=>0x100e8).(0=>1)
 135500: system.cpu.execute: Advancing current PC from: (0x100e4=>0x100e8).(0=>1) to: (0x100e8=>0x100ec).(0=>1)
 135500: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/20.20
 135500: system.cpu.execute: Completed inst: 0/1.1/2/20.20 pc: 0x100e4 (nop)
 135500: system.cpu.execute: Reached inst commit limit
 135500: system.cpu A0 T0 : @_start+76    :   nop                      : IntAlu :   FetchSeq=20  CPSeq=20  flags=(IsNop)
 135500: system.cpu.execute: Attempting to issue [tid:0]
 135500: system.cpu.execute: Trying to issue inst: 0/1.1/2/25.25 pc: 0x100f8 (nop) to FU: 0
 135500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 135500: system.cpu.execute: Issuing inst: 0/1.1/2/25.25 pc: 0x100f8 (nop) into FU 0
 135500: system.cpu.activity: Activity: 2
 135500: system.cpu.execute: MinorInst: id=0/1.1/2/25.25 addr=0x100f8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 135500: system.cpu.execute: Stepping to next inst inputIndex: 1
 135500: system.cpu.execute: Trying to issue inst: 0/1.1/2/26.26 pc: 0x100fc (nop) to FU: 0
 135500: system.cpu.execute: Can't issue as FU: 0 is already busy
 135500: system.cpu.execute: Trying to issue inst: 0/1.1/2/26.26 pc: 0x100fc (nop) to FU: 1
 135500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 135500: system.cpu.execute: Issuing inst: 0/1.1/2/26.26 pc: 0x100fc (nop) into FU 1
 135500: system.cpu.execute: MinorInst: id=0/1.1/2/26.26 addr=0x100fc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 135500: system.cpu.execute: Reached inst issue limit
 135500: system.cpu.execute: Stepping to next inst inputIndex: 2
 135500: system.cpu.execute: Wrapping
 135500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 135500: system.cpu: Event wakeup from stage 4
 135500: system.cpu.activity: Activity: 3
 135500: system.cpu.fetch2: Scheduled Thread: -1
 135500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 135500: system.cpu.fetch1.requests: MinorTrace: lines=
 135500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 135500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 135500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 135500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 135500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 135500: system.cpu.f2ToD: MinorTrace: insts=-,-
 135500: system.cpu.decode: MinorTrace: insts=-
 135500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 135500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/2/25.25,0/1.1/2/26.26)
 135500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 135500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 135500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 135500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 135500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 135500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 135500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/19.19,0/1.1/2/20.20) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 135500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/2/25.25,0/1.1/2/23.23,0/1.1/2/21.21
 135500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/2/26.26,0/1.1/2/24.24,0/1.1/2/22.22
 135500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 135500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 135500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 135500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 135500: system.cpu.execute.fu.6: MinorTrace: insts=-
 135500: system.cpu.execute.fu.7: MinorTrace: insts=-
 135500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/21.21,0/1.1/2/22.22,0/1.1/2/23.23,0/1.1/2/24.24,0/1.1/2/25.25,0/1.1/2/26.26,,,,,,,,,,,,,,,,,,,,,,,
 135500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 135500: system.cpu.eToF1: MinorTrace: branch=-,-
 135500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 135500: system.cpu.activity: Activity: 2
 135500: system.cpu.activity: Stage 0 already inactive.
 135500: system.cpu.activity: Stage 1 already inactive.
 135500: system.cpu.activity: Stage 2 already inactive.
 135500: system.cpu.activity: Stage 3 already inactive.
 135500: system.cpu.activity: Activity: 1
 135500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 136000
 136000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 136000: system.cpu.execute: No interrupt controller
 136000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 136000: system.cpu.execute: Attempting to commit [tid:0]
 136000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 136000: system.cpu.execute: Trying to commit canCommitInsts: 1
 136000: system.cpu.execute: Trying to commit from FUs
 136000: global: ExecContext setting PC: (0x100e8=>0x100ec).(0=>1)
 136000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 136000: system.cpu.execute: Committing inst: 0/1.1/2/21.21 pc: 0x100e8 (nop)
 136000: system.cpu.execute: tryToBranch before: (0x100e8=>0x100ec).(0=>1) after: (0x100e8=>0x100ec).(0=>1)
 136000: system.cpu.execute: Advancing current PC from: (0x100e8=>0x100ec).(0=>1) to: (0x100ec=>0x100f0).(0=>1)
 136000: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/21.21
 136000: system.cpu.execute: Completed inst: 0/1.1/2/21.21 pc: 0x100e8 (nop)
 136000: system.cpu A0 T0 : @_start+80    :   nop                      : IntAlu :   FetchSeq=21  CPSeq=21  flags=(IsNop)
 136000: system.cpu.execute: Trying to commit canCommitInsts: 1
 136000: system.cpu.execute: Trying to commit from FUs
 136000: global: ExecContext setting PC: (0x100ec=>0x100f0).(0=>1)
 136000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 136000: system.cpu.execute: Committing inst: 0/1.1/2/22.22 pc: 0x100ec (nop)
 136000: system.cpu.execute: tryToBranch before: (0x100ec=>0x100f0).(0=>1) after: (0x100ec=>0x100f0).(0=>1)
 136000: system.cpu.execute: Advancing current PC from: (0x100ec=>0x100f0).(0=>1) to: (0x100f0=>0x100f4).(0=>1)
 136000: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/22.22
 136000: system.cpu.execute: Completed inst: 0/1.1/2/22.22 pc: 0x100ec (nop)
 136000: system.cpu.execute: Reached inst commit limit
 136000: system.cpu A0 T0 : @_start+84    :   nop                      : IntAlu :   FetchSeq=22  CPSeq=22  flags=(IsNop)
 136000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 136000: system.cpu: Event wakeup from stage 4
 136000: system.cpu.activity: Activity: 2
 136000: system.cpu.fetch2: Scheduled Thread: -1
 136000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 136000: system.cpu.fetch1.requests: MinorTrace: lines=
 136000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 136000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 136000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 136000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 136000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 136000: system.cpu.f2ToD: MinorTrace: insts=-,-
 136000: system.cpu.decode: MinorTrace: insts=-
 136000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 136000: system.cpu.dToE: MinorTrace: insts=-,-
 136000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 136000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 136000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 136000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 136000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 136000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 136000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/21.21,0/1.1/2/22.22) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 136000: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/2/25.25,0/1.1/2/23.23
 136000: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/2/26.26,0/1.1/2/24.24
 136000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 136000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 136000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 136000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 136000: system.cpu.execute.fu.6: MinorTrace: insts=-
 136000: system.cpu.execute.fu.7: MinorTrace: insts=-
 136000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/23.23,0/1.1/2/24.24,0/1.1/2/25.25,0/1.1/2/26.26,,,,,,,,,,,,,,,,,,,,,,,,,
 136000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 136000: system.cpu.eToF1: MinorTrace: branch=-,-
 136000: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
 136000: system.cpu.activity: Activity: 1
 136000: system.cpu.activity: Stage 0 already inactive.
 136000: system.cpu.activity: Stage 1 already inactive.
 136000: system.cpu.activity: Stage 2 already inactive.
 136000: system.cpu.activity: Stage 3 already inactive.
 136000: system.cpu.activity: Activity: 0
 136000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 136500
 136500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 136500: system.cpu.execute: No interrupt controller
 136500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 136500: system.cpu.execute: Attempting to commit [tid:0]
 136500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 136500: system.cpu.execute: Trying to commit canCommitInsts: 1
 136500: system.cpu.execute: Trying to commit from FUs
 136500: global: ExecContext setting PC: (0x100f0=>0x100f4).(0=>1)
 136500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 136500: system.cpu.execute: Committing inst: 0/1.1/2/23.23 pc: 0x100f0 (nop)
 136500: system.cpu.execute: tryToBranch before: (0x100f0=>0x100f4).(0=>1) after: (0x100f0=>0x100f4).(0=>1)
 136500: system.cpu.execute: Advancing current PC from: (0x100f0=>0x100f4).(0=>1) to: (0x100f4=>0x100f8).(0=>1)
 136500: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/23.23
 136500: system.cpu.execute: Completed inst: 0/1.1/2/23.23 pc: 0x100f0 (nop)
 136500: system.cpu A0 T0 : @_start+88    :   nop                      : IntAlu :   FetchSeq=23  CPSeq=23  flags=(IsNop)
 136500: system.cpu.execute: Trying to commit canCommitInsts: 1
 136500: system.cpu.execute: Trying to commit from FUs
 136500: global: ExecContext setting PC: (0x100f4=>0x100f8).(0=>1)
 136500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 136500: system.cpu.execute: Committing inst: 0/1.1/2/24.24 pc: 0x100f4 (nop)
 136500: system.cpu.execute: tryToBranch before: (0x100f4=>0x100f8).(0=>1) after: (0x100f4=>0x100f8).(0=>1)
 136500: system.cpu.execute: Advancing current PC from: (0x100f4=>0x100f8).(0=>1) to: (0x100f8=>0x100fc).(0=>1)
 136500: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/24.24
 136500: system.cpu.execute: Completed inst: 0/1.1/2/24.24 pc: 0x100f4 (nop)
 136500: system.cpu.execute: Reached inst commit limit
 136500: system.cpu A0 T0 : @_start+92    :   nop                      : IntAlu :   FetchSeq=24  CPSeq=24  flags=(IsNop)
 136500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 136500: system.cpu: Event wakeup from stage 4
 136500: system.cpu.activity: Activity: 1
 136500: system.cpu.fetch2: Scheduled Thread: -1
 136500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 136500: system.cpu.fetch1.requests: MinorTrace: lines=
 136500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 136500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 136500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 136500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 136500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 136500: system.cpu.f2ToD: MinorTrace: insts=-,-
 136500: system.cpu.decode: MinorTrace: insts=-
 136500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 136500: system.cpu.dToE: MinorTrace: insts=-,-
 136500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 136500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 136500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 136500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 136500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 136500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 136500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/23.23,0/1.1/2/24.24) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 136500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/2/25.25
 136500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/2/26.26
 136500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 136500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 136500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 136500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 136500: system.cpu.execute.fu.6: MinorTrace: insts=-
 136500: system.cpu.execute.fu.7: MinorTrace: insts=-
 136500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/2/25.25,0/1.1/2/26.26,,,,,,,,,,,,,,,,,,,,,,,,,,,
 136500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 136500: system.cpu.eToF1: MinorTrace: branch=-,-
 136500: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
 136500: system.cpu.activity: Stage 0 already inactive.
 136500: system.cpu.activity: Stage 1 already inactive.
 136500: system.cpu.activity: Stage 2 already inactive.
 136500: system.cpu.activity: Stage 3 already inactive.
 136500: system.cpu.activity: Activity: 0
 136500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 137000
 137000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 137000: system.cpu.execute: No interrupt controller
 137000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 137000: system.cpu.execute: Attempting to commit [tid:0]
 137000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 137000: system.cpu.execute: Trying to commit canCommitInsts: 1
 137000: system.cpu.execute: Trying to commit from FUs
 137000: global: ExecContext setting PC: (0x100f8=>0x100fc).(0=>1)
 137000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 137000: system.cpu.execute: Committing inst: 0/1.1/2/25.25 pc: 0x100f8 (nop)
 137000: system.cpu.execute: tryToBranch before: (0x100f8=>0x100fc).(0=>1) after: (0x100f8=>0x100fc).(0=>1)
 137000: system.cpu.execute: Advancing current PC from: (0x100f8=>0x100fc).(0=>1) to: (0x100fc=>0x10100).(0=>1)
 137000: system.cpu.execute: Unstalling 0 for inst 0/1.1/2/25.25
 137000: system.cpu.execute: Completed inst: 0/1.1/2/25.25 pc: 0x100f8 (nop)
 137000: system.cpu A0 T0 : @_start+96    :   nop                      : IntAlu :   FetchSeq=25  CPSeq=25  flags=(IsNop)
 137000: system.cpu.execute: Trying to commit canCommitInsts: 1
 137000: system.cpu.execute: Trying to commit from FUs
 137000: global: ExecContext setting PC: (0x100fc=>0x10100).(0=>1)
 137000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 137000: system.cpu.execute: Committing inst: 0/1.1/2/26.26 pc: 0x100fc (nop)
 137000: system.cpu.execute: tryToBranch before: (0x100fc=>0x10100).(0=>1) after: (0x100fc=>0x10100).(0=>1)
 137000: system.cpu.execute: Advancing current PC from: (0x100fc=>0x10100).(0=>1) to: (0x10100=>0x10104).(0=>1)
 137000: system.cpu.execute: Unstalling 1 for inst 0/1.1/2/26.26
 137000: system.cpu.execute: Completed inst: 0/1.1/2/26.26 pc: 0x100fc (nop)
 137000: system.cpu.execute: Reached inst commit limit
 137000: system.cpu A0 T0 : @_start+100    :   nop                      : IntAlu :   FetchSeq=26  CPSeq=26  flags=(IsNop)
 137000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 137000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 137000: system.cpu.fetch2: Scheduled Thread: -1
 137000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 137000: system.cpu.fetch1.requests: MinorTrace: lines=
 137000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/3
 137000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 137000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 137000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 137000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 137000: system.cpu.f2ToD: MinorTrace: insts=-,-
 137000: system.cpu.decode: MinorTrace: insts=-
 137000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 137000: system.cpu.dToE: MinorTrace: insts=-,-
 137000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 137000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 137000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 137000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 137000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 137000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 137000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 137000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 137000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 137000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 137000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 137000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 137000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 137000: system.cpu.execute.fu.6: MinorTrace: insts=-
 137000: system.cpu.execute.fu.7: MinorTrace: insts=-
 137000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 137000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 137000: system.cpu.eToF1: MinorTrace: branch=-,-
 137000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
 137000: global: Suspending as the processor is idle
 137000: system.cpu.activity: Stage 0 already inactive.
 137000: system.cpu.activity: Stage 1 already inactive.
 137000: system.cpu.activity: Stage 2 already inactive.
 137000: system.cpu.activity: Stage 3 already inactive.
 137000: system.cpu.activity: Stage 4 already inactive.
 150750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
 150750: system.mem_ctrls: number of read entries for rank 0 is 0
 150750: system.mem_ctrls: Responding to Address 256..  150750: global: IFetch from .cpu.inst of size 64 on address 0x100 C
 150750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 150750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 150750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 150750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 150750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 100 size 64 when 178750 ord: 1
 150750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 178750
 150750: system.mem_ctrls: Done
 178750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [100:13f] IF
 178750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [100:13f] IF
 178750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 178750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 178750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 100 size 64 when 181000 ord: 0
 178750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 181000
 178750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 184000
 178750: system.membus.respLayer1: The crossbar layer is now busy from tick 178750 to 184000
 181000: system.cpu.icache: recvTimingResp: Handling response ReadResp [100:13f] IF
 181000: system.cpu.icache: Block for addr 0x100 being updated in Cache
 181000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x4 way: 0
 181000: system.cpu.icache: Block addr 0x100 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0
 181000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 100 size 64 when 182000 ord: 1
 181000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 182000
 181000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [100:13f] IF
 182000: system.cpu.fetch1: recvTimingResp 1
 182000: system.cpu.fetch1: MinorLine: id=0/1.1/3 size=64 vaddr=0x10100 paddr=0x100
 182000: system.cpu: Event wakeup from stage 1
 182000: system.cpu.activity: Activity: 1
 182000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 182500
 182500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 182500: system.cpu.execute: No interrupt controller
 182500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 182500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 182500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 182500: system.cpu.fetch2: Scheduled Thread: -1
 182500: system.cpu.fetch1: Processing fetched line: 0/1.1/3
 182500: system.cpu.activity: Activity: 2
 182500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/3
 182500: system.cpu.fetch1.requests: MinorTrace: lines=
 182500: system.cpu.fetch1.transfers: MinorTrace: lines=
 182500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/3,-
 182500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 182500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 182500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 182500: system.cpu.f2ToD: MinorTrace: insts=-,-
 182500: system.cpu.decode: MinorTrace: insts=-
 182500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 182500: system.cpu.dToE: MinorTrace: insts=-,-
 182500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 182500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 182500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 182500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 182500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 182500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 182500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 182500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 182500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 182500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 182500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 182500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 182500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 182500: system.cpu.execute.fu.6: MinorTrace: insts=-
 182500: system.cpu.execute.fu.7: MinorTrace: insts=-
 182500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 182500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 182500: system.cpu.eToF1: MinorTrace: branch=-,-
 182500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 182500: system.cpu.activity: Stage 0 already inactive.
 182500: system.cpu.activity: Activity: 1
 182500: system.cpu.activity: Stage 2 already inactive.
 182500: system.cpu.activity: Stage 3 already inactive.
 182500: system.cpu.activity: Stage 4 already inactive.
 182500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 183000
 183000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 183000: system.cpu.execute: No interrupt controller
 183000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 183000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 183000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 183000: system.cpu.fetch2: Scheduled Thread: 0
 183000: global: Arm inst: 0x1e320f000.
 183000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10100
 183000: system.cpu.fetch2: decoder inst 0/1.1/3/27 pc: 0x10100 (nop)
 183000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x10100=>0x10104).(0=>1) inst: 0/1.1/3/27 pc: 0x10100 (nop)
 183000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/27 pc: 0x10100 (nop)
 183000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x10100 lineWidth: 0x40
 183000: global: Arm inst: 0x1e320f000.
 183000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10104
 183000: system.cpu.fetch2: decoder inst 0/1.1/3/28 pc: 0x10104 (nop)
 183000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x10104=>0x10108).(0=>1) inst: 0/1.1/3/28 pc: 0x10104 (nop)
 183000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/28 pc: 0x10104 (nop)
 183000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x10100 lineWidth: 0x40
 183000: system.cpu.activity: Activity: 2
 183000: system.cpu.activity: Activity: 3
 183000: system.cpu.fetch1: Fetching from thread 0
 183000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/4 addr: 0x10140 pc: (0x10140=>0x10144).(0=>1) line_offset: 0 request_size: 64
 183000: system.cpu.fetch1: Submitting ITLB request
 183000: system.cpu.workload: Translating: 0x10140->0x140
 183000: system.cpu.itb: Translation returning delay=0 fault=0
 183000: system.cpu.fetch1: Got ITLB response
 183000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0

 183000: system.cpu.icache: access for ReadReq [140:17f] IF miss
 183000: system.cpu.icache.mem_side: Scheduling send event at 184000
 183000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 184000
 183000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/4
 183000: system.cpu: Event wakeup from stage 1
 183000: system.cpu.activity: Activity: 4
 183000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 183000: system.cpu.fetch1.requests: MinorTrace: lines=
 183000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 183000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/3
 183000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 183000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/27,0/1.1/3/28)
 183000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 183000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/27,0/1.1/3/28),-
 183000: system.cpu.decode: MinorTrace: insts=-
 183000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 183000: system.cpu.dToE: MinorTrace: insts=-,-
 183000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 183000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 183000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 183000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 183000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 183000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 183000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 183000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 183000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 183000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 183000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 183000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 183000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 183000: system.cpu.execute.fu.6: MinorTrace: insts=-
 183000: system.cpu.execute.fu.7: MinorTrace: insts=-
 183000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 183000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 183000: system.cpu.eToF1: MinorTrace: branch=-,-
 183000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 183000: system.cpu.activity: Activity: 3
 183000: system.cpu.activity: Stage 0 already inactive.
 183000: system.cpu.activity: Activity: 2
 183000: system.cpu.activity: Activity: 1
 183000: system.cpu.activity: Stage 3 already inactive.
 183000: system.cpu.activity: Stage 4 already inactive.
 183000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 183500
 183500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 183500: system.cpu.execute: No interrupt controller
 183500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 183500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 183500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 183500: system.cpu.decode: Passing on inst: 0/1.1/3/27 pc: 0x10100 (nop) inputIndex: 0 output_index: 0
 183500: system.cpu.decode: Passing on inst: 0/1.1/3/28 pc: 0x10104 (nop) inputIndex: 1 output_index: 1
 183500: system.cpu.decode: Wrapping
 183500: system.cpu.activity: Activity: 2
 183500: system.cpu.fetch2: Scheduled Thread: 0
 183500: global: Arm inst: 0x1e320f000.
 183500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10108
 183500: system.cpu.fetch2: decoder inst 0/1.1/3/29 pc: 0x10108 (nop)
 183500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x10108=>0x1010c).(0=>1) inst: 0/1.1/3/29 pc: 0x10108 (nop)
 183500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/29 pc: 0x10108 (nop)
 183500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0xc lineBaseAddr: 0x10100 lineWidth: 0x40
 183500: global: Arm inst: 0x1e320f000.
 183500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1010c
 183500: system.cpu.fetch2: decoder inst 0/1.1/3/30 pc: 0x1010c (nop)
 183500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x1010c=>0x10110).(0=>1) inst: 0/1.1/3/30 pc: 0x1010c (nop)
 183500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/30 pc: 0x1010c (nop)
 183500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x10100 lineWidth: 0x40
 183500: system.cpu.activity: Activity: 3
 183500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 183500: system.cpu.fetch1.requests: MinorTrace: lines=
 183500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 183500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 183500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 183500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/29,0/1.1/3/30)
 183500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 183500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/29,0/1.1/3/30),(0/1.1/3/27.27,0/1.1/3/28.28)
 183500: system.cpu.decode: MinorTrace: insts=(0/1.1/3/27.27,0/1.1/3/28.28)
 183500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 183500: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/27.27,0/1.1/3/28.28),-
 183500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 183500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 183500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 183500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 183500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 183500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 183500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 183500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 183500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 183500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 183500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 183500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 183500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 183500: system.cpu.execute.fu.6: MinorTrace: insts=-
 183500: system.cpu.execute.fu.7: MinorTrace: insts=-
 183500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 183500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 183500: system.cpu.eToF1: MinorTrace: branch=-,-
 183500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 183500: system.cpu.activity: Activity: 2
 183500: system.cpu.activity: Stage 0 already inactive.
 183500: system.cpu.activity: Stage 1 already inactive.
 183500: system.cpu.activity: Activity: 1
 183500: system.cpu.activity: Stage 3 already inactive.
 183500: system.cpu.activity: Stage 4 already inactive.
 183500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 184000
 184000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [140:17f] IF
 184000: system.cpu.icache: createMissPacket: created ReadCleanReq [140:17f] IF from ReadReq [140:17f] IF
 184000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [140:17f] IF
 184000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [140:17f] IF
 184000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 184000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 184000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [140:17f] IF SF size: 0 lat: 1
 184000: system.membus: forwardTiming for ReadCleanReq [140:17f] IF
 184000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 320 size 64
 184000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 184000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 184000: system.mem_ctrls: Address: 320 Rank 0 Bank 0 Row 0
 184000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 184000: system.mem_ctrls: Adding to read queue
 184000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 320 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 184000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 184000: system.mem_ctrls: Request scheduled immediately
 184000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 184000
 184000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 185000
 184000: system.membus.reqLayer0: The crossbar layer is now busy from tick 184000 to 185000
 184000: system.mem_ctrls: QoS Turnarounds selected state READ 
 184000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 184000: system.mem_ctrls: Single request, going to a free rank
 184000: system.mem_ctrls: Timing access to addr 320, rank/bank/row 0 0 0
 184000: system.mem_ctrls: Access to 320, ready at 202750 next burst at 189000.
 184000: system.mem_ctrls: 148,RD,0,0
 184000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 320 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 184000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 184000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 202750
 184000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 184000
 184000: system.mem_ctrls: QoS Turnarounds selected state READ 
 184000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 184000: system.cpu.execute: No interrupt controller
 184000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 184000: system.cpu.execute: Attempting to issue [tid:0]
 184000: system.cpu.execute: Trying to issue inst: 0/1.1/3/27.27 pc: 0x10100 (nop) to FU: 0
 184000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 184000: system.cpu.execute: Issuing inst: 0/1.1/3/27.27 pc: 0x10100 (nop) into FU 0
 184000: system.cpu.activity: Activity: 2
 184000: system.cpu.execute: MinorInst: id=0/1.1/3/27.27 addr=0x10100 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 184000: system.cpu.execute: Stepping to next inst inputIndex: 1
 184000: system.cpu.execute: Trying to issue inst: 0/1.1/3/28.28 pc: 0x10104 (nop) to FU: 0
 184000: system.cpu.execute: Can't issue as FU: 0 is already busy
 184000: system.cpu.execute: Trying to issue inst: 0/1.1/3/28.28 pc: 0x10104 (nop) to FU: 1
 184000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 184000: system.cpu.execute: Issuing inst: 0/1.1/3/28.28 pc: 0x10104 (nop) into FU 1
 184000: system.cpu.execute: MinorInst: id=0/1.1/3/28.28 addr=0x10104 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 184000: system.cpu.execute: Reached inst issue limit
 184000: system.cpu.execute: Stepping to next inst inputIndex: 2
 184000: system.cpu.execute: Wrapping
 184000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/3/27.27 pc: 0x10100 (nop)
 184000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 184000: system.cpu: Event wakeup from stage 4
 184000: system.cpu.activity: Activity: 3
 184000: system.cpu.decode: Passing on inst: 0/1.1/3/29 pc: 0x10108 (nop) inputIndex: 0 output_index: 0
 184000: system.cpu.decode: Passing on inst: 0/1.1/3/30 pc: 0x1010c (nop) inputIndex: 1 output_index: 1
 184000: system.cpu.decode: Wrapping
 184000: system.cpu.fetch2: Scheduled Thread: 0
 184000: global: Arm inst: 0x1e320f000.
 184000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10110
 184000: system.cpu.fetch2: decoder inst 0/1.1/3/31 pc: 0x10110 (nop)
 184000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x10110=>0x10114).(0=>1) inst: 0/1.1/3/31 pc: 0x10110 (nop)
 184000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/31 pc: 0x10110 (nop)
 184000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x10100 lineWidth: 0x40
 184000: global: Arm inst: 0x1e320f000.
 184000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10114
 184000: system.cpu.fetch2: decoder inst 0/1.1/3/32 pc: 0x10114 (nop)
 184000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x10114=>0x10118).(0=>1) inst: 0/1.1/3/32 pc: 0x10114 (nop)
 184000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/32 pc: 0x10114 (nop)
 184000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x10100 lineWidth: 0x40
 184000: system.cpu.activity: Activity: 4
 184000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 184000: system.cpu.fetch1.requests: MinorTrace: lines=
 184000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 184000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 184000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 184000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/31,0/1.1/3/32)
 184000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 184000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/31,0/1.1/3/32),(0/1.1/3/29.29,0/1.1/3/30.30)
 184000: system.cpu.decode: MinorTrace: insts=(0/1.1/3/29.29,0/1.1/3/30.30)
 184000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 184000: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/29.29,0/1.1/3/30.30),(0/1.1/3/27.27,0/1.1/3/28.28)
 184000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 184000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 184000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 184000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 184000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 184000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 184000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 184000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/27.27,-,-
 184000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/28.28,-,-
 184000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 184000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 184000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 184000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 184000: system.cpu.execute.fu.6: MinorTrace: insts=-
 184000: system.cpu.execute.fu.7: MinorTrace: insts=-
 184000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/27.27,0/1.1/3/28.28,,,,,,,,,,,,,,,,,,,,,,,,,,,
 184000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 184000: system.cpu.eToF1: MinorTrace: branch=-,-
 184000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 184000: system.cpu.activity: Activity: 3
 184000: system.cpu.activity: Stage 0 already inactive.
 184000: system.cpu.activity: Stage 1 already inactive.
 184000: system.cpu.activity: Activity: 2
 184000: system.cpu.activity: Stage 3 already inactive.
 184000: system.cpu.activity: Activity: 1
 184000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 184500
 184500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 184500: system.cpu.execute: No interrupt controller
 184500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 184500: system.cpu.execute: Attempting to issue [tid:0]
 184500: system.cpu.execute: Trying to issue inst: 0/1.1/3/29.29 pc: 0x10108 (nop) to FU: 0
 184500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 184500: system.cpu.execute: Issuing inst: 0/1.1/3/29.29 pc: 0x10108 (nop) into FU 0
 184500: system.cpu.activity: Activity: 2
 184500: system.cpu.execute: MinorInst: id=0/1.1/3/29.29 addr=0x10108 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 184500: system.cpu.execute: Stepping to next inst inputIndex: 1
 184500: system.cpu.execute: Trying to issue inst: 0/1.1/3/30.30 pc: 0x1010c (nop) to FU: 0
 184500: system.cpu.execute: Can't issue as FU: 0 is already busy
 184500: system.cpu.execute: Trying to issue inst: 0/1.1/3/30.30 pc: 0x1010c (nop) to FU: 1
 184500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 184500: system.cpu.execute: Issuing inst: 0/1.1/3/30.30 pc: 0x1010c (nop) into FU 1
 184500: system.cpu.execute: MinorInst: id=0/1.1/3/30.30 addr=0x1010c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 184500: system.cpu.execute: Reached inst issue limit
 184500: system.cpu.execute: Stepping to next inst inputIndex: 2
 184500: system.cpu.execute: Wrapping
 184500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/3/27.27 pc: 0x10100 (nop)
 184500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 184500: system.cpu: Event wakeup from stage 4
 184500: system.cpu.activity: Activity: 3
 184500: system.cpu.decode: Passing on inst: 0/1.1/3/31 pc: 0x10110 (nop) inputIndex: 0 output_index: 0
 184500: system.cpu.decode: Passing on inst: 0/1.1/3/32 pc: 0x10114 (nop) inputIndex: 1 output_index: 1
 184500: system.cpu.decode: Wrapping
 184500: system.cpu.fetch2: Scheduled Thread: 0
 184500: global: Arm inst: 0x1e320f000.
 184500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10118
 184500: system.cpu.fetch2: decoder inst 0/1.1/3/33 pc: 0x10118 (nop)
 184500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x10118=>0x1011c).(0=>1) inst: 0/1.1/3/33 pc: 0x10118 (nop)
 184500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/33 pc: 0x10118 (nop)
 184500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x10100 lineWidth: 0x40
 184500: global: Arm inst: 0x1e320f000.
 184500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1011c
 184500: system.cpu.fetch2: decoder inst 0/1.1/3/34 pc: 0x1011c (nop)
 184500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x1011c=>0x10120).(0=>1) inst: 0/1.1/3/34 pc: 0x1011c (nop)
 184500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/34 pc: 0x1011c (nop)
 184500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x10100 lineWidth: 0x40
 184500: system.cpu.activity: Activity: 4
 184500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 184500: system.cpu.fetch1.requests: MinorTrace: lines=
 184500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 184500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 184500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 184500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/33,0/1.1/3/34)
 184500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 184500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/33,0/1.1/3/34),(0/1.1/3/31.31,0/1.1/3/32.32)
 184500: system.cpu.decode: MinorTrace: insts=(0/1.1/3/31.31,0/1.1/3/32.32)
 184500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 184500: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/31.31,0/1.1/3/32.32),(0/1.1/3/29.29,0/1.1/3/30.30)
 184500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 184500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 184500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 184500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 184500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 184500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 184500: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 184500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/29.29,0/1.1/3/27.27,-
 184500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/30.30,0/1.1/3/28.28,-
 184500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 184500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 184500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 184500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 184500: system.cpu.execute.fu.6: MinorTrace: insts=-
 184500: system.cpu.execute.fu.7: MinorTrace: insts=-
 184500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/27.27,0/1.1/3/28.28,0/1.1/3/29.29,0/1.1/3/30.30,,,,,,,,,,,,,,,,,,,,,,,,,
 184500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 184500: system.cpu.eToF1: MinorTrace: branch=-,-
 184500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 184500: system.cpu.activity: Activity: 3
 184500: system.cpu.activity: Stage 0 already inactive.
 184500: system.cpu.activity: Stage 1 already inactive.
 184500: system.cpu.activity: Activity: 2
 184500: system.cpu.activity: Stage 3 already inactive.
 184500: system.cpu.activity: Activity: 1
 184500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 185000
 185000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 185000: system.cpu.execute: No interrupt controller
 185000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 185000: system.cpu.execute: Attempting to issue [tid:0]
 185000: system.cpu.execute: Trying to issue inst: 0/1.1/3/31.31 pc: 0x10110 (nop) to FU: 0
 185000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 185000: system.cpu.execute: Issuing inst: 0/1.1/3/31.31 pc: 0x10110 (nop) into FU 0
 185000: system.cpu.activity: Activity: 2
 185000: system.cpu.execute: MinorInst: id=0/1.1/3/31.31 addr=0x10110 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 185000: system.cpu.execute: Stepping to next inst inputIndex: 1
 185000: system.cpu.execute: Trying to issue inst: 0/1.1/3/32.32 pc: 0x10114 (nop) to FU: 0
 185000: system.cpu.execute: Can't issue as FU: 0 is already busy
 185000: system.cpu.execute: Trying to issue inst: 0/1.1/3/32.32 pc: 0x10114 (nop) to FU: 1
 185000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 185000: system.cpu.execute: Issuing inst: 0/1.1/3/32.32 pc: 0x10114 (nop) into FU 1
 185000: system.cpu.execute: MinorInst: id=0/1.1/3/32.32 addr=0x10114 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 185000: system.cpu.execute: Reached inst issue limit
 185000: system.cpu.execute: Stepping to next inst inputIndex: 2
 185000: system.cpu.execute: Wrapping
 185000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 185000: system.cpu: Event wakeup from stage 4
 185000: system.cpu.activity: Activity: 3
 185000: system.cpu.decode: Passing on inst: 0/1.1/3/33 pc: 0x10118 (nop) inputIndex: 0 output_index: 0
 185000: system.cpu.decode: Passing on inst: 0/1.1/3/34 pc: 0x1011c (nop) inputIndex: 1 output_index: 1
 185000: system.cpu.decode: Wrapping
 185000: system.cpu.fetch2: Scheduled Thread: 0
 185000: global: Arm inst: 0x1e320f000.
 185000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10120
 185000: system.cpu.fetch2: decoder inst 0/1.1/3/35 pc: 0x10120 (nop)
 185000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x10120=>0x10124).(0=>1) inst: 0/1.1/3/35 pc: 0x10120 (nop)
 185000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/35 pc: 0x10120 (nop)
 185000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x10100 lineWidth: 0x40
 185000: global: Arm inst: 0x1e320f000.
 185000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10124
 185000: system.cpu.fetch2: decoder inst 0/1.1/3/36 pc: 0x10124 (nop)
 185000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x10124=>0x10128).(0=>1) inst: 0/1.1/3/36 pc: 0x10124 (nop)
 185000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/36 pc: 0x10124 (nop)
 185000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x10100 lineWidth: 0x40
 185000: system.cpu.activity: Activity: 4
 185000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 185000: system.cpu.fetch1.requests: MinorTrace: lines=
 185000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 185000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 185000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 185000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/35,0/1.1/3/36)
 185000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 185000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/35,0/1.1/3/36),(0/1.1/3/33.33,0/1.1/3/34.34)
 185000: system.cpu.decode: MinorTrace: insts=(0/1.1/3/33.33,0/1.1/3/34.34)
 185000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 185000: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/33.33,0/1.1/3/34.34),(0/1.1/3/31.31,0/1.1/3/32.32)
 185000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 185000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 185000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 185000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 185000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 185000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 185000: system.cpu.execute: MinorTrace: insts=(0/1.1/2/25.25,0/1.1/2/26.26) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 185000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/31.31,0/1.1/3/29.29,0/1.1/3/27.27
 185000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/32.32,0/1.1/3/30.30,0/1.1/3/28.28
 185000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 185000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 185000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 185000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 185000: system.cpu.execute.fu.6: MinorTrace: insts=-
 185000: system.cpu.execute.fu.7: MinorTrace: insts=-
 185000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/27.27,0/1.1/3/28.28,0/1.1/3/29.29,0/1.1/3/30.30,0/1.1/3/31.31,0/1.1/3/32.32,,,,,,,,,,,,,,,,,,,,,,,
 185000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 185000: system.cpu.eToF1: MinorTrace: branch=-,-
 185000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 185000: system.cpu.activity: Activity: 3
 185000: system.cpu.activity: Stage 0 already inactive.
 185000: system.cpu.activity: Stage 1 already inactive.
 185000: system.cpu.activity: Activity: 2
 185000: system.cpu.activity: Stage 3 already inactive.
 185000: system.cpu.activity: Activity: 1
 185000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 185500
 185500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 185500: system.cpu.execute: No interrupt controller
 185500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 185500: system.cpu.execute: Attempting to commit [tid:0]
 185500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 185500: system.cpu.execute: Trying to commit canCommitInsts: 1
 185500: system.cpu.execute: Trying to commit from FUs
 185500: global: ExecContext setting PC: (0x10100=>0x10104).(0=>1)
 185500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 185500: system.cpu.execute: Committing inst: 0/1.1/3/27.27 pc: 0x10100 (nop)
 185500: system.cpu.execute: tryToBranch before: (0x10100=>0x10104).(0=>1) after: (0x10100=>0x10104).(0=>1)
 185500: system.cpu.execute: Advancing current PC from: (0x10100=>0x10104).(0=>1) to: (0x10104=>0x10108).(0=>1)
 185500: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/27.27
 185500: system.cpu.execute: Completed inst: 0/1.1/3/27.27 pc: 0x10100 (nop)
 185500: system.cpu A0 T0 : @_start+104    :   nop                      : IntAlu :   FetchSeq=27  CPSeq=27  flags=(IsNop)
 185500: system.cpu.execute: Trying to commit canCommitInsts: 1
 185500: system.cpu.execute: Trying to commit from FUs
 185500: global: ExecContext setting PC: (0x10104=>0x10108).(0=>1)
 185500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 185500: system.cpu.execute: Committing inst: 0/1.1/3/28.28 pc: 0x10104 (nop)
 185500: system.cpu.execute: tryToBranch before: (0x10104=>0x10108).(0=>1) after: (0x10104=>0x10108).(0=>1)
 185500: system.cpu.execute: Advancing current PC from: (0x10104=>0x10108).(0=>1) to: (0x10108=>0x1010c).(0=>1)
 185500: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/28.28
 185500: system.cpu.execute: Completed inst: 0/1.1/3/28.28 pc: 0x10104 (nop)
 185500: system.cpu.execute: Reached inst commit limit
 185500: system.cpu A0 T0 : @_start+108    :   nop                      : IntAlu :   FetchSeq=28  CPSeq=28  flags=(IsNop)
 185500: system.cpu.execute: Attempting to issue [tid:0]
 185500: system.cpu.execute: Trying to issue inst: 0/1.1/3/33.33 pc: 0x10118 (nop) to FU: 0
 185500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 185500: system.cpu.execute: Issuing inst: 0/1.1/3/33.33 pc: 0x10118 (nop) into FU 0
 185500: system.cpu.activity: Activity: 2
 185500: system.cpu.execute: MinorInst: id=0/1.1/3/33.33 addr=0x10118 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 185500: system.cpu.execute: Stepping to next inst inputIndex: 1
 185500: system.cpu.execute: Trying to issue inst: 0/1.1/3/34.34 pc: 0x1011c (nop) to FU: 0
 185500: system.cpu.execute: Can't issue as FU: 0 is already busy
 185500: system.cpu.execute: Trying to issue inst: 0/1.1/3/34.34 pc: 0x1011c (nop) to FU: 1
 185500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 185500: system.cpu.execute: Issuing inst: 0/1.1/3/34.34 pc: 0x1011c (nop) into FU 1
 185500: system.cpu.execute: MinorInst: id=0/1.1/3/34.34 addr=0x1011c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 185500: system.cpu.execute: Reached inst issue limit
 185500: system.cpu.execute: Stepping to next inst inputIndex: 2
 185500: system.cpu.execute: Wrapping
 185500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 185500: system.cpu: Event wakeup from stage 4
 185500: system.cpu.activity: Activity: 3
 185500: system.cpu.decode: Passing on inst: 0/1.1/3/35 pc: 0x10120 (nop) inputIndex: 0 output_index: 0
 185500: system.cpu.decode: Passing on inst: 0/1.1/3/36 pc: 0x10124 (nop) inputIndex: 1 output_index: 1
 185500: system.cpu.decode: Wrapping
 185500: system.cpu.fetch2: Scheduled Thread: 0
 185500: global: Arm inst: 0x1e320f000.
 185500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10128
 185500: system.cpu.fetch2: decoder inst 0/1.1/3/37 pc: 0x10128 (nop)
 185500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x10128=>0x1012c).(0=>1) inst: 0/1.1/3/37 pc: 0x10128 (nop)
 185500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/37 pc: 0x10128 (nop)
 185500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x10100 lineWidth: 0x40
 185500: global: Arm inst: 0x1e320f000.
 185500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1012c
 185500: system.cpu.fetch2: decoder inst 0/1.1/3/38 pc: 0x1012c (nop)
 185500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x1012c=>0x10130).(0=>1) inst: 0/1.1/3/38 pc: 0x1012c (nop)
 185500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/38 pc: 0x1012c (nop)
 185500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x10100 lineWidth: 0x40
 185500: system.cpu.activity: Activity: 4
 185500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 185500: system.cpu.fetch1.requests: MinorTrace: lines=
 185500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 185500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 185500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 185500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/37,0/1.1/3/38)
 185500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 185500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/37,0/1.1/3/38),(0/1.1/3/35.35,0/1.1/3/36.36)
 185500: system.cpu.decode: MinorTrace: insts=(0/1.1/3/35.35,0/1.1/3/36.36)
 185500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 185500: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/35.35,0/1.1/3/36.36),(0/1.1/3/33.33,0/1.1/3/34.34)
 185500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 185500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 185500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 185500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 185500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 185500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 185500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/27.27,0/1.1/3/28.28) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 185500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/33.33,0/1.1/3/31.31,0/1.1/3/29.29
 185500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/34.34,0/1.1/3/32.32,0/1.1/3/30.30
 185500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 185500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 185500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 185500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 185500: system.cpu.execute.fu.6: MinorTrace: insts=-
 185500: system.cpu.execute.fu.7: MinorTrace: insts=-
 185500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/29.29,0/1.1/3/30.30,0/1.1/3/31.31,0/1.1/3/32.32,0/1.1/3/33.33,0/1.1/3/34.34,,,,,,,,,,,,,,,,,,,,,,,
 185500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 185500: system.cpu.eToF1: MinorTrace: branch=-,-
 185500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 185500: system.cpu.activity: Activity: 3
 185500: system.cpu.activity: Stage 0 already inactive.
 185500: system.cpu.activity: Stage 1 already inactive.
 185500: system.cpu.activity: Activity: 2
 185500: system.cpu.activity: Stage 3 already inactive.
 185500: system.cpu.activity: Activity: 1
 185500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 186000
 186000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 186000: system.cpu.execute: No interrupt controller
 186000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 186000: system.cpu.execute: Attempting to commit [tid:0]
 186000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 186000: system.cpu.execute: Trying to commit canCommitInsts: 1
 186000: system.cpu.execute: Trying to commit from FUs
 186000: global: ExecContext setting PC: (0x10108=>0x1010c).(0=>1)
 186000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 186000: system.cpu.execute: Committing inst: 0/1.1/3/29.29 pc: 0x10108 (nop)
 186000: system.cpu.execute: tryToBranch before: (0x10108=>0x1010c).(0=>1) after: (0x10108=>0x1010c).(0=>1)
 186000: system.cpu.execute: Advancing current PC from: (0x10108=>0x1010c).(0=>1) to: (0x1010c=>0x10110).(0=>1)
 186000: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/29.29
 186000: system.cpu.execute: Completed inst: 0/1.1/3/29.29 pc: 0x10108 (nop)
 186000: system.cpu A0 T0 : @_start+112    :   nop                      : IntAlu :   FetchSeq=29  CPSeq=29  flags=(IsNop)
 186000: system.cpu.execute: Trying to commit canCommitInsts: 1
 186000: system.cpu.execute: Trying to commit from FUs
 186000: global: ExecContext setting PC: (0x1010c=>0x10110).(0=>1)
 186000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 186000: system.cpu.execute: Committing inst: 0/1.1/3/30.30 pc: 0x1010c (nop)
 186000: system.cpu.execute: tryToBranch before: (0x1010c=>0x10110).(0=>1) after: (0x1010c=>0x10110).(0=>1)
 186000: system.cpu.execute: Advancing current PC from: (0x1010c=>0x10110).(0=>1) to: (0x10110=>0x10114).(0=>1)
 186000: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/30.30
 186000: system.cpu.execute: Completed inst: 0/1.1/3/30.30 pc: 0x1010c (nop)
 186000: system.cpu.execute: Reached inst commit limit
 186000: system.cpu A0 T0 : @_start+116    :   nop                      : IntAlu :   FetchSeq=30  CPSeq=30  flags=(IsNop)
 186000: system.cpu.execute: Attempting to issue [tid:0]
 186000: system.cpu.execute: Trying to issue inst: 0/1.1/3/35.35 pc: 0x10120 (nop) to FU: 0
 186000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 186000: system.cpu.execute: Issuing inst: 0/1.1/3/35.35 pc: 0x10120 (nop) into FU 0
 186000: system.cpu.activity: Activity: 2
 186000: system.cpu.execute: MinorInst: id=0/1.1/3/35.35 addr=0x10120 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 186000: system.cpu.execute: Stepping to next inst inputIndex: 1
 186000: system.cpu.execute: Trying to issue inst: 0/1.1/3/36.36 pc: 0x10124 (nop) to FU: 0
 186000: system.cpu.execute: Can't issue as FU: 0 is already busy
 186000: system.cpu.execute: Trying to issue inst: 0/1.1/3/36.36 pc: 0x10124 (nop) to FU: 1
 186000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 186000: system.cpu.execute: Issuing inst: 0/1.1/3/36.36 pc: 0x10124 (nop) into FU 1
 186000: system.cpu.execute: MinorInst: id=0/1.1/3/36.36 addr=0x10124 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 186000: system.cpu.execute: Reached inst issue limit
 186000: system.cpu.execute: Stepping to next inst inputIndex: 2
 186000: system.cpu.execute: Wrapping
 186000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 186000: system.cpu: Event wakeup from stage 4
 186000: system.cpu.activity: Activity: 3
 186000: system.cpu.decode: Passing on inst: 0/1.1/3/37 pc: 0x10128 (nop) inputIndex: 0 output_index: 0
 186000: system.cpu.decode: Passing on inst: 0/1.1/3/38 pc: 0x1012c (nop) inputIndex: 1 output_index: 1
 186000: system.cpu.decode: Wrapping
 186000: system.cpu.fetch2: Scheduled Thread: 0
 186000: global: Arm inst: 0x1e320f000.
 186000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10130
 186000: system.cpu.fetch2: decoder inst 0/1.1/3/39 pc: 0x10130 (nop)
 186000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x10130=>0x10134).(0=>1) inst: 0/1.1/3/39 pc: 0x10130 (nop)
 186000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/39 pc: 0x10130 (nop)
 186000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x10100 lineWidth: 0x40
 186000: global: Arm inst: 0x1e320f000.
 186000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10134
 186000: system.cpu.fetch2: decoder inst 0/1.1/3/40 pc: 0x10134 (nop)
 186000: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x10134=>0x10138).(0=>1) inst: 0/1.1/3/40 pc: 0x10134 (nop)
 186000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/40 pc: 0x10134 (nop)
 186000: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x10100 lineWidth: 0x40
 186000: system.cpu.activity: Activity: 4
 186000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 186000: system.cpu.fetch1.requests: MinorTrace: lines=
 186000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 186000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 186000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 186000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/39,0/1.1/3/40)
 186000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/3,R
 186000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/39,0/1.1/3/40),(0/1.1/3/37.37,0/1.1/3/38.38)
 186000: system.cpu.decode: MinorTrace: insts=(0/1.1/3/37.37,0/1.1/3/38.38)
 186000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 186000: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/37.37,0/1.1/3/38.38),(0/1.1/3/35.35,0/1.1/3/36.36)
 186000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 186000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 186000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 186000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 186000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 186000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 186000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/29.29,0/1.1/3/30.30) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 186000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/35.35,0/1.1/3/33.33,0/1.1/3/31.31
 186000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/36.36,0/1.1/3/34.34,0/1.1/3/32.32
 186000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 186000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 186000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 186000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 186000: system.cpu.execute.fu.6: MinorTrace: insts=-
 186000: system.cpu.execute.fu.7: MinorTrace: insts=-
 186000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/31.31,0/1.1/3/32.32,0/1.1/3/33.33,0/1.1/3/34.34,0/1.1/3/35.35,0/1.1/3/36.36,,,,,,,,,,,,,,,,,,,,,,,
 186000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 186000: system.cpu.eToF1: MinorTrace: branch=-,-
 186000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 186000: system.cpu.activity: Activity: 3
 186000: system.cpu.activity: Stage 0 already inactive.
 186000: system.cpu.activity: Stage 1 already inactive.
 186000: system.cpu.activity: Activity: 2
 186000: system.cpu.activity: Stage 3 already inactive.
 186000: system.cpu.activity: Activity: 1
 186000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 186500
 186500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 186500: system.cpu.execute: No interrupt controller
 186500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 186500: system.cpu.execute: Attempting to commit [tid:0]
 186500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 186500: system.cpu.execute: Trying to commit canCommitInsts: 1
 186500: system.cpu.execute: Trying to commit from FUs
 186500: global: ExecContext setting PC: (0x10110=>0x10114).(0=>1)
 186500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 186500: system.cpu.execute: Committing inst: 0/1.1/3/31.31 pc: 0x10110 (nop)
 186500: system.cpu.execute: tryToBranch before: (0x10110=>0x10114).(0=>1) after: (0x10110=>0x10114).(0=>1)
 186500: system.cpu.execute: Advancing current PC from: (0x10110=>0x10114).(0=>1) to: (0x10114=>0x10118).(0=>1)
 186500: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/31.31
 186500: system.cpu.execute: Completed inst: 0/1.1/3/31.31 pc: 0x10110 (nop)
 186500: system.cpu A0 T0 : @_start+120    :   nop                      : IntAlu :   FetchSeq=31  CPSeq=31  flags=(IsNop)
 186500: system.cpu.execute: Trying to commit canCommitInsts: 1
 186500: system.cpu.execute: Trying to commit from FUs
 186500: global: ExecContext setting PC: (0x10114=>0x10118).(0=>1)
 186500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 186500: system.cpu.execute: Committing inst: 0/1.1/3/32.32 pc: 0x10114 (nop)
 186500: system.cpu.execute: tryToBranch before: (0x10114=>0x10118).(0=>1) after: (0x10114=>0x10118).(0=>1)
 186500: system.cpu.execute: Advancing current PC from: (0x10114=>0x10118).(0=>1) to: (0x10118=>0x1011c).(0=>1)
 186500: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/32.32
 186500: system.cpu.execute: Completed inst: 0/1.1/3/32.32 pc: 0x10114 (nop)
 186500: system.cpu.execute: Reached inst commit limit
 186500: system.cpu A0 T0 : @_start+124    :   nop                      : IntAlu :   FetchSeq=32  CPSeq=32  flags=(IsNop)
 186500: system.cpu.execute: Attempting to issue [tid:0]
 186500: system.cpu.execute: Trying to issue inst: 0/1.1/3/37.37 pc: 0x10128 (nop) to FU: 0
 186500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 186500: system.cpu.execute: Issuing inst: 0/1.1/3/37.37 pc: 0x10128 (nop) into FU 0
 186500: system.cpu.activity: Activity: 2
 186500: system.cpu.execute: MinorInst: id=0/1.1/3/37.37 addr=0x10128 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 186500: system.cpu.execute: Stepping to next inst inputIndex: 1
 186500: system.cpu.execute: Trying to issue inst: 0/1.1/3/38.38 pc: 0x1012c (nop) to FU: 0
 186500: system.cpu.execute: Can't issue as FU: 0 is already busy
 186500: system.cpu.execute: Trying to issue inst: 0/1.1/3/38.38 pc: 0x1012c (nop) to FU: 1
 186500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 186500: system.cpu.execute: Issuing inst: 0/1.1/3/38.38 pc: 0x1012c (nop) into FU 1
 186500: system.cpu.execute: MinorInst: id=0/1.1/3/38.38 addr=0x1012c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 186500: system.cpu.execute: Reached inst issue limit
 186500: system.cpu.execute: Stepping to next inst inputIndex: 2
 186500: system.cpu.execute: Wrapping
 186500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 186500: system.cpu: Event wakeup from stage 4
 186500: system.cpu.activity: Activity: 3
 186500: system.cpu.decode: Passing on inst: 0/1.1/3/39 pc: 0x10130 (nop) inputIndex: 0 output_index: 0
 186500: system.cpu.decode: Passing on inst: 0/1.1/3/40 pc: 0x10134 (nop) inputIndex: 1 output_index: 1
 186500: system.cpu.decode: Wrapping
 186500: system.cpu.fetch2: Scheduled Thread: 0
 186500: global: Arm inst: 0x1e320f000.
 186500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10138
 186500: system.cpu.fetch2: decoder inst 0/1.1/3/41 pc: 0x10138 (nop)
 186500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x10138=>0x1013c).(0=>1) inst: 0/1.1/3/41 pc: 0x10138 (nop)
 186500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/41 pc: 0x10138 (nop)
 186500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x10100 lineWidth: 0x40
 186500: global: Arm inst: 0x1e320f000.
 186500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1013c
 186500: system.cpu.fetch2: decoder inst 0/1.1/3/42 pc: 0x1013c (nop)
 186500: system.cpu.fetch2: Instruction extracted from line 0/1.1/3 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x1013c=>0x10140).(0=>1) inst: 0/1.1/3/42 pc: 0x1013c (nop)
 186500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/3/42 pc: 0x1013c (nop)
 186500: system.cpu.fetch2: Updated inputIndex value PC: (0x10100=>0x10104).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x10100 lineWidth: 0x40
 186500: system.cpu.fetch2: Wrapping
 186500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 186500: system.cpu.fetch1.requests: MinorTrace: lines=
 186500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 186500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 186500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 186500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/3/41,0/1.1/3/42)
 186500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 186500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/3/41,0/1.1/3/42),(0/1.1/3/39.39,0/1.1/3/40.40)
 186500: system.cpu.decode: MinorTrace: insts=(0/1.1/3/39.39,0/1.1/3/40.40)
 186500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 186500: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/39.39,0/1.1/3/40.40),(0/1.1/3/37.37,0/1.1/3/38.38)
 186500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 186500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 186500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 186500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 186500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 186500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 186500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/31.31,0/1.1/3/32.32) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 186500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/37.37,0/1.1/3/35.35,0/1.1/3/33.33
 186500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/38.38,0/1.1/3/36.36,0/1.1/3/34.34
 186500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 186500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 186500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 186500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 186500: system.cpu.execute.fu.6: MinorTrace: insts=-
 186500: system.cpu.execute.fu.7: MinorTrace: insts=-
 186500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/33.33,0/1.1/3/34.34,0/1.1/3/35.35,0/1.1/3/36.36,0/1.1/3/37.37,0/1.1/3/38.38,,,,,,,,,,,,,,,,,,,,,,,
 186500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 186500: system.cpu.eToF1: MinorTrace: branch=-,-
 186500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 186500: system.cpu.activity: Activity: 2
 186500: system.cpu.activity: Stage 0 already inactive.
 186500: system.cpu.activity: Stage 1 already inactive.
 186500: system.cpu.activity: Stage 2 already inactive.
 186500: system.cpu.activity: Stage 3 already inactive.
 186500: system.cpu.activity: Activity: 1
 186500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 187000
 187000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 187000: system.cpu.execute: No interrupt controller
 187000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 187000: system.cpu.execute: Attempting to commit [tid:0]
 187000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 187000: system.cpu.execute: Trying to commit canCommitInsts: 1
 187000: system.cpu.execute: Trying to commit from FUs
 187000: global: ExecContext setting PC: (0x10118=>0x1011c).(0=>1)
 187000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 187000: system.cpu.execute: Committing inst: 0/1.1/3/33.33 pc: 0x10118 (nop)
 187000: system.cpu.execute: tryToBranch before: (0x10118=>0x1011c).(0=>1) after: (0x10118=>0x1011c).(0=>1)
 187000: system.cpu.execute: Advancing current PC from: (0x10118=>0x1011c).(0=>1) to: (0x1011c=>0x10120).(0=>1)
 187000: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/33.33
 187000: system.cpu.execute: Completed inst: 0/1.1/3/33.33 pc: 0x10118 (nop)
 187000: system.cpu A0 T0 : @_start+128    :   nop                      : IntAlu :   FetchSeq=33  CPSeq=33  flags=(IsNop)
 187000: system.cpu.execute: Trying to commit canCommitInsts: 1
 187000: system.cpu.execute: Trying to commit from FUs
 187000: global: ExecContext setting PC: (0x1011c=>0x10120).(0=>1)
 187000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 187000: system.cpu.execute: Committing inst: 0/1.1/3/34.34 pc: 0x1011c (nop)
 187000: system.cpu.execute: tryToBranch before: (0x1011c=>0x10120).(0=>1) after: (0x1011c=>0x10120).(0=>1)
 187000: system.cpu.execute: Advancing current PC from: (0x1011c=>0x10120).(0=>1) to: (0x10120=>0x10124).(0=>1)
 187000: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/34.34
 187000: system.cpu.execute: Completed inst: 0/1.1/3/34.34 pc: 0x1011c (nop)
 187000: system.cpu.execute: Reached inst commit limit
 187000: system.cpu A0 T0 : @_start+132    :   nop                      : IntAlu :   FetchSeq=34  CPSeq=34  flags=(IsNop)
 187000: system.cpu.execute: Attempting to issue [tid:0]
 187000: system.cpu.execute: Trying to issue inst: 0/1.1/3/39.39 pc: 0x10130 (nop) to FU: 0
 187000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 187000: system.cpu.execute: Issuing inst: 0/1.1/3/39.39 pc: 0x10130 (nop) into FU 0
 187000: system.cpu.activity: Activity: 2
 187000: system.cpu.execute: MinorInst: id=0/1.1/3/39.39 addr=0x10130 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 187000: system.cpu.execute: Stepping to next inst inputIndex: 1
 187000: system.cpu.execute: Trying to issue inst: 0/1.1/3/40.40 pc: 0x10134 (nop) to FU: 0
 187000: system.cpu.execute: Can't issue as FU: 0 is already busy
 187000: system.cpu.execute: Trying to issue inst: 0/1.1/3/40.40 pc: 0x10134 (nop) to FU: 1
 187000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 187000: system.cpu.execute: Issuing inst: 0/1.1/3/40.40 pc: 0x10134 (nop) into FU 1
 187000: system.cpu.execute: MinorInst: id=0/1.1/3/40.40 addr=0x10134 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 187000: system.cpu.execute: Reached inst issue limit
 187000: system.cpu.execute: Stepping to next inst inputIndex: 2
 187000: system.cpu.execute: Wrapping
 187000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 187000: system.cpu: Event wakeup from stage 4
 187000: system.cpu.activity: Activity: 3
 187000: system.cpu.decode: Passing on inst: 0/1.1/3/41 pc: 0x10138 (nop) inputIndex: 0 output_index: 0
 187000: system.cpu.decode: Passing on inst: 0/1.1/3/42 pc: 0x1013c (nop) inputIndex: 1 output_index: 1
 187000: system.cpu.decode: Wrapping
 187000: system.cpu.fetch2: Scheduled Thread: -1
 187000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 187000: system.cpu.fetch1.requests: MinorTrace: lines=
 187000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 187000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 187000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 187000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 187000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 187000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/3/41.41,0/1.1/3/42.42)
 187000: system.cpu.decode: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42)
 187000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 187000: system.cpu.dToE: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42),(0/1.1/3/39.39,0/1.1/3/40.40)
 187000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 187000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 187000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 187000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 187000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 187000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 187000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/33.33,0/1.1/3/34.34) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 187000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/39.39,0/1.1/3/37.37,0/1.1/3/35.35
 187000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/40.40,0/1.1/3/38.38,0/1.1/3/36.36
 187000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 187000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 187000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 187000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 187000: system.cpu.execute.fu.6: MinorTrace: insts=-
 187000: system.cpu.execute.fu.7: MinorTrace: insts=-
 187000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/35.35,0/1.1/3/36.36,0/1.1/3/37.37,0/1.1/3/38.38,0/1.1/3/39.39,0/1.1/3/40.40,,,,,,,,,,,,,,,,,,,,,,,
 187000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 187000: system.cpu.eToF1: MinorTrace: branch=-,-
 187000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 187000: system.cpu.activity: Activity: 2
 187000: system.cpu.activity: Stage 0 already inactive.
 187000: system.cpu.activity: Stage 1 already inactive.
 187000: system.cpu.activity: Stage 2 already inactive.
 187000: system.cpu.activity: Stage 3 already inactive.
 187000: system.cpu.activity: Activity: 1
 187000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 187500
 187500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 187500: system.cpu.execute: No interrupt controller
 187500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 187500: system.cpu.execute: Attempting to commit [tid:0]
 187500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 187500: system.cpu.execute: Trying to commit canCommitInsts: 1
 187500: system.cpu.execute: Trying to commit from FUs
 187500: global: ExecContext setting PC: (0x10120=>0x10124).(0=>1)
 187500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 187500: system.cpu.execute: Committing inst: 0/1.1/3/35.35 pc: 0x10120 (nop)
 187500: system.cpu.execute: tryToBranch before: (0x10120=>0x10124).(0=>1) after: (0x10120=>0x10124).(0=>1)
 187500: system.cpu.execute: Advancing current PC from: (0x10120=>0x10124).(0=>1) to: (0x10124=>0x10128).(0=>1)
 187500: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/35.35
 187500: system.cpu.execute: Completed inst: 0/1.1/3/35.35 pc: 0x10120 (nop)
 187500: system.cpu A0 T0 : @_start+136    :   nop                      : IntAlu :   FetchSeq=35  CPSeq=35  flags=(IsNop)
 187500: system.cpu.execute: Trying to commit canCommitInsts: 1
 187500: system.cpu.execute: Trying to commit from FUs
 187500: global: ExecContext setting PC: (0x10124=>0x10128).(0=>1)
 187500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 187500: system.cpu.execute: Committing inst: 0/1.1/3/36.36 pc: 0x10124 (nop)
 187500: system.cpu.execute: tryToBranch before: (0x10124=>0x10128).(0=>1) after: (0x10124=>0x10128).(0=>1)
 187500: system.cpu.execute: Advancing current PC from: (0x10124=>0x10128).(0=>1) to: (0x10128=>0x1012c).(0=>1)
 187500: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/36.36
 187500: system.cpu.execute: Completed inst: 0/1.1/3/36.36 pc: 0x10124 (nop)
 187500: system.cpu.execute: Reached inst commit limit
 187500: system.cpu A0 T0 : @_start+140    :   nop                      : IntAlu :   FetchSeq=36  CPSeq=36  flags=(IsNop)
 187500: system.cpu.execute: Attempting to issue [tid:0]
 187500: system.cpu.execute: Trying to issue inst: 0/1.1/3/41.41 pc: 0x10138 (nop) to FU: 0
 187500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 187500: system.cpu.execute: Issuing inst: 0/1.1/3/41.41 pc: 0x10138 (nop) into FU 0
 187500: system.cpu.activity: Activity: 2
 187500: system.cpu.execute: MinorInst: id=0/1.1/3/41.41 addr=0x10138 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 187500: system.cpu.execute: Stepping to next inst inputIndex: 1
 187500: system.cpu.execute: Trying to issue inst: 0/1.1/3/42.42 pc: 0x1013c (nop) to FU: 0
 187500: system.cpu.execute: Can't issue as FU: 0 is already busy
 187500: system.cpu.execute: Trying to issue inst: 0/1.1/3/42.42 pc: 0x1013c (nop) to FU: 1
 187500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 187500: system.cpu.execute: Issuing inst: 0/1.1/3/42.42 pc: 0x1013c (nop) into FU 1
 187500: system.cpu.execute: MinorInst: id=0/1.1/3/42.42 addr=0x1013c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 187500: system.cpu.execute: Reached inst issue limit
 187500: system.cpu.execute: Stepping to next inst inputIndex: 2
 187500: system.cpu.execute: Wrapping
 187500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 187500: system.cpu: Event wakeup from stage 4
 187500: system.cpu.activity: Activity: 3
 187500: system.cpu.fetch2: Scheduled Thread: -1
 187500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 187500: system.cpu.fetch1.requests: MinorTrace: lines=
 187500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 187500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 187500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 187500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 187500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 187500: system.cpu.f2ToD: MinorTrace: insts=-,-
 187500: system.cpu.decode: MinorTrace: insts=-
 187500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 187500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/3/41.41,0/1.1/3/42.42)
 187500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 187500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 187500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 187500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 187500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 187500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 187500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/35.35,0/1.1/3/36.36) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 187500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/3/41.41,0/1.1/3/39.39,0/1.1/3/37.37
 187500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/3/42.42,0/1.1/3/40.40,0/1.1/3/38.38
 187500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 187500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 187500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 187500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 187500: system.cpu.execute.fu.6: MinorTrace: insts=-
 187500: system.cpu.execute.fu.7: MinorTrace: insts=-
 187500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/37.37,0/1.1/3/38.38,0/1.1/3/39.39,0/1.1/3/40.40,0/1.1/3/41.41,0/1.1/3/42.42,,,,,,,,,,,,,,,,,,,,,,,
 187500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 187500: system.cpu.eToF1: MinorTrace: branch=-,-
 187500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 187500: system.cpu.activity: Activity: 2
 187500: system.cpu.activity: Stage 0 already inactive.
 187500: system.cpu.activity: Stage 1 already inactive.
 187500: system.cpu.activity: Stage 2 already inactive.
 187500: system.cpu.activity: Stage 3 already inactive.
 187500: system.cpu.activity: Activity: 1
 187500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 188000
 188000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 188000: system.cpu.execute: No interrupt controller
 188000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 188000: system.cpu.execute: Attempting to commit [tid:0]
 188000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 188000: system.cpu.execute: Trying to commit canCommitInsts: 1
 188000: system.cpu.execute: Trying to commit from FUs
 188000: global: ExecContext setting PC: (0x10128=>0x1012c).(0=>1)
 188000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 188000: system.cpu.execute: Committing inst: 0/1.1/3/37.37 pc: 0x10128 (nop)
 188000: system.cpu.execute: tryToBranch before: (0x10128=>0x1012c).(0=>1) after: (0x10128=>0x1012c).(0=>1)
 188000: system.cpu.execute: Advancing current PC from: (0x10128=>0x1012c).(0=>1) to: (0x1012c=>0x10130).(0=>1)
 188000: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/37.37
 188000: system.cpu.execute: Completed inst: 0/1.1/3/37.37 pc: 0x10128 (nop)
 188000: system.cpu A0 T0 : @_start+144    :   nop                      : IntAlu :   FetchSeq=37  CPSeq=37  flags=(IsNop)
 188000: system.cpu.execute: Trying to commit canCommitInsts: 1
 188000: system.cpu.execute: Trying to commit from FUs
 188000: global: ExecContext setting PC: (0x1012c=>0x10130).(0=>1)
 188000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 188000: system.cpu.execute: Committing inst: 0/1.1/3/38.38 pc: 0x1012c (nop)
 188000: system.cpu.execute: tryToBranch before: (0x1012c=>0x10130).(0=>1) after: (0x1012c=>0x10130).(0=>1)
 188000: system.cpu.execute: Advancing current PC from: (0x1012c=>0x10130).(0=>1) to: (0x10130=>0x10134).(0=>1)
 188000: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/38.38
 188000: system.cpu.execute: Completed inst: 0/1.1/3/38.38 pc: 0x1012c (nop)
 188000: system.cpu.execute: Reached inst commit limit
 188000: system.cpu A0 T0 : @_start+148    :   nop                      : IntAlu :   FetchSeq=38  CPSeq=38  flags=(IsNop)
 188000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 188000: system.cpu: Event wakeup from stage 4
 188000: system.cpu.activity: Activity: 2
 188000: system.cpu.fetch2: Scheduled Thread: -1
 188000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 188000: system.cpu.fetch1.requests: MinorTrace: lines=
 188000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 188000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 188000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 188000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 188000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 188000: system.cpu.f2ToD: MinorTrace: insts=-,-
 188000: system.cpu.decode: MinorTrace: insts=-
 188000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 188000: system.cpu.dToE: MinorTrace: insts=-,-
 188000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 188000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 188000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 188000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 188000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 188000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 188000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/37.37,0/1.1/3/38.38) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 188000: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/3/41.41,0/1.1/3/39.39
 188000: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/3/42.42,0/1.1/3/40.40
 188000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 188000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 188000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 188000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 188000: system.cpu.execute.fu.6: MinorTrace: insts=-
 188000: system.cpu.execute.fu.7: MinorTrace: insts=-
 188000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/39.39,0/1.1/3/40.40,0/1.1/3/41.41,0/1.1/3/42.42,,,,,,,,,,,,,,,,,,,,,,,,,
 188000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 188000: system.cpu.eToF1: MinorTrace: branch=-,-
 188000: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
 188000: system.cpu.activity: Activity: 1
 188000: system.cpu.activity: Stage 0 already inactive.
 188000: system.cpu.activity: Stage 1 already inactive.
 188000: system.cpu.activity: Stage 2 already inactive.
 188000: system.cpu.activity: Stage 3 already inactive.
 188000: system.cpu.activity: Activity: 0
 188000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 188500
 188500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 188500: system.cpu.execute: No interrupt controller
 188500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 188500: system.cpu.execute: Attempting to commit [tid:0]
 188500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 188500: system.cpu.execute: Trying to commit canCommitInsts: 1
 188500: system.cpu.execute: Trying to commit from FUs
 188500: global: ExecContext setting PC: (0x10130=>0x10134).(0=>1)
 188500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 188500: system.cpu.execute: Committing inst: 0/1.1/3/39.39 pc: 0x10130 (nop)
 188500: system.cpu.execute: tryToBranch before: (0x10130=>0x10134).(0=>1) after: (0x10130=>0x10134).(0=>1)
 188500: system.cpu.execute: Advancing current PC from: (0x10130=>0x10134).(0=>1) to: (0x10134=>0x10138).(0=>1)
 188500: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/39.39
 188500: system.cpu.execute: Completed inst: 0/1.1/3/39.39 pc: 0x10130 (nop)
 188500: system.cpu A0 T0 : @_start+152    :   nop                      : IntAlu :   FetchSeq=39  CPSeq=39  flags=(IsNop)
 188500: system.cpu.execute: Trying to commit canCommitInsts: 1
 188500: system.cpu.execute: Trying to commit from FUs
 188500: global: ExecContext setting PC: (0x10134=>0x10138).(0=>1)
 188500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 188500: system.cpu.execute: Committing inst: 0/1.1/3/40.40 pc: 0x10134 (nop)
 188500: system.cpu.execute: tryToBranch before: (0x10134=>0x10138).(0=>1) after: (0x10134=>0x10138).(0=>1)
 188500: system.cpu.execute: Advancing current PC from: (0x10134=>0x10138).(0=>1) to: (0x10138=>0x1013c).(0=>1)
 188500: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/40.40
 188500: system.cpu.execute: Completed inst: 0/1.1/3/40.40 pc: 0x10134 (nop)
 188500: system.cpu.execute: Reached inst commit limit
 188500: system.cpu A0 T0 : @_start+156    :   nop                      : IntAlu :   FetchSeq=40  CPSeq=40  flags=(IsNop)
 188500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 188500: system.cpu: Event wakeup from stage 4
 188500: system.cpu.activity: Activity: 1
 188500: system.cpu.fetch2: Scheduled Thread: -1
 188500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 188500: system.cpu.fetch1.requests: MinorTrace: lines=
 188500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 188500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 188500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 188500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 188500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 188500: system.cpu.f2ToD: MinorTrace: insts=-,-
 188500: system.cpu.decode: MinorTrace: insts=-
 188500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 188500: system.cpu.dToE: MinorTrace: insts=-,-
 188500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 188500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 188500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 188500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 188500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 188500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 188500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/39.39,0/1.1/3/40.40) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 188500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/3/41.41
 188500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/3/42.42
 188500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 188500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 188500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 188500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 188500: system.cpu.execute.fu.6: MinorTrace: insts=-
 188500: system.cpu.execute.fu.7: MinorTrace: insts=-
 188500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/3/41.41,0/1.1/3/42.42,,,,,,,,,,,,,,,,,,,,,,,,,,,
 188500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 188500: system.cpu.eToF1: MinorTrace: branch=-,-
 188500: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
 188500: system.cpu.activity: Stage 0 already inactive.
 188500: system.cpu.activity: Stage 1 already inactive.
 188500: system.cpu.activity: Stage 2 already inactive.
 188500: system.cpu.activity: Stage 3 already inactive.
 188500: system.cpu.activity: Activity: 0
 188500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 189000
 189000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 189000: system.cpu.execute: No interrupt controller
 189000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 189000: system.cpu.execute: Attempting to commit [tid:0]
 189000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 189000: system.cpu.execute: Trying to commit canCommitInsts: 1
 189000: system.cpu.execute: Trying to commit from FUs
 189000: global: ExecContext setting PC: (0x10138=>0x1013c).(0=>1)
 189000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 189000: system.cpu.execute: Committing inst: 0/1.1/3/41.41 pc: 0x10138 (nop)
 189000: system.cpu.execute: tryToBranch before: (0x10138=>0x1013c).(0=>1) after: (0x10138=>0x1013c).(0=>1)
 189000: system.cpu.execute: Advancing current PC from: (0x10138=>0x1013c).(0=>1) to: (0x1013c=>0x10140).(0=>1)
 189000: system.cpu.execute: Unstalling 0 for inst 0/1.1/3/41.41
 189000: system.cpu.execute: Completed inst: 0/1.1/3/41.41 pc: 0x10138 (nop)
 189000: system.cpu A0 T0 : @_start+160    :   nop                      : IntAlu :   FetchSeq=41  CPSeq=41  flags=(IsNop)
 189000: system.cpu.execute: Trying to commit canCommitInsts: 1
 189000: system.cpu.execute: Trying to commit from FUs
 189000: global: ExecContext setting PC: (0x1013c=>0x10140).(0=>1)
 189000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 189000: system.cpu.execute: Committing inst: 0/1.1/3/42.42 pc: 0x1013c (nop)
 189000: system.cpu.execute: tryToBranch before: (0x1013c=>0x10140).(0=>1) after: (0x1013c=>0x10140).(0=>1)
 189000: system.cpu.execute: Advancing current PC from: (0x1013c=>0x10140).(0=>1) to: (0x10140=>0x10144).(0=>1)
 189000: system.cpu.execute: Unstalling 1 for inst 0/1.1/3/42.42
 189000: system.cpu.execute: Completed inst: 0/1.1/3/42.42 pc: 0x1013c (nop)
 189000: system.cpu.execute: Reached inst commit limit
 189000: system.cpu A0 T0 : @_start+164    :   nop                      : IntAlu :   FetchSeq=42  CPSeq=42  flags=(IsNop)
 189000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 189000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 189000: system.cpu.fetch2: Scheduled Thread: -1
 189000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 189000: system.cpu.fetch1.requests: MinorTrace: lines=
 189000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/4
 189000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 189000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 189000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 189000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 189000: system.cpu.f2ToD: MinorTrace: insts=-,-
 189000: system.cpu.decode: MinorTrace: insts=-
 189000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 189000: system.cpu.dToE: MinorTrace: insts=-,-
 189000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 189000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 189000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 189000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 189000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 189000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 189000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 189000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 189000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 189000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 189000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 189000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 189000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 189000: system.cpu.execute.fu.6: MinorTrace: insts=-
 189000: system.cpu.execute.fu.7: MinorTrace: insts=-
 189000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 189000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 189000: system.cpu.eToF1: MinorTrace: branch=-,-
 189000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
 189000: global: Suspending as the processor is idle
 189000: system.cpu.activity: Stage 0 already inactive.
 189000: system.cpu.activity: Stage 1 already inactive.
 189000: system.cpu.activity: Stage 2 already inactive.
 189000: system.cpu.activity: Stage 3 already inactive.
 189000: system.cpu.activity: Stage 4 already inactive.
 202750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
 202750: system.mem_ctrls: number of read entries for rank 0 is 0
 202750: system.mem_ctrls: Responding to Address 320..  202750: global: IFetch from .cpu.inst of size 64 on address 0x140 C
 202750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 202750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 202750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 202750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 202750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 140 size 64 when 230750 ord: 1
 202750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 230750
 202750: system.mem_ctrls: Done
 230750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [140:17f] IF
 230750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [140:17f] IF
 230750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 230750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 230750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 140 size 64 when 233000 ord: 0
 230750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 233000
 230750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 236000
 230750: system.membus.respLayer1: The crossbar layer is now busy from tick 230750 to 236000
 233000: system.cpu.icache: recvTimingResp: Handling response ReadResp [140:17f] IF
 233000: system.cpu.icache: Block for addr 0x140 being updated in Cache
 233000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x5 way: 0
 233000: system.cpu.icache: Block addr 0x140 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x5 way: 0
 233000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 140 size 64 when 234000 ord: 1
 233000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 234000
 233000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [140:17f] IF
 234000: system.cpu.fetch1: recvTimingResp 1
 234000: system.cpu.fetch1: MinorLine: id=0/1.1/4 size=64 vaddr=0x10140 paddr=0x140
 234000: system.cpu: Event wakeup from stage 1
 234000: system.cpu.activity: Activity: 1
 234000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 234500
 234500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 234500: system.cpu.execute: No interrupt controller
 234500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 234500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 234500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 234500: system.cpu.fetch2: Scheduled Thread: -1
 234500: system.cpu.fetch1: Processing fetched line: 0/1.1/4
 234500: system.cpu.activity: Activity: 2
 234500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/4
 234500: system.cpu.fetch1.requests: MinorTrace: lines=
 234500: system.cpu.fetch1.transfers: MinorTrace: lines=
 234500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/4,-
 234500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 234500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 234500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 234500: system.cpu.f2ToD: MinorTrace: insts=-,-
 234500: system.cpu.decode: MinorTrace: insts=-
 234500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 234500: system.cpu.dToE: MinorTrace: insts=-,-
 234500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 234500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 234500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 234500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 234500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 234500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 234500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 234500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 234500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 234500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 234500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 234500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 234500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 234500: system.cpu.execute.fu.6: MinorTrace: insts=-
 234500: system.cpu.execute.fu.7: MinorTrace: insts=-
 234500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 234500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 234500: system.cpu.eToF1: MinorTrace: branch=-,-
 234500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 234500: system.cpu.activity: Stage 0 already inactive.
 234500: system.cpu.activity: Activity: 1
 234500: system.cpu.activity: Stage 2 already inactive.
 234500: system.cpu.activity: Stage 3 already inactive.
 234500: system.cpu.activity: Stage 4 already inactive.
 234500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 235000
 235000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 235000: system.cpu.execute: No interrupt controller
 235000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 235000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 235000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 235000: system.cpu.fetch2: Scheduled Thread: 0
 235000: global: Arm inst: 0x1e320f000.
 235000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10140
 235000: system.cpu.fetch2: decoder inst 0/1.1/4/43 pc: 0x10140 (nop)
 235000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x10140=>0x10144).(0=>1) inst: 0/1.1/4/43 pc: 0x10140 (nop)
 235000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/43 pc: 0x10140 (nop)
 235000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x10140 lineWidth: 0x40
 235000: global: Arm inst: 0x1e320f000.
 235000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10144
 235000: system.cpu.fetch2: decoder inst 0/1.1/4/44 pc: 0x10144 (nop)
 235000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x10144=>0x10148).(0=>1) inst: 0/1.1/4/44 pc: 0x10144 (nop)
 235000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/44 pc: 0x10144 (nop)
 235000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x10140 lineWidth: 0x40
 235000: system.cpu.activity: Activity: 2
 235000: system.cpu.activity: Activity: 3
 235000: system.cpu.fetch1: Fetching from thread 0
 235000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/5 addr: 0x10180 pc: (0x10180=>0x10184).(0=>1) line_offset: 0 request_size: 64
 235000: system.cpu.fetch1: Submitting ITLB request
 235000: system.cpu.workload: Translating: 0x10180->0x180
 235000: system.cpu.itb: Translation returning delay=0 fault=0
 235000: system.cpu.fetch1: Got ITLB response
 235000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x5 way: 0

 235000: system.cpu.icache: access for ReadReq [180:1bf] IF miss
 235000: system.cpu.icache.mem_side: Scheduling send event at 236000
 235000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 236000
 235000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/5
 235000: system.cpu: Event wakeup from stage 1
 235000: system.cpu.activity: Activity: 4
 235000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 235000: system.cpu.fetch1.requests: MinorTrace: lines=
 235000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 235000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/4
 235000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 235000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/43,0/1.1/4/44)
 235000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 235000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/43,0/1.1/4/44),-
 235000: system.cpu.decode: MinorTrace: insts=-
 235000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 235000: system.cpu.dToE: MinorTrace: insts=-,-
 235000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 235000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 235000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 235000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 235000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 235000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 235000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 235000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 235000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 235000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 235000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 235000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 235000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 235000: system.cpu.execute.fu.6: MinorTrace: insts=-
 235000: system.cpu.execute.fu.7: MinorTrace: insts=-
 235000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 235000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 235000: system.cpu.eToF1: MinorTrace: branch=-,-
 235000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 235000: system.cpu.activity: Activity: 3
 235000: system.cpu.activity: Stage 0 already inactive.
 235000: system.cpu.activity: Activity: 2
 235000: system.cpu.activity: Activity: 1
 235000: system.cpu.activity: Stage 3 already inactive.
 235000: system.cpu.activity: Stage 4 already inactive.
 235000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 235500
 235500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 235500: system.cpu.execute: No interrupt controller
 235500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 235500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 235500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 235500: system.cpu.decode: Passing on inst: 0/1.1/4/43 pc: 0x10140 (nop) inputIndex: 0 output_index: 0
 235500: system.cpu.decode: Passing on inst: 0/1.1/4/44 pc: 0x10144 (nop) inputIndex: 1 output_index: 1
 235500: system.cpu.decode: Wrapping
 235500: system.cpu.activity: Activity: 2
 235500: system.cpu.fetch2: Scheduled Thread: 0
 235500: global: Arm inst: 0x1e320f000.
 235500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10148
 235500: system.cpu.fetch2: decoder inst 0/1.1/4/45 pc: 0x10148 (nop)
 235500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x10148=>0x1014c).(0=>1) inst: 0/1.1/4/45 pc: 0x10148 (nop)
 235500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/45 pc: 0x10148 (nop)
 235500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0xc lineBaseAddr: 0x10140 lineWidth: 0x40
 235500: global: Arm inst: 0x1e320f000.
 235500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1014c
 235500: system.cpu.fetch2: decoder inst 0/1.1/4/46 pc: 0x1014c (nop)
 235500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x1014c=>0x10150).(0=>1) inst: 0/1.1/4/46 pc: 0x1014c (nop)
 235500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/46 pc: 0x1014c (nop)
 235500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x10140 lineWidth: 0x40
 235500: system.cpu.activity: Activity: 3
 235500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 235500: system.cpu.fetch1.requests: MinorTrace: lines=
 235500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 235500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 235500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 235500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/45,0/1.1/4/46)
 235500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 235500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/45,0/1.1/4/46),(0/1.1/4/43.43,0/1.1/4/44.44)
 235500: system.cpu.decode: MinorTrace: insts=(0/1.1/4/43.43,0/1.1/4/44.44)
 235500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 235500: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/43.43,0/1.1/4/44.44),-
 235500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 235500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 235500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 235500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 235500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 235500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 235500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 235500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 235500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 235500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 235500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 235500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 235500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 235500: system.cpu.execute.fu.6: MinorTrace: insts=-
 235500: system.cpu.execute.fu.7: MinorTrace: insts=-
 235500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 235500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 235500: system.cpu.eToF1: MinorTrace: branch=-,-
 235500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 235500: system.cpu.activity: Activity: 2
 235500: system.cpu.activity: Stage 0 already inactive.
 235500: system.cpu.activity: Stage 1 already inactive.
 235500: system.cpu.activity: Activity: 1
 235500: system.cpu.activity: Stage 3 already inactive.
 235500: system.cpu.activity: Stage 4 already inactive.
 235500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 236000
 236000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [180:1bf] IF
 236000: system.cpu.icache: createMissPacket: created ReadCleanReq [180:1bf] IF from ReadReq [180:1bf] IF
 236000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [180:1bf] IF
 236000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [180:1bf] IF
 236000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 236000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 236000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [180:1bf] IF SF size: 0 lat: 1
 236000: system.membus: forwardTiming for ReadCleanReq [180:1bf] IF
 236000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 384 size 64
 236000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 236000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 236000: system.mem_ctrls: Address: 384 Rank 0 Bank 0 Row 0
 236000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 236000: system.mem_ctrls: Adding to read queue
 236000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 384 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 236000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 236000: system.mem_ctrls: Request scheduled immediately
 236000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 236000
 236000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 237000
 236000: system.membus.reqLayer0: The crossbar layer is now busy from tick 236000 to 237000
 236000: system.mem_ctrls: QoS Turnarounds selected state READ 
 236000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 236000: system.mem_ctrls: Single request, going to a free rank
 236000: system.mem_ctrls: Timing access to addr 384, rank/bank/row 0 0 0
 236000: system.mem_ctrls: Access to 384, ready at 254750 next burst at 241000.
 236000: system.mem_ctrls: 189,RD,0,0
 236000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 384 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 236000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 236000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 254750
 236000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 236000
 236000: system.mem_ctrls: QoS Turnarounds selected state READ 
 236000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 236000: system.cpu.execute: No interrupt controller
 236000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 236000: system.cpu.execute: Attempting to issue [tid:0]
 236000: system.cpu.execute: Trying to issue inst: 0/1.1/4/43.43 pc: 0x10140 (nop) to FU: 0
 236000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 236000: system.cpu.execute: Issuing inst: 0/1.1/4/43.43 pc: 0x10140 (nop) into FU 0
 236000: system.cpu.activity: Activity: 2
 236000: system.cpu.execute: MinorInst: id=0/1.1/4/43.43 addr=0x10140 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 236000: system.cpu.execute: Stepping to next inst inputIndex: 1
 236000: system.cpu.execute: Trying to issue inst: 0/1.1/4/44.44 pc: 0x10144 (nop) to FU: 0
 236000: system.cpu.execute: Can't issue as FU: 0 is already busy
 236000: system.cpu.execute: Trying to issue inst: 0/1.1/4/44.44 pc: 0x10144 (nop) to FU: 1
 236000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 236000: system.cpu.execute: Issuing inst: 0/1.1/4/44.44 pc: 0x10144 (nop) into FU 1
 236000: system.cpu.execute: MinorInst: id=0/1.1/4/44.44 addr=0x10144 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 236000: system.cpu.execute: Reached inst issue limit
 236000: system.cpu.execute: Stepping to next inst inputIndex: 2
 236000: system.cpu.execute: Wrapping
 236000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/4/43.43 pc: 0x10140 (nop)
 236000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 236000: system.cpu: Event wakeup from stage 4
 236000: system.cpu.activity: Activity: 3
 236000: system.cpu.decode: Passing on inst: 0/1.1/4/45 pc: 0x10148 (nop) inputIndex: 0 output_index: 0
 236000: system.cpu.decode: Passing on inst: 0/1.1/4/46 pc: 0x1014c (nop) inputIndex: 1 output_index: 1
 236000: system.cpu.decode: Wrapping
 236000: system.cpu.fetch2: Scheduled Thread: 0
 236000: global: Arm inst: 0x1e320f000.
 236000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10150
 236000: system.cpu.fetch2: decoder inst 0/1.1/4/47 pc: 0x10150 (nop)
 236000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x10150=>0x10154).(0=>1) inst: 0/1.1/4/47 pc: 0x10150 (nop)
 236000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/47 pc: 0x10150 (nop)
 236000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x10140 lineWidth: 0x40
 236000: global: Arm inst: 0x1e320f000.
 236000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10154
 236000: system.cpu.fetch2: decoder inst 0/1.1/4/48 pc: 0x10154 (nop)
 236000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x10154=>0x10158).(0=>1) inst: 0/1.1/4/48 pc: 0x10154 (nop)
 236000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/48 pc: 0x10154 (nop)
 236000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x10140 lineWidth: 0x40
 236000: system.cpu.activity: Activity: 4
 236000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 236000: system.cpu.fetch1.requests: MinorTrace: lines=
 236000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 236000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 236000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 236000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/47,0/1.1/4/48)
 236000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 236000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/47,0/1.1/4/48),(0/1.1/4/45.45,0/1.1/4/46.46)
 236000: system.cpu.decode: MinorTrace: insts=(0/1.1/4/45.45,0/1.1/4/46.46)
 236000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 236000: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/45.45,0/1.1/4/46.46),(0/1.1/4/43.43,0/1.1/4/44.44)
 236000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 236000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 236000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 236000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 236000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 236000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 236000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 236000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/43.43,-,-
 236000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/44.44,-,-
 236000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 236000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 236000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 236000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 236000: system.cpu.execute.fu.6: MinorTrace: insts=-
 236000: system.cpu.execute.fu.7: MinorTrace: insts=-
 236000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/43.43,0/1.1/4/44.44,,,,,,,,,,,,,,,,,,,,,,,,,,,
 236000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 236000: system.cpu.eToF1: MinorTrace: branch=-,-
 236000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 236000: system.cpu.activity: Activity: 3
 236000: system.cpu.activity: Stage 0 already inactive.
 236000: system.cpu.activity: Stage 1 already inactive.
 236000: system.cpu.activity: Activity: 2
 236000: system.cpu.activity: Stage 3 already inactive.
 236000: system.cpu.activity: Activity: 1
 236000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 236500
 236500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 236500: system.cpu.execute: No interrupt controller
 236500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 236500: system.cpu.execute: Attempting to issue [tid:0]
 236500: system.cpu.execute: Trying to issue inst: 0/1.1/4/45.45 pc: 0x10148 (nop) to FU: 0
 236500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 236500: system.cpu.execute: Issuing inst: 0/1.1/4/45.45 pc: 0x10148 (nop) into FU 0
 236500: system.cpu.activity: Activity: 2
 236500: system.cpu.execute: MinorInst: id=0/1.1/4/45.45 addr=0x10148 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 236500: system.cpu.execute: Stepping to next inst inputIndex: 1
 236500: system.cpu.execute: Trying to issue inst: 0/1.1/4/46.46 pc: 0x1014c (nop) to FU: 0
 236500: system.cpu.execute: Can't issue as FU: 0 is already busy
 236500: system.cpu.execute: Trying to issue inst: 0/1.1/4/46.46 pc: 0x1014c (nop) to FU: 1
 236500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 236500: system.cpu.execute: Issuing inst: 0/1.1/4/46.46 pc: 0x1014c (nop) into FU 1
 236500: system.cpu.execute: MinorInst: id=0/1.1/4/46.46 addr=0x1014c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 236500: system.cpu.execute: Reached inst issue limit
 236500: system.cpu.execute: Stepping to next inst inputIndex: 2
 236500: system.cpu.execute: Wrapping
 236500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/4/43.43 pc: 0x10140 (nop)
 236500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 236500: system.cpu: Event wakeup from stage 4
 236500: system.cpu.activity: Activity: 3
 236500: system.cpu.decode: Passing on inst: 0/1.1/4/47 pc: 0x10150 (nop) inputIndex: 0 output_index: 0
 236500: system.cpu.decode: Passing on inst: 0/1.1/4/48 pc: 0x10154 (nop) inputIndex: 1 output_index: 1
 236500: system.cpu.decode: Wrapping
 236500: system.cpu.fetch2: Scheduled Thread: 0
 236500: global: Arm inst: 0x1e320f000.
 236500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10158
 236500: system.cpu.fetch2: decoder inst 0/1.1/4/49 pc: 0x10158 (nop)
 236500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x10158=>0x1015c).(0=>1) inst: 0/1.1/4/49 pc: 0x10158 (nop)
 236500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/49 pc: 0x10158 (nop)
 236500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x10140 lineWidth: 0x40
 236500: global: Arm inst: 0x1e320f000.
 236500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1015c
 236500: system.cpu.fetch2: decoder inst 0/1.1/4/50 pc: 0x1015c (nop)
 236500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x1015c=>0x10160).(0=>1) inst: 0/1.1/4/50 pc: 0x1015c (nop)
 236500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/50 pc: 0x1015c (nop)
 236500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x10140 lineWidth: 0x40
 236500: system.cpu.activity: Activity: 4
 236500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 236500: system.cpu.fetch1.requests: MinorTrace: lines=
 236500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 236500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 236500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 236500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/49,0/1.1/4/50)
 236500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 236500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/49,0/1.1/4/50),(0/1.1/4/47.47,0/1.1/4/48.48)
 236500: system.cpu.decode: MinorTrace: insts=(0/1.1/4/47.47,0/1.1/4/48.48)
 236500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 236500: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/47.47,0/1.1/4/48.48),(0/1.1/4/45.45,0/1.1/4/46.46)
 236500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 236500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 236500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 236500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 236500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 236500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 236500: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 236500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/45.45,0/1.1/4/43.43,-
 236500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/46.46,0/1.1/4/44.44,-
 236500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 236500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 236500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 236500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 236500: system.cpu.execute.fu.6: MinorTrace: insts=-
 236500: system.cpu.execute.fu.7: MinorTrace: insts=-
 236500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/43.43,0/1.1/4/44.44,0/1.1/4/45.45,0/1.1/4/46.46,,,,,,,,,,,,,,,,,,,,,,,,,
 236500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 236500: system.cpu.eToF1: MinorTrace: branch=-,-
 236500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 236500: system.cpu.activity: Activity: 3
 236500: system.cpu.activity: Stage 0 already inactive.
 236500: system.cpu.activity: Stage 1 already inactive.
 236500: system.cpu.activity: Activity: 2
 236500: system.cpu.activity: Stage 3 already inactive.
 236500: system.cpu.activity: Activity: 1
 236500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 237000
 237000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 237000: system.cpu.execute: No interrupt controller
 237000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 237000: system.cpu.execute: Attempting to issue [tid:0]
 237000: system.cpu.execute: Trying to issue inst: 0/1.1/4/47.47 pc: 0x10150 (nop) to FU: 0
 237000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 237000: system.cpu.execute: Issuing inst: 0/1.1/4/47.47 pc: 0x10150 (nop) into FU 0
 237000: system.cpu.activity: Activity: 2
 237000: system.cpu.execute: MinorInst: id=0/1.1/4/47.47 addr=0x10150 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 237000: system.cpu.execute: Stepping to next inst inputIndex: 1
 237000: system.cpu.execute: Trying to issue inst: 0/1.1/4/48.48 pc: 0x10154 (nop) to FU: 0
 237000: system.cpu.execute: Can't issue as FU: 0 is already busy
 237000: system.cpu.execute: Trying to issue inst: 0/1.1/4/48.48 pc: 0x10154 (nop) to FU: 1
 237000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 237000: system.cpu.execute: Issuing inst: 0/1.1/4/48.48 pc: 0x10154 (nop) into FU 1
 237000: system.cpu.execute: MinorInst: id=0/1.1/4/48.48 addr=0x10154 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 237000: system.cpu.execute: Reached inst issue limit
 237000: system.cpu.execute: Stepping to next inst inputIndex: 2
 237000: system.cpu.execute: Wrapping
 237000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 237000: system.cpu: Event wakeup from stage 4
 237000: system.cpu.activity: Activity: 3
 237000: system.cpu.decode: Passing on inst: 0/1.1/4/49 pc: 0x10158 (nop) inputIndex: 0 output_index: 0
 237000: system.cpu.decode: Passing on inst: 0/1.1/4/50 pc: 0x1015c (nop) inputIndex: 1 output_index: 1
 237000: system.cpu.decode: Wrapping
 237000: system.cpu.fetch2: Scheduled Thread: 0
 237000: global: Arm inst: 0x1e320f000.
 237000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10160
 237000: system.cpu.fetch2: decoder inst 0/1.1/4/51 pc: 0x10160 (nop)
 237000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x10160=>0x10164).(0=>1) inst: 0/1.1/4/51 pc: 0x10160 (nop)
 237000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/51 pc: 0x10160 (nop)
 237000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x10140 lineWidth: 0x40
 237000: global: Arm inst: 0x1e320f000.
 237000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10164
 237000: system.cpu.fetch2: decoder inst 0/1.1/4/52 pc: 0x10164 (nop)
 237000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x10164=>0x10168).(0=>1) inst: 0/1.1/4/52 pc: 0x10164 (nop)
 237000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/52 pc: 0x10164 (nop)
 237000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x10140 lineWidth: 0x40
 237000: system.cpu.activity: Activity: 4
 237000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 237000: system.cpu.fetch1.requests: MinorTrace: lines=
 237000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 237000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 237000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 237000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/51,0/1.1/4/52)
 237000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 237000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/51,0/1.1/4/52),(0/1.1/4/49.49,0/1.1/4/50.50)
 237000: system.cpu.decode: MinorTrace: insts=(0/1.1/4/49.49,0/1.1/4/50.50)
 237000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 237000: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/49.49,0/1.1/4/50.50),(0/1.1/4/47.47,0/1.1/4/48.48)
 237000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 237000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 237000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 237000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 237000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 237000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 237000: system.cpu.execute: MinorTrace: insts=(0/1.1/3/41.41,0/1.1/3/42.42) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 237000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/47.47,0/1.1/4/45.45,0/1.1/4/43.43
 237000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/48.48,0/1.1/4/46.46,0/1.1/4/44.44
 237000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 237000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 237000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 237000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 237000: system.cpu.execute.fu.6: MinorTrace: insts=-
 237000: system.cpu.execute.fu.7: MinorTrace: insts=-
 237000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/43.43,0/1.1/4/44.44,0/1.1/4/45.45,0/1.1/4/46.46,0/1.1/4/47.47,0/1.1/4/48.48,,,,,,,,,,,,,,,,,,,,,,,
 237000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 237000: system.cpu.eToF1: MinorTrace: branch=-,-
 237000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 237000: system.cpu.activity: Activity: 3
 237000: system.cpu.activity: Stage 0 already inactive.
 237000: system.cpu.activity: Stage 1 already inactive.
 237000: system.cpu.activity: Activity: 2
 237000: system.cpu.activity: Stage 3 already inactive.
 237000: system.cpu.activity: Activity: 1
 237000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 237500
 237500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 237500: system.cpu.execute: No interrupt controller
 237500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 237500: system.cpu.execute: Attempting to commit [tid:0]
 237500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 237500: system.cpu.execute: Trying to commit canCommitInsts: 1
 237500: system.cpu.execute: Trying to commit from FUs
 237500: global: ExecContext setting PC: (0x10140=>0x10144).(0=>1)
 237500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 237500: system.cpu.execute: Committing inst: 0/1.1/4/43.43 pc: 0x10140 (nop)
 237500: system.cpu.execute: tryToBranch before: (0x10140=>0x10144).(0=>1) after: (0x10140=>0x10144).(0=>1)
 237500: system.cpu.execute: Advancing current PC from: (0x10140=>0x10144).(0=>1) to: (0x10144=>0x10148).(0=>1)
 237500: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/43.43
 237500: system.cpu.execute: Completed inst: 0/1.1/4/43.43 pc: 0x10140 (nop)
 237500: system.cpu A0 T0 : @_start+168    :   nop                      : IntAlu :   FetchSeq=43  CPSeq=43  flags=(IsNop)
 237500: system.cpu.execute: Trying to commit canCommitInsts: 1
 237500: system.cpu.execute: Trying to commit from FUs
 237500: global: ExecContext setting PC: (0x10144=>0x10148).(0=>1)
 237500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 237500: system.cpu.execute: Committing inst: 0/1.1/4/44.44 pc: 0x10144 (nop)
 237500: system.cpu.execute: tryToBranch before: (0x10144=>0x10148).(0=>1) after: (0x10144=>0x10148).(0=>1)
 237500: system.cpu.execute: Advancing current PC from: (0x10144=>0x10148).(0=>1) to: (0x10148=>0x1014c).(0=>1)
 237500: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/44.44
 237500: system.cpu.execute: Completed inst: 0/1.1/4/44.44 pc: 0x10144 (nop)
 237500: system.cpu.execute: Reached inst commit limit
 237500: system.cpu A0 T0 : @_start+172    :   nop                      : IntAlu :   FetchSeq=44  CPSeq=44  flags=(IsNop)
 237500: system.cpu.execute: Attempting to issue [tid:0]
 237500: system.cpu.execute: Trying to issue inst: 0/1.1/4/49.49 pc: 0x10158 (nop) to FU: 0
 237500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 237500: system.cpu.execute: Issuing inst: 0/1.1/4/49.49 pc: 0x10158 (nop) into FU 0
 237500: system.cpu.activity: Activity: 2
 237500: system.cpu.execute: MinorInst: id=0/1.1/4/49.49 addr=0x10158 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 237500: system.cpu.execute: Stepping to next inst inputIndex: 1
 237500: system.cpu.execute: Trying to issue inst: 0/1.1/4/50.50 pc: 0x1015c (nop) to FU: 0
 237500: system.cpu.execute: Can't issue as FU: 0 is already busy
 237500: system.cpu.execute: Trying to issue inst: 0/1.1/4/50.50 pc: 0x1015c (nop) to FU: 1
 237500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 237500: system.cpu.execute: Issuing inst: 0/1.1/4/50.50 pc: 0x1015c (nop) into FU 1
 237500: system.cpu.execute: MinorInst: id=0/1.1/4/50.50 addr=0x1015c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 237500: system.cpu.execute: Reached inst issue limit
 237500: system.cpu.execute: Stepping to next inst inputIndex: 2
 237500: system.cpu.execute: Wrapping
 237500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 237500: system.cpu: Event wakeup from stage 4
 237500: system.cpu.activity: Activity: 3
 237500: system.cpu.decode: Passing on inst: 0/1.1/4/51 pc: 0x10160 (nop) inputIndex: 0 output_index: 0
 237500: system.cpu.decode: Passing on inst: 0/1.1/4/52 pc: 0x10164 (nop) inputIndex: 1 output_index: 1
 237500: system.cpu.decode: Wrapping
 237500: system.cpu.fetch2: Scheduled Thread: 0
 237500: global: Arm inst: 0x1e320f000.
 237500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10168
 237500: system.cpu.fetch2: decoder inst 0/1.1/4/53 pc: 0x10168 (nop)
 237500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x10168=>0x1016c).(0=>1) inst: 0/1.1/4/53 pc: 0x10168 (nop)
 237500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/53 pc: 0x10168 (nop)
 237500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x10140 lineWidth: 0x40
 237500: global: Arm inst: 0x1e320f000.
 237500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1016c
 237500: system.cpu.fetch2: decoder inst 0/1.1/4/54 pc: 0x1016c (nop)
 237500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x1016c=>0x10170).(0=>1) inst: 0/1.1/4/54 pc: 0x1016c (nop)
 237500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/54 pc: 0x1016c (nop)
 237500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x10140 lineWidth: 0x40
 237500: system.cpu.activity: Activity: 4
 237500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 237500: system.cpu.fetch1.requests: MinorTrace: lines=
 237500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 237500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 237500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 237500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/53,0/1.1/4/54)
 237500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 237500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/53,0/1.1/4/54),(0/1.1/4/51.51,0/1.1/4/52.52)
 237500: system.cpu.decode: MinorTrace: insts=(0/1.1/4/51.51,0/1.1/4/52.52)
 237500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 237500: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/51.51,0/1.1/4/52.52),(0/1.1/4/49.49,0/1.1/4/50.50)
 237500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 237500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 237500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 237500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 237500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 237500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 237500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/43.43,0/1.1/4/44.44) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 237500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/49.49,0/1.1/4/47.47,0/1.1/4/45.45
 237500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/50.50,0/1.1/4/48.48,0/1.1/4/46.46
 237500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 237500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 237500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 237500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 237500: system.cpu.execute.fu.6: MinorTrace: insts=-
 237500: system.cpu.execute.fu.7: MinorTrace: insts=-
 237500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/45.45,0/1.1/4/46.46,0/1.1/4/47.47,0/1.1/4/48.48,0/1.1/4/49.49,0/1.1/4/50.50,,,,,,,,,,,,,,,,,,,,,,,
 237500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 237500: system.cpu.eToF1: MinorTrace: branch=-,-
 237500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 237500: system.cpu.activity: Activity: 3
 237500: system.cpu.activity: Stage 0 already inactive.
 237500: system.cpu.activity: Stage 1 already inactive.
 237500: system.cpu.activity: Activity: 2
 237500: system.cpu.activity: Stage 3 already inactive.
 237500: system.cpu.activity: Activity: 1
 237500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 238000
 238000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 238000: system.cpu.execute: No interrupt controller
 238000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 238000: system.cpu.execute: Attempting to commit [tid:0]
 238000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 238000: system.cpu.execute: Trying to commit canCommitInsts: 1
 238000: system.cpu.execute: Trying to commit from FUs
 238000: global: ExecContext setting PC: (0x10148=>0x1014c).(0=>1)
 238000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 238000: system.cpu.execute: Committing inst: 0/1.1/4/45.45 pc: 0x10148 (nop)
 238000: system.cpu.execute: tryToBranch before: (0x10148=>0x1014c).(0=>1) after: (0x10148=>0x1014c).(0=>1)
 238000: system.cpu.execute: Advancing current PC from: (0x10148=>0x1014c).(0=>1) to: (0x1014c=>0x10150).(0=>1)
 238000: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/45.45
 238000: system.cpu.execute: Completed inst: 0/1.1/4/45.45 pc: 0x10148 (nop)
 238000: system.cpu A0 T0 : @_start+176    :   nop                      : IntAlu :   FetchSeq=45  CPSeq=45  flags=(IsNop)
 238000: system.cpu.execute: Trying to commit canCommitInsts: 1
 238000: system.cpu.execute: Trying to commit from FUs
 238000: global: ExecContext setting PC: (0x1014c=>0x10150).(0=>1)
 238000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 238000: system.cpu.execute: Committing inst: 0/1.1/4/46.46 pc: 0x1014c (nop)
 238000: system.cpu.execute: tryToBranch before: (0x1014c=>0x10150).(0=>1) after: (0x1014c=>0x10150).(0=>1)
 238000: system.cpu.execute: Advancing current PC from: (0x1014c=>0x10150).(0=>1) to: (0x10150=>0x10154).(0=>1)
 238000: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/46.46
 238000: system.cpu.execute: Completed inst: 0/1.1/4/46.46 pc: 0x1014c (nop)
 238000: system.cpu.execute: Reached inst commit limit
 238000: system.cpu A0 T0 : @_start+180    :   nop                      : IntAlu :   FetchSeq=46  CPSeq=46  flags=(IsNop)
 238000: system.cpu.execute: Attempting to issue [tid:0]
 238000: system.cpu.execute: Trying to issue inst: 0/1.1/4/51.51 pc: 0x10160 (nop) to FU: 0
 238000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 238000: system.cpu.execute: Issuing inst: 0/1.1/4/51.51 pc: 0x10160 (nop) into FU 0
 238000: system.cpu.activity: Activity: 2
 238000: system.cpu.execute: MinorInst: id=0/1.1/4/51.51 addr=0x10160 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 238000: system.cpu.execute: Stepping to next inst inputIndex: 1
 238000: system.cpu.execute: Trying to issue inst: 0/1.1/4/52.52 pc: 0x10164 (nop) to FU: 0
 238000: system.cpu.execute: Can't issue as FU: 0 is already busy
 238000: system.cpu.execute: Trying to issue inst: 0/1.1/4/52.52 pc: 0x10164 (nop) to FU: 1
 238000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 238000: system.cpu.execute: Issuing inst: 0/1.1/4/52.52 pc: 0x10164 (nop) into FU 1
 238000: system.cpu.execute: MinorInst: id=0/1.1/4/52.52 addr=0x10164 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 238000: system.cpu.execute: Reached inst issue limit
 238000: system.cpu.execute: Stepping to next inst inputIndex: 2
 238000: system.cpu.execute: Wrapping
 238000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 238000: system.cpu: Event wakeup from stage 4
 238000: system.cpu.activity: Activity: 3
 238000: system.cpu.decode: Passing on inst: 0/1.1/4/53 pc: 0x10168 (nop) inputIndex: 0 output_index: 0
 238000: system.cpu.decode: Passing on inst: 0/1.1/4/54 pc: 0x1016c (nop) inputIndex: 1 output_index: 1
 238000: system.cpu.decode: Wrapping
 238000: system.cpu.fetch2: Scheduled Thread: 0
 238000: global: Arm inst: 0x1e320f000.
 238000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10170
 238000: system.cpu.fetch2: decoder inst 0/1.1/4/55 pc: 0x10170 (nop)
 238000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x10170=>0x10174).(0=>1) inst: 0/1.1/4/55 pc: 0x10170 (nop)
 238000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/55 pc: 0x10170 (nop)
 238000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x10140 lineWidth: 0x40
 238000: global: Arm inst: 0x1e320f000.
 238000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10174
 238000: system.cpu.fetch2: decoder inst 0/1.1/4/56 pc: 0x10174 (nop)
 238000: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x10174=>0x10178).(0=>1) inst: 0/1.1/4/56 pc: 0x10174 (nop)
 238000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/56 pc: 0x10174 (nop)
 238000: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x10140 lineWidth: 0x40
 238000: system.cpu.activity: Activity: 4
 238000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 238000: system.cpu.fetch1.requests: MinorTrace: lines=
 238000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 238000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 238000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 238000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/55,0/1.1/4/56)
 238000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/4,R
 238000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/55,0/1.1/4/56),(0/1.1/4/53.53,0/1.1/4/54.54)
 238000: system.cpu.decode: MinorTrace: insts=(0/1.1/4/53.53,0/1.1/4/54.54)
 238000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 238000: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/53.53,0/1.1/4/54.54),(0/1.1/4/51.51,0/1.1/4/52.52)
 238000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 238000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 238000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 238000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 238000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 238000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 238000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/45.45,0/1.1/4/46.46) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 238000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/51.51,0/1.1/4/49.49,0/1.1/4/47.47
 238000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/52.52,0/1.1/4/50.50,0/1.1/4/48.48
 238000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 238000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 238000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 238000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 238000: system.cpu.execute.fu.6: MinorTrace: insts=-
 238000: system.cpu.execute.fu.7: MinorTrace: insts=-
 238000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/47.47,0/1.1/4/48.48,0/1.1/4/49.49,0/1.1/4/50.50,0/1.1/4/51.51,0/1.1/4/52.52,,,,,,,,,,,,,,,,,,,,,,,
 238000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 238000: system.cpu.eToF1: MinorTrace: branch=-,-
 238000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 238000: system.cpu.activity: Activity: 3
 238000: system.cpu.activity: Stage 0 already inactive.
 238000: system.cpu.activity: Stage 1 already inactive.
 238000: system.cpu.activity: Activity: 2
 238000: system.cpu.activity: Stage 3 already inactive.
 238000: system.cpu.activity: Activity: 1
 238000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 238500
 238500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 238500: system.cpu.execute: No interrupt controller
 238500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 238500: system.cpu.execute: Attempting to commit [tid:0]
 238500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 238500: system.cpu.execute: Trying to commit canCommitInsts: 1
 238500: system.cpu.execute: Trying to commit from FUs
 238500: global: ExecContext setting PC: (0x10150=>0x10154).(0=>1)
 238500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 238500: system.cpu.execute: Committing inst: 0/1.1/4/47.47 pc: 0x10150 (nop)
 238500: system.cpu.execute: tryToBranch before: (0x10150=>0x10154).(0=>1) after: (0x10150=>0x10154).(0=>1)
 238500: system.cpu.execute: Advancing current PC from: (0x10150=>0x10154).(0=>1) to: (0x10154=>0x10158).(0=>1)
 238500: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/47.47
 238500: system.cpu.execute: Completed inst: 0/1.1/4/47.47 pc: 0x10150 (nop)
 238500: system.cpu A0 T0 : @_start+184    :   nop                      : IntAlu :   FetchSeq=47  CPSeq=47  flags=(IsNop)
 238500: system.cpu.execute: Trying to commit canCommitInsts: 1
 238500: system.cpu.execute: Trying to commit from FUs
 238500: global: ExecContext setting PC: (0x10154=>0x10158).(0=>1)
 238500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 238500: system.cpu.execute: Committing inst: 0/1.1/4/48.48 pc: 0x10154 (nop)
 238500: system.cpu.execute: tryToBranch before: (0x10154=>0x10158).(0=>1) after: (0x10154=>0x10158).(0=>1)
 238500: system.cpu.execute: Advancing current PC from: (0x10154=>0x10158).(0=>1) to: (0x10158=>0x1015c).(0=>1)
 238500: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/48.48
 238500: system.cpu.execute: Completed inst: 0/1.1/4/48.48 pc: 0x10154 (nop)
 238500: system.cpu.execute: Reached inst commit limit
 238500: system.cpu A0 T0 : @_start+188    :   nop                      : IntAlu :   FetchSeq=48  CPSeq=48  flags=(IsNop)
 238500: system.cpu.execute: Attempting to issue [tid:0]
 238500: system.cpu.execute: Trying to issue inst: 0/1.1/4/53.53 pc: 0x10168 (nop) to FU: 0
 238500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 238500: system.cpu.execute: Issuing inst: 0/1.1/4/53.53 pc: 0x10168 (nop) into FU 0
 238500: system.cpu.activity: Activity: 2
 238500: system.cpu.execute: MinorInst: id=0/1.1/4/53.53 addr=0x10168 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 238500: system.cpu.execute: Stepping to next inst inputIndex: 1
 238500: system.cpu.execute: Trying to issue inst: 0/1.1/4/54.54 pc: 0x1016c (nop) to FU: 0
 238500: system.cpu.execute: Can't issue as FU: 0 is already busy
 238500: system.cpu.execute: Trying to issue inst: 0/1.1/4/54.54 pc: 0x1016c (nop) to FU: 1
 238500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 238500: system.cpu.execute: Issuing inst: 0/1.1/4/54.54 pc: 0x1016c (nop) into FU 1
 238500: system.cpu.execute: MinorInst: id=0/1.1/4/54.54 addr=0x1016c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 238500: system.cpu.execute: Reached inst issue limit
 238500: system.cpu.execute: Stepping to next inst inputIndex: 2
 238500: system.cpu.execute: Wrapping
 238500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 238500: system.cpu: Event wakeup from stage 4
 238500: system.cpu.activity: Activity: 3
 238500: system.cpu.decode: Passing on inst: 0/1.1/4/55 pc: 0x10170 (nop) inputIndex: 0 output_index: 0
 238500: system.cpu.decode: Passing on inst: 0/1.1/4/56 pc: 0x10174 (nop) inputIndex: 1 output_index: 1
 238500: system.cpu.decode: Wrapping
 238500: system.cpu.fetch2: Scheduled Thread: 0
 238500: global: Arm inst: 0x1e320f000.
 238500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10178
 238500: system.cpu.fetch2: decoder inst 0/1.1/4/57 pc: 0x10178 (nop)
 238500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x10178=>0x1017c).(0=>1) inst: 0/1.1/4/57 pc: 0x10178 (nop)
 238500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/57 pc: 0x10178 (nop)
 238500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x10140 lineWidth: 0x40
 238500: global: Arm inst: 0x1e320f000.
 238500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1017c
 238500: system.cpu.fetch2: decoder inst 0/1.1/4/58 pc: 0x1017c (nop)
 238500: system.cpu.fetch2: Instruction extracted from line 0/1.1/4 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x1017c=>0x10180).(0=>1) inst: 0/1.1/4/58 pc: 0x1017c (nop)
 238500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/4/58 pc: 0x1017c (nop)
 238500: system.cpu.fetch2: Updated inputIndex value PC: (0x10140=>0x10144).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x10140 lineWidth: 0x40
 238500: system.cpu.fetch2: Wrapping
 238500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 238500: system.cpu.fetch1.requests: MinorTrace: lines=
 238500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 238500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 238500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 238500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/4/57,0/1.1/4/58)
 238500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 238500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/4/57,0/1.1/4/58),(0/1.1/4/55.55,0/1.1/4/56.56)
 238500: system.cpu.decode: MinorTrace: insts=(0/1.1/4/55.55,0/1.1/4/56.56)
 238500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 238500: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/55.55,0/1.1/4/56.56),(0/1.1/4/53.53,0/1.1/4/54.54)
 238500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 238500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 238500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 238500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 238500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 238500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 238500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/47.47,0/1.1/4/48.48) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 238500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/53.53,0/1.1/4/51.51,0/1.1/4/49.49
 238500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/54.54,0/1.1/4/52.52,0/1.1/4/50.50
 238500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 238500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 238500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 238500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 238500: system.cpu.execute.fu.6: MinorTrace: insts=-
 238500: system.cpu.execute.fu.7: MinorTrace: insts=-
 238500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/49.49,0/1.1/4/50.50,0/1.1/4/51.51,0/1.1/4/52.52,0/1.1/4/53.53,0/1.1/4/54.54,,,,,,,,,,,,,,,,,,,,,,,
 238500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 238500: system.cpu.eToF1: MinorTrace: branch=-,-
 238500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 238500: system.cpu.activity: Activity: 2
 238500: system.cpu.activity: Stage 0 already inactive.
 238500: system.cpu.activity: Stage 1 already inactive.
 238500: system.cpu.activity: Stage 2 already inactive.
 238500: system.cpu.activity: Stage 3 already inactive.
 238500: system.cpu.activity: Activity: 1
 238500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 239000
 239000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 239000: system.cpu.execute: No interrupt controller
 239000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 239000: system.cpu.execute: Attempting to commit [tid:0]
 239000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 239000: system.cpu.execute: Trying to commit canCommitInsts: 1
 239000: system.cpu.execute: Trying to commit from FUs
 239000: global: ExecContext setting PC: (0x10158=>0x1015c).(0=>1)
 239000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 239000: system.cpu.execute: Committing inst: 0/1.1/4/49.49 pc: 0x10158 (nop)
 239000: system.cpu.execute: tryToBranch before: (0x10158=>0x1015c).(0=>1) after: (0x10158=>0x1015c).(0=>1)
 239000: system.cpu.execute: Advancing current PC from: (0x10158=>0x1015c).(0=>1) to: (0x1015c=>0x10160).(0=>1)
 239000: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/49.49
 239000: system.cpu.execute: Completed inst: 0/1.1/4/49.49 pc: 0x10158 (nop)
 239000: system.cpu A0 T0 : @_start+192    :   nop                      : IntAlu :   FetchSeq=49  CPSeq=49  flags=(IsNop)
 239000: system.cpu.execute: Trying to commit canCommitInsts: 1
 239000: system.cpu.execute: Trying to commit from FUs
 239000: global: ExecContext setting PC: (0x1015c=>0x10160).(0=>1)
 239000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 239000: system.cpu.execute: Committing inst: 0/1.1/4/50.50 pc: 0x1015c (nop)
 239000: system.cpu.execute: tryToBranch before: (0x1015c=>0x10160).(0=>1) after: (0x1015c=>0x10160).(0=>1)
 239000: system.cpu.execute: Advancing current PC from: (0x1015c=>0x10160).(0=>1) to: (0x10160=>0x10164).(0=>1)
 239000: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/50.50
 239000: system.cpu.execute: Completed inst: 0/1.1/4/50.50 pc: 0x1015c (nop)
 239000: system.cpu.execute: Reached inst commit limit
 239000: system.cpu A0 T0 : @_start+196    :   nop                      : IntAlu :   FetchSeq=50  CPSeq=50  flags=(IsNop)
 239000: system.cpu.execute: Attempting to issue [tid:0]
 239000: system.cpu.execute: Trying to issue inst: 0/1.1/4/55.55 pc: 0x10170 (nop) to FU: 0
 239000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 239000: system.cpu.execute: Issuing inst: 0/1.1/4/55.55 pc: 0x10170 (nop) into FU 0
 239000: system.cpu.activity: Activity: 2
 239000: system.cpu.execute: MinorInst: id=0/1.1/4/55.55 addr=0x10170 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 239000: system.cpu.execute: Stepping to next inst inputIndex: 1
 239000: system.cpu.execute: Trying to issue inst: 0/1.1/4/56.56 pc: 0x10174 (nop) to FU: 0
 239000: system.cpu.execute: Can't issue as FU: 0 is already busy
 239000: system.cpu.execute: Trying to issue inst: 0/1.1/4/56.56 pc: 0x10174 (nop) to FU: 1
 239000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 239000: system.cpu.execute: Issuing inst: 0/1.1/4/56.56 pc: 0x10174 (nop) into FU 1
 239000: system.cpu.execute: MinorInst: id=0/1.1/4/56.56 addr=0x10174 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 239000: system.cpu.execute: Reached inst issue limit
 239000: system.cpu.execute: Stepping to next inst inputIndex: 2
 239000: system.cpu.execute: Wrapping
 239000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 239000: system.cpu: Event wakeup from stage 4
 239000: system.cpu.activity: Activity: 3
 239000: system.cpu.decode: Passing on inst: 0/1.1/4/57 pc: 0x10178 (nop) inputIndex: 0 output_index: 0
 239000: system.cpu.decode: Passing on inst: 0/1.1/4/58 pc: 0x1017c (nop) inputIndex: 1 output_index: 1
 239000: system.cpu.decode: Wrapping
 239000: system.cpu.fetch2: Scheduled Thread: -1
 239000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 239000: system.cpu.fetch1.requests: MinorTrace: lines=
 239000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 239000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 239000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 239000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 239000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 239000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/4/57.57,0/1.1/4/58.58)
 239000: system.cpu.decode: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58)
 239000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 239000: system.cpu.dToE: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58),(0/1.1/4/55.55,0/1.1/4/56.56)
 239000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 239000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 239000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 239000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 239000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 239000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 239000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/49.49,0/1.1/4/50.50) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 239000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/55.55,0/1.1/4/53.53,0/1.1/4/51.51
 239000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/56.56,0/1.1/4/54.54,0/1.1/4/52.52
 239000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 239000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 239000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 239000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 239000: system.cpu.execute.fu.6: MinorTrace: insts=-
 239000: system.cpu.execute.fu.7: MinorTrace: insts=-
 239000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/51.51,0/1.1/4/52.52,0/1.1/4/53.53,0/1.1/4/54.54,0/1.1/4/55.55,0/1.1/4/56.56,,,,,,,,,,,,,,,,,,,,,,,
 239000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 239000: system.cpu.eToF1: MinorTrace: branch=-,-
 239000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 239000: system.cpu.activity: Activity: 2
 239000: system.cpu.activity: Stage 0 already inactive.
 239000: system.cpu.activity: Stage 1 already inactive.
 239000: system.cpu.activity: Stage 2 already inactive.
 239000: system.cpu.activity: Stage 3 already inactive.
 239000: system.cpu.activity: Activity: 1
 239000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 239500
 239500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 239500: system.cpu.execute: No interrupt controller
 239500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 239500: system.cpu.execute: Attempting to commit [tid:0]
 239500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 239500: system.cpu.execute: Trying to commit canCommitInsts: 1
 239500: system.cpu.execute: Trying to commit from FUs
 239500: global: ExecContext setting PC: (0x10160=>0x10164).(0=>1)
 239500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 239500: system.cpu.execute: Committing inst: 0/1.1/4/51.51 pc: 0x10160 (nop)
 239500: system.cpu.execute: tryToBranch before: (0x10160=>0x10164).(0=>1) after: (0x10160=>0x10164).(0=>1)
 239500: system.cpu.execute: Advancing current PC from: (0x10160=>0x10164).(0=>1) to: (0x10164=>0x10168).(0=>1)
 239500: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/51.51
 239500: system.cpu.execute: Completed inst: 0/1.1/4/51.51 pc: 0x10160 (nop)
 239500: system.cpu A0 T0 : @_start+200    :   nop                      : IntAlu :   FetchSeq=51  CPSeq=51  flags=(IsNop)
 239500: system.cpu.execute: Trying to commit canCommitInsts: 1
 239500: system.cpu.execute: Trying to commit from FUs
 239500: global: ExecContext setting PC: (0x10164=>0x10168).(0=>1)
 239500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 239500: system.cpu.execute: Committing inst: 0/1.1/4/52.52 pc: 0x10164 (nop)
 239500: system.cpu.execute: tryToBranch before: (0x10164=>0x10168).(0=>1) after: (0x10164=>0x10168).(0=>1)
 239500: system.cpu.execute: Advancing current PC from: (0x10164=>0x10168).(0=>1) to: (0x10168=>0x1016c).(0=>1)
 239500: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/52.52
 239500: system.cpu.execute: Completed inst: 0/1.1/4/52.52 pc: 0x10164 (nop)
 239500: system.cpu.execute: Reached inst commit limit
 239500: system.cpu A0 T0 : @_start+204    :   nop                      : IntAlu :   FetchSeq=52  CPSeq=52  flags=(IsNop)
 239500: system.cpu.execute: Attempting to issue [tid:0]
 239500: system.cpu.execute: Trying to issue inst: 0/1.1/4/57.57 pc: 0x10178 (nop) to FU: 0
 239500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 239500: system.cpu.execute: Issuing inst: 0/1.1/4/57.57 pc: 0x10178 (nop) into FU 0
 239500: system.cpu.activity: Activity: 2
 239500: system.cpu.execute: MinorInst: id=0/1.1/4/57.57 addr=0x10178 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 239500: system.cpu.execute: Stepping to next inst inputIndex: 1
 239500: system.cpu.execute: Trying to issue inst: 0/1.1/4/58.58 pc: 0x1017c (nop) to FU: 0
 239500: system.cpu.execute: Can't issue as FU: 0 is already busy
 239500: system.cpu.execute: Trying to issue inst: 0/1.1/4/58.58 pc: 0x1017c (nop) to FU: 1
 239500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 239500: system.cpu.execute: Issuing inst: 0/1.1/4/58.58 pc: 0x1017c (nop) into FU 1
 239500: system.cpu.execute: MinorInst: id=0/1.1/4/58.58 addr=0x1017c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 239500: system.cpu.execute: Reached inst issue limit
 239500: system.cpu.execute: Stepping to next inst inputIndex: 2
 239500: system.cpu.execute: Wrapping
 239500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 239500: system.cpu: Event wakeup from stage 4
 239500: system.cpu.activity: Activity: 3
 239500: system.cpu.fetch2: Scheduled Thread: -1
 239500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 239500: system.cpu.fetch1.requests: MinorTrace: lines=
 239500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 239500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 239500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 239500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 239500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 239500: system.cpu.f2ToD: MinorTrace: insts=-,-
 239500: system.cpu.decode: MinorTrace: insts=-
 239500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 239500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/4/57.57,0/1.1/4/58.58)
 239500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 239500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 239500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 239500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 239500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 239500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 239500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/51.51,0/1.1/4/52.52) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 239500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/4/57.57,0/1.1/4/55.55,0/1.1/4/53.53
 239500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/4/58.58,0/1.1/4/56.56,0/1.1/4/54.54
 239500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 239500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 239500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 239500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 239500: system.cpu.execute.fu.6: MinorTrace: insts=-
 239500: system.cpu.execute.fu.7: MinorTrace: insts=-
 239500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/53.53,0/1.1/4/54.54,0/1.1/4/55.55,0/1.1/4/56.56,0/1.1/4/57.57,0/1.1/4/58.58,,,,,,,,,,,,,,,,,,,,,,,
 239500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 239500: system.cpu.eToF1: MinorTrace: branch=-,-
 239500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 239500: system.cpu.activity: Activity: 2
 239500: system.cpu.activity: Stage 0 already inactive.
 239500: system.cpu.activity: Stage 1 already inactive.
 239500: system.cpu.activity: Stage 2 already inactive.
 239500: system.cpu.activity: Stage 3 already inactive.
 239500: system.cpu.activity: Activity: 1
 239500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 240000
 240000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 240000: system.cpu.execute: No interrupt controller
 240000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 240000: system.cpu.execute: Attempting to commit [tid:0]
 240000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 240000: system.cpu.execute: Trying to commit canCommitInsts: 1
 240000: system.cpu.execute: Trying to commit from FUs
 240000: global: ExecContext setting PC: (0x10168=>0x1016c).(0=>1)
 240000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 240000: system.cpu.execute: Committing inst: 0/1.1/4/53.53 pc: 0x10168 (nop)
 240000: system.cpu.execute: tryToBranch before: (0x10168=>0x1016c).(0=>1) after: (0x10168=>0x1016c).(0=>1)
 240000: system.cpu.execute: Advancing current PC from: (0x10168=>0x1016c).(0=>1) to: (0x1016c=>0x10170).(0=>1)
 240000: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/53.53
 240000: system.cpu.execute: Completed inst: 0/1.1/4/53.53 pc: 0x10168 (nop)
 240000: system.cpu A0 T0 : @_start+208    :   nop                      : IntAlu :   FetchSeq=53  CPSeq=53  flags=(IsNop)
 240000: system.cpu.execute: Trying to commit canCommitInsts: 1
 240000: system.cpu.execute: Trying to commit from FUs
 240000: global: ExecContext setting PC: (0x1016c=>0x10170).(0=>1)
 240000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 240000: system.cpu.execute: Committing inst: 0/1.1/4/54.54 pc: 0x1016c (nop)
 240000: system.cpu.execute: tryToBranch before: (0x1016c=>0x10170).(0=>1) after: (0x1016c=>0x10170).(0=>1)
 240000: system.cpu.execute: Advancing current PC from: (0x1016c=>0x10170).(0=>1) to: (0x10170=>0x10174).(0=>1)
 240000: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/54.54
 240000: system.cpu.execute: Completed inst: 0/1.1/4/54.54 pc: 0x1016c (nop)
 240000: system.cpu.execute: Reached inst commit limit
 240000: system.cpu A0 T0 : @_start+212    :   nop                      : IntAlu :   FetchSeq=54  CPSeq=54  flags=(IsNop)
 240000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 240000: system.cpu: Event wakeup from stage 4
 240000: system.cpu.activity: Activity: 2
 240000: system.cpu.fetch2: Scheduled Thread: -1
 240000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 240000: system.cpu.fetch1.requests: MinorTrace: lines=
 240000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 240000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 240000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 240000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 240000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 240000: system.cpu.f2ToD: MinorTrace: insts=-,-
 240000: system.cpu.decode: MinorTrace: insts=-
 240000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 240000: system.cpu.dToE: MinorTrace: insts=-,-
 240000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 240000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 240000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 240000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 240000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 240000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 240000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/53.53,0/1.1/4/54.54) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 240000: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/4/57.57,0/1.1/4/55.55
 240000: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/4/58.58,0/1.1/4/56.56
 240000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 240000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 240000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 240000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 240000: system.cpu.execute.fu.6: MinorTrace: insts=-
 240000: system.cpu.execute.fu.7: MinorTrace: insts=-
 240000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/55.55,0/1.1/4/56.56,0/1.1/4/57.57,0/1.1/4/58.58,,,,,,,,,,,,,,,,,,,,,,,,,
 240000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 240000: system.cpu.eToF1: MinorTrace: branch=-,-
 240000: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
 240000: system.cpu.activity: Activity: 1
 240000: system.cpu.activity: Stage 0 already inactive.
 240000: system.cpu.activity: Stage 1 already inactive.
 240000: system.cpu.activity: Stage 2 already inactive.
 240000: system.cpu.activity: Stage 3 already inactive.
 240000: system.cpu.activity: Activity: 0
 240000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 240500
 240500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 240500: system.cpu.execute: No interrupt controller
 240500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 240500: system.cpu.execute: Attempting to commit [tid:0]
 240500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 240500: system.cpu.execute: Trying to commit canCommitInsts: 1
 240500: system.cpu.execute: Trying to commit from FUs
 240500: global: ExecContext setting PC: (0x10170=>0x10174).(0=>1)
 240500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 240500: system.cpu.execute: Committing inst: 0/1.1/4/55.55 pc: 0x10170 (nop)
 240500: system.cpu.execute: tryToBranch before: (0x10170=>0x10174).(0=>1) after: (0x10170=>0x10174).(0=>1)
 240500: system.cpu.execute: Advancing current PC from: (0x10170=>0x10174).(0=>1) to: (0x10174=>0x10178).(0=>1)
 240500: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/55.55
 240500: system.cpu.execute: Completed inst: 0/1.1/4/55.55 pc: 0x10170 (nop)
 240500: system.cpu A0 T0 : @_start+216    :   nop                      : IntAlu :   FetchSeq=55  CPSeq=55  flags=(IsNop)
 240500: system.cpu.execute: Trying to commit canCommitInsts: 1
 240500: system.cpu.execute: Trying to commit from FUs
 240500: global: ExecContext setting PC: (0x10174=>0x10178).(0=>1)
 240500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 240500: system.cpu.execute: Committing inst: 0/1.1/4/56.56 pc: 0x10174 (nop)
 240500: system.cpu.execute: tryToBranch before: (0x10174=>0x10178).(0=>1) after: (0x10174=>0x10178).(0=>1)
 240500: system.cpu.execute: Advancing current PC from: (0x10174=>0x10178).(0=>1) to: (0x10178=>0x1017c).(0=>1)
 240500: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/56.56
 240500: system.cpu.execute: Completed inst: 0/1.1/4/56.56 pc: 0x10174 (nop)
 240500: system.cpu.execute: Reached inst commit limit
 240500: system.cpu A0 T0 : @_start+220    :   nop                      : IntAlu :   FetchSeq=56  CPSeq=56  flags=(IsNop)
 240500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 240500: system.cpu: Event wakeup from stage 4
 240500: system.cpu.activity: Activity: 1
 240500: system.cpu.fetch2: Scheduled Thread: -1
 240500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 240500: system.cpu.fetch1.requests: MinorTrace: lines=
 240500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 240500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 240500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 240500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 240500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 240500: system.cpu.f2ToD: MinorTrace: insts=-,-
 240500: system.cpu.decode: MinorTrace: insts=-
 240500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 240500: system.cpu.dToE: MinorTrace: insts=-,-
 240500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 240500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 240500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 240500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 240500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 240500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 240500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/55.55,0/1.1/4/56.56) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 240500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/4/57.57
 240500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/4/58.58
 240500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 240500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 240500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 240500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 240500: system.cpu.execute.fu.6: MinorTrace: insts=-
 240500: system.cpu.execute.fu.7: MinorTrace: insts=-
 240500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/4/57.57,0/1.1/4/58.58,,,,,,,,,,,,,,,,,,,,,,,,,,,
 240500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 240500: system.cpu.eToF1: MinorTrace: branch=-,-
 240500: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
 240500: system.cpu.activity: Stage 0 already inactive.
 240500: system.cpu.activity: Stage 1 already inactive.
 240500: system.cpu.activity: Stage 2 already inactive.
 240500: system.cpu.activity: Stage 3 already inactive.
 240500: system.cpu.activity: Activity: 0
 240500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 241000
 241000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 241000: system.cpu.execute: No interrupt controller
 241000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 241000: system.cpu.execute: Attempting to commit [tid:0]
 241000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 241000: system.cpu.execute: Trying to commit canCommitInsts: 1
 241000: system.cpu.execute: Trying to commit from FUs
 241000: global: ExecContext setting PC: (0x10178=>0x1017c).(0=>1)
 241000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 241000: system.cpu.execute: Committing inst: 0/1.1/4/57.57 pc: 0x10178 (nop)
 241000: system.cpu.execute: tryToBranch before: (0x10178=>0x1017c).(0=>1) after: (0x10178=>0x1017c).(0=>1)
 241000: system.cpu.execute: Advancing current PC from: (0x10178=>0x1017c).(0=>1) to: (0x1017c=>0x10180).(0=>1)
 241000: system.cpu.execute: Unstalling 0 for inst 0/1.1/4/57.57
 241000: system.cpu.execute: Completed inst: 0/1.1/4/57.57 pc: 0x10178 (nop)
 241000: system.cpu A0 T0 : @_start+224    :   nop                      : IntAlu :   FetchSeq=57  CPSeq=57  flags=(IsNop)
 241000: system.cpu.execute: Trying to commit canCommitInsts: 1
 241000: system.cpu.execute: Trying to commit from FUs
 241000: global: ExecContext setting PC: (0x1017c=>0x10180).(0=>1)
 241000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 241000: system.cpu.execute: Committing inst: 0/1.1/4/58.58 pc: 0x1017c (nop)
 241000: system.cpu.execute: tryToBranch before: (0x1017c=>0x10180).(0=>1) after: (0x1017c=>0x10180).(0=>1)
 241000: system.cpu.execute: Advancing current PC from: (0x1017c=>0x10180).(0=>1) to: (0x10180=>0x10184).(0=>1)
 241000: system.cpu.execute: Unstalling 1 for inst 0/1.1/4/58.58
 241000: system.cpu.execute: Completed inst: 0/1.1/4/58.58 pc: 0x1017c (nop)
 241000: system.cpu.execute: Reached inst commit limit
 241000: system.cpu A0 T0 : @_start+228    :   nop                      : IntAlu :   FetchSeq=58  CPSeq=58  flags=(IsNop)
 241000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 241000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 241000: system.cpu.fetch2: Scheduled Thread: -1
 241000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 241000: system.cpu.fetch1.requests: MinorTrace: lines=
 241000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/5
 241000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 241000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 241000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 241000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 241000: system.cpu.f2ToD: MinorTrace: insts=-,-
 241000: system.cpu.decode: MinorTrace: insts=-
 241000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 241000: system.cpu.dToE: MinorTrace: insts=-,-
 241000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 241000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 241000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 241000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 241000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 241000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 241000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 241000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 241000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 241000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 241000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 241000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 241000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 241000: system.cpu.execute.fu.6: MinorTrace: insts=-
 241000: system.cpu.execute.fu.7: MinorTrace: insts=-
 241000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 241000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 241000: system.cpu.eToF1: MinorTrace: branch=-,-
 241000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
 241000: global: Suspending as the processor is idle
 241000: system.cpu.activity: Stage 0 already inactive.
 241000: system.cpu.activity: Stage 1 already inactive.
 241000: system.cpu.activity: Stage 2 already inactive.
 241000: system.cpu.activity: Stage 3 already inactive.
 241000: system.cpu.activity: Stage 4 already inactive.
 254750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
 254750: system.mem_ctrls: number of read entries for rank 0 is 0
 254750: system.mem_ctrls: Responding to Address 384..  254750: global: IFetch from .cpu.inst of size 64 on address 0x180 C
 254750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 254750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 254750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 254750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 254750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 180 size 64 when 282750 ord: 1
 254750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 282750
 254750: system.mem_ctrls: Done
 282750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [180:1bf] IF
 282750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [180:1bf] IF
 282750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 282750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 282750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 180 size 64 when 285000 ord: 0
 282750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 285000
 282750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 288000
 282750: system.membus.respLayer1: The crossbar layer is now busy from tick 282750 to 288000
 285000: system.cpu.icache: recvTimingResp: Handling response ReadResp [180:1bf] IF
 285000: system.cpu.icache: Block for addr 0x180 being updated in Cache
 285000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x6 way: 0
 285000: system.cpu.icache: Block addr 0x180 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x6 way: 0
 285000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 180 size 64 when 286000 ord: 1
 285000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 286000
 285000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [180:1bf] IF
 286000: system.cpu.fetch1: recvTimingResp 1
 286000: system.cpu.fetch1: MinorLine: id=0/1.1/5 size=64 vaddr=0x10180 paddr=0x180
 286000: system.cpu: Event wakeup from stage 1
 286000: system.cpu.activity: Activity: 1
 286000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 286500
 286500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 286500: system.cpu.execute: No interrupt controller
 286500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 286500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 286500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 286500: system.cpu.fetch2: Scheduled Thread: -1
 286500: system.cpu.fetch1: Processing fetched line: 0/1.1/5
 286500: system.cpu.activity: Activity: 2
 286500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/5
 286500: system.cpu.fetch1.requests: MinorTrace: lines=
 286500: system.cpu.fetch1.transfers: MinorTrace: lines=
 286500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/5,-
 286500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 286500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 286500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 286500: system.cpu.f2ToD: MinorTrace: insts=-,-
 286500: system.cpu.decode: MinorTrace: insts=-
 286500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 286500: system.cpu.dToE: MinorTrace: insts=-,-
 286500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 286500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 286500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 286500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 286500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 286500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 286500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 286500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 286500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 286500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 286500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 286500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 286500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 286500: system.cpu.execute.fu.6: MinorTrace: insts=-
 286500: system.cpu.execute.fu.7: MinorTrace: insts=-
 286500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 286500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 286500: system.cpu.eToF1: MinorTrace: branch=-,-
 286500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 286500: system.cpu.activity: Stage 0 already inactive.
 286500: system.cpu.activity: Activity: 1
 286500: system.cpu.activity: Stage 2 already inactive.
 286500: system.cpu.activity: Stage 3 already inactive.
 286500: system.cpu.activity: Stage 4 already inactive.
 286500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 287000
 287000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 287000: system.cpu.execute: No interrupt controller
 287000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 287000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 287000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 287000: system.cpu.fetch2: Scheduled Thread: 0
 287000: global: Arm inst: 0x1e320f000.
 287000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10180
 287000: system.cpu.fetch2: decoder inst 0/1.1/5/59 pc: 0x10180 (nop)
 287000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x10180=>0x10184).(0=>1) inst: 0/1.1/5/59 pc: 0x10180 (nop)
 287000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/59 pc: 0x10180 (nop)
 287000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x10180 lineWidth: 0x40
 287000: global: Arm inst: 0x1e320f000.
 287000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10184
 287000: system.cpu.fetch2: decoder inst 0/1.1/5/60 pc: 0x10184 (nop)
 287000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x10184=>0x10188).(0=>1) inst: 0/1.1/5/60 pc: 0x10184 (nop)
 287000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/60 pc: 0x10184 (nop)
 287000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x10180 lineWidth: 0x40
 287000: system.cpu.activity: Activity: 2
 287000: system.cpu.activity: Activity: 3
 287000: system.cpu.fetch1: Fetching from thread 0
 287000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/6 addr: 0x101c0 pc: (0x101c0=>0x101c4).(0=>1) line_offset: 0 request_size: 64
 287000: system.cpu.fetch1: Submitting ITLB request
 287000: system.cpu.workload: Translating: 0x101c0->0x1c0
 287000: system.cpu.itb: Translation returning delay=0 fault=0
 287000: system.cpu.fetch1: Got ITLB response
 287000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x5 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x6 way: 0

 287000: system.cpu.icache: access for ReadReq [1c0:1ff] IF miss
 287000: system.cpu.icache.mem_side: Scheduling send event at 288000
 287000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 288000
 287000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/6
 287000: system.cpu: Event wakeup from stage 1
 287000: system.cpu.activity: Activity: 4
 287000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 287000: system.cpu.fetch1.requests: MinorTrace: lines=
 287000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 287000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/5
 287000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 287000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/59,0/1.1/5/60)
 287000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 287000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/59,0/1.1/5/60),-
 287000: system.cpu.decode: MinorTrace: insts=-
 287000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 287000: system.cpu.dToE: MinorTrace: insts=-,-
 287000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 287000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 287000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 287000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 287000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 287000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 287000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 287000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 287000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 287000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 287000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 287000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 287000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 287000: system.cpu.execute.fu.6: MinorTrace: insts=-
 287000: system.cpu.execute.fu.7: MinorTrace: insts=-
 287000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 287000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 287000: system.cpu.eToF1: MinorTrace: branch=-,-
 287000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 287000: system.cpu.activity: Activity: 3
 287000: system.cpu.activity: Stage 0 already inactive.
 287000: system.cpu.activity: Activity: 2
 287000: system.cpu.activity: Activity: 1
 287000: system.cpu.activity: Stage 3 already inactive.
 287000: system.cpu.activity: Stage 4 already inactive.
 287000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 287500
 287500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 287500: system.cpu.execute: No interrupt controller
 287500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 287500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 287500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 287500: system.cpu.decode: Passing on inst: 0/1.1/5/59 pc: 0x10180 (nop) inputIndex: 0 output_index: 0
 287500: system.cpu.decode: Passing on inst: 0/1.1/5/60 pc: 0x10184 (nop) inputIndex: 1 output_index: 1
 287500: system.cpu.decode: Wrapping
 287500: system.cpu.activity: Activity: 2
 287500: system.cpu.fetch2: Scheduled Thread: 0
 287500: global: Arm inst: 0x1e320f000.
 287500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10188
 287500: system.cpu.fetch2: decoder inst 0/1.1/5/61 pc: 0x10188 (nop)
 287500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x10188=>0x1018c).(0=>1) inst: 0/1.1/5/61 pc: 0x10188 (nop)
 287500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/61 pc: 0x10188 (nop)
 287500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0xc lineBaseAddr: 0x10180 lineWidth: 0x40
 287500: global: Arm inst: 0x1e320f000.
 287500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1018c
 287500: system.cpu.fetch2: decoder inst 0/1.1/5/62 pc: 0x1018c (nop)
 287500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x1018c=>0x10190).(0=>1) inst: 0/1.1/5/62 pc: 0x1018c (nop)
 287500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/62 pc: 0x1018c (nop)
 287500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x10180 lineWidth: 0x40
 287500: system.cpu.activity: Activity: 3
 287500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 287500: system.cpu.fetch1.requests: MinorTrace: lines=
 287500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 287500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 287500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 287500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/61,0/1.1/5/62)
 287500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 287500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/61,0/1.1/5/62),(0/1.1/5/59.59,0/1.1/5/60.60)
 287500: system.cpu.decode: MinorTrace: insts=(0/1.1/5/59.59,0/1.1/5/60.60)
 287500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 287500: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/59.59,0/1.1/5/60.60),-
 287500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 287500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 287500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 287500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 287500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 287500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 287500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 287500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 287500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 287500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 287500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 287500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 287500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 287500: system.cpu.execute.fu.6: MinorTrace: insts=-
 287500: system.cpu.execute.fu.7: MinorTrace: insts=-
 287500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 287500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 287500: system.cpu.eToF1: MinorTrace: branch=-,-
 287500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 287500: system.cpu.activity: Activity: 2
 287500: system.cpu.activity: Stage 0 already inactive.
 287500: system.cpu.activity: Stage 1 already inactive.
 287500: system.cpu.activity: Activity: 1
 287500: system.cpu.activity: Stage 3 already inactive.
 287500: system.cpu.activity: Stage 4 already inactive.
 287500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 288000
 288000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [1c0:1ff] IF
 288000: system.cpu.icache: createMissPacket: created ReadCleanReq [1c0:1ff] IF from ReadReq [1c0:1ff] IF
 288000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [1c0:1ff] IF
 288000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [1c0:1ff] IF
 288000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 288000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 288000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [1c0:1ff] IF SF size: 0 lat: 1
 288000: system.membus: forwardTiming for ReadCleanReq [1c0:1ff] IF
 288000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 448 size 64
 288000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 288000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 288000: system.mem_ctrls: Address: 448 Rank 0 Bank 0 Row 0
 288000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 288000: system.mem_ctrls: Adding to read queue
 288000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 448 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 288000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 288000: system.mem_ctrls: Request scheduled immediately
 288000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 288000
 288000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 289000
 288000: system.membus.reqLayer0: The crossbar layer is now busy from tick 288000 to 289000
 288000: system.mem_ctrls: QoS Turnarounds selected state READ 
 288000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 288000: system.mem_ctrls: Single request, going to a free rank
 288000: system.mem_ctrls: Timing access to addr 448, rank/bank/row 0 0 0
 288000: system.mem_ctrls: Access to 448, ready at 306750 next burst at 293000.
 288000: system.mem_ctrls: 231,RD,0,0
 288000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 448 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 288000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 288000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 306750
 288000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 288000
 288000: system.mem_ctrls: QoS Turnarounds selected state READ 
 288000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 288000: system.cpu.execute: No interrupt controller
 288000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 288000: system.cpu.execute: Attempting to issue [tid:0]
 288000: system.cpu.execute: Trying to issue inst: 0/1.1/5/59.59 pc: 0x10180 (nop) to FU: 0
 288000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 288000: system.cpu.execute: Issuing inst: 0/1.1/5/59.59 pc: 0x10180 (nop) into FU 0
 288000: system.cpu.activity: Activity: 2
 288000: system.cpu.execute: MinorInst: id=0/1.1/5/59.59 addr=0x10180 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 288000: system.cpu.execute: Stepping to next inst inputIndex: 1
 288000: system.cpu.execute: Trying to issue inst: 0/1.1/5/60.60 pc: 0x10184 (nop) to FU: 0
 288000: system.cpu.execute: Can't issue as FU: 0 is already busy
 288000: system.cpu.execute: Trying to issue inst: 0/1.1/5/60.60 pc: 0x10184 (nop) to FU: 1
 288000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 288000: system.cpu.execute: Issuing inst: 0/1.1/5/60.60 pc: 0x10184 (nop) into FU 1
 288000: system.cpu.execute: MinorInst: id=0/1.1/5/60.60 addr=0x10184 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 288000: system.cpu.execute: Reached inst issue limit
 288000: system.cpu.execute: Stepping to next inst inputIndex: 2
 288000: system.cpu.execute: Wrapping
 288000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/5/59.59 pc: 0x10180 (nop)
 288000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 288000: system.cpu: Event wakeup from stage 4
 288000: system.cpu.activity: Activity: 3
 288000: system.cpu.decode: Passing on inst: 0/1.1/5/61 pc: 0x10188 (nop) inputIndex: 0 output_index: 0
 288000: system.cpu.decode: Passing on inst: 0/1.1/5/62 pc: 0x1018c (nop) inputIndex: 1 output_index: 1
 288000: system.cpu.decode: Wrapping
 288000: system.cpu.fetch2: Scheduled Thread: 0
 288000: global: Arm inst: 0x1e320f000.
 288000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10190
 288000: system.cpu.fetch2: decoder inst 0/1.1/5/63 pc: 0x10190 (nop)
 288000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x10190=>0x10194).(0=>1) inst: 0/1.1/5/63 pc: 0x10190 (nop)
 288000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/63 pc: 0x10190 (nop)
 288000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x10180 lineWidth: 0x40
 288000: global: Arm inst: 0x1e320f000.
 288000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10194
 288000: system.cpu.fetch2: decoder inst 0/1.1/5/64 pc: 0x10194 (nop)
 288000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x10194=>0x10198).(0=>1) inst: 0/1.1/5/64 pc: 0x10194 (nop)
 288000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/64 pc: 0x10194 (nop)
 288000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x10180 lineWidth: 0x40
 288000: system.cpu.activity: Activity: 4
 288000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 288000: system.cpu.fetch1.requests: MinorTrace: lines=
 288000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 288000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 288000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 288000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/63,0/1.1/5/64)
 288000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 288000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/63,0/1.1/5/64),(0/1.1/5/61.61,0/1.1/5/62.62)
 288000: system.cpu.decode: MinorTrace: insts=(0/1.1/5/61.61,0/1.1/5/62.62)
 288000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 288000: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/61.61,0/1.1/5/62.62),(0/1.1/5/59.59,0/1.1/5/60.60)
 288000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 288000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 288000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 288000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 288000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 288000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 288000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 288000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/59.59,-,-
 288000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/60.60,-,-
 288000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 288000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 288000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 288000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 288000: system.cpu.execute.fu.6: MinorTrace: insts=-
 288000: system.cpu.execute.fu.7: MinorTrace: insts=-
 288000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/59.59,0/1.1/5/60.60,,,,,,,,,,,,,,,,,,,,,,,,,,,
 288000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 288000: system.cpu.eToF1: MinorTrace: branch=-,-
 288000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 288000: system.cpu.activity: Activity: 3
 288000: system.cpu.activity: Stage 0 already inactive.
 288000: system.cpu.activity: Stage 1 already inactive.
 288000: system.cpu.activity: Activity: 2
 288000: system.cpu.activity: Stage 3 already inactive.
 288000: system.cpu.activity: Activity: 1
 288000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 288500
 288500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 288500: system.cpu.execute: No interrupt controller
 288500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 288500: system.cpu.execute: Attempting to issue [tid:0]
 288500: system.cpu.execute: Trying to issue inst: 0/1.1/5/61.61 pc: 0x10188 (nop) to FU: 0
 288500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 288500: system.cpu.execute: Issuing inst: 0/1.1/5/61.61 pc: 0x10188 (nop) into FU 0
 288500: system.cpu.activity: Activity: 2
 288500: system.cpu.execute: MinorInst: id=0/1.1/5/61.61 addr=0x10188 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 288500: system.cpu.execute: Stepping to next inst inputIndex: 1
 288500: system.cpu.execute: Trying to issue inst: 0/1.1/5/62.62 pc: 0x1018c (nop) to FU: 0
 288500: system.cpu.execute: Can't issue as FU: 0 is already busy
 288500: system.cpu.execute: Trying to issue inst: 0/1.1/5/62.62 pc: 0x1018c (nop) to FU: 1
 288500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 288500: system.cpu.execute: Issuing inst: 0/1.1/5/62.62 pc: 0x1018c (nop) into FU 1
 288500: system.cpu.execute: MinorInst: id=0/1.1/5/62.62 addr=0x1018c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 288500: system.cpu.execute: Reached inst issue limit
 288500: system.cpu.execute: Stepping to next inst inputIndex: 2
 288500: system.cpu.execute: Wrapping
 288500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/5/59.59 pc: 0x10180 (nop)
 288500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 288500: system.cpu: Event wakeup from stage 4
 288500: system.cpu.activity: Activity: 3
 288500: system.cpu.decode: Passing on inst: 0/1.1/5/63 pc: 0x10190 (nop) inputIndex: 0 output_index: 0
 288500: system.cpu.decode: Passing on inst: 0/1.1/5/64 pc: 0x10194 (nop) inputIndex: 1 output_index: 1
 288500: system.cpu.decode: Wrapping
 288500: system.cpu.fetch2: Scheduled Thread: 0
 288500: global: Arm inst: 0x1e320f000.
 288500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10198
 288500: system.cpu.fetch2: decoder inst 0/1.1/5/65 pc: 0x10198 (nop)
 288500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x10198=>0x1019c).(0=>1) inst: 0/1.1/5/65 pc: 0x10198 (nop)
 288500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/65 pc: 0x10198 (nop)
 288500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x10180 lineWidth: 0x40
 288500: global: Arm inst: 0x1e320f000.
 288500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1019c
 288500: system.cpu.fetch2: decoder inst 0/1.1/5/66 pc: 0x1019c (nop)
 288500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x1019c=>0x101a0).(0=>1) inst: 0/1.1/5/66 pc: 0x1019c (nop)
 288500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/66 pc: 0x1019c (nop)
 288500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x10180 lineWidth: 0x40
 288500: system.cpu.activity: Activity: 4
 288500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 288500: system.cpu.fetch1.requests: MinorTrace: lines=
 288500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 288500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 288500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 288500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/65,0/1.1/5/66)
 288500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 288500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/65,0/1.1/5/66),(0/1.1/5/63.63,0/1.1/5/64.64)
 288500: system.cpu.decode: MinorTrace: insts=(0/1.1/5/63.63,0/1.1/5/64.64)
 288500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 288500: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/63.63,0/1.1/5/64.64),(0/1.1/5/61.61,0/1.1/5/62.62)
 288500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 288500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 288500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 288500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 288500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 288500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 288500: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 288500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/61.61,0/1.1/5/59.59,-
 288500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/62.62,0/1.1/5/60.60,-
 288500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 288500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 288500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 288500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 288500: system.cpu.execute.fu.6: MinorTrace: insts=-
 288500: system.cpu.execute.fu.7: MinorTrace: insts=-
 288500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/59.59,0/1.1/5/60.60,0/1.1/5/61.61,0/1.1/5/62.62,,,,,,,,,,,,,,,,,,,,,,,,,
 288500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 288500: system.cpu.eToF1: MinorTrace: branch=-,-
 288500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 288500: system.cpu.activity: Activity: 3
 288500: system.cpu.activity: Stage 0 already inactive.
 288500: system.cpu.activity: Stage 1 already inactive.
 288500: system.cpu.activity: Activity: 2
 288500: system.cpu.activity: Stage 3 already inactive.
 288500: system.cpu.activity: Activity: 1
 288500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 289000
 289000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 289000: system.cpu.execute: No interrupt controller
 289000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 289000: system.cpu.execute: Attempting to issue [tid:0]
 289000: system.cpu.execute: Trying to issue inst: 0/1.1/5/63.63 pc: 0x10190 (nop) to FU: 0
 289000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 289000: system.cpu.execute: Issuing inst: 0/1.1/5/63.63 pc: 0x10190 (nop) into FU 0
 289000: system.cpu.activity: Activity: 2
 289000: system.cpu.execute: MinorInst: id=0/1.1/5/63.63 addr=0x10190 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 289000: system.cpu.execute: Stepping to next inst inputIndex: 1
 289000: system.cpu.execute: Trying to issue inst: 0/1.1/5/64.64 pc: 0x10194 (nop) to FU: 0
 289000: system.cpu.execute: Can't issue as FU: 0 is already busy
 289000: system.cpu.execute: Trying to issue inst: 0/1.1/5/64.64 pc: 0x10194 (nop) to FU: 1
 289000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 289000: system.cpu.execute: Issuing inst: 0/1.1/5/64.64 pc: 0x10194 (nop) into FU 1
 289000: system.cpu.execute: MinorInst: id=0/1.1/5/64.64 addr=0x10194 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 289000: system.cpu.execute: Reached inst issue limit
 289000: system.cpu.execute: Stepping to next inst inputIndex: 2
 289000: system.cpu.execute: Wrapping
 289000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 289000: system.cpu: Event wakeup from stage 4
 289000: system.cpu.activity: Activity: 3
 289000: system.cpu.decode: Passing on inst: 0/1.1/5/65 pc: 0x10198 (nop) inputIndex: 0 output_index: 0
 289000: system.cpu.decode: Passing on inst: 0/1.1/5/66 pc: 0x1019c (nop) inputIndex: 1 output_index: 1
 289000: system.cpu.decode: Wrapping
 289000: system.cpu.fetch2: Scheduled Thread: 0
 289000: global: Arm inst: 0x1e320f000.
 289000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101a0
 289000: system.cpu.fetch2: decoder inst 0/1.1/5/67 pc: 0x101a0 (nop)
 289000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x101a0=>0x101a4).(0=>1) inst: 0/1.1/5/67 pc: 0x101a0 (nop)
 289000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/67 pc: 0x101a0 (nop)
 289000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x10180 lineWidth: 0x40
 289000: global: Arm inst: 0x1e320f000.
 289000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101a4
 289000: system.cpu.fetch2: decoder inst 0/1.1/5/68 pc: 0x101a4 (nop)
 289000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x101a4=>0x101a8).(0=>1) inst: 0/1.1/5/68 pc: 0x101a4 (nop)
 289000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/68 pc: 0x101a4 (nop)
 289000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x10180 lineWidth: 0x40
 289000: system.cpu.activity: Activity: 4
 289000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 289000: system.cpu.fetch1.requests: MinorTrace: lines=
 289000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 289000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 289000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 289000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/67,0/1.1/5/68)
 289000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 289000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/67,0/1.1/5/68),(0/1.1/5/65.65,0/1.1/5/66.66)
 289000: system.cpu.decode: MinorTrace: insts=(0/1.1/5/65.65,0/1.1/5/66.66)
 289000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 289000: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/65.65,0/1.1/5/66.66),(0/1.1/5/63.63,0/1.1/5/64.64)
 289000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 289000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 289000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 289000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 289000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 289000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 289000: system.cpu.execute: MinorTrace: insts=(0/1.1/4/57.57,0/1.1/4/58.58) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 289000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/63.63,0/1.1/5/61.61,0/1.1/5/59.59
 289000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/64.64,0/1.1/5/62.62,0/1.1/5/60.60
 289000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 289000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 289000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 289000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 289000: system.cpu.execute.fu.6: MinorTrace: insts=-
 289000: system.cpu.execute.fu.7: MinorTrace: insts=-
 289000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/59.59,0/1.1/5/60.60,0/1.1/5/61.61,0/1.1/5/62.62,0/1.1/5/63.63,0/1.1/5/64.64,,,,,,,,,,,,,,,,,,,,,,,
 289000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 289000: system.cpu.eToF1: MinorTrace: branch=-,-
 289000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 289000: system.cpu.activity: Activity: 3
 289000: system.cpu.activity: Stage 0 already inactive.
 289000: system.cpu.activity: Stage 1 already inactive.
 289000: system.cpu.activity: Activity: 2
 289000: system.cpu.activity: Stage 3 already inactive.
 289000: system.cpu.activity: Activity: 1
 289000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 289500
 289500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 289500: system.cpu.execute: No interrupt controller
 289500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 289500: system.cpu.execute: Attempting to commit [tid:0]
 289500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 289500: system.cpu.execute: Trying to commit canCommitInsts: 1
 289500: system.cpu.execute: Trying to commit from FUs
 289500: global: ExecContext setting PC: (0x10180=>0x10184).(0=>1)
 289500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 289500: system.cpu.execute: Committing inst: 0/1.1/5/59.59 pc: 0x10180 (nop)
 289500: system.cpu.execute: tryToBranch before: (0x10180=>0x10184).(0=>1) after: (0x10180=>0x10184).(0=>1)
 289500: system.cpu.execute: Advancing current PC from: (0x10180=>0x10184).(0=>1) to: (0x10184=>0x10188).(0=>1)
 289500: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/59.59
 289500: system.cpu.execute: Completed inst: 0/1.1/5/59.59 pc: 0x10180 (nop)
 289500: system.cpu A0 T0 : @_start+232    :   nop                      : IntAlu :   FetchSeq=59  CPSeq=59  flags=(IsNop)
 289500: system.cpu.execute: Trying to commit canCommitInsts: 1
 289500: system.cpu.execute: Trying to commit from FUs
 289500: global: ExecContext setting PC: (0x10184=>0x10188).(0=>1)
 289500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 289500: system.cpu.execute: Committing inst: 0/1.1/5/60.60 pc: 0x10184 (nop)
 289500: system.cpu.execute: tryToBranch before: (0x10184=>0x10188).(0=>1) after: (0x10184=>0x10188).(0=>1)
 289500: system.cpu.execute: Advancing current PC from: (0x10184=>0x10188).(0=>1) to: (0x10188=>0x1018c).(0=>1)
 289500: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/60.60
 289500: system.cpu.execute: Completed inst: 0/1.1/5/60.60 pc: 0x10184 (nop)
 289500: system.cpu.execute: Reached inst commit limit
 289500: system.cpu A0 T0 : @_start+236    :   nop                      : IntAlu :   FetchSeq=60  CPSeq=60  flags=(IsNop)
 289500: system.cpu.execute: Attempting to issue [tid:0]
 289500: system.cpu.execute: Trying to issue inst: 0/1.1/5/65.65 pc: 0x10198 (nop) to FU: 0
 289500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 289500: system.cpu.execute: Issuing inst: 0/1.1/5/65.65 pc: 0x10198 (nop) into FU 0
 289500: system.cpu.activity: Activity: 2
 289500: system.cpu.execute: MinorInst: id=0/1.1/5/65.65 addr=0x10198 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 289500: system.cpu.execute: Stepping to next inst inputIndex: 1
 289500: system.cpu.execute: Trying to issue inst: 0/1.1/5/66.66 pc: 0x1019c (nop) to FU: 0
 289500: system.cpu.execute: Can't issue as FU: 0 is already busy
 289500: system.cpu.execute: Trying to issue inst: 0/1.1/5/66.66 pc: 0x1019c (nop) to FU: 1
 289500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 289500: system.cpu.execute: Issuing inst: 0/1.1/5/66.66 pc: 0x1019c (nop) into FU 1
 289500: system.cpu.execute: MinorInst: id=0/1.1/5/66.66 addr=0x1019c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 289500: system.cpu.execute: Reached inst issue limit
 289500: system.cpu.execute: Stepping to next inst inputIndex: 2
 289500: system.cpu.execute: Wrapping
 289500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 289500: system.cpu: Event wakeup from stage 4
 289500: system.cpu.activity: Activity: 3
 289500: system.cpu.decode: Passing on inst: 0/1.1/5/67 pc: 0x101a0 (nop) inputIndex: 0 output_index: 0
 289500: system.cpu.decode: Passing on inst: 0/1.1/5/68 pc: 0x101a4 (nop) inputIndex: 1 output_index: 1
 289500: system.cpu.decode: Wrapping
 289500: system.cpu.fetch2: Scheduled Thread: 0
 289500: global: Arm inst: 0x1e320f000.
 289500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101a8
 289500: system.cpu.fetch2: decoder inst 0/1.1/5/69 pc: 0x101a8 (nop)
 289500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x101a8=>0x101ac).(0=>1) inst: 0/1.1/5/69 pc: 0x101a8 (nop)
 289500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/69 pc: 0x101a8 (nop)
 289500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x10180 lineWidth: 0x40
 289500: global: Arm inst: 0x1e320f000.
 289500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101ac
 289500: system.cpu.fetch2: decoder inst 0/1.1/5/70 pc: 0x101ac (nop)
 289500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x101ac=>0x101b0).(0=>1) inst: 0/1.1/5/70 pc: 0x101ac (nop)
 289500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/70 pc: 0x101ac (nop)
 289500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x10180 lineWidth: 0x40
 289500: system.cpu.activity: Activity: 4
 289500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 289500: system.cpu.fetch1.requests: MinorTrace: lines=
 289500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 289500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 289500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 289500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/69,0/1.1/5/70)
 289500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 289500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/69,0/1.1/5/70),(0/1.1/5/67.67,0/1.1/5/68.68)
 289500: system.cpu.decode: MinorTrace: insts=(0/1.1/5/67.67,0/1.1/5/68.68)
 289500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 289500: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/67.67,0/1.1/5/68.68),(0/1.1/5/65.65,0/1.1/5/66.66)
 289500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 289500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 289500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 289500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 289500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 289500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 289500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/59.59,0/1.1/5/60.60) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 289500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/65.65,0/1.1/5/63.63,0/1.1/5/61.61
 289500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/66.66,0/1.1/5/64.64,0/1.1/5/62.62
 289500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 289500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 289500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 289500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 289500: system.cpu.execute.fu.6: MinorTrace: insts=-
 289500: system.cpu.execute.fu.7: MinorTrace: insts=-
 289500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/61.61,0/1.1/5/62.62,0/1.1/5/63.63,0/1.1/5/64.64,0/1.1/5/65.65,0/1.1/5/66.66,,,,,,,,,,,,,,,,,,,,,,,
 289500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 289500: system.cpu.eToF1: MinorTrace: branch=-,-
 289500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 289500: system.cpu.activity: Activity: 3
 289500: system.cpu.activity: Stage 0 already inactive.
 289500: system.cpu.activity: Stage 1 already inactive.
 289500: system.cpu.activity: Activity: 2
 289500: system.cpu.activity: Stage 3 already inactive.
 289500: system.cpu.activity: Activity: 1
 289500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 290000
 290000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 290000: system.cpu.execute: No interrupt controller
 290000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 290000: system.cpu.execute: Attempting to commit [tid:0]
 290000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 290000: system.cpu.execute: Trying to commit canCommitInsts: 1
 290000: system.cpu.execute: Trying to commit from FUs
 290000: global: ExecContext setting PC: (0x10188=>0x1018c).(0=>1)
 290000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 290000: system.cpu.execute: Committing inst: 0/1.1/5/61.61 pc: 0x10188 (nop)
 290000: system.cpu.execute: tryToBranch before: (0x10188=>0x1018c).(0=>1) after: (0x10188=>0x1018c).(0=>1)
 290000: system.cpu.execute: Advancing current PC from: (0x10188=>0x1018c).(0=>1) to: (0x1018c=>0x10190).(0=>1)
 290000: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/61.61
 290000: system.cpu.execute: Completed inst: 0/1.1/5/61.61 pc: 0x10188 (nop)
 290000: system.cpu A0 T0 : @_start+240    :   nop                      : IntAlu :   FetchSeq=61  CPSeq=61  flags=(IsNop)
 290000: system.cpu.execute: Trying to commit canCommitInsts: 1
 290000: system.cpu.execute: Trying to commit from FUs
 290000: global: ExecContext setting PC: (0x1018c=>0x10190).(0=>1)
 290000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 290000: system.cpu.execute: Committing inst: 0/1.1/5/62.62 pc: 0x1018c (nop)
 290000: system.cpu.execute: tryToBranch before: (0x1018c=>0x10190).(0=>1) after: (0x1018c=>0x10190).(0=>1)
 290000: system.cpu.execute: Advancing current PC from: (0x1018c=>0x10190).(0=>1) to: (0x10190=>0x10194).(0=>1)
 290000: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/62.62
 290000: system.cpu.execute: Completed inst: 0/1.1/5/62.62 pc: 0x1018c (nop)
 290000: system.cpu.execute: Reached inst commit limit
 290000: system.cpu A0 T0 : @_start+244    :   nop                      : IntAlu :   FetchSeq=62  CPSeq=62  flags=(IsNop)
 290000: system.cpu.execute: Attempting to issue [tid:0]
 290000: system.cpu.execute: Trying to issue inst: 0/1.1/5/67.67 pc: 0x101a0 (nop) to FU: 0
 290000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 290000: system.cpu.execute: Issuing inst: 0/1.1/5/67.67 pc: 0x101a0 (nop) into FU 0
 290000: system.cpu.activity: Activity: 2
 290000: system.cpu.execute: MinorInst: id=0/1.1/5/67.67 addr=0x101a0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 290000: system.cpu.execute: Stepping to next inst inputIndex: 1
 290000: system.cpu.execute: Trying to issue inst: 0/1.1/5/68.68 pc: 0x101a4 (nop) to FU: 0
 290000: system.cpu.execute: Can't issue as FU: 0 is already busy
 290000: system.cpu.execute: Trying to issue inst: 0/1.1/5/68.68 pc: 0x101a4 (nop) to FU: 1
 290000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 290000: system.cpu.execute: Issuing inst: 0/1.1/5/68.68 pc: 0x101a4 (nop) into FU 1
 290000: system.cpu.execute: MinorInst: id=0/1.1/5/68.68 addr=0x101a4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 290000: system.cpu.execute: Reached inst issue limit
 290000: system.cpu.execute: Stepping to next inst inputIndex: 2
 290000: system.cpu.execute: Wrapping
 290000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 290000: system.cpu: Event wakeup from stage 4
 290000: system.cpu.activity: Activity: 3
 290000: system.cpu.decode: Passing on inst: 0/1.1/5/69 pc: 0x101a8 (nop) inputIndex: 0 output_index: 0
 290000: system.cpu.decode: Passing on inst: 0/1.1/5/70 pc: 0x101ac (nop) inputIndex: 1 output_index: 1
 290000: system.cpu.decode: Wrapping
 290000: system.cpu.fetch2: Scheduled Thread: 0
 290000: global: Arm inst: 0x1e320f000.
 290000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101b0
 290000: system.cpu.fetch2: decoder inst 0/1.1/5/71 pc: 0x101b0 (nop)
 290000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x101b0=>0x101b4).(0=>1) inst: 0/1.1/5/71 pc: 0x101b0 (nop)
 290000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/71 pc: 0x101b0 (nop)
 290000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x10180 lineWidth: 0x40
 290000: global: Arm inst: 0x1e320f000.
 290000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101b4
 290000: system.cpu.fetch2: decoder inst 0/1.1/5/72 pc: 0x101b4 (nop)
 290000: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x101b4=>0x101b8).(0=>1) inst: 0/1.1/5/72 pc: 0x101b4 (nop)
 290000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/72 pc: 0x101b4 (nop)
 290000: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x10180 lineWidth: 0x40
 290000: system.cpu.activity: Activity: 4
 290000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 290000: system.cpu.fetch1.requests: MinorTrace: lines=
 290000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 290000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 290000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 290000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/71,0/1.1/5/72)
 290000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/5,R
 290000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/71,0/1.1/5/72),(0/1.1/5/69.69,0/1.1/5/70.70)
 290000: system.cpu.decode: MinorTrace: insts=(0/1.1/5/69.69,0/1.1/5/70.70)
 290000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 290000: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/69.69,0/1.1/5/70.70),(0/1.1/5/67.67,0/1.1/5/68.68)
 290000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 290000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 290000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 290000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 290000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 290000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 290000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/61.61,0/1.1/5/62.62) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 290000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/67.67,0/1.1/5/65.65,0/1.1/5/63.63
 290000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/68.68,0/1.1/5/66.66,0/1.1/5/64.64
 290000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 290000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 290000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 290000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 290000: system.cpu.execute.fu.6: MinorTrace: insts=-
 290000: system.cpu.execute.fu.7: MinorTrace: insts=-
 290000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/63.63,0/1.1/5/64.64,0/1.1/5/65.65,0/1.1/5/66.66,0/1.1/5/67.67,0/1.1/5/68.68,,,,,,,,,,,,,,,,,,,,,,,
 290000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 290000: system.cpu.eToF1: MinorTrace: branch=-,-
 290000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 290000: system.cpu.activity: Activity: 3
 290000: system.cpu.activity: Stage 0 already inactive.
 290000: system.cpu.activity: Stage 1 already inactive.
 290000: system.cpu.activity: Activity: 2
 290000: system.cpu.activity: Stage 3 already inactive.
 290000: system.cpu.activity: Activity: 1
 290000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 290500
 290500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 290500: system.cpu.execute: No interrupt controller
 290500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 290500: system.cpu.execute: Attempting to commit [tid:0]
 290500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 290500: system.cpu.execute: Trying to commit canCommitInsts: 1
 290500: system.cpu.execute: Trying to commit from FUs
 290500: global: ExecContext setting PC: (0x10190=>0x10194).(0=>1)
 290500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 290500: system.cpu.execute: Committing inst: 0/1.1/5/63.63 pc: 0x10190 (nop)
 290500: system.cpu.execute: tryToBranch before: (0x10190=>0x10194).(0=>1) after: (0x10190=>0x10194).(0=>1)
 290500: system.cpu.execute: Advancing current PC from: (0x10190=>0x10194).(0=>1) to: (0x10194=>0x10198).(0=>1)
 290500: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/63.63
 290500: system.cpu.execute: Completed inst: 0/1.1/5/63.63 pc: 0x10190 (nop)
 290500: system.cpu A0 T0 : @_start+248    :   nop                      : IntAlu :   FetchSeq=63  CPSeq=63  flags=(IsNop)
 290500: system.cpu.execute: Trying to commit canCommitInsts: 1
 290500: system.cpu.execute: Trying to commit from FUs
 290500: global: ExecContext setting PC: (0x10194=>0x10198).(0=>1)
 290500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 290500: system.cpu.execute: Committing inst: 0/1.1/5/64.64 pc: 0x10194 (nop)
 290500: system.cpu.execute: tryToBranch before: (0x10194=>0x10198).(0=>1) after: (0x10194=>0x10198).(0=>1)
 290500: system.cpu.execute: Advancing current PC from: (0x10194=>0x10198).(0=>1) to: (0x10198=>0x1019c).(0=>1)
 290500: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/64.64
 290500: system.cpu.execute: Completed inst: 0/1.1/5/64.64 pc: 0x10194 (nop)
 290500: system.cpu.execute: Reached inst commit limit
 290500: system.cpu A0 T0 : @_start+252    :   nop                      : IntAlu :   FetchSeq=64  CPSeq=64  flags=(IsNop)
 290500: system.cpu.execute: Attempting to issue [tid:0]
 290500: system.cpu.execute: Trying to issue inst: 0/1.1/5/69.69 pc: 0x101a8 (nop) to FU: 0
 290500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 290500: system.cpu.execute: Issuing inst: 0/1.1/5/69.69 pc: 0x101a8 (nop) into FU 0
 290500: system.cpu.activity: Activity: 2
 290500: system.cpu.execute: MinorInst: id=0/1.1/5/69.69 addr=0x101a8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 290500: system.cpu.execute: Stepping to next inst inputIndex: 1
 290500: system.cpu.execute: Trying to issue inst: 0/1.1/5/70.70 pc: 0x101ac (nop) to FU: 0
 290500: system.cpu.execute: Can't issue as FU: 0 is already busy
 290500: system.cpu.execute: Trying to issue inst: 0/1.1/5/70.70 pc: 0x101ac (nop) to FU: 1
 290500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 290500: system.cpu.execute: Issuing inst: 0/1.1/5/70.70 pc: 0x101ac (nop) into FU 1
 290500: system.cpu.execute: MinorInst: id=0/1.1/5/70.70 addr=0x101ac inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 290500: system.cpu.execute: Reached inst issue limit
 290500: system.cpu.execute: Stepping to next inst inputIndex: 2
 290500: system.cpu.execute: Wrapping
 290500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 290500: system.cpu: Event wakeup from stage 4
 290500: system.cpu.activity: Activity: 3
 290500: system.cpu.decode: Passing on inst: 0/1.1/5/71 pc: 0x101b0 (nop) inputIndex: 0 output_index: 0
 290500: system.cpu.decode: Passing on inst: 0/1.1/5/72 pc: 0x101b4 (nop) inputIndex: 1 output_index: 1
 290500: system.cpu.decode: Wrapping
 290500: system.cpu.fetch2: Scheduled Thread: 0
 290500: global: Arm inst: 0x1e320f000.
 290500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101b8
 290500: system.cpu.fetch2: decoder inst 0/1.1/5/73 pc: 0x101b8 (nop)
 290500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x101b8=>0x101bc).(0=>1) inst: 0/1.1/5/73 pc: 0x101b8 (nop)
 290500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/73 pc: 0x101b8 (nop)
 290500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x10180 lineWidth: 0x40
 290500: global: Arm inst: 0x1e320f000.
 290500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101bc
 290500: system.cpu.fetch2: decoder inst 0/1.1/5/74 pc: 0x101bc (nop)
 290500: system.cpu.fetch2: Instruction extracted from line 0/1.1/5 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x101bc=>0x101c0).(0=>1) inst: 0/1.1/5/74 pc: 0x101bc (nop)
 290500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/5/74 pc: 0x101bc (nop)
 290500: system.cpu.fetch2: Updated inputIndex value PC: (0x10180=>0x10184).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x10180 lineWidth: 0x40
 290500: system.cpu.fetch2: Wrapping
 290500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 290500: system.cpu.fetch1.requests: MinorTrace: lines=
 290500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 290500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 290500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 290500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/5/73,0/1.1/5/74)
 290500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 290500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/5/73,0/1.1/5/74),(0/1.1/5/71.71,0/1.1/5/72.72)
 290500: system.cpu.decode: MinorTrace: insts=(0/1.1/5/71.71,0/1.1/5/72.72)
 290500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 290500: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/71.71,0/1.1/5/72.72),(0/1.1/5/69.69,0/1.1/5/70.70)
 290500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 290500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 290500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 290500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 290500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 290500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 290500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/63.63,0/1.1/5/64.64) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 290500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/69.69,0/1.1/5/67.67,0/1.1/5/65.65
 290500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/70.70,0/1.1/5/68.68,0/1.1/5/66.66
 290500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 290500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 290500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 290500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 290500: system.cpu.execute.fu.6: MinorTrace: insts=-
 290500: system.cpu.execute.fu.7: MinorTrace: insts=-
 290500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/65.65,0/1.1/5/66.66,0/1.1/5/67.67,0/1.1/5/68.68,0/1.1/5/69.69,0/1.1/5/70.70,,,,,,,,,,,,,,,,,,,,,,,
 290500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 290500: system.cpu.eToF1: MinorTrace: branch=-,-
 290500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 290500: system.cpu.activity: Activity: 2
 290500: system.cpu.activity: Stage 0 already inactive.
 290500: system.cpu.activity: Stage 1 already inactive.
 290500: system.cpu.activity: Stage 2 already inactive.
 290500: system.cpu.activity: Stage 3 already inactive.
 290500: system.cpu.activity: Activity: 1
 290500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 291000
 291000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 291000: system.cpu.execute: No interrupt controller
 291000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 291000: system.cpu.execute: Attempting to commit [tid:0]
 291000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 291000: system.cpu.execute: Trying to commit canCommitInsts: 1
 291000: system.cpu.execute: Trying to commit from FUs
 291000: global: ExecContext setting PC: (0x10198=>0x1019c).(0=>1)
 291000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 291000: system.cpu.execute: Committing inst: 0/1.1/5/65.65 pc: 0x10198 (nop)
 291000: system.cpu.execute: tryToBranch before: (0x10198=>0x1019c).(0=>1) after: (0x10198=>0x1019c).(0=>1)
 291000: system.cpu.execute: Advancing current PC from: (0x10198=>0x1019c).(0=>1) to: (0x1019c=>0x101a0).(0=>1)
 291000: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/65.65
 291000: system.cpu.execute: Completed inst: 0/1.1/5/65.65 pc: 0x10198 (nop)
 291000: system.cpu A0 T0 : @_start+256    :   nop                      : IntAlu :   FetchSeq=65  CPSeq=65  flags=(IsNop)
 291000: system.cpu.execute: Trying to commit canCommitInsts: 1
 291000: system.cpu.execute: Trying to commit from FUs
 291000: global: ExecContext setting PC: (0x1019c=>0x101a0).(0=>1)
 291000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 291000: system.cpu.execute: Committing inst: 0/1.1/5/66.66 pc: 0x1019c (nop)
 291000: system.cpu.execute: tryToBranch before: (0x1019c=>0x101a0).(0=>1) after: (0x1019c=>0x101a0).(0=>1)
 291000: system.cpu.execute: Advancing current PC from: (0x1019c=>0x101a0).(0=>1) to: (0x101a0=>0x101a4).(0=>1)
 291000: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/66.66
 291000: system.cpu.execute: Completed inst: 0/1.1/5/66.66 pc: 0x1019c (nop)
 291000: system.cpu.execute: Reached inst commit limit
 291000: system.cpu A0 T0 : @_start+260    :   nop                      : IntAlu :   FetchSeq=66  CPSeq=66  flags=(IsNop)
 291000: system.cpu.execute: Attempting to issue [tid:0]
 291000: system.cpu.execute: Trying to issue inst: 0/1.1/5/71.71 pc: 0x101b0 (nop) to FU: 0
 291000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 291000: system.cpu.execute: Issuing inst: 0/1.1/5/71.71 pc: 0x101b0 (nop) into FU 0
 291000: system.cpu.activity: Activity: 2
 291000: system.cpu.execute: MinorInst: id=0/1.1/5/71.71 addr=0x101b0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 291000: system.cpu.execute: Stepping to next inst inputIndex: 1
 291000: system.cpu.execute: Trying to issue inst: 0/1.1/5/72.72 pc: 0x101b4 (nop) to FU: 0
 291000: system.cpu.execute: Can't issue as FU: 0 is already busy
 291000: system.cpu.execute: Trying to issue inst: 0/1.1/5/72.72 pc: 0x101b4 (nop) to FU: 1
 291000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 291000: system.cpu.execute: Issuing inst: 0/1.1/5/72.72 pc: 0x101b4 (nop) into FU 1
 291000: system.cpu.execute: MinorInst: id=0/1.1/5/72.72 addr=0x101b4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 291000: system.cpu.execute: Reached inst issue limit
 291000: system.cpu.execute: Stepping to next inst inputIndex: 2
 291000: system.cpu.execute: Wrapping
 291000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 291000: system.cpu: Event wakeup from stage 4
 291000: system.cpu.activity: Activity: 3
 291000: system.cpu.decode: Passing on inst: 0/1.1/5/73 pc: 0x101b8 (nop) inputIndex: 0 output_index: 0
 291000: system.cpu.decode: Passing on inst: 0/1.1/5/74 pc: 0x101bc (nop) inputIndex: 1 output_index: 1
 291000: system.cpu.decode: Wrapping
 291000: system.cpu.fetch2: Scheduled Thread: -1
 291000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 291000: system.cpu.fetch1.requests: MinorTrace: lines=
 291000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 291000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 291000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 291000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 291000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 291000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/5/73.73,0/1.1/5/74.74)
 291000: system.cpu.decode: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74)
 291000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 291000: system.cpu.dToE: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74),(0/1.1/5/71.71,0/1.1/5/72.72)
 291000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 291000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 291000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 291000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 291000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 291000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 291000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/65.65,0/1.1/5/66.66) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 291000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/71.71,0/1.1/5/69.69,0/1.1/5/67.67
 291000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/72.72,0/1.1/5/70.70,0/1.1/5/68.68
 291000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 291000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 291000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 291000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 291000: system.cpu.execute.fu.6: MinorTrace: insts=-
 291000: system.cpu.execute.fu.7: MinorTrace: insts=-
 291000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/67.67,0/1.1/5/68.68,0/1.1/5/69.69,0/1.1/5/70.70,0/1.1/5/71.71,0/1.1/5/72.72,,,,,,,,,,,,,,,,,,,,,,,
 291000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 291000: system.cpu.eToF1: MinorTrace: branch=-,-
 291000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 291000: system.cpu.activity: Activity: 2
 291000: system.cpu.activity: Stage 0 already inactive.
 291000: system.cpu.activity: Stage 1 already inactive.
 291000: system.cpu.activity: Stage 2 already inactive.
 291000: system.cpu.activity: Stage 3 already inactive.
 291000: system.cpu.activity: Activity: 1
 291000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 291500
 291500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 291500: system.cpu.execute: No interrupt controller
 291500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 291500: system.cpu.execute: Attempting to commit [tid:0]
 291500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 291500: system.cpu.execute: Trying to commit canCommitInsts: 1
 291500: system.cpu.execute: Trying to commit from FUs
 291500: global: ExecContext setting PC: (0x101a0=>0x101a4).(0=>1)
 291500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 291500: system.cpu.execute: Committing inst: 0/1.1/5/67.67 pc: 0x101a0 (nop)
 291500: system.cpu.execute: tryToBranch before: (0x101a0=>0x101a4).(0=>1) after: (0x101a0=>0x101a4).(0=>1)
 291500: system.cpu.execute: Advancing current PC from: (0x101a0=>0x101a4).(0=>1) to: (0x101a4=>0x101a8).(0=>1)
 291500: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/67.67
 291500: system.cpu.execute: Completed inst: 0/1.1/5/67.67 pc: 0x101a0 (nop)
 291500: system.cpu A0 T0 : @_start+264    :   nop                      : IntAlu :   FetchSeq=67  CPSeq=67  flags=(IsNop)
 291500: system.cpu.execute: Trying to commit canCommitInsts: 1
 291500: system.cpu.execute: Trying to commit from FUs
 291500: global: ExecContext setting PC: (0x101a4=>0x101a8).(0=>1)
 291500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 291500: system.cpu.execute: Committing inst: 0/1.1/5/68.68 pc: 0x101a4 (nop)
 291500: system.cpu.execute: tryToBranch before: (0x101a4=>0x101a8).(0=>1) after: (0x101a4=>0x101a8).(0=>1)
 291500: system.cpu.execute: Advancing current PC from: (0x101a4=>0x101a8).(0=>1) to: (0x101a8=>0x101ac).(0=>1)
 291500: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/68.68
 291500: system.cpu.execute: Completed inst: 0/1.1/5/68.68 pc: 0x101a4 (nop)
 291500: system.cpu.execute: Reached inst commit limit
 291500: system.cpu A0 T0 : @_start+268    :   nop                      : IntAlu :   FetchSeq=68  CPSeq=68  flags=(IsNop)
 291500: system.cpu.execute: Attempting to issue [tid:0]
 291500: system.cpu.execute: Trying to issue inst: 0/1.1/5/73.73 pc: 0x101b8 (nop) to FU: 0
 291500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 291500: system.cpu.execute: Issuing inst: 0/1.1/5/73.73 pc: 0x101b8 (nop) into FU 0
 291500: system.cpu.activity: Activity: 2
 291500: system.cpu.execute: MinorInst: id=0/1.1/5/73.73 addr=0x101b8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 291500: system.cpu.execute: Stepping to next inst inputIndex: 1
 291500: system.cpu.execute: Trying to issue inst: 0/1.1/5/74.74 pc: 0x101bc (nop) to FU: 0
 291500: system.cpu.execute: Can't issue as FU: 0 is already busy
 291500: system.cpu.execute: Trying to issue inst: 0/1.1/5/74.74 pc: 0x101bc (nop) to FU: 1
 291500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 291500: system.cpu.execute: Issuing inst: 0/1.1/5/74.74 pc: 0x101bc (nop) into FU 1
 291500: system.cpu.execute: MinorInst: id=0/1.1/5/74.74 addr=0x101bc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 291500: system.cpu.execute: Reached inst issue limit
 291500: system.cpu.execute: Stepping to next inst inputIndex: 2
 291500: system.cpu.execute: Wrapping
 291500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 291500: system.cpu: Event wakeup from stage 4
 291500: system.cpu.activity: Activity: 3
 291500: system.cpu.fetch2: Scheduled Thread: -1
 291500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 291500: system.cpu.fetch1.requests: MinorTrace: lines=
 291500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 291500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 291500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 291500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 291500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 291500: system.cpu.f2ToD: MinorTrace: insts=-,-
 291500: system.cpu.decode: MinorTrace: insts=-
 291500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 291500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/5/73.73,0/1.1/5/74.74)
 291500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 291500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 291500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 291500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 291500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 291500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 291500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/67.67,0/1.1/5/68.68) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 291500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/5/73.73,0/1.1/5/71.71,0/1.1/5/69.69
 291500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/5/74.74,0/1.1/5/72.72,0/1.1/5/70.70
 291500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 291500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 291500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 291500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 291500: system.cpu.execute.fu.6: MinorTrace: insts=-
 291500: system.cpu.execute.fu.7: MinorTrace: insts=-
 291500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/69.69,0/1.1/5/70.70,0/1.1/5/71.71,0/1.1/5/72.72,0/1.1/5/73.73,0/1.1/5/74.74,,,,,,,,,,,,,,,,,,,,,,,
 291500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 291500: system.cpu.eToF1: MinorTrace: branch=-,-
 291500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 291500: system.cpu.activity: Activity: 2
 291500: system.cpu.activity: Stage 0 already inactive.
 291500: system.cpu.activity: Stage 1 already inactive.
 291500: system.cpu.activity: Stage 2 already inactive.
 291500: system.cpu.activity: Stage 3 already inactive.
 291500: system.cpu.activity: Activity: 1
 291500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 292000
 292000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 292000: system.cpu.execute: No interrupt controller
 292000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 292000: system.cpu.execute: Attempting to commit [tid:0]
 292000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 292000: system.cpu.execute: Trying to commit canCommitInsts: 1
 292000: system.cpu.execute: Trying to commit from FUs
 292000: global: ExecContext setting PC: (0x101a8=>0x101ac).(0=>1)
 292000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 292000: system.cpu.execute: Committing inst: 0/1.1/5/69.69 pc: 0x101a8 (nop)
 292000: system.cpu.execute: tryToBranch before: (0x101a8=>0x101ac).(0=>1) after: (0x101a8=>0x101ac).(0=>1)
 292000: system.cpu.execute: Advancing current PC from: (0x101a8=>0x101ac).(0=>1) to: (0x101ac=>0x101b0).(0=>1)
 292000: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/69.69
 292000: system.cpu.execute: Completed inst: 0/1.1/5/69.69 pc: 0x101a8 (nop)
 292000: system.cpu A0 T0 : @_start+272    :   nop                      : IntAlu :   FetchSeq=69  CPSeq=69  flags=(IsNop)
 292000: system.cpu.execute: Trying to commit canCommitInsts: 1
 292000: system.cpu.execute: Trying to commit from FUs
 292000: global: ExecContext setting PC: (0x101ac=>0x101b0).(0=>1)
 292000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 292000: system.cpu.execute: Committing inst: 0/1.1/5/70.70 pc: 0x101ac (nop)
 292000: system.cpu.execute: tryToBranch before: (0x101ac=>0x101b0).(0=>1) after: (0x101ac=>0x101b0).(0=>1)
 292000: system.cpu.execute: Advancing current PC from: (0x101ac=>0x101b0).(0=>1) to: (0x101b0=>0x101b4).(0=>1)
 292000: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/70.70
 292000: system.cpu.execute: Completed inst: 0/1.1/5/70.70 pc: 0x101ac (nop)
 292000: system.cpu.execute: Reached inst commit limit
 292000: system.cpu A0 T0 : @_start+276    :   nop                      : IntAlu :   FetchSeq=70  CPSeq=70  flags=(IsNop)
 292000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 292000: system.cpu: Event wakeup from stage 4
 292000: system.cpu.activity: Activity: 2
 292000: system.cpu.fetch2: Scheduled Thread: -1
 292000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 292000: system.cpu.fetch1.requests: MinorTrace: lines=
 292000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 292000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 292000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 292000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 292000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 292000: system.cpu.f2ToD: MinorTrace: insts=-,-
 292000: system.cpu.decode: MinorTrace: insts=-
 292000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 292000: system.cpu.dToE: MinorTrace: insts=-,-
 292000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 292000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 292000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 292000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 292000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 292000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 292000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/69.69,0/1.1/5/70.70) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 292000: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/5/73.73,0/1.1/5/71.71
 292000: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/5/74.74,0/1.1/5/72.72
 292000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 292000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 292000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 292000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 292000: system.cpu.execute.fu.6: MinorTrace: insts=-
 292000: system.cpu.execute.fu.7: MinorTrace: insts=-
 292000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/71.71,0/1.1/5/72.72,0/1.1/5/73.73,0/1.1/5/74.74,,,,,,,,,,,,,,,,,,,,,,,,,
 292000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 292000: system.cpu.eToF1: MinorTrace: branch=-,-
 292000: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
 292000: system.cpu.activity: Activity: 1
 292000: system.cpu.activity: Stage 0 already inactive.
 292000: system.cpu.activity: Stage 1 already inactive.
 292000: system.cpu.activity: Stage 2 already inactive.
 292000: system.cpu.activity: Stage 3 already inactive.
 292000: system.cpu.activity: Activity: 0
 292000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 292500
 292500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 292500: system.cpu.execute: No interrupt controller
 292500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 292500: system.cpu.execute: Attempting to commit [tid:0]
 292500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 292500: system.cpu.execute: Trying to commit canCommitInsts: 1
 292500: system.cpu.execute: Trying to commit from FUs
 292500: global: ExecContext setting PC: (0x101b0=>0x101b4).(0=>1)
 292500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 292500: system.cpu.execute: Committing inst: 0/1.1/5/71.71 pc: 0x101b0 (nop)
 292500: system.cpu.execute: tryToBranch before: (0x101b0=>0x101b4).(0=>1) after: (0x101b0=>0x101b4).(0=>1)
 292500: system.cpu.execute: Advancing current PC from: (0x101b0=>0x101b4).(0=>1) to: (0x101b4=>0x101b8).(0=>1)
 292500: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/71.71
 292500: system.cpu.execute: Completed inst: 0/1.1/5/71.71 pc: 0x101b0 (nop)
 292500: system.cpu A0 T0 : @_start+280    :   nop                      : IntAlu :   FetchSeq=71  CPSeq=71  flags=(IsNop)
 292500: system.cpu.execute: Trying to commit canCommitInsts: 1
 292500: system.cpu.execute: Trying to commit from FUs
 292500: global: ExecContext setting PC: (0x101b4=>0x101b8).(0=>1)
 292500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 292500: system.cpu.execute: Committing inst: 0/1.1/5/72.72 pc: 0x101b4 (nop)
 292500: system.cpu.execute: tryToBranch before: (0x101b4=>0x101b8).(0=>1) after: (0x101b4=>0x101b8).(0=>1)
 292500: system.cpu.execute: Advancing current PC from: (0x101b4=>0x101b8).(0=>1) to: (0x101b8=>0x101bc).(0=>1)
 292500: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/72.72
 292500: system.cpu.execute: Completed inst: 0/1.1/5/72.72 pc: 0x101b4 (nop)
 292500: system.cpu.execute: Reached inst commit limit
 292500: system.cpu A0 T0 : @_start+284    :   nop                      : IntAlu :   FetchSeq=72  CPSeq=72  flags=(IsNop)
 292500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 292500: system.cpu: Event wakeup from stage 4
 292500: system.cpu.activity: Activity: 1
 292500: system.cpu.fetch2: Scheduled Thread: -1
 292500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 292500: system.cpu.fetch1.requests: MinorTrace: lines=
 292500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 292500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 292500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 292500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 292500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 292500: system.cpu.f2ToD: MinorTrace: insts=-,-
 292500: system.cpu.decode: MinorTrace: insts=-
 292500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 292500: system.cpu.dToE: MinorTrace: insts=-,-
 292500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 292500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 292500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 292500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 292500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 292500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 292500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/71.71,0/1.1/5/72.72) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 292500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/5/73.73
 292500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/5/74.74
 292500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 292500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 292500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 292500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 292500: system.cpu.execute.fu.6: MinorTrace: insts=-
 292500: system.cpu.execute.fu.7: MinorTrace: insts=-
 292500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/5/73.73,0/1.1/5/74.74,,,,,,,,,,,,,,,,,,,,,,,,,,,
 292500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 292500: system.cpu.eToF1: MinorTrace: branch=-,-
 292500: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
 292500: system.cpu.activity: Stage 0 already inactive.
 292500: system.cpu.activity: Stage 1 already inactive.
 292500: system.cpu.activity: Stage 2 already inactive.
 292500: system.cpu.activity: Stage 3 already inactive.
 292500: system.cpu.activity: Activity: 0
 292500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 293000
 293000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 293000: system.cpu.execute: No interrupt controller
 293000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 293000: system.cpu.execute: Attempting to commit [tid:0]
 293000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 293000: system.cpu.execute: Trying to commit canCommitInsts: 1
 293000: system.cpu.execute: Trying to commit from FUs
 293000: global: ExecContext setting PC: (0x101b8=>0x101bc).(0=>1)
 293000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 293000: system.cpu.execute: Committing inst: 0/1.1/5/73.73 pc: 0x101b8 (nop)
 293000: system.cpu.execute: tryToBranch before: (0x101b8=>0x101bc).(0=>1) after: (0x101b8=>0x101bc).(0=>1)
 293000: system.cpu.execute: Advancing current PC from: (0x101b8=>0x101bc).(0=>1) to: (0x101bc=>0x101c0).(0=>1)
 293000: system.cpu.execute: Unstalling 0 for inst 0/1.1/5/73.73
 293000: system.cpu.execute: Completed inst: 0/1.1/5/73.73 pc: 0x101b8 (nop)
 293000: system.cpu A0 T0 : @_start+288    :   nop                      : IntAlu :   FetchSeq=73  CPSeq=73  flags=(IsNop)
 293000: system.cpu.execute: Trying to commit canCommitInsts: 1
 293000: system.cpu.execute: Trying to commit from FUs
 293000: global: ExecContext setting PC: (0x101bc=>0x101c0).(0=>1)
 293000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 293000: system.cpu.execute: Committing inst: 0/1.1/5/74.74 pc: 0x101bc (nop)
 293000: system.cpu.execute: tryToBranch before: (0x101bc=>0x101c0).(0=>1) after: (0x101bc=>0x101c0).(0=>1)
 293000: system.cpu.execute: Advancing current PC from: (0x101bc=>0x101c0).(0=>1) to: (0x101c0=>0x101c4).(0=>1)
 293000: system.cpu.execute: Unstalling 1 for inst 0/1.1/5/74.74
 293000: system.cpu.execute: Completed inst: 0/1.1/5/74.74 pc: 0x101bc (nop)
 293000: system.cpu.execute: Reached inst commit limit
 293000: system.cpu A0 T0 : @_start+292    :   nop                      : IntAlu :   FetchSeq=74  CPSeq=74  flags=(IsNop)
 293000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 293000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 293000: system.cpu.fetch2: Scheduled Thread: -1
 293000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 293000: system.cpu.fetch1.requests: MinorTrace: lines=
 293000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/6
 293000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 293000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 293000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 293000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 293000: system.cpu.f2ToD: MinorTrace: insts=-,-
 293000: system.cpu.decode: MinorTrace: insts=-
 293000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 293000: system.cpu.dToE: MinorTrace: insts=-,-
 293000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 293000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 293000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 293000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 293000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 293000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 293000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 293000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 293000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 293000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 293000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 293000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 293000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 293000: system.cpu.execute.fu.6: MinorTrace: insts=-
 293000: system.cpu.execute.fu.7: MinorTrace: insts=-
 293000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 293000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 293000: system.cpu.eToF1: MinorTrace: branch=-,-
 293000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
 293000: global: Suspending as the processor is idle
 293000: system.cpu.activity: Stage 0 already inactive.
 293000: system.cpu.activity: Stage 1 already inactive.
 293000: system.cpu.activity: Stage 2 already inactive.
 293000: system.cpu.activity: Stage 3 already inactive.
 293000: system.cpu.activity: Stage 4 already inactive.
 306750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
 306750: system.mem_ctrls: number of read entries for rank 0 is 0
 306750: system.mem_ctrls: Responding to Address 448..  306750: global: IFetch from .cpu.inst of size 64 on address 0x1c0 C
 306750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 306750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 306750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 306750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 306750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 1c0 size 64 when 334750 ord: 1
 306750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 334750
 306750: system.mem_ctrls: Done
 334750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [1c0:1ff] IF
 334750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [1c0:1ff] IF
 334750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 334750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 334750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 1c0 size 64 when 337000 ord: 0
 334750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 337000
 334750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 340000
 334750: system.membus.respLayer1: The crossbar layer is now busy from tick 334750 to 340000
 337000: system.cpu.icache: recvTimingResp: Handling response ReadResp [1c0:1ff] IF
 337000: system.cpu.icache: Block for addr 0x1c0 being updated in Cache
 337000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x7 way: 0
 337000: system.cpu.icache: Block addr 0x1c0 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x7 way: 0
 337000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 1c0 size 64 when 338000 ord: 1
 337000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 338000
 337000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [1c0:1ff] IF
 338000: system.cpu.fetch1: recvTimingResp 1
 338000: system.cpu.fetch1: MinorLine: id=0/1.1/6 size=64 vaddr=0x101c0 paddr=0x1c0
 338000: system.cpu: Event wakeup from stage 1
 338000: system.cpu.activity: Activity: 1
 338000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 338500
 338500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 338500: system.cpu.execute: No interrupt controller
 338500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 338500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 338500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 338500: system.cpu.fetch2: Scheduled Thread: -1
 338500: system.cpu.fetch1: Processing fetched line: 0/1.1/6
 338500: system.cpu.activity: Activity: 2
 338500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/6
 338500: system.cpu.fetch1.requests: MinorTrace: lines=
 338500: system.cpu.fetch1.transfers: MinorTrace: lines=
 338500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/6,-
 338500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 338500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 338500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 338500: system.cpu.f2ToD: MinorTrace: insts=-,-
 338500: system.cpu.decode: MinorTrace: insts=-
 338500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 338500: system.cpu.dToE: MinorTrace: insts=-,-
 338500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 338500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 338500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 338500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 338500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 338500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 338500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 338500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 338500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 338500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 338500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 338500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 338500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 338500: system.cpu.execute.fu.6: MinorTrace: insts=-
 338500: system.cpu.execute.fu.7: MinorTrace: insts=-
 338500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 338500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 338500: system.cpu.eToF1: MinorTrace: branch=-,-
 338500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 338500: system.cpu.activity: Stage 0 already inactive.
 338500: system.cpu.activity: Activity: 1
 338500: system.cpu.activity: Stage 2 already inactive.
 338500: system.cpu.activity: Stage 3 already inactive.
 338500: system.cpu.activity: Stage 4 already inactive.
 338500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 339000
 339000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 339000: system.cpu.execute: No interrupt controller
 339000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 339000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 339000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 339000: system.cpu.fetch2: Scheduled Thread: 0
 339000: global: Arm inst: 0x1e320f000.
 339000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101c0
 339000: system.cpu.fetch2: decoder inst 0/1.1/6/75 pc: 0x101c0 (nop)
 339000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x101c0=>0x101c4).(0=>1) inst: 0/1.1/6/75 pc: 0x101c0 (nop)
 339000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/75 pc: 0x101c0 (nop)
 339000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x101c0 lineWidth: 0x40
 339000: global: Arm inst: 0x1e320f000.
 339000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101c4
 339000: system.cpu.fetch2: decoder inst 0/1.1/6/76 pc: 0x101c4 (nop)
 339000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x101c4=>0x101c8).(0=>1) inst: 0/1.1/6/76 pc: 0x101c4 (nop)
 339000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/76 pc: 0x101c4 (nop)
 339000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x101c0 lineWidth: 0x40
 339000: system.cpu.activity: Activity: 2
 339000: system.cpu.activity: Activity: 3
 339000: system.cpu.fetch1: Fetching from thread 0
 339000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/7 addr: 0x10200 pc: (0x10200=>0x10204).(0=>1) line_offset: 0 request_size: 64
 339000: system.cpu.fetch1: Submitting ITLB request
 339000: system.cpu.workload: Translating: 0x10200->0x200
 339000: system.cpu.itb: Translation returning delay=0 fault=0
 339000: system.cpu.fetch1: Got ITLB response
 339000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x5 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x6 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x7 way: 0

 339000: system.cpu.icache: access for ReadReq [200:23f] IF miss
 339000: system.cpu.icache.mem_side: Scheduling send event at 340000
 339000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 340000
 339000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/7
 339000: system.cpu: Event wakeup from stage 1
 339000: system.cpu.activity: Activity: 4
 339000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 339000: system.cpu.fetch1.requests: MinorTrace: lines=
 339000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 339000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/6
 339000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 339000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/75,0/1.1/6/76)
 339000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 339000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/75,0/1.1/6/76),-
 339000: system.cpu.decode: MinorTrace: insts=-
 339000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 339000: system.cpu.dToE: MinorTrace: insts=-,-
 339000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 339000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 339000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 339000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 339000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 339000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 339000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 339000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 339000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 339000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 339000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 339000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 339000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 339000: system.cpu.execute.fu.6: MinorTrace: insts=-
 339000: system.cpu.execute.fu.7: MinorTrace: insts=-
 339000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 339000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 339000: system.cpu.eToF1: MinorTrace: branch=-,-
 339000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 339000: system.cpu.activity: Activity: 3
 339000: system.cpu.activity: Stage 0 already inactive.
 339000: system.cpu.activity: Activity: 2
 339000: system.cpu.activity: Activity: 1
 339000: system.cpu.activity: Stage 3 already inactive.
 339000: system.cpu.activity: Stage 4 already inactive.
 339000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 339500
 339500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 339500: system.cpu.execute: No interrupt controller
 339500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 339500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 339500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 339500: system.cpu.decode: Passing on inst: 0/1.1/6/75 pc: 0x101c0 (nop) inputIndex: 0 output_index: 0
 339500: system.cpu.decode: Passing on inst: 0/1.1/6/76 pc: 0x101c4 (nop) inputIndex: 1 output_index: 1
 339500: system.cpu.decode: Wrapping
 339500: system.cpu.activity: Activity: 2
 339500: system.cpu.fetch2: Scheduled Thread: 0
 339500: global: Arm inst: 0x1e320f000.
 339500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101c8
 339500: system.cpu.fetch2: decoder inst 0/1.1/6/77 pc: 0x101c8 (nop)
 339500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x101c8=>0x101cc).(0=>1) inst: 0/1.1/6/77 pc: 0x101c8 (nop)
 339500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/77 pc: 0x101c8 (nop)
 339500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0xc lineBaseAddr: 0x101c0 lineWidth: 0x40
 339500: global: Arm inst: 0x1e320f000.
 339500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101cc
 339500: system.cpu.fetch2: decoder inst 0/1.1/6/78 pc: 0x101cc (nop)
 339500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x101cc=>0x101d0).(0=>1) inst: 0/1.1/6/78 pc: 0x101cc (nop)
 339500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/78 pc: 0x101cc (nop)
 339500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x101c0 lineWidth: 0x40
 339500: system.cpu.activity: Activity: 3
 339500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 339500: system.cpu.fetch1.requests: MinorTrace: lines=
 339500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 339500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 339500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 339500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/77,0/1.1/6/78)
 339500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 339500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/77,0/1.1/6/78),(0/1.1/6/75.75,0/1.1/6/76.76)
 339500: system.cpu.decode: MinorTrace: insts=(0/1.1/6/75.75,0/1.1/6/76.76)
 339500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 339500: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/75.75,0/1.1/6/76.76),-
 339500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 339500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 339500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 339500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 339500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 339500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 339500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 339500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 339500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 339500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 339500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 339500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 339500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 339500: system.cpu.execute.fu.6: MinorTrace: insts=-
 339500: system.cpu.execute.fu.7: MinorTrace: insts=-
 339500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 339500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 339500: system.cpu.eToF1: MinorTrace: branch=-,-
 339500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 339500: system.cpu.activity: Activity: 2
 339500: system.cpu.activity: Stage 0 already inactive.
 339500: system.cpu.activity: Stage 1 already inactive.
 339500: system.cpu.activity: Activity: 1
 339500: system.cpu.activity: Stage 3 already inactive.
 339500: system.cpu.activity: Stage 4 already inactive.
 339500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 340000
 340000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [200:23f] IF
 340000: system.cpu.icache: createMissPacket: created ReadCleanReq [200:23f] IF from ReadReq [200:23f] IF
 340000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [200:23f] IF
 340000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [200:23f] IF
 340000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 340000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 340000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [200:23f] IF SF size: 0 lat: 1
 340000: system.membus: forwardTiming for ReadCleanReq [200:23f] IF
 340000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 512 size 64
 340000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 340000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 340000: system.mem_ctrls: Address: 512 Rank 0 Bank 0 Row 0
 340000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 340000: system.mem_ctrls: Adding to read queue
 340000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 512 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 340000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 340000: system.mem_ctrls: Request scheduled immediately
 340000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 340000
 340000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 341000
 340000: system.membus.reqLayer0: The crossbar layer is now busy from tick 340000 to 341000
 340000: system.mem_ctrls: QoS Turnarounds selected state READ 
 340000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 340000: system.mem_ctrls: Single request, going to a free rank
 340000: system.mem_ctrls: Timing access to addr 512, rank/bank/row 0 0 0
 340000: system.mem_ctrls: Access to 512, ready at 358750 next burst at 345000.
 340000: system.mem_ctrls: 272,RD,0,0
 340000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 512 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 340000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 340000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 358750
 340000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 340000
 340000: system.mem_ctrls: QoS Turnarounds selected state READ 
 340000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 340000: system.cpu.execute: No interrupt controller
 340000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 340000: system.cpu.execute: Attempting to issue [tid:0]
 340000: system.cpu.execute: Trying to issue inst: 0/1.1/6/75.75 pc: 0x101c0 (nop) to FU: 0
 340000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 340000: system.cpu.execute: Issuing inst: 0/1.1/6/75.75 pc: 0x101c0 (nop) into FU 0
 340000: system.cpu.activity: Activity: 2
 340000: system.cpu.execute: MinorInst: id=0/1.1/6/75.75 addr=0x101c0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 340000: system.cpu.execute: Stepping to next inst inputIndex: 1
 340000: system.cpu.execute: Trying to issue inst: 0/1.1/6/76.76 pc: 0x101c4 (nop) to FU: 0
 340000: system.cpu.execute: Can't issue as FU: 0 is already busy
 340000: system.cpu.execute: Trying to issue inst: 0/1.1/6/76.76 pc: 0x101c4 (nop) to FU: 1
 340000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 340000: system.cpu.execute: Issuing inst: 0/1.1/6/76.76 pc: 0x101c4 (nop) into FU 1
 340000: system.cpu.execute: MinorInst: id=0/1.1/6/76.76 addr=0x101c4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 340000: system.cpu.execute: Reached inst issue limit
 340000: system.cpu.execute: Stepping to next inst inputIndex: 2
 340000: system.cpu.execute: Wrapping
 340000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/6/75.75 pc: 0x101c0 (nop)
 340000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 340000: system.cpu: Event wakeup from stage 4
 340000: system.cpu.activity: Activity: 3
 340000: system.cpu.decode: Passing on inst: 0/1.1/6/77 pc: 0x101c8 (nop) inputIndex: 0 output_index: 0
 340000: system.cpu.decode: Passing on inst: 0/1.1/6/78 pc: 0x101cc (nop) inputIndex: 1 output_index: 1
 340000: system.cpu.decode: Wrapping
 340000: system.cpu.fetch2: Scheduled Thread: 0
 340000: global: Arm inst: 0x1e320f000.
 340000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101d0
 340000: system.cpu.fetch2: decoder inst 0/1.1/6/79 pc: 0x101d0 (nop)
 340000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x101d0=>0x101d4).(0=>1) inst: 0/1.1/6/79 pc: 0x101d0 (nop)
 340000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/79 pc: 0x101d0 (nop)
 340000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x101c0 lineWidth: 0x40
 340000: global: Arm inst: 0x1e320f000.
 340000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101d4
 340000: system.cpu.fetch2: decoder inst 0/1.1/6/80 pc: 0x101d4 (nop)
 340000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x101d4=>0x101d8).(0=>1) inst: 0/1.1/6/80 pc: 0x101d4 (nop)
 340000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/80 pc: 0x101d4 (nop)
 340000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x101c0 lineWidth: 0x40
 340000: system.cpu.activity: Activity: 4
 340000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 340000: system.cpu.fetch1.requests: MinorTrace: lines=
 340000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 340000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 340000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 340000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/79,0/1.1/6/80)
 340000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 340000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/79,0/1.1/6/80),(0/1.1/6/77.77,0/1.1/6/78.78)
 340000: system.cpu.decode: MinorTrace: insts=(0/1.1/6/77.77,0/1.1/6/78.78)
 340000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 340000: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/77.77,0/1.1/6/78.78),(0/1.1/6/75.75,0/1.1/6/76.76)
 340000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 340000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 340000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 340000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 340000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 340000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 340000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 340000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/75.75,-,-
 340000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/76.76,-,-
 340000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 340000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 340000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 340000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 340000: system.cpu.execute.fu.6: MinorTrace: insts=-
 340000: system.cpu.execute.fu.7: MinorTrace: insts=-
 340000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/75.75,0/1.1/6/76.76,,,,,,,,,,,,,,,,,,,,,,,,,,,
 340000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 340000: system.cpu.eToF1: MinorTrace: branch=-,-
 340000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 340000: system.cpu.activity: Activity: 3
 340000: system.cpu.activity: Stage 0 already inactive.
 340000: system.cpu.activity: Stage 1 already inactive.
 340000: system.cpu.activity: Activity: 2
 340000: system.cpu.activity: Stage 3 already inactive.
 340000: system.cpu.activity: Activity: 1
 340000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 340500
 340500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 340500: system.cpu.execute: No interrupt controller
 340500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 340500: system.cpu.execute: Attempting to issue [tid:0]
 340500: system.cpu.execute: Trying to issue inst: 0/1.1/6/77.77 pc: 0x101c8 (nop) to FU: 0
 340500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 340500: system.cpu.execute: Issuing inst: 0/1.1/6/77.77 pc: 0x101c8 (nop) into FU 0
 340500: system.cpu.activity: Activity: 2
 340500: system.cpu.execute: MinorInst: id=0/1.1/6/77.77 addr=0x101c8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 340500: system.cpu.execute: Stepping to next inst inputIndex: 1
 340500: system.cpu.execute: Trying to issue inst: 0/1.1/6/78.78 pc: 0x101cc (nop) to FU: 0
 340500: system.cpu.execute: Can't issue as FU: 0 is already busy
 340500: system.cpu.execute: Trying to issue inst: 0/1.1/6/78.78 pc: 0x101cc (nop) to FU: 1
 340500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 340500: system.cpu.execute: Issuing inst: 0/1.1/6/78.78 pc: 0x101cc (nop) into FU 1
 340500: system.cpu.execute: MinorInst: id=0/1.1/6/78.78 addr=0x101cc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 340500: system.cpu.execute: Reached inst issue limit
 340500: system.cpu.execute: Stepping to next inst inputIndex: 2
 340500: system.cpu.execute: Wrapping
 340500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/6/75.75 pc: 0x101c0 (nop)
 340500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 340500: system.cpu: Event wakeup from stage 4
 340500: system.cpu.activity: Activity: 3
 340500: system.cpu.decode: Passing on inst: 0/1.1/6/79 pc: 0x101d0 (nop) inputIndex: 0 output_index: 0
 340500: system.cpu.decode: Passing on inst: 0/1.1/6/80 pc: 0x101d4 (nop) inputIndex: 1 output_index: 1
 340500: system.cpu.decode: Wrapping
 340500: system.cpu.fetch2: Scheduled Thread: 0
 340500: global: Arm inst: 0x1e320f000.
 340500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101d8
 340500: system.cpu.fetch2: decoder inst 0/1.1/6/81 pc: 0x101d8 (nop)
 340500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x101d8=>0x101dc).(0=>1) inst: 0/1.1/6/81 pc: 0x101d8 (nop)
 340500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/81 pc: 0x101d8 (nop)
 340500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x101c0 lineWidth: 0x40
 340500: global: Arm inst: 0x1e320f000.
 340500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101dc
 340500: system.cpu.fetch2: decoder inst 0/1.1/6/82 pc: 0x101dc (nop)
 340500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x101dc=>0x101e0).(0=>1) inst: 0/1.1/6/82 pc: 0x101dc (nop)
 340500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/82 pc: 0x101dc (nop)
 340500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x101c0 lineWidth: 0x40
 340500: system.cpu.activity: Activity: 4
 340500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 340500: system.cpu.fetch1.requests: MinorTrace: lines=
 340500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 340500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 340500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 340500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/81,0/1.1/6/82)
 340500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 340500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/81,0/1.1/6/82),(0/1.1/6/79.79,0/1.1/6/80.80)
 340500: system.cpu.decode: MinorTrace: insts=(0/1.1/6/79.79,0/1.1/6/80.80)
 340500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 340500: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/79.79,0/1.1/6/80.80),(0/1.1/6/77.77,0/1.1/6/78.78)
 340500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 340500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 340500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 340500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 340500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 340500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 340500: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 340500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/77.77,0/1.1/6/75.75,-
 340500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/78.78,0/1.1/6/76.76,-
 340500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 340500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 340500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 340500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 340500: system.cpu.execute.fu.6: MinorTrace: insts=-
 340500: system.cpu.execute.fu.7: MinorTrace: insts=-
 340500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/75.75,0/1.1/6/76.76,0/1.1/6/77.77,0/1.1/6/78.78,,,,,,,,,,,,,,,,,,,,,,,,,
 340500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 340500: system.cpu.eToF1: MinorTrace: branch=-,-
 340500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 340500: system.cpu.activity: Activity: 3
 340500: system.cpu.activity: Stage 0 already inactive.
 340500: system.cpu.activity: Stage 1 already inactive.
 340500: system.cpu.activity: Activity: 2
 340500: system.cpu.activity: Stage 3 already inactive.
 340500: system.cpu.activity: Activity: 1
 340500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 341000
 341000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 341000: system.cpu.execute: No interrupt controller
 341000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 341000: system.cpu.execute: Attempting to issue [tid:0]
 341000: system.cpu.execute: Trying to issue inst: 0/1.1/6/79.79 pc: 0x101d0 (nop) to FU: 0
 341000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 341000: system.cpu.execute: Issuing inst: 0/1.1/6/79.79 pc: 0x101d0 (nop) into FU 0
 341000: system.cpu.activity: Activity: 2
 341000: system.cpu.execute: MinorInst: id=0/1.1/6/79.79 addr=0x101d0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 341000: system.cpu.execute: Stepping to next inst inputIndex: 1
 341000: system.cpu.execute: Trying to issue inst: 0/1.1/6/80.80 pc: 0x101d4 (nop) to FU: 0
 341000: system.cpu.execute: Can't issue as FU: 0 is already busy
 341000: system.cpu.execute: Trying to issue inst: 0/1.1/6/80.80 pc: 0x101d4 (nop) to FU: 1
 341000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 341000: system.cpu.execute: Issuing inst: 0/1.1/6/80.80 pc: 0x101d4 (nop) into FU 1
 341000: system.cpu.execute: MinorInst: id=0/1.1/6/80.80 addr=0x101d4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 341000: system.cpu.execute: Reached inst issue limit
 341000: system.cpu.execute: Stepping to next inst inputIndex: 2
 341000: system.cpu.execute: Wrapping
 341000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 341000: system.cpu: Event wakeup from stage 4
 341000: system.cpu.activity: Activity: 3
 341000: system.cpu.decode: Passing on inst: 0/1.1/6/81 pc: 0x101d8 (nop) inputIndex: 0 output_index: 0
 341000: system.cpu.decode: Passing on inst: 0/1.1/6/82 pc: 0x101dc (nop) inputIndex: 1 output_index: 1
 341000: system.cpu.decode: Wrapping
 341000: system.cpu.fetch2: Scheduled Thread: 0
 341000: global: Arm inst: 0x1e320f000.
 341000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101e0
 341000: system.cpu.fetch2: decoder inst 0/1.1/6/83 pc: 0x101e0 (nop)
 341000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x101e0=>0x101e4).(0=>1) inst: 0/1.1/6/83 pc: 0x101e0 (nop)
 341000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/83 pc: 0x101e0 (nop)
 341000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x101c0 lineWidth: 0x40
 341000: global: Arm inst: 0x1e320f000.
 341000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101e4
 341000: system.cpu.fetch2: decoder inst 0/1.1/6/84 pc: 0x101e4 (nop)
 341000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x101e4=>0x101e8).(0=>1) inst: 0/1.1/6/84 pc: 0x101e4 (nop)
 341000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/84 pc: 0x101e4 (nop)
 341000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x101c0 lineWidth: 0x40
 341000: system.cpu.activity: Activity: 4
 341000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 341000: system.cpu.fetch1.requests: MinorTrace: lines=
 341000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 341000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 341000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 341000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/83,0/1.1/6/84)
 341000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 341000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/83,0/1.1/6/84),(0/1.1/6/81.81,0/1.1/6/82.82)
 341000: system.cpu.decode: MinorTrace: insts=(0/1.1/6/81.81,0/1.1/6/82.82)
 341000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 341000: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/81.81,0/1.1/6/82.82),(0/1.1/6/79.79,0/1.1/6/80.80)
 341000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 341000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 341000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 341000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 341000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 341000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 341000: system.cpu.execute: MinorTrace: insts=(0/1.1/5/73.73,0/1.1/5/74.74) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 341000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/79.79,0/1.1/6/77.77,0/1.1/6/75.75
 341000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/80.80,0/1.1/6/78.78,0/1.1/6/76.76
 341000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 341000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 341000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 341000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 341000: system.cpu.execute.fu.6: MinorTrace: insts=-
 341000: system.cpu.execute.fu.7: MinorTrace: insts=-
 341000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/75.75,0/1.1/6/76.76,0/1.1/6/77.77,0/1.1/6/78.78,0/1.1/6/79.79,0/1.1/6/80.80,,,,,,,,,,,,,,,,,,,,,,,
 341000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 341000: system.cpu.eToF1: MinorTrace: branch=-,-
 341000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 341000: system.cpu.activity: Activity: 3
 341000: system.cpu.activity: Stage 0 already inactive.
 341000: system.cpu.activity: Stage 1 already inactive.
 341000: system.cpu.activity: Activity: 2
 341000: system.cpu.activity: Stage 3 already inactive.
 341000: system.cpu.activity: Activity: 1
 341000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 341500
 341500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 341500: system.cpu.execute: No interrupt controller
 341500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 341500: system.cpu.execute: Attempting to commit [tid:0]
 341500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 341500: system.cpu.execute: Trying to commit canCommitInsts: 1
 341500: system.cpu.execute: Trying to commit from FUs
 341500: global: ExecContext setting PC: (0x101c0=>0x101c4).(0=>1)
 341500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 341500: system.cpu.execute: Committing inst: 0/1.1/6/75.75 pc: 0x101c0 (nop)
 341500: system.cpu.execute: tryToBranch before: (0x101c0=>0x101c4).(0=>1) after: (0x101c0=>0x101c4).(0=>1)
 341500: system.cpu.execute: Advancing current PC from: (0x101c0=>0x101c4).(0=>1) to: (0x101c4=>0x101c8).(0=>1)
 341500: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/75.75
 341500: system.cpu.execute: Completed inst: 0/1.1/6/75.75 pc: 0x101c0 (nop)
 341500: system.cpu A0 T0 : @_start+296    :   nop                      : IntAlu :   FetchSeq=75  CPSeq=75  flags=(IsNop)
 341500: system.cpu.execute: Trying to commit canCommitInsts: 1
 341500: system.cpu.execute: Trying to commit from FUs
 341500: global: ExecContext setting PC: (0x101c4=>0x101c8).(0=>1)
 341500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 341500: system.cpu.execute: Committing inst: 0/1.1/6/76.76 pc: 0x101c4 (nop)
 341500: system.cpu.execute: tryToBranch before: (0x101c4=>0x101c8).(0=>1) after: (0x101c4=>0x101c8).(0=>1)
 341500: system.cpu.execute: Advancing current PC from: (0x101c4=>0x101c8).(0=>1) to: (0x101c8=>0x101cc).(0=>1)
 341500: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/76.76
 341500: system.cpu.execute: Completed inst: 0/1.1/6/76.76 pc: 0x101c4 (nop)
 341500: system.cpu.execute: Reached inst commit limit
 341500: system.cpu A0 T0 : @_start+300    :   nop                      : IntAlu :   FetchSeq=76  CPSeq=76  flags=(IsNop)
 341500: system.cpu.execute: Attempting to issue [tid:0]
 341500: system.cpu.execute: Trying to issue inst: 0/1.1/6/81.81 pc: 0x101d8 (nop) to FU: 0
 341500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 341500: system.cpu.execute: Issuing inst: 0/1.1/6/81.81 pc: 0x101d8 (nop) into FU 0
 341500: system.cpu.activity: Activity: 2
 341500: system.cpu.execute: MinorInst: id=0/1.1/6/81.81 addr=0x101d8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 341500: system.cpu.execute: Stepping to next inst inputIndex: 1
 341500: system.cpu.execute: Trying to issue inst: 0/1.1/6/82.82 pc: 0x101dc (nop) to FU: 0
 341500: system.cpu.execute: Can't issue as FU: 0 is already busy
 341500: system.cpu.execute: Trying to issue inst: 0/1.1/6/82.82 pc: 0x101dc (nop) to FU: 1
 341500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 341500: system.cpu.execute: Issuing inst: 0/1.1/6/82.82 pc: 0x101dc (nop) into FU 1
 341500: system.cpu.execute: MinorInst: id=0/1.1/6/82.82 addr=0x101dc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 341500: system.cpu.execute: Reached inst issue limit
 341500: system.cpu.execute: Stepping to next inst inputIndex: 2
 341500: system.cpu.execute: Wrapping
 341500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 341500: system.cpu: Event wakeup from stage 4
 341500: system.cpu.activity: Activity: 3
 341500: system.cpu.decode: Passing on inst: 0/1.1/6/83 pc: 0x101e0 (nop) inputIndex: 0 output_index: 0
 341500: system.cpu.decode: Passing on inst: 0/1.1/6/84 pc: 0x101e4 (nop) inputIndex: 1 output_index: 1
 341500: system.cpu.decode: Wrapping
 341500: system.cpu.fetch2: Scheduled Thread: 0
 341500: global: Arm inst: 0x1e320f000.
 341500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101e8
 341500: system.cpu.fetch2: decoder inst 0/1.1/6/85 pc: 0x101e8 (nop)
 341500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x101e8=>0x101ec).(0=>1) inst: 0/1.1/6/85 pc: 0x101e8 (nop)
 341500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/85 pc: 0x101e8 (nop)
 341500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x101c0 lineWidth: 0x40
 341500: global: Arm inst: 0x1e320f000.
 341500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101ec
 341500: system.cpu.fetch2: decoder inst 0/1.1/6/86 pc: 0x101ec (nop)
 341500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x101ec=>0x101f0).(0=>1) inst: 0/1.1/6/86 pc: 0x101ec (nop)
 341500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/86 pc: 0x101ec (nop)
 341500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x101c0 lineWidth: 0x40
 341500: system.cpu.activity: Activity: 4
 341500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 341500: system.cpu.fetch1.requests: MinorTrace: lines=
 341500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 341500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 341500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 341500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/85,0/1.1/6/86)
 341500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 341500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/85,0/1.1/6/86),(0/1.1/6/83.83,0/1.1/6/84.84)
 341500: system.cpu.decode: MinorTrace: insts=(0/1.1/6/83.83,0/1.1/6/84.84)
 341500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 341500: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/83.83,0/1.1/6/84.84),(0/1.1/6/81.81,0/1.1/6/82.82)
 341500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 341500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 341500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 341500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 341500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 341500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 341500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/75.75,0/1.1/6/76.76) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 341500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/81.81,0/1.1/6/79.79,0/1.1/6/77.77
 341500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/82.82,0/1.1/6/80.80,0/1.1/6/78.78
 341500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 341500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 341500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 341500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 341500: system.cpu.execute.fu.6: MinorTrace: insts=-
 341500: system.cpu.execute.fu.7: MinorTrace: insts=-
 341500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/77.77,0/1.1/6/78.78,0/1.1/6/79.79,0/1.1/6/80.80,0/1.1/6/81.81,0/1.1/6/82.82,,,,,,,,,,,,,,,,,,,,,,,
 341500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 341500: system.cpu.eToF1: MinorTrace: branch=-,-
 341500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 341500: system.cpu.activity: Activity: 3
 341500: system.cpu.activity: Stage 0 already inactive.
 341500: system.cpu.activity: Stage 1 already inactive.
 341500: system.cpu.activity: Activity: 2
 341500: system.cpu.activity: Stage 3 already inactive.
 341500: system.cpu.activity: Activity: 1
 341500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 342000
 342000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 342000: system.cpu.execute: No interrupt controller
 342000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 342000: system.cpu.execute: Attempting to commit [tid:0]
 342000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 342000: system.cpu.execute: Trying to commit canCommitInsts: 1
 342000: system.cpu.execute: Trying to commit from FUs
 342000: global: ExecContext setting PC: (0x101c8=>0x101cc).(0=>1)
 342000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 342000: system.cpu.execute: Committing inst: 0/1.1/6/77.77 pc: 0x101c8 (nop)
 342000: system.cpu.execute: tryToBranch before: (0x101c8=>0x101cc).(0=>1) after: (0x101c8=>0x101cc).(0=>1)
 342000: system.cpu.execute: Advancing current PC from: (0x101c8=>0x101cc).(0=>1) to: (0x101cc=>0x101d0).(0=>1)
 342000: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/77.77
 342000: system.cpu.execute: Completed inst: 0/1.1/6/77.77 pc: 0x101c8 (nop)
 342000: system.cpu A0 T0 : @_start+304    :   nop                      : IntAlu :   FetchSeq=77  CPSeq=77  flags=(IsNop)
 342000: system.cpu.execute: Trying to commit canCommitInsts: 1
 342000: system.cpu.execute: Trying to commit from FUs
 342000: global: ExecContext setting PC: (0x101cc=>0x101d0).(0=>1)
 342000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 342000: system.cpu.execute: Committing inst: 0/1.1/6/78.78 pc: 0x101cc (nop)
 342000: system.cpu.execute: tryToBranch before: (0x101cc=>0x101d0).(0=>1) after: (0x101cc=>0x101d0).(0=>1)
 342000: system.cpu.execute: Advancing current PC from: (0x101cc=>0x101d0).(0=>1) to: (0x101d0=>0x101d4).(0=>1)
 342000: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/78.78
 342000: system.cpu.execute: Completed inst: 0/1.1/6/78.78 pc: 0x101cc (nop)
 342000: system.cpu.execute: Reached inst commit limit
 342000: system.cpu A0 T0 : @_start+308    :   nop                      : IntAlu :   FetchSeq=78  CPSeq=78  flags=(IsNop)
 342000: system.cpu.execute: Attempting to issue [tid:0]
 342000: system.cpu.execute: Trying to issue inst: 0/1.1/6/83.83 pc: 0x101e0 (nop) to FU: 0
 342000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 342000: system.cpu.execute: Issuing inst: 0/1.1/6/83.83 pc: 0x101e0 (nop) into FU 0
 342000: system.cpu.activity: Activity: 2
 342000: system.cpu.execute: MinorInst: id=0/1.1/6/83.83 addr=0x101e0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 342000: system.cpu.execute: Stepping to next inst inputIndex: 1
 342000: system.cpu.execute: Trying to issue inst: 0/1.1/6/84.84 pc: 0x101e4 (nop) to FU: 0
 342000: system.cpu.execute: Can't issue as FU: 0 is already busy
 342000: system.cpu.execute: Trying to issue inst: 0/1.1/6/84.84 pc: 0x101e4 (nop) to FU: 1
 342000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 342000: system.cpu.execute: Issuing inst: 0/1.1/6/84.84 pc: 0x101e4 (nop) into FU 1
 342000: system.cpu.execute: MinorInst: id=0/1.1/6/84.84 addr=0x101e4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 342000: system.cpu.execute: Reached inst issue limit
 342000: system.cpu.execute: Stepping to next inst inputIndex: 2
 342000: system.cpu.execute: Wrapping
 342000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 342000: system.cpu: Event wakeup from stage 4
 342000: system.cpu.activity: Activity: 3
 342000: system.cpu.decode: Passing on inst: 0/1.1/6/85 pc: 0x101e8 (nop) inputIndex: 0 output_index: 0
 342000: system.cpu.decode: Passing on inst: 0/1.1/6/86 pc: 0x101ec (nop) inputIndex: 1 output_index: 1
 342000: system.cpu.decode: Wrapping
 342000: system.cpu.fetch2: Scheduled Thread: 0
 342000: global: Arm inst: 0x1e320f000.
 342000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101f0
 342000: system.cpu.fetch2: decoder inst 0/1.1/6/87 pc: 0x101f0 (nop)
 342000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x101f0=>0x101f4).(0=>1) inst: 0/1.1/6/87 pc: 0x101f0 (nop)
 342000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/87 pc: 0x101f0 (nop)
 342000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x101c0 lineWidth: 0x40
 342000: global: Arm inst: 0x1e320f000.
 342000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101f4
 342000: system.cpu.fetch2: decoder inst 0/1.1/6/88 pc: 0x101f4 (nop)
 342000: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x101f4=>0x101f8).(0=>1) inst: 0/1.1/6/88 pc: 0x101f4 (nop)
 342000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/88 pc: 0x101f4 (nop)
 342000: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x101c0 lineWidth: 0x40
 342000: system.cpu.activity: Activity: 4
 342000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 342000: system.cpu.fetch1.requests: MinorTrace: lines=
 342000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 342000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 342000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 342000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/87,0/1.1/6/88)
 342000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/6,R
 342000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/87,0/1.1/6/88),(0/1.1/6/85.85,0/1.1/6/86.86)
 342000: system.cpu.decode: MinorTrace: insts=(0/1.1/6/85.85,0/1.1/6/86.86)
 342000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 342000: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/85.85,0/1.1/6/86.86),(0/1.1/6/83.83,0/1.1/6/84.84)
 342000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 342000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 342000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 342000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 342000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 342000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 342000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/77.77,0/1.1/6/78.78) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 342000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/83.83,0/1.1/6/81.81,0/1.1/6/79.79
 342000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/84.84,0/1.1/6/82.82,0/1.1/6/80.80
 342000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 342000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 342000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 342000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 342000: system.cpu.execute.fu.6: MinorTrace: insts=-
 342000: system.cpu.execute.fu.7: MinorTrace: insts=-
 342000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/79.79,0/1.1/6/80.80,0/1.1/6/81.81,0/1.1/6/82.82,0/1.1/6/83.83,0/1.1/6/84.84,,,,,,,,,,,,,,,,,,,,,,,
 342000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 342000: system.cpu.eToF1: MinorTrace: branch=-,-
 342000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 342000: system.cpu.activity: Activity: 3
 342000: system.cpu.activity: Stage 0 already inactive.
 342000: system.cpu.activity: Stage 1 already inactive.
 342000: system.cpu.activity: Activity: 2
 342000: system.cpu.activity: Stage 3 already inactive.
 342000: system.cpu.activity: Activity: 1
 342000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 342500
 342500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 342500: system.cpu.execute: No interrupt controller
 342500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 342500: system.cpu.execute: Attempting to commit [tid:0]
 342500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 342500: system.cpu.execute: Trying to commit canCommitInsts: 1
 342500: system.cpu.execute: Trying to commit from FUs
 342500: global: ExecContext setting PC: (0x101d0=>0x101d4).(0=>1)
 342500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 342500: system.cpu.execute: Committing inst: 0/1.1/6/79.79 pc: 0x101d0 (nop)
 342500: system.cpu.execute: tryToBranch before: (0x101d0=>0x101d4).(0=>1) after: (0x101d0=>0x101d4).(0=>1)
 342500: system.cpu.execute: Advancing current PC from: (0x101d0=>0x101d4).(0=>1) to: (0x101d4=>0x101d8).(0=>1)
 342500: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/79.79
 342500: system.cpu.execute: Completed inst: 0/1.1/6/79.79 pc: 0x101d0 (nop)
 342500: system.cpu A0 T0 : @_start+312    :   nop                      : IntAlu :   FetchSeq=79  CPSeq=79  flags=(IsNop)
 342500: system.cpu.execute: Trying to commit canCommitInsts: 1
 342500: system.cpu.execute: Trying to commit from FUs
 342500: global: ExecContext setting PC: (0x101d4=>0x101d8).(0=>1)
 342500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 342500: system.cpu.execute: Committing inst: 0/1.1/6/80.80 pc: 0x101d4 (nop)
 342500: system.cpu.execute: tryToBranch before: (0x101d4=>0x101d8).(0=>1) after: (0x101d4=>0x101d8).(0=>1)
 342500: system.cpu.execute: Advancing current PC from: (0x101d4=>0x101d8).(0=>1) to: (0x101d8=>0x101dc).(0=>1)
 342500: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/80.80
 342500: system.cpu.execute: Completed inst: 0/1.1/6/80.80 pc: 0x101d4 (nop)
 342500: system.cpu.execute: Reached inst commit limit
 342500: system.cpu A0 T0 : @_start+316    :   nop                      : IntAlu :   FetchSeq=80  CPSeq=80  flags=(IsNop)
 342500: system.cpu.execute: Attempting to issue [tid:0]
 342500: system.cpu.execute: Trying to issue inst: 0/1.1/6/85.85 pc: 0x101e8 (nop) to FU: 0
 342500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 342500: system.cpu.execute: Issuing inst: 0/1.1/6/85.85 pc: 0x101e8 (nop) into FU 0
 342500: system.cpu.activity: Activity: 2
 342500: system.cpu.execute: MinorInst: id=0/1.1/6/85.85 addr=0x101e8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 342500: system.cpu.execute: Stepping to next inst inputIndex: 1
 342500: system.cpu.execute: Trying to issue inst: 0/1.1/6/86.86 pc: 0x101ec (nop) to FU: 0
 342500: system.cpu.execute: Can't issue as FU: 0 is already busy
 342500: system.cpu.execute: Trying to issue inst: 0/1.1/6/86.86 pc: 0x101ec (nop) to FU: 1
 342500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 342500: system.cpu.execute: Issuing inst: 0/1.1/6/86.86 pc: 0x101ec (nop) into FU 1
 342500: system.cpu.execute: MinorInst: id=0/1.1/6/86.86 addr=0x101ec inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 342500: system.cpu.execute: Reached inst issue limit
 342500: system.cpu.execute: Stepping to next inst inputIndex: 2
 342500: system.cpu.execute: Wrapping
 342500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 342500: system.cpu: Event wakeup from stage 4
 342500: system.cpu.activity: Activity: 3
 342500: system.cpu.decode: Passing on inst: 0/1.1/6/87 pc: 0x101f0 (nop) inputIndex: 0 output_index: 0
 342500: system.cpu.decode: Passing on inst: 0/1.1/6/88 pc: 0x101f4 (nop) inputIndex: 1 output_index: 1
 342500: system.cpu.decode: Wrapping
 342500: system.cpu.fetch2: Scheduled Thread: 0
 342500: global: Arm inst: 0x1e320f000.
 342500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101f8
 342500: system.cpu.fetch2: decoder inst 0/1.1/6/89 pc: 0x101f8 (nop)
 342500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x101f8=>0x101fc).(0=>1) inst: 0/1.1/6/89 pc: 0x101f8 (nop)
 342500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/89 pc: 0x101f8 (nop)
 342500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x101c0 lineWidth: 0x40
 342500: global: Arm inst: 0x1e320f000.
 342500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x101fc
 342500: system.cpu.fetch2: decoder inst 0/1.1/6/90 pc: 0x101fc (nop)
 342500: system.cpu.fetch2: Instruction extracted from line 0/1.1/6 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x101fc=>0x10200).(0=>1) inst: 0/1.1/6/90 pc: 0x101fc (nop)
 342500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/6/90 pc: 0x101fc (nop)
 342500: system.cpu.fetch2: Updated inputIndex value PC: (0x101c0=>0x101c4).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x101c0 lineWidth: 0x40
 342500: system.cpu.fetch2: Wrapping
 342500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 342500: system.cpu.fetch1.requests: MinorTrace: lines=
 342500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 342500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 342500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 342500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/6/89,0/1.1/6/90)
 342500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 342500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/6/89,0/1.1/6/90),(0/1.1/6/87.87,0/1.1/6/88.88)
 342500: system.cpu.decode: MinorTrace: insts=(0/1.1/6/87.87,0/1.1/6/88.88)
 342500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 342500: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/87.87,0/1.1/6/88.88),(0/1.1/6/85.85,0/1.1/6/86.86)
 342500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 342500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 342500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 342500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 342500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 342500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 342500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/79.79,0/1.1/6/80.80) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 342500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/85.85,0/1.1/6/83.83,0/1.1/6/81.81
 342500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/86.86,0/1.1/6/84.84,0/1.1/6/82.82
 342500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 342500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 342500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 342500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 342500: system.cpu.execute.fu.6: MinorTrace: insts=-
 342500: system.cpu.execute.fu.7: MinorTrace: insts=-
 342500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/81.81,0/1.1/6/82.82,0/1.1/6/83.83,0/1.1/6/84.84,0/1.1/6/85.85,0/1.1/6/86.86,,,,,,,,,,,,,,,,,,,,,,,
 342500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 342500: system.cpu.eToF1: MinorTrace: branch=-,-
 342500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 342500: system.cpu.activity: Activity: 2
 342500: system.cpu.activity: Stage 0 already inactive.
 342500: system.cpu.activity: Stage 1 already inactive.
 342500: system.cpu.activity: Stage 2 already inactive.
 342500: system.cpu.activity: Stage 3 already inactive.
 342500: system.cpu.activity: Activity: 1
 342500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 343000
 343000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 343000: system.cpu.execute: No interrupt controller
 343000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 343000: system.cpu.execute: Attempting to commit [tid:0]
 343000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 343000: system.cpu.execute: Trying to commit canCommitInsts: 1
 343000: system.cpu.execute: Trying to commit from FUs
 343000: global: ExecContext setting PC: (0x101d8=>0x101dc).(0=>1)
 343000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 343000: system.cpu.execute: Committing inst: 0/1.1/6/81.81 pc: 0x101d8 (nop)
 343000: system.cpu.execute: tryToBranch before: (0x101d8=>0x101dc).(0=>1) after: (0x101d8=>0x101dc).(0=>1)
 343000: system.cpu.execute: Advancing current PC from: (0x101d8=>0x101dc).(0=>1) to: (0x101dc=>0x101e0).(0=>1)
 343000: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/81.81
 343000: system.cpu.execute: Completed inst: 0/1.1/6/81.81 pc: 0x101d8 (nop)
 343000: system.cpu A0 T0 : @_start+320    :   nop                      : IntAlu :   FetchSeq=81  CPSeq=81  flags=(IsNop)
 343000: system.cpu.execute: Trying to commit canCommitInsts: 1
 343000: system.cpu.execute: Trying to commit from FUs
 343000: global: ExecContext setting PC: (0x101dc=>0x101e0).(0=>1)
 343000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 343000: system.cpu.execute: Committing inst: 0/1.1/6/82.82 pc: 0x101dc (nop)
 343000: system.cpu.execute: tryToBranch before: (0x101dc=>0x101e0).(0=>1) after: (0x101dc=>0x101e0).(0=>1)
 343000: system.cpu.execute: Advancing current PC from: (0x101dc=>0x101e0).(0=>1) to: (0x101e0=>0x101e4).(0=>1)
 343000: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/82.82
 343000: system.cpu.execute: Completed inst: 0/1.1/6/82.82 pc: 0x101dc (nop)
 343000: system.cpu.execute: Reached inst commit limit
 343000: system.cpu A0 T0 : @_start+324    :   nop                      : IntAlu :   FetchSeq=82  CPSeq=82  flags=(IsNop)
 343000: system.cpu.execute: Attempting to issue [tid:0]
 343000: system.cpu.execute: Trying to issue inst: 0/1.1/6/87.87 pc: 0x101f0 (nop) to FU: 0
 343000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 343000: system.cpu.execute: Issuing inst: 0/1.1/6/87.87 pc: 0x101f0 (nop) into FU 0
 343000: system.cpu.activity: Activity: 2
 343000: system.cpu.execute: MinorInst: id=0/1.1/6/87.87 addr=0x101f0 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 343000: system.cpu.execute: Stepping to next inst inputIndex: 1
 343000: system.cpu.execute: Trying to issue inst: 0/1.1/6/88.88 pc: 0x101f4 (nop) to FU: 0
 343000: system.cpu.execute: Can't issue as FU: 0 is already busy
 343000: system.cpu.execute: Trying to issue inst: 0/1.1/6/88.88 pc: 0x101f4 (nop) to FU: 1
 343000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 343000: system.cpu.execute: Issuing inst: 0/1.1/6/88.88 pc: 0x101f4 (nop) into FU 1
 343000: system.cpu.execute: MinorInst: id=0/1.1/6/88.88 addr=0x101f4 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 343000: system.cpu.execute: Reached inst issue limit
 343000: system.cpu.execute: Stepping to next inst inputIndex: 2
 343000: system.cpu.execute: Wrapping
 343000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 343000: system.cpu: Event wakeup from stage 4
 343000: system.cpu.activity: Activity: 3
 343000: system.cpu.decode: Passing on inst: 0/1.1/6/89 pc: 0x101f8 (nop) inputIndex: 0 output_index: 0
 343000: system.cpu.decode: Passing on inst: 0/1.1/6/90 pc: 0x101fc (nop) inputIndex: 1 output_index: 1
 343000: system.cpu.decode: Wrapping
 343000: system.cpu.fetch2: Scheduled Thread: -1
 343000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 343000: system.cpu.fetch1.requests: MinorTrace: lines=
 343000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 343000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 343000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 343000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 343000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 343000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/6/89.89,0/1.1/6/90.90)
 343000: system.cpu.decode: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90)
 343000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 343000: system.cpu.dToE: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90),(0/1.1/6/87.87,0/1.1/6/88.88)
 343000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 343000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 343000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 343000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 343000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 343000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 343000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/81.81,0/1.1/6/82.82) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 343000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/87.87,0/1.1/6/85.85,0/1.1/6/83.83
 343000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/88.88,0/1.1/6/86.86,0/1.1/6/84.84
 343000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 343000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 343000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 343000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 343000: system.cpu.execute.fu.6: MinorTrace: insts=-
 343000: system.cpu.execute.fu.7: MinorTrace: insts=-
 343000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/83.83,0/1.1/6/84.84,0/1.1/6/85.85,0/1.1/6/86.86,0/1.1/6/87.87,0/1.1/6/88.88,,,,,,,,,,,,,,,,,,,,,,,
 343000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 343000: system.cpu.eToF1: MinorTrace: branch=-,-
 343000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 343000: system.cpu.activity: Activity: 2
 343000: system.cpu.activity: Stage 0 already inactive.
 343000: system.cpu.activity: Stage 1 already inactive.
 343000: system.cpu.activity: Stage 2 already inactive.
 343000: system.cpu.activity: Stage 3 already inactive.
 343000: system.cpu.activity: Activity: 1
 343000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 343500
 343500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 343500: system.cpu.execute: No interrupt controller
 343500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 343500: system.cpu.execute: Attempting to commit [tid:0]
 343500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 343500: system.cpu.execute: Trying to commit canCommitInsts: 1
 343500: system.cpu.execute: Trying to commit from FUs
 343500: global: ExecContext setting PC: (0x101e0=>0x101e4).(0=>1)
 343500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 343500: system.cpu.execute: Committing inst: 0/1.1/6/83.83 pc: 0x101e0 (nop)
 343500: system.cpu.execute: tryToBranch before: (0x101e0=>0x101e4).(0=>1) after: (0x101e0=>0x101e4).(0=>1)
 343500: system.cpu.execute: Advancing current PC from: (0x101e0=>0x101e4).(0=>1) to: (0x101e4=>0x101e8).(0=>1)
 343500: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/83.83
 343500: system.cpu.execute: Completed inst: 0/1.1/6/83.83 pc: 0x101e0 (nop)
 343500: system.cpu A0 T0 : @_start+328    :   nop                      : IntAlu :   FetchSeq=83  CPSeq=83  flags=(IsNop)
 343500: system.cpu.execute: Trying to commit canCommitInsts: 1
 343500: system.cpu.execute: Trying to commit from FUs
 343500: global: ExecContext setting PC: (0x101e4=>0x101e8).(0=>1)
 343500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 343500: system.cpu.execute: Committing inst: 0/1.1/6/84.84 pc: 0x101e4 (nop)
 343500: system.cpu.execute: tryToBranch before: (0x101e4=>0x101e8).(0=>1) after: (0x101e4=>0x101e8).(0=>1)
 343500: system.cpu.execute: Advancing current PC from: (0x101e4=>0x101e8).(0=>1) to: (0x101e8=>0x101ec).(0=>1)
 343500: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/84.84
 343500: system.cpu.execute: Completed inst: 0/1.1/6/84.84 pc: 0x101e4 (nop)
 343500: system.cpu.execute: Reached inst commit limit
 343500: system.cpu A0 T0 : @_start+332    :   nop                      : IntAlu :   FetchSeq=84  CPSeq=84  flags=(IsNop)
 343500: system.cpu.execute: Attempting to issue [tid:0]
 343500: system.cpu.execute: Trying to issue inst: 0/1.1/6/89.89 pc: 0x101f8 (nop) to FU: 0
 343500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 343500: system.cpu.execute: Issuing inst: 0/1.1/6/89.89 pc: 0x101f8 (nop) into FU 0
 343500: system.cpu.activity: Activity: 2
 343500: system.cpu.execute: MinorInst: id=0/1.1/6/89.89 addr=0x101f8 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 343500: system.cpu.execute: Stepping to next inst inputIndex: 1
 343500: system.cpu.execute: Trying to issue inst: 0/1.1/6/90.90 pc: 0x101fc (nop) to FU: 0
 343500: system.cpu.execute: Can't issue as FU: 0 is already busy
 343500: system.cpu.execute: Trying to issue inst: 0/1.1/6/90.90 pc: 0x101fc (nop) to FU: 1
 343500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 343500: system.cpu.execute: Issuing inst: 0/1.1/6/90.90 pc: 0x101fc (nop) into FU 1
 343500: system.cpu.execute: MinorInst: id=0/1.1/6/90.90 addr=0x101fc inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 343500: system.cpu.execute: Reached inst issue limit
 343500: system.cpu.execute: Stepping to next inst inputIndex: 2
 343500: system.cpu.execute: Wrapping
 343500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 343500: system.cpu: Event wakeup from stage 4
 343500: system.cpu.activity: Activity: 3
 343500: system.cpu.fetch2: Scheduled Thread: -1
 343500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 343500: system.cpu.fetch1.requests: MinorTrace: lines=
 343500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 343500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 343500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 343500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 343500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 343500: system.cpu.f2ToD: MinorTrace: insts=-,-
 343500: system.cpu.decode: MinorTrace: insts=-
 343500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 343500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/6/89.89,0/1.1/6/90.90)
 343500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 343500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 343500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 343500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 343500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 343500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 343500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/83.83,0/1.1/6/84.84) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 343500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/6/89.89,0/1.1/6/87.87,0/1.1/6/85.85
 343500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/6/90.90,0/1.1/6/88.88,0/1.1/6/86.86
 343500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 343500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 343500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 343500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 343500: system.cpu.execute.fu.6: MinorTrace: insts=-
 343500: system.cpu.execute.fu.7: MinorTrace: insts=-
 343500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/85.85,0/1.1/6/86.86,0/1.1/6/87.87,0/1.1/6/88.88,0/1.1/6/89.89,0/1.1/6/90.90,,,,,,,,,,,,,,,,,,,,,,,
 343500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 343500: system.cpu.eToF1: MinorTrace: branch=-,-
 343500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 343500: system.cpu.activity: Activity: 2
 343500: system.cpu.activity: Stage 0 already inactive.
 343500: system.cpu.activity: Stage 1 already inactive.
 343500: system.cpu.activity: Stage 2 already inactive.
 343500: system.cpu.activity: Stage 3 already inactive.
 343500: system.cpu.activity: Activity: 1
 343500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 344000
 344000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 344000: system.cpu.execute: No interrupt controller
 344000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 344000: system.cpu.execute: Attempting to commit [tid:0]
 344000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 344000: system.cpu.execute: Trying to commit canCommitInsts: 1
 344000: system.cpu.execute: Trying to commit from FUs
 344000: global: ExecContext setting PC: (0x101e8=>0x101ec).(0=>1)
 344000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 344000: system.cpu.execute: Committing inst: 0/1.1/6/85.85 pc: 0x101e8 (nop)
 344000: system.cpu.execute: tryToBranch before: (0x101e8=>0x101ec).(0=>1) after: (0x101e8=>0x101ec).(0=>1)
 344000: system.cpu.execute: Advancing current PC from: (0x101e8=>0x101ec).(0=>1) to: (0x101ec=>0x101f0).(0=>1)
 344000: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/85.85
 344000: system.cpu.execute: Completed inst: 0/1.1/6/85.85 pc: 0x101e8 (nop)
 344000: system.cpu A0 T0 : @_start+336    :   nop                      : IntAlu :   FetchSeq=85  CPSeq=85  flags=(IsNop)
 344000: system.cpu.execute: Trying to commit canCommitInsts: 1
 344000: system.cpu.execute: Trying to commit from FUs
 344000: global: ExecContext setting PC: (0x101ec=>0x101f0).(0=>1)
 344000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 344000: system.cpu.execute: Committing inst: 0/1.1/6/86.86 pc: 0x101ec (nop)
 344000: system.cpu.execute: tryToBranch before: (0x101ec=>0x101f0).(0=>1) after: (0x101ec=>0x101f0).(0=>1)
 344000: system.cpu.execute: Advancing current PC from: (0x101ec=>0x101f0).(0=>1) to: (0x101f0=>0x101f4).(0=>1)
 344000: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/86.86
 344000: system.cpu.execute: Completed inst: 0/1.1/6/86.86 pc: 0x101ec (nop)
 344000: system.cpu.execute: Reached inst commit limit
 344000: system.cpu A0 T0 : @_start+340    :   nop                      : IntAlu :   FetchSeq=86  CPSeq=86  flags=(IsNop)
 344000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 344000: system.cpu: Event wakeup from stage 4
 344000: system.cpu.activity: Activity: 2
 344000: system.cpu.fetch2: Scheduled Thread: -1
 344000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 344000: system.cpu.fetch1.requests: MinorTrace: lines=
 344000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 344000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 344000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 344000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 344000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 344000: system.cpu.f2ToD: MinorTrace: insts=-,-
 344000: system.cpu.decode: MinorTrace: insts=-
 344000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 344000: system.cpu.dToE: MinorTrace: insts=-,-
 344000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 344000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 344000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 344000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 344000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 344000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 344000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/85.85,0/1.1/6/86.86) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 344000: system.cpu.execute.fu.0: MinorTrace: insts=-,0/1.1/6/89.89,0/1.1/6/87.87
 344000: system.cpu.execute.fu.1: MinorTrace: insts=-,0/1.1/6/90.90,0/1.1/6/88.88
 344000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 344000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 344000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 344000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 344000: system.cpu.execute.fu.6: MinorTrace: insts=-
 344000: system.cpu.execute.fu.7: MinorTrace: insts=-
 344000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/87.87,0/1.1/6/88.88,0/1.1/6/89.89,0/1.1/6/90.90,,,,,,,,,,,,,,,,,,,,,,,,,
 344000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 344000: system.cpu.eToF1: MinorTrace: branch=-,-
 344000: system.cpu.activity: MinorTrace: activity=2 stages=E,E,E,E,1
 344000: system.cpu.activity: Activity: 1
 344000: system.cpu.activity: Stage 0 already inactive.
 344000: system.cpu.activity: Stage 1 already inactive.
 344000: system.cpu.activity: Stage 2 already inactive.
 344000: system.cpu.activity: Stage 3 already inactive.
 344000: system.cpu.activity: Activity: 0
 344000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 344500
 344500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 344500: system.cpu.execute: No interrupt controller
 344500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 344500: system.cpu.execute: Attempting to commit [tid:0]
 344500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 344500: system.cpu.execute: Trying to commit canCommitInsts: 1
 344500: system.cpu.execute: Trying to commit from FUs
 344500: global: ExecContext setting PC: (0x101f0=>0x101f4).(0=>1)
 344500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 344500: system.cpu.execute: Committing inst: 0/1.1/6/87.87 pc: 0x101f0 (nop)
 344500: system.cpu.execute: tryToBranch before: (0x101f0=>0x101f4).(0=>1) after: (0x101f0=>0x101f4).(0=>1)
 344500: system.cpu.execute: Advancing current PC from: (0x101f0=>0x101f4).(0=>1) to: (0x101f4=>0x101f8).(0=>1)
 344500: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/87.87
 344500: system.cpu.execute: Completed inst: 0/1.1/6/87.87 pc: 0x101f0 (nop)
 344500: system.cpu A0 T0 : @_start+344    :   nop                      : IntAlu :   FetchSeq=87  CPSeq=87  flags=(IsNop)
 344500: system.cpu.execute: Trying to commit canCommitInsts: 1
 344500: system.cpu.execute: Trying to commit from FUs
 344500: global: ExecContext setting PC: (0x101f4=>0x101f8).(0=>1)
 344500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 344500: system.cpu.execute: Committing inst: 0/1.1/6/88.88 pc: 0x101f4 (nop)
 344500: system.cpu.execute: tryToBranch before: (0x101f4=>0x101f8).(0=>1) after: (0x101f4=>0x101f8).(0=>1)
 344500: system.cpu.execute: Advancing current PC from: (0x101f4=>0x101f8).(0=>1) to: (0x101f8=>0x101fc).(0=>1)
 344500: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/88.88
 344500: system.cpu.execute: Completed inst: 0/1.1/6/88.88 pc: 0x101f4 (nop)
 344500: system.cpu.execute: Reached inst commit limit
 344500: system.cpu A0 T0 : @_start+348    :   nop                      : IntAlu :   FetchSeq=88  CPSeq=88  flags=(IsNop)
 344500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)(head inst might commit)
 344500: system.cpu: Event wakeup from stage 4
 344500: system.cpu.activity: Activity: 1
 344500: system.cpu.fetch2: Scheduled Thread: -1
 344500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 344500: system.cpu.fetch1.requests: MinorTrace: lines=
 344500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 344500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 344500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 344500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 344500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 344500: system.cpu.f2ToD: MinorTrace: insts=-,-
 344500: system.cpu.decode: MinorTrace: insts=-
 344500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 344500: system.cpu.dToE: MinorTrace: insts=-,-
 344500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 344500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 344500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 344500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 344500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 344500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 344500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/87.87,0/1.1/6/88.88) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 344500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,0/1.1/6/89.89
 344500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,0/1.1/6/90.90
 344500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 344500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 344500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 344500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 344500: system.cpu.execute.fu.6: MinorTrace: insts=-
 344500: system.cpu.execute.fu.7: MinorTrace: insts=-
 344500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/6/89.89,0/1.1/6/90.90,,,,,,,,,,,,,,,,,,,,,,,,,,,
 344500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 344500: system.cpu.eToF1: MinorTrace: branch=-,-
 344500: system.cpu.activity: MinorTrace: activity=1 stages=E,E,E,E,1
 344500: system.cpu.activity: Stage 0 already inactive.
 344500: system.cpu.activity: Stage 1 already inactive.
 344500: system.cpu.activity: Stage 2 already inactive.
 344500: system.cpu.activity: Stage 3 already inactive.
 344500: system.cpu.activity: Activity: 0
 344500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 345000
 345000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 345000: system.cpu.execute: No interrupt controller
 345000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 345000: system.cpu.execute: Attempting to commit [tid:0]
 345000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 345000: system.cpu.execute: Trying to commit canCommitInsts: 1
 345000: system.cpu.execute: Trying to commit from FUs
 345000: global: ExecContext setting PC: (0x101f8=>0x101fc).(0=>1)
 345000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 345000: system.cpu.execute: Committing inst: 0/1.1/6/89.89 pc: 0x101f8 (nop)
 345000: system.cpu.execute: tryToBranch before: (0x101f8=>0x101fc).(0=>1) after: (0x101f8=>0x101fc).(0=>1)
 345000: system.cpu.execute: Advancing current PC from: (0x101f8=>0x101fc).(0=>1) to: (0x101fc=>0x10200).(0=>1)
 345000: system.cpu.execute: Unstalling 0 for inst 0/1.1/6/89.89
 345000: system.cpu.execute: Completed inst: 0/1.1/6/89.89 pc: 0x101f8 (nop)
 345000: system.cpu A0 T0 : @_start+352    :   nop                      : IntAlu :   FetchSeq=89  CPSeq=89  flags=(IsNop)
 345000: system.cpu.execute: Trying to commit canCommitInsts: 1
 345000: system.cpu.execute: Trying to commit from FUs
 345000: global: ExecContext setting PC: (0x101fc=>0x10200).(0=>1)
 345000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 345000: system.cpu.execute: Committing inst: 0/1.1/6/90.90 pc: 0x101fc (nop)
 345000: system.cpu.execute: tryToBranch before: (0x101fc=>0x10200).(0=>1) after: (0x101fc=>0x10200).(0=>1)
 345000: system.cpu.execute: Advancing current PC from: (0x101fc=>0x10200).(0=>1) to: (0x10200=>0x10204).(0=>1)
 345000: system.cpu.execute: Unstalling 1 for inst 0/1.1/6/90.90
 345000: system.cpu.execute: Completed inst: 0/1.1/6/90.90 pc: 0x101fc (nop)
 345000: system.cpu.execute: Reached inst commit limit
 345000: system.cpu A0 T0 : @_start+356    :   nop                      : IntAlu :   FetchSeq=90  CPSeq=90  flags=(IsNop)
 345000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 345000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 345000: system.cpu.fetch2: Scheduled Thread: -1
 345000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 345000: system.cpu.fetch1.requests: MinorTrace: lines=
 345000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/7
 345000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 345000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 345000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 345000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 345000: system.cpu.f2ToD: MinorTrace: insts=-,-
 345000: system.cpu.decode: MinorTrace: insts=-
 345000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 345000: system.cpu.dToE: MinorTrace: insts=-,-
 345000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 345000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 345000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 345000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 345000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 345000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 345000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 345000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 345000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 345000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 345000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 345000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 345000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 345000: system.cpu.execute.fu.6: MinorTrace: insts=-
 345000: system.cpu.execute.fu.7: MinorTrace: insts=-
 345000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 345000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 345000: system.cpu.eToF1: MinorTrace: branch=-,-
 345000: system.cpu.activity: MinorTrace: activity=0 stages=E,E,E,E,E
 345000: global: Suspending as the processor is idle
 345000: system.cpu.activity: Stage 0 already inactive.
 345000: system.cpu.activity: Stage 1 already inactive.
 345000: system.cpu.activity: Stage 2 already inactive.
 345000: system.cpu.activity: Stage 3 already inactive.
 345000: system.cpu.activity: Stage 4 already inactive.
 358750: system.mem_ctrls: processRespondEvent(): Some req has reached its readyTime
 358750: system.mem_ctrls: number of read entries for rank 0 is 0
 358750: system.mem_ctrls: Responding to Address 512..  358750: global: IFetch from .cpu.inst of size 64 on address 0x200 C
 358750: global: 00000000  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 358750: global: 00000010  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 358750: global: 00000020  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 358750: global: 00000030  00 f0 20 e3 00 f0 20 e3  00 f0 20 e3 00 f0 20 e3    p c p c p c p c
 358750: system.mem_ctrls.port-RespPacketQueue: schedSendTiming for ReadResp address 200 size 64 when 386750 ord: 1
 358750: system.mem_ctrls.port-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 386750
 358750: system.mem_ctrls: Done
 386750: system.membus: recvTimingResp: src system.membus.master[0] packet ReadResp [200:23f] IF
 386750: system.membus.snoop_filter: updateResponse: src system.membus.slave[1] packet ReadResp [200:23f] IF
 386750: system.membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 386750: system.membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 386750: system.membus.slave[1]-RespPacketQueue: schedSendTiming for ReadResp address 200 size 64 when 389000 ord: 0
 386750: system.membus.slave[1]-RespPacketQueue.wrapped_function_event: EventFunctionWrapped event scheduled @ 389000
 386750: system.membus.respLayer1.wrapped_function_event: EventFunctionWrapped event scheduled @ 392000
 386750: system.membus.respLayer1: The crossbar layer is now busy from tick 386750 to 392000
 389000: system.cpu.icache: recvTimingResp: Handling response ReadResp [200:23f] IF
 389000: system.cpu.icache: Block for addr 0x200 being updated in Cache
 389000: system.cpu.icache: Replacement victim: state: 0 (I) valid: 0 writable: 0 readable: 0 dirty: 0 | tag: 0xffffffffffffffff set: 0x8 way: 0
 389000: system.cpu.icache: Block addr 0x200 (ns) moving from state 0 to state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x8 way: 0
 389000: system.cpu.icache.cpu_side-CpuSidePort: schedSendTiming for ReadResp address 200 size 64 when 390000 ord: 1
 389000: system.cpu.icache.cpu_side-CpuSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 390000
 389000: system.cpu.icache: recvTimingResp: Leaving with ReadResp [200:23f] IF
 390000: system.cpu.fetch1: recvTimingResp 1
 390000: system.cpu.fetch1: MinorLine: id=0/1.1/7 size=64 vaddr=0x10200 paddr=0x200
 390000: system.cpu: Event wakeup from stage 1
 390000: system.cpu.activity: Activity: 1
 390000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 390500
 390500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 390500: system.cpu.execute: No interrupt controller
 390500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 390500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 390500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 390500: system.cpu.fetch2: Scheduled Thread: -1
 390500: system.cpu.fetch1: Processing fetched line: 0/1.1/7
 390500: system.cpu.activity: Activity: 2
 390500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/0 streamSeqNum=1 lines=0/1.1/7
 390500: system.cpu.fetch1.requests: MinorTrace: lines=
 390500: system.cpu.fetch1.transfers: MinorTrace: lines=
 390500: system.cpu.f1ToF2: MinorTrace: lines=0/1.1/7,-
 390500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 390500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 390500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 390500: system.cpu.f2ToD: MinorTrace: insts=-,-
 390500: system.cpu.decode: MinorTrace: insts=-
 390500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 390500: system.cpu.dToE: MinorTrace: insts=-,-
 390500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 390500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 390500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 390500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 390500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 390500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 390500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 390500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 390500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 390500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 390500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 390500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 390500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 390500: system.cpu.execute.fu.6: MinorTrace: insts=-
 390500: system.cpu.execute.fu.7: MinorTrace: insts=-
 390500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 390500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 390500: system.cpu.eToF1: MinorTrace: branch=-,-
 390500: system.cpu.activity: MinorTrace: activity=2 stages=E,1,E,E,E
 390500: system.cpu.activity: Stage 0 already inactive.
 390500: system.cpu.activity: Activity: 1
 390500: system.cpu.activity: Stage 2 already inactive.
 390500: system.cpu.activity: Stage 3 already inactive.
 390500: system.cpu.activity: Stage 4 already inactive.
 390500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 391000
 391000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 391000: system.cpu.execute: No interrupt controller
 391000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 391000: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 391000: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 391000: system.cpu.fetch2: Scheduled Thread: 0
 391000: global: Arm inst: 0x1e320f000.
 391000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10200
 391000: system.cpu.fetch2: decoder inst 0/1.1/7/91 pc: 0x10200 (nop)
 391000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 0 pc: (0x10200=>0x10204).(0=>1) inst: 0/1.1/7/91 pc: 0x10200 (nop)
 391000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/91 pc: 0x10200 (nop)
 391000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x4 lineBaseAddr: 0x10200 lineWidth: 0x40
 391000: global: Arm inst: 0x1e320f000.
 391000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10204
 391000: system.cpu.fetch2: decoder inst 0/1.1/7/92 pc: 0x10204 (nop)
 391000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 4 pc: (0x10204=>0x10208).(0=>1) inst: 0/1.1/7/92 pc: 0x10204 (nop)
 391000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/92 pc: 0x10204 (nop)
 391000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x8 lineBaseAddr: 0x10200 lineWidth: 0x40
 391000: system.cpu.activity: Activity: 2
 391000: system.cpu.activity: Activity: 3
 391000: system.cpu.fetch1: Fetching from thread 0
 391000: system.cpu.fetch1: Inserting fetch into the fetch queue 0/1.1/8 addr: 0x10240 pc: (0x10240=>0x10244).(0=>1) line_offset: 0 request_size: 64
 391000: system.cpu.fetch1: Submitting ITLB request
 391000: system.cpu.workload: Translating: 0x10240->0x240
 391000: system.cpu.itb: Translation returning delay=0 fault=0
 391000: system.cpu.fetch1: Got ITLB response
 391000: system.cpu.icache: recvTimingReq tags:
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x2 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x3 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x4 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x5 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x6 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x7 way: 0
	Block: state: 7 (E) valid: 1 writable: 1 readable: 1 dirty: 0 | tag: 0 set: 0x8 way: 0

 391000: system.cpu.icache: access for ReadReq [240:27f] IF miss
 391000: system.cpu.icache.mem_side: Scheduling send event at 392000
 391000: system.cpu.icache.mem_side-MemSidePort.wrapped_function_event: EventFunctionWrapped event scheduled @ 392000
 391000: system.cpu.fetch1: Issued fetch request to memory: 0/1.1/8
 391000: system.cpu: Event wakeup from stage 1
 391000: system.cpu.activity: Activity: 4
 391000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 391000: system.cpu.fetch1.requests: MinorTrace: lines=
 391000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 391000: system.cpu.f1ToF2: MinorTrace: lines=-,0/1.1/7
 391000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 391000: system.cpu.fetch2: MinorTrace: inputIndex=8 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/91,0/1.1/7/92)
 391000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 391000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/91,0/1.1/7/92),-
 391000: system.cpu.decode: MinorTrace: insts=-
 391000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 391000: system.cpu.dToE: MinorTrace: insts=-,-
 391000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 391000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 391000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 391000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 391000: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 391000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 391000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 391000: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 391000: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 391000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 391000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 391000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 391000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 391000: system.cpu.execute.fu.6: MinorTrace: insts=-
 391000: system.cpu.execute.fu.7: MinorTrace: insts=-
 391000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 391000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 391000: system.cpu.eToF1: MinorTrace: branch=-,-
 391000: system.cpu.activity: MinorTrace: activity=4 stages=E,1,1,E,E
 391000: system.cpu.activity: Activity: 3
 391000: system.cpu.activity: Stage 0 already inactive.
 391000: system.cpu.activity: Activity: 2
 391000: system.cpu.activity: Activity: 1
 391000: system.cpu.activity: Stage 3 already inactive.
 391000: system.cpu.activity: Stage 4 already inactive.
 391000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 391500
 391500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 391500: system.cpu.execute: No interrupt controller
 391500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 391500: system.cpu.execute: Need to tick num issued insts: (becoming stalled)
 391500: system.cpu.execute: The next cycle might be skippable as there are no advanceable FUs
 391500: system.cpu.decode: Passing on inst: 0/1.1/7/91 pc: 0x10200 (nop) inputIndex: 0 output_index: 0
 391500: system.cpu.decode: Passing on inst: 0/1.1/7/92 pc: 0x10204 (nop) inputIndex: 1 output_index: 1
 391500: system.cpu.decode: Wrapping
 391500: system.cpu.activity: Activity: 2
 391500: system.cpu.fetch2: Scheduled Thread: 0
 391500: global: Arm inst: 0x1e320f000.
 391500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10208
 391500: system.cpu.fetch2: decoder inst 0/1.1/7/93 pc: 0x10208 (nop)
 391500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 8 pc: (0x10208=>0x1020c).(0=>1) inst: 0/1.1/7/93 pc: 0x10208 (nop)
 391500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/93 pc: 0x10208 (nop)
 391500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0xc lineBaseAddr: 0x10200 lineWidth: 0x40
 391500: global: Arm inst: 0x1e320f000.
 391500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1020c
 391500: system.cpu.fetch2: decoder inst 0/1.1/7/94 pc: 0x1020c (nop)
 391500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 12 pc: (0x1020c=>0x10210).(0=>1) inst: 0/1.1/7/94 pc: 0x1020c (nop)
 391500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/94 pc: 0x1020c (nop)
 391500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x10 lineBaseAddr: 0x10200 lineWidth: 0x40
 391500: system.cpu.activity: Activity: 3
 391500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 391500: system.cpu.fetch1.requests: MinorTrace: lines=
 391500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 391500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 391500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 391500: system.cpu.fetch2: MinorTrace: inputIndex=16 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/93,0/1.1/7/94)
 391500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 391500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/93,0/1.1/7/94),(0/1.1/7/91.91,0/1.1/7/92.92)
 391500: system.cpu.decode: MinorTrace: insts=(0/1.1/7/91.91,0/1.1/7/92.92)
 391500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 391500: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/91.91,0/1.1/7/92.92),-
 391500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 391500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 391500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 391500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 391500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 391500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 391500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 391500: system.cpu.execute.fu.0: MinorTrace: insts=-,-,-
 391500: system.cpu.execute.fu.1: MinorTrace: insts=-,-,-
 391500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 391500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 391500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 391500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 391500: system.cpu.execute.fu.6: MinorTrace: insts=-
 391500: system.cpu.execute.fu.7: MinorTrace: insts=-
 391500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 391500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 391500: system.cpu.eToF1: MinorTrace: branch=-,-
 391500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,1,E,E
 391500: system.cpu.activity: Activity: 2
 391500: system.cpu.activity: Stage 0 already inactive.
 391500: system.cpu.activity: Stage 1 already inactive.
 391500: system.cpu.activity: Activity: 1
 391500: system.cpu.activity: Stage 3 already inactive.
 391500: system.cpu.activity: Stage 4 already inactive.
 391500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 392000
 392000: system.cpu.icache: sendMSHRQueuePacket: MSHR ReadReq [240:27f] IF
 392000: system.cpu.icache: createMissPacket: created ReadCleanReq [240:27f] IF from ReadReq [240:27f] IF
 392000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [240:27f] IF
 392000: system.membus.snoop_filter: lookupRequest: src system.membus.slave[1] packet ReadCleanReq [240:27f] IF
 392000: system.membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 392000: system.membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 392000: system.membus: recvTimingReq: src system.membus.slave[1] packet ReadCleanReq [240:27f] IF SF size: 0 lat: 1
 392000: system.membus: forwardTiming for ReadCleanReq [240:27f] IF
 392000: system.mem_ctrls: recvTimingReq: request ReadCleanReq addr 576 size 64
 392000: system.mem_ctrls: QoSScheduler::schedule Packet received [Qv 0], but QoS scheduler not initialized
 392000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 392000: system.mem_ctrls: Address: 576 Rank 0 Bank 0 Row 0
 392000: system.mem_ctrls: Read queue limit 32, current size 0, entries needed 1
 392000: system.mem_ctrls: Adding to read queue
 392000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] address 576 prio 0 this master q packets 0 - queue size 0 - requested entries 1
 392000: system.mem_ctrls: QoSMemCtrl::logRequest MASTER .cpu.inst [id 5] prio 0 this master q packets 1 - new queue size 1
 392000: system.mem_ctrls: Request scheduled immediately
 392000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 392000
 392000: system.membus.reqLayer0.wrapped_function_event: EventFunctionWrapped event scheduled @ 393000
 392000: system.membus.reqLayer0: The crossbar layer is now busy from tick 392000 to 393000
 392000: system.mem_ctrls: QoS Turnarounds selected state READ 
 392000: system.mem_ctrls: DRAM controller checking READ queue [0] priority [1 elements]
 392000: system.mem_ctrls: Single request, going to a free rank
 392000: system.mem_ctrls: Timing access to addr 576, rank/bank/row 0 0 0
 392000: system.mem_ctrls: Access to 576, ready at 410750 next burst at 397000.
 392000: system.mem_ctrls: 314,RD,0,0
 392000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] address 576 prio 0 this master q packets 1 - queue size 1 - requested entries 1
 392000: system.mem_ctrls: QoSMemCtrl::logResponse MASTER .cpu.inst [id 5] prio 0 this master q packets 0 - new queue size 0
 392000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 410750
 392000: system.mem_ctrls.wrapped_function_event: EventFunctionWrapped event scheduled @ 392000
 392000: system.mem_ctrls: QoS Turnarounds selected state READ 
 392000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 392000: system.cpu.execute: No interrupt controller
 392000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 392000: system.cpu.execute: Attempting to issue [tid:0]
 392000: system.cpu.execute: Trying to issue inst: 0/1.1/7/91.91 pc: 0x10200 (nop) to FU: 0
 392000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 392000: system.cpu.execute: Issuing inst: 0/1.1/7/91.91 pc: 0x10200 (nop) into FU 0
 392000: system.cpu.activity: Activity: 2
 392000: system.cpu.execute: MinorInst: id=0/1.1/7/91.91 addr=0x10200 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 392000: system.cpu.execute: Stepping to next inst inputIndex: 1
 392000: system.cpu.execute: Trying to issue inst: 0/1.1/7/92.92 pc: 0x10204 (nop) to FU: 0
 392000: system.cpu.execute: Can't issue as FU: 0 is already busy
 392000: system.cpu.execute: Trying to issue inst: 0/1.1/7/92.92 pc: 0x10204 (nop) to FU: 1
 392000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 392000: system.cpu.execute: Issuing inst: 0/1.1/7/92.92 pc: 0x10204 (nop) into FU 1
 392000: system.cpu.execute: MinorInst: id=0/1.1/7/92.92 addr=0x10204 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 392000: system.cpu.execute: Reached inst issue limit
 392000: system.cpu.execute: Stepping to next inst inputIndex: 2
 392000: system.cpu.execute: Wrapping
 392000: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/7/91.91 pc: 0x10200 (nop)
 392000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 392000: system.cpu: Event wakeup from stage 4
 392000: system.cpu.activity: Activity: 3
 392000: system.cpu.decode: Passing on inst: 0/1.1/7/93 pc: 0x10208 (nop) inputIndex: 0 output_index: 0
 392000: system.cpu.decode: Passing on inst: 0/1.1/7/94 pc: 0x1020c (nop) inputIndex: 1 output_index: 1
 392000: system.cpu.decode: Wrapping
 392000: system.cpu.fetch2: Scheduled Thread: 0
 392000: global: Arm inst: 0x1e320f000.
 392000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10210
 392000: system.cpu.fetch2: decoder inst 0/1.1/7/95 pc: 0x10210 (nop)
 392000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 16 pc: (0x10210=>0x10214).(0=>1) inst: 0/1.1/7/95 pc: 0x10210 (nop)
 392000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/95 pc: 0x10210 (nop)
 392000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x14 lineBaseAddr: 0x10200 lineWidth: 0x40
 392000: global: Arm inst: 0x1e320f000.
 392000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10214
 392000: system.cpu.fetch2: decoder inst 0/1.1/7/96 pc: 0x10214 (nop)
 392000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 20 pc: (0x10214=>0x10218).(0=>1) inst: 0/1.1/7/96 pc: 0x10214 (nop)
 392000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/96 pc: 0x10214 (nop)
 392000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x18 lineBaseAddr: 0x10200 lineWidth: 0x40
 392000: system.cpu.activity: Activity: 4
 392000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 392000: system.cpu.fetch1.requests: MinorTrace: lines=
 392000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 392000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 392000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 392000: system.cpu.fetch2: MinorTrace: inputIndex=24 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/95,0/1.1/7/96)
 392000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 392000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/95,0/1.1/7/96),(0/1.1/7/93.93,0/1.1/7/94.94)
 392000: system.cpu.decode: MinorTrace: insts=(0/1.1/7/93.93,0/1.1/7/94.94)
 392000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 392000: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/93.93,0/1.1/7/94.94),(0/1.1/7/91.91,0/1.1/7/92.92)
 392000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 392000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 392000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 392000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 392000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 392000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 392000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 392000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/91.91,-,-
 392000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/92.92,-,-
 392000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 392000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 392000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 392000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 392000: system.cpu.execute.fu.6: MinorTrace: insts=-
 392000: system.cpu.execute.fu.7: MinorTrace: insts=-
 392000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/91.91,0/1.1/7/92.92,,,,,,,,,,,,,,,,,,,,,,,,,,,
 392000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 392000: system.cpu.eToF1: MinorTrace: branch=-,-
 392000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 392000: system.cpu.activity: Activity: 3
 392000: system.cpu.activity: Stage 0 already inactive.
 392000: system.cpu.activity: Stage 1 already inactive.
 392000: system.cpu.activity: Activity: 2
 392000: system.cpu.activity: Stage 3 already inactive.
 392000: system.cpu.activity: Activity: 1
 392000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 392500
 392500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 392500: system.cpu.execute: No interrupt controller
 392500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 392500: system.cpu.execute: Attempting to issue [tid:0]
 392500: system.cpu.execute: Trying to issue inst: 0/1.1/7/93.93 pc: 0x10208 (nop) to FU: 0
 392500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 392500: system.cpu.execute: Issuing inst: 0/1.1/7/93.93 pc: 0x10208 (nop) into FU 0
 392500: system.cpu.activity: Activity: 2
 392500: system.cpu.execute: MinorInst: id=0/1.1/7/93.93 addr=0x10208 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 392500: system.cpu.execute: Stepping to next inst inputIndex: 1
 392500: system.cpu.execute: Trying to issue inst: 0/1.1/7/94.94 pc: 0x1020c (nop) to FU: 0
 392500: system.cpu.execute: Can't issue as FU: 0 is already busy
 392500: system.cpu.execute: Trying to issue inst: 0/1.1/7/94.94 pc: 0x1020c (nop) to FU: 1
 392500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 392500: system.cpu.execute: Issuing inst: 0/1.1/7/94.94 pc: 0x1020c (nop) into FU 1
 392500: system.cpu.execute: MinorInst: id=0/1.1/7/94.94 addr=0x1020c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 392500: system.cpu.execute: Reached inst issue limit
 392500: system.cpu.execute: Stepping to next inst inputIndex: 2
 392500: system.cpu.execute: Wrapping
 392500: system.cpu.execute.lsq: No matching memory response for inst: 0/1.1/7/91.91 pc: 0x10200 (nop)
 392500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(not becoming stalled)
 392500: system.cpu: Event wakeup from stage 4
 392500: system.cpu.activity: Activity: 3
 392500: system.cpu.decode: Passing on inst: 0/1.1/7/95 pc: 0x10210 (nop) inputIndex: 0 output_index: 0
 392500: system.cpu.decode: Passing on inst: 0/1.1/7/96 pc: 0x10214 (nop) inputIndex: 1 output_index: 1
 392500: system.cpu.decode: Wrapping
 392500: system.cpu.fetch2: Scheduled Thread: 0
 392500: global: Arm inst: 0x1e320f000.
 392500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10218
 392500: system.cpu.fetch2: decoder inst 0/1.1/7/97 pc: 0x10218 (nop)
 392500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 24 pc: (0x10218=>0x1021c).(0=>1) inst: 0/1.1/7/97 pc: 0x10218 (nop)
 392500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/97 pc: 0x10218 (nop)
 392500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x1c lineBaseAddr: 0x10200 lineWidth: 0x40
 392500: global: Arm inst: 0x1e320f000.
 392500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1021c
 392500: system.cpu.fetch2: decoder inst 0/1.1/7/98 pc: 0x1021c (nop)
 392500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 28 pc: (0x1021c=>0x10220).(0=>1) inst: 0/1.1/7/98 pc: 0x1021c (nop)
 392500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/98 pc: 0x1021c (nop)
 392500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x20 lineBaseAddr: 0x10200 lineWidth: 0x40
 392500: system.cpu.activity: Activity: 4
 392500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 392500: system.cpu.fetch1.requests: MinorTrace: lines=
 392500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 392500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 392500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 392500: system.cpu.fetch2: MinorTrace: inputIndex=32 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/97,0/1.1/7/98)
 392500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 392500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/97,0/1.1/7/98),(0/1.1/7/95.95,0/1.1/7/96.96)
 392500: system.cpu.decode: MinorTrace: insts=(0/1.1/7/95.95,0/1.1/7/96.96)
 392500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 392500: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/95.95,0/1.1/7/96.96),(0/1.1/7/93.93,0/1.1/7/94.94)
 392500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 392500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 392500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 392500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 392500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 392500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 392500: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=E,E,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 392500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/93.93,0/1.1/7/91.91,-
 392500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/94.94,0/1.1/7/92.92,-
 392500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 392500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 392500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 392500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 392500: system.cpu.execute.fu.6: MinorTrace: insts=-
 392500: system.cpu.execute.fu.7: MinorTrace: insts=-
 392500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/91.91,0/1.1/7/92.92,0/1.1/7/93.93,0/1.1/7/94.94,,,,,,,,,,,,,,,,,,,,,,,,,
 392500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 392500: system.cpu.eToF1: MinorTrace: branch=-,-
 392500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 392500: system.cpu.activity: Activity: 3
 392500: system.cpu.activity: Stage 0 already inactive.
 392500: system.cpu.activity: Stage 1 already inactive.
 392500: system.cpu.activity: Activity: 2
 392500: system.cpu.activity: Stage 3 already inactive.
 392500: system.cpu.activity: Activity: 1
 392500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 393000
 393000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 393000: system.cpu.execute: No interrupt controller
 393000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 393000: system.cpu.execute: Attempting to issue [tid:0]
 393000: system.cpu.execute: Trying to issue inst: 0/1.1/7/95.95 pc: 0x10210 (nop) to FU: 0
 393000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 393000: system.cpu.execute: Issuing inst: 0/1.1/7/95.95 pc: 0x10210 (nop) into FU 0
 393000: system.cpu.activity: Activity: 2
 393000: system.cpu.execute: MinorInst: id=0/1.1/7/95.95 addr=0x10210 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 393000: system.cpu.execute: Stepping to next inst inputIndex: 1
 393000: system.cpu.execute: Trying to issue inst: 0/1.1/7/96.96 pc: 0x10214 (nop) to FU: 0
 393000: system.cpu.execute: Can't issue as FU: 0 is already busy
 393000: system.cpu.execute: Trying to issue inst: 0/1.1/7/96.96 pc: 0x10214 (nop) to FU: 1
 393000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 393000: system.cpu.execute: Issuing inst: 0/1.1/7/96.96 pc: 0x10214 (nop) into FU 1
 393000: system.cpu.execute: MinorInst: id=0/1.1/7/96.96 addr=0x10214 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 393000: system.cpu.execute: Reached inst issue limit
 393000: system.cpu.execute: Stepping to next inst inputIndex: 2
 393000: system.cpu.execute: Wrapping
 393000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 393000: system.cpu: Event wakeup from stage 4
 393000: system.cpu.activity: Activity: 3
 393000: system.cpu.decode: Passing on inst: 0/1.1/7/97 pc: 0x10218 (nop) inputIndex: 0 output_index: 0
 393000: system.cpu.decode: Passing on inst: 0/1.1/7/98 pc: 0x1021c (nop) inputIndex: 1 output_index: 1
 393000: system.cpu.decode: Wrapping
 393000: system.cpu.fetch2: Scheduled Thread: 0
 393000: global: Arm inst: 0x1e320f000.
 393000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10220
 393000: system.cpu.fetch2: decoder inst 0/1.1/7/99 pc: 0x10220 (nop)
 393000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 32 pc: (0x10220=>0x10224).(0=>1) inst: 0/1.1/7/99 pc: 0x10220 (nop)
 393000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/99 pc: 0x10220 (nop)
 393000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x24 lineBaseAddr: 0x10200 lineWidth: 0x40
 393000: global: Arm inst: 0x1e320f000.
 393000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10224
 393000: system.cpu.fetch2: decoder inst 0/1.1/7/100 pc: 0x10224 (nop)
 393000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 36 pc: (0x10224=>0x10228).(0=>1) inst: 0/1.1/7/100 pc: 0x10224 (nop)
 393000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/100 pc: 0x10224 (nop)
 393000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x28 lineBaseAddr: 0x10200 lineWidth: 0x40
 393000: system.cpu.activity: Activity: 4
 393000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 393000: system.cpu.fetch1.requests: MinorTrace: lines=
 393000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 393000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 393000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 393000: system.cpu.fetch2: MinorTrace: inputIndex=40 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/99,0/1.1/7/100)
 393000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 393000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/99,0/1.1/7/100),(0/1.1/7/97.97,0/1.1/7/98.98)
 393000: system.cpu.decode: MinorTrace: insts=(0/1.1/7/97.97,0/1.1/7/98.98)
 393000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 393000: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/97.97,0/1.1/7/98.98),(0/1.1/7/95.95,0/1.1/7/96.96)
 393000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 393000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 393000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 393000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 393000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 393000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 393000: system.cpu.execute: MinorTrace: insts=(0/1.1/6/89.89,0/1.1/6/90.90) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 393000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/95.95,0/1.1/7/93.93,0/1.1/7/91.91
 393000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/96.96,0/1.1/7/94.94,0/1.1/7/92.92
 393000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 393000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 393000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 393000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 393000: system.cpu.execute.fu.6: MinorTrace: insts=-
 393000: system.cpu.execute.fu.7: MinorTrace: insts=-
 393000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/91.91,0/1.1/7/92.92,0/1.1/7/93.93,0/1.1/7/94.94,0/1.1/7/95.95,0/1.1/7/96.96,,,,,,,,,,,,,,,,,,,,,,,
 393000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 393000: system.cpu.eToF1: MinorTrace: branch=-,-
 393000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 393000: system.cpu.activity: Activity: 3
 393000: system.cpu.activity: Stage 0 already inactive.
 393000: system.cpu.activity: Stage 1 already inactive.
 393000: system.cpu.activity: Activity: 2
 393000: system.cpu.activity: Stage 3 already inactive.
 393000: system.cpu.activity: Activity: 1
 393000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 393500
 393500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 393500: system.cpu.execute: No interrupt controller
 393500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 393500: system.cpu.execute: Attempting to commit [tid:0]
 393500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 393500: system.cpu.execute: Trying to commit canCommitInsts: 1
 393500: system.cpu.execute: Trying to commit from FUs
 393500: global: ExecContext setting PC: (0x10200=>0x10204).(0=>1)
 393500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 393500: system.cpu.execute: Committing inst: 0/1.1/7/91.91 pc: 0x10200 (nop)
 393500: system.cpu.execute: tryToBranch before: (0x10200=>0x10204).(0=>1) after: (0x10200=>0x10204).(0=>1)
 393500: system.cpu.execute: Advancing current PC from: (0x10200=>0x10204).(0=>1) to: (0x10204=>0x10208).(0=>1)
 393500: system.cpu.execute: Unstalling 0 for inst 0/1.1/7/91.91
 393500: system.cpu.execute: Completed inst: 0/1.1/7/91.91 pc: 0x10200 (nop)
 393500: system.cpu A0 T0 : @_start+360    :   nop                      : IntAlu :   FetchSeq=91  CPSeq=91  flags=(IsNop)
 393500: system.cpu.execute: Trying to commit canCommitInsts: 1
 393500: system.cpu.execute: Trying to commit from FUs
 393500: global: ExecContext setting PC: (0x10204=>0x10208).(0=>1)
 393500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 393500: system.cpu.execute: Committing inst: 0/1.1/7/92.92 pc: 0x10204 (nop)
 393500: system.cpu.execute: tryToBranch before: (0x10204=>0x10208).(0=>1) after: (0x10204=>0x10208).(0=>1)
 393500: system.cpu.execute: Advancing current PC from: (0x10204=>0x10208).(0=>1) to: (0x10208=>0x1020c).(0=>1)
 393500: system.cpu.execute: Unstalling 1 for inst 0/1.1/7/92.92
 393500: system.cpu.execute: Completed inst: 0/1.1/7/92.92 pc: 0x10204 (nop)
 393500: system.cpu.execute: Reached inst commit limit
 393500: system.cpu A0 T0 : @_start+364    :   nop                      : IntAlu :   FetchSeq=92  CPSeq=92  flags=(IsNop)
 393500: system.cpu.execute: Attempting to issue [tid:0]
 393500: system.cpu.execute: Trying to issue inst: 0/1.1/7/97.97 pc: 0x10218 (nop) to FU: 0
 393500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 393500: system.cpu.execute: Issuing inst: 0/1.1/7/97.97 pc: 0x10218 (nop) into FU 0
 393500: system.cpu.activity: Activity: 2
 393500: system.cpu.execute: MinorInst: id=0/1.1/7/97.97 addr=0x10218 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 393500: system.cpu.execute: Stepping to next inst inputIndex: 1
 393500: system.cpu.execute: Trying to issue inst: 0/1.1/7/98.98 pc: 0x1021c (nop) to FU: 0
 393500: system.cpu.execute: Can't issue as FU: 0 is already busy
 393500: system.cpu.execute: Trying to issue inst: 0/1.1/7/98.98 pc: 0x1021c (nop) to FU: 1
 393500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 393500: system.cpu.execute: Issuing inst: 0/1.1/7/98.98 pc: 0x1021c (nop) into FU 1
 393500: system.cpu.execute: MinorInst: id=0/1.1/7/98.98 addr=0x1021c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 393500: system.cpu.execute: Reached inst issue limit
 393500: system.cpu.execute: Stepping to next inst inputIndex: 2
 393500: system.cpu.execute: Wrapping
 393500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 393500: system.cpu: Event wakeup from stage 4
 393500: system.cpu.activity: Activity: 3
 393500: system.cpu.decode: Passing on inst: 0/1.1/7/99 pc: 0x10220 (nop) inputIndex: 0 output_index: 0
 393500: system.cpu.decode: Passing on inst: 0/1.1/7/100 pc: 0x10224 (nop) inputIndex: 1 output_index: 1
 393500: system.cpu.decode: Wrapping
 393500: system.cpu.fetch2: Scheduled Thread: 0
 393500: global: Arm inst: 0x1e320f000.
 393500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10228
 393500: system.cpu.fetch2: decoder inst 0/1.1/7/101 pc: 0x10228 (nop)
 393500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 40 pc: (0x10228=>0x1022c).(0=>1) inst: 0/1.1/7/101 pc: 0x10228 (nop)
 393500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/101 pc: 0x10228 (nop)
 393500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x2c lineBaseAddr: 0x10200 lineWidth: 0x40
 393500: global: Arm inst: 0x1e320f000.
 393500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1022c
 393500: system.cpu.fetch2: decoder inst 0/1.1/7/102 pc: 0x1022c (nop)
 393500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 44 pc: (0x1022c=>0x10230).(0=>1) inst: 0/1.1/7/102 pc: 0x1022c (nop)
 393500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/102 pc: 0x1022c (nop)
 393500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x30 lineBaseAddr: 0x10200 lineWidth: 0x40
 393500: system.cpu.activity: Activity: 4
 393500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 393500: system.cpu.fetch1.requests: MinorTrace: lines=
 393500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 393500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 393500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 393500: system.cpu.fetch2: MinorTrace: inputIndex=48 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/101,0/1.1/7/102)
 393500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 393500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/101,0/1.1/7/102),(0/1.1/7/99.99,0/1.1/7/100.100)
 393500: system.cpu.decode: MinorTrace: insts=(0/1.1/7/99.99,0/1.1/7/100.100)
 393500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 393500: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/99.99,0/1.1/7/100.100),(0/1.1/7/97.97,0/1.1/7/98.98)
 393500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 393500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 393500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 393500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 393500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 393500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 393500: system.cpu.execute: MinorTrace: insts=(0/1.1/7/91.91,0/1.1/7/92.92) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 393500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/97.97,0/1.1/7/95.95,0/1.1/7/93.93
 393500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/98.98,0/1.1/7/96.96,0/1.1/7/94.94
 393500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 393500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 393500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 393500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 393500: system.cpu.execute.fu.6: MinorTrace: insts=-
 393500: system.cpu.execute.fu.7: MinorTrace: insts=-
 393500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/93.93,0/1.1/7/94.94,0/1.1/7/95.95,0/1.1/7/96.96,0/1.1/7/97.97,0/1.1/7/98.98,,,,,,,,,,,,,,,,,,,,,,,
 393500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 393500: system.cpu.eToF1: MinorTrace: branch=-,-
 393500: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 393500: system.cpu.activity: Activity: 3
 393500: system.cpu.activity: Stage 0 already inactive.
 393500: system.cpu.activity: Stage 1 already inactive.
 393500: system.cpu.activity: Activity: 2
 393500: system.cpu.activity: Stage 3 already inactive.
 393500: system.cpu.activity: Activity: 1
 393500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 394000
 394000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 394000: system.cpu.execute: No interrupt controller
 394000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 394000: system.cpu.execute: Attempting to commit [tid:0]
 394000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 394000: system.cpu.execute: Trying to commit canCommitInsts: 1
 394000: system.cpu.execute: Trying to commit from FUs
 394000: global: ExecContext setting PC: (0x10208=>0x1020c).(0=>1)
 394000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 394000: system.cpu.execute: Committing inst: 0/1.1/7/93.93 pc: 0x10208 (nop)
 394000: system.cpu.execute: tryToBranch before: (0x10208=>0x1020c).(0=>1) after: (0x10208=>0x1020c).(0=>1)
 394000: system.cpu.execute: Advancing current PC from: (0x10208=>0x1020c).(0=>1) to: (0x1020c=>0x10210).(0=>1)
 394000: system.cpu.execute: Unstalling 0 for inst 0/1.1/7/93.93
 394000: system.cpu.execute: Completed inst: 0/1.1/7/93.93 pc: 0x10208 (nop)
 394000: system.cpu A0 T0 : @_start+368    :   nop                      : IntAlu :   FetchSeq=93  CPSeq=93  flags=(IsNop)
 394000: system.cpu.execute: Trying to commit canCommitInsts: 1
 394000: system.cpu.execute: Trying to commit from FUs
 394000: global: ExecContext setting PC: (0x1020c=>0x10210).(0=>1)
 394000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 394000: system.cpu.execute: Committing inst: 0/1.1/7/94.94 pc: 0x1020c (nop)
 394000: system.cpu.execute: tryToBranch before: (0x1020c=>0x10210).(0=>1) after: (0x1020c=>0x10210).(0=>1)
 394000: system.cpu.execute: Advancing current PC from: (0x1020c=>0x10210).(0=>1) to: (0x10210=>0x10214).(0=>1)
 394000: system.cpu.execute: Unstalling 1 for inst 0/1.1/7/94.94
 394000: system.cpu.execute: Completed inst: 0/1.1/7/94.94 pc: 0x1020c (nop)
 394000: system.cpu.execute: Reached inst commit limit
 394000: system.cpu A0 T0 : @_start+372    :   nop                      : IntAlu :   FetchSeq=94  CPSeq=94  flags=(IsNop)
 394000: system.cpu.execute: Attempting to issue [tid:0]
 394000: system.cpu.execute: Trying to issue inst: 0/1.1/7/99.99 pc: 0x10220 (nop) to FU: 0
 394000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 394000: system.cpu.execute: Issuing inst: 0/1.1/7/99.99 pc: 0x10220 (nop) into FU 0
 394000: system.cpu.activity: Activity: 2
 394000: system.cpu.execute: MinorInst: id=0/1.1/7/99.99 addr=0x10220 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 394000: system.cpu.execute: Stepping to next inst inputIndex: 1
 394000: system.cpu.execute: Trying to issue inst: 0/1.1/7/100.100 pc: 0x10224 (nop) to FU: 0
 394000: system.cpu.execute: Can't issue as FU: 0 is already busy
 394000: system.cpu.execute: Trying to issue inst: 0/1.1/7/100.100 pc: 0x10224 (nop) to FU: 1
 394000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 394000: system.cpu.execute: Issuing inst: 0/1.1/7/100.100 pc: 0x10224 (nop) into FU 1
 394000: system.cpu.execute: MinorInst: id=0/1.1/7/100.100 addr=0x10224 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 394000: system.cpu.execute: Reached inst issue limit
 394000: system.cpu.execute: Stepping to next inst inputIndex: 2
 394000: system.cpu.execute: Wrapping
 394000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 394000: system.cpu: Event wakeup from stage 4
 394000: system.cpu.activity: Activity: 3
 394000: system.cpu.decode: Passing on inst: 0/1.1/7/101 pc: 0x10228 (nop) inputIndex: 0 output_index: 0
 394000: system.cpu.decode: Passing on inst: 0/1.1/7/102 pc: 0x1022c (nop) inputIndex: 1 output_index: 1
 394000: system.cpu.decode: Wrapping
 394000: system.cpu.fetch2: Scheduled Thread: 0
 394000: global: Arm inst: 0x1e320f000.
 394000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10230
 394000: system.cpu.fetch2: decoder inst 0/1.1/7/103 pc: 0x10230 (nop)
 394000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 48 pc: (0x10230=>0x10234).(0=>1) inst: 0/1.1/7/103 pc: 0x10230 (nop)
 394000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/103 pc: 0x10230 (nop)
 394000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x34 lineBaseAddr: 0x10200 lineWidth: 0x40
 394000: global: Arm inst: 0x1e320f000.
 394000: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10234
 394000: system.cpu.fetch2: decoder inst 0/1.1/7/104 pc: 0x10234 (nop)
 394000: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 52 pc: (0x10234=>0x10238).(0=>1) inst: 0/1.1/7/104 pc: 0x10234 (nop)
 394000: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/104 pc: 0x10234 (nop)
 394000: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x38 lineBaseAddr: 0x10200 lineWidth: 0x40
 394000: system.cpu.activity: Activity: 4
 394000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=B
 394000: system.cpu.fetch1.requests: MinorTrace: lines=
 394000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 394000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 394000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 394000: system.cpu.fetch2: MinorTrace: inputIndex=56 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/103,0/1.1/7/104)
 394000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=0/1.1/7,R
 394000: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/103,0/1.1/7/104),(0/1.1/7/101.101,0/1.1/7/102.102)
 394000: system.cpu.decode: MinorTrace: insts=(0/1.1/7/101.101,0/1.1/7/102.102)
 394000: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 394000: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/101.101,0/1.1/7/102.102),(0/1.1/7/99.99,0/1.1/7/100.100)
 394000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 394000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 394000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 394000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 394000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 394000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 394000: system.cpu.execute: MinorTrace: insts=(0/1.1/7/93.93,0/1.1/7/94.94) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 394000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/99.99,0/1.1/7/97.97,0/1.1/7/95.95
 394000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/100.100,0/1.1/7/98.98,0/1.1/7/96.96
 394000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 394000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 394000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 394000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 394000: system.cpu.execute.fu.6: MinorTrace: insts=-
 394000: system.cpu.execute.fu.7: MinorTrace: insts=-
 394000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/95.95,0/1.1/7/96.96,0/1.1/7/97.97,0/1.1/7/98.98,0/1.1/7/99.99,0/1.1/7/100.100,,,,,,,,,,,,,,,,,,,,,,,
 394000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 394000: system.cpu.eToF1: MinorTrace: branch=-,-
 394000: system.cpu.activity: MinorTrace: activity=4 stages=E,E,1,E,1
 394000: system.cpu.activity: Activity: 3
 394000: system.cpu.activity: Stage 0 already inactive.
 394000: system.cpu.activity: Stage 1 already inactive.
 394000: system.cpu.activity: Activity: 2
 394000: system.cpu.activity: Stage 3 already inactive.
 394000: system.cpu.activity: Activity: 1
 394000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 394500
 394500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 394500: system.cpu.execute: No interrupt controller
 394500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 394500: system.cpu.execute: Attempting to commit [tid:0]
 394500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 394500: system.cpu.execute: Trying to commit canCommitInsts: 1
 394500: system.cpu.execute: Trying to commit from FUs
 394500: global: ExecContext setting PC: (0x10210=>0x10214).(0=>1)
 394500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 394500: system.cpu.execute: Committing inst: 0/1.1/7/95.95 pc: 0x10210 (nop)
 394500: system.cpu.execute: tryToBranch before: (0x10210=>0x10214).(0=>1) after: (0x10210=>0x10214).(0=>1)
 394500: system.cpu.execute: Advancing current PC from: (0x10210=>0x10214).(0=>1) to: (0x10214=>0x10218).(0=>1)
 394500: system.cpu.execute: Unstalling 0 for inst 0/1.1/7/95.95
 394500: system.cpu.execute: Completed inst: 0/1.1/7/95.95 pc: 0x10210 (nop)
 394500: system.cpu A0 T0 : @_start+376    :   nop                      : IntAlu :   FetchSeq=95  CPSeq=95  flags=(IsNop)
 394500: system.cpu.execute: Trying to commit canCommitInsts: 1
 394500: system.cpu.execute: Trying to commit from FUs
 394500: global: ExecContext setting PC: (0x10214=>0x10218).(0=>1)
 394500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 394500: system.cpu.execute: Committing inst: 0/1.1/7/96.96 pc: 0x10214 (nop)
 394500: system.cpu.execute: tryToBranch before: (0x10214=>0x10218).(0=>1) after: (0x10214=>0x10218).(0=>1)
 394500: system.cpu.execute: Advancing current PC from: (0x10214=>0x10218).(0=>1) to: (0x10218=>0x1021c).(0=>1)
 394500: system.cpu.execute: Unstalling 1 for inst 0/1.1/7/96.96
 394500: system.cpu.execute: Completed inst: 0/1.1/7/96.96 pc: 0x10214 (nop)
 394500: system.cpu.execute: Reached inst commit limit
 394500: system.cpu A0 T0 : @_start+380    :   nop                      : IntAlu :   FetchSeq=96  CPSeq=96  flags=(IsNop)
 394500: system.cpu.execute: Attempting to issue [tid:0]
 394500: system.cpu.execute: Trying to issue inst: 0/1.1/7/101.101 pc: 0x10228 (nop) to FU: 0
 394500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 394500: system.cpu.execute: Issuing inst: 0/1.1/7/101.101 pc: 0x10228 (nop) into FU 0
 394500: system.cpu.activity: Activity: 2
 394500: system.cpu.execute: MinorInst: id=0/1.1/7/101.101 addr=0x10228 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 394500: system.cpu.execute: Stepping to next inst inputIndex: 1
 394500: system.cpu.execute: Trying to issue inst: 0/1.1/7/102.102 pc: 0x1022c (nop) to FU: 0
 394500: system.cpu.execute: Can't issue as FU: 0 is already busy
 394500: system.cpu.execute: Trying to issue inst: 0/1.1/7/102.102 pc: 0x1022c (nop) to FU: 1
 394500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 394500: system.cpu.execute: Issuing inst: 0/1.1/7/102.102 pc: 0x1022c (nop) into FU 1
 394500: system.cpu.execute: MinorInst: id=0/1.1/7/102.102 addr=0x1022c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 394500: system.cpu.execute: Reached inst issue limit
 394500: system.cpu.execute: Stepping to next inst inputIndex: 2
 394500: system.cpu.execute: Wrapping
 394500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 394500: system.cpu: Event wakeup from stage 4
 394500: system.cpu.activity: Activity: 3
 394500: system.cpu.decode: Passing on inst: 0/1.1/7/103 pc: 0x10230 (nop) inputIndex: 0 output_index: 0
 394500: system.cpu.decode: Passing on inst: 0/1.1/7/104 pc: 0x10234 (nop) inputIndex: 1 output_index: 1
 394500: system.cpu.decode: Wrapping
 394500: system.cpu.fetch2: Scheduled Thread: 0
 394500: global: Arm inst: 0x1e320f000.
 394500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x10238
 394500: system.cpu.fetch2: decoder inst 0/1.1/7/105 pc: 0x10238 (nop)
 394500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 0 inputIndex: 56 pc: (0x10238=>0x1023c).(0=>1) inst: 0/1.1/7/105 pc: 0x10238 (nop)
 394500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/105 pc: 0x10238 (nop)
 394500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x3c lineBaseAddr: 0x10200 lineWidth: 0x40
 394500: global: Arm inst: 0x1e320f000.
 394500: system.cpu.fetch2: Offering MachInst to decoder addr: 0x1023c
 394500: system.cpu.fetch2: decoder inst 0/1.1/7/106 pc: 0x1023c (nop)
 394500: system.cpu.fetch2: Instruction extracted from line 0/1.1/7 lineWidth: 64 output_index: 1 inputIndex: 60 pc: (0x1023c=>0x10240).(0=>1) inst: 0/1.1/7/106 pc: 0x1023c (nop)
 394500: system.cpu.fetch2: Not attempting prediction for inst: 0/1.1/7/106 pc: 0x1023c (nop)
 394500: system.cpu.fetch2: Updated inputIndex value PC: (0x10200=>0x10204).(0=>1) inputIndex: 0x40 lineBaseAddr: 0x10200 lineWidth: 0x40
 394500: system.cpu.fetch2: Wrapping
 394500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 394500: system.cpu.fetch1.requests: MinorTrace: lines=
 394500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 394500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 394500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 394500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=(0/1.1/7/105,0/1.1/7/106)
 394500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 394500: system.cpu.f2ToD: MinorTrace: insts=(0/1.1/7/105,0/1.1/7/106),(0/1.1/7/103.103,0/1.1/7/104.104)
 394500: system.cpu.decode: MinorTrace: insts=(0/1.1/7/103.103,0/1.1/7/104.104)
 394500: system.cpu.decode.inputBuffer0: MinorTrace: insts=R,,
 394500: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/103.103,0/1.1/7/104.104),(0/1.1/7/101.101,0/1.1/7/102.102)
 394500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 394500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 394500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 394500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 394500: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 394500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 394500: system.cpu.execute: MinorTrace: insts=(0/1.1/7/95.95,0/1.1/7/96.96) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 394500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/101.101,0/1.1/7/99.99,0/1.1/7/97.97
 394500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/102.102,0/1.1/7/100.100,0/1.1/7/98.98
 394500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 394500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 394500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 394500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 394500: system.cpu.execute.fu.6: MinorTrace: insts=-
 394500: system.cpu.execute.fu.7: MinorTrace: insts=-
 394500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/97.97,0/1.1/7/98.98,0/1.1/7/99.99,0/1.1/7/100.100,0/1.1/7/101.101,0/1.1/7/102.102,,,,,,,,,,,,,,,,,,,,,,,
 394500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 394500: system.cpu.eToF1: MinorTrace: branch=-,-
 394500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 394500: system.cpu.activity: Activity: 2
 394500: system.cpu.activity: Stage 0 already inactive.
 394500: system.cpu.activity: Stage 1 already inactive.
 394500: system.cpu.activity: Stage 2 already inactive.
 394500: system.cpu.activity: Stage 3 already inactive.
 394500: system.cpu.activity: Activity: 1
 394500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 395000
 395000: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 395000: system.cpu.execute: No interrupt controller
 395000: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 395000: system.cpu.execute: Attempting to commit [tid:0]
 395000: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 395000: system.cpu.execute: Trying to commit canCommitInsts: 1
 395000: system.cpu.execute: Trying to commit from FUs
 395000: global: ExecContext setting PC: (0x10218=>0x1021c).(0=>1)
 395000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 395000: system.cpu.execute: Committing inst: 0/1.1/7/97.97 pc: 0x10218 (nop)
 395000: system.cpu.execute: tryToBranch before: (0x10218=>0x1021c).(0=>1) after: (0x10218=>0x1021c).(0=>1)
 395000: system.cpu.execute: Advancing current PC from: (0x10218=>0x1021c).(0=>1) to: (0x1021c=>0x10220).(0=>1)
 395000: system.cpu.execute: Unstalling 0 for inst 0/1.1/7/97.97
 395000: system.cpu.execute: Completed inst: 0/1.1/7/97.97 pc: 0x10218 (nop)
 395000: system.cpu A0 T0 : @_start+384    :   nop                      : IntAlu :   FetchSeq=97  CPSeq=97  flags=(IsNop)
 395000: system.cpu.execute: Trying to commit canCommitInsts: 1
 395000: system.cpu.execute: Trying to commit from FUs
 395000: global: ExecContext setting PC: (0x1021c=>0x10220).(0=>1)
 395000: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 395000: system.cpu.execute: Committing inst: 0/1.1/7/98.98 pc: 0x1021c (nop)
 395000: system.cpu.execute: tryToBranch before: (0x1021c=>0x10220).(0=>1) after: (0x1021c=>0x10220).(0=>1)
 395000: system.cpu.execute: Advancing current PC from: (0x1021c=>0x10220).(0=>1) to: (0x10220=>0x10224).(0=>1)
 395000: system.cpu.execute: Unstalling 1 for inst 0/1.1/7/98.98
 395000: system.cpu.execute: Completed inst: 0/1.1/7/98.98 pc: 0x1021c (nop)
 395000: system.cpu.execute: Reached inst commit limit
 395000: system.cpu A0 T0 : @_start+388    :   nop                      : IntAlu :   FetchSeq=98  CPSeq=98  flags=(IsNop)
 395000: system.cpu.execute: Attempting to issue [tid:0]
 395000: system.cpu.execute: Trying to issue inst: 0/1.1/7/103.103 pc: 0x10230 (nop) to FU: 0
 395000: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 395000: system.cpu.execute: Issuing inst: 0/1.1/7/103.103 pc: 0x10230 (nop) into FU 0
 395000: system.cpu.activity: Activity: 2
 395000: system.cpu.execute: MinorInst: id=0/1.1/7/103.103 addr=0x10230 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 395000: system.cpu.execute: Stepping to next inst inputIndex: 1
 395000: system.cpu.execute: Trying to issue inst: 0/1.1/7/104.104 pc: 0x10234 (nop) to FU: 0
 395000: system.cpu.execute: Can't issue as FU: 0 is already busy
 395000: system.cpu.execute: Trying to issue inst: 0/1.1/7/104.104 pc: 0x10234 (nop) to FU: 1
 395000: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 395000: system.cpu.execute: Issuing inst: 0/1.1/7/104.104 pc: 0x10234 (nop) into FU 1
 395000: system.cpu.execute: MinorInst: id=0/1.1/7/104.104 addr=0x10234 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 395000: system.cpu.execute: Reached inst issue limit
 395000: system.cpu.execute: Stepping to next inst inputIndex: 2
 395000: system.cpu.execute: Wrapping
 395000: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 395000: system.cpu: Event wakeup from stage 4
 395000: system.cpu.activity: Activity: 3
 395000: system.cpu.decode: Passing on inst: 0/1.1/7/105 pc: 0x10238 (nop) inputIndex: 0 output_index: 0
 395000: system.cpu.decode: Passing on inst: 0/1.1/7/106 pc: 0x1023c (nop) inputIndex: 1 output_index: 1
 395000: system.cpu.decode: Wrapping
 395000: system.cpu.fetch2: Scheduled Thread: -1
 395000: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 395000: system.cpu.fetch1.requests: MinorTrace: lines=
 395000: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 395000: system.cpu.f1ToF2: MinorTrace: lines=-,-
 395000: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 395000: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 395000: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 395000: system.cpu.f2ToD: MinorTrace: insts=-,(0/1.1/7/105.105,0/1.1/7/106.106)
 395000: system.cpu.decode: MinorTrace: insts=(0/1.1/7/105.105,0/1.1/7/106.106)
 395000: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 395000: system.cpu.dToE: MinorTrace: insts=(0/1.1/7/105.105,0/1.1/7/106.106),(0/1.1/7/103.103,0/1.1/7/104.104)
 395000: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 395000: system.cpu.execute.lsq.requests: MinorTrace: addr=
 395000: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 395000: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 395000: system.cpu.execute.inputBuffer0: MinorTrace: insts=R,,,,,,
 395000: system.cpu.execute.scoreboard0: MinorTrace: busy=
 395000: system.cpu.execute: MinorTrace: insts=(0/1.1/7/97.97,0/1.1/7/98.98) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 395000: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/103.103,0/1.1/7/101.101,0/1.1/7/99.99
 395000: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/104.104,0/1.1/7/102.102,0/1.1/7/100.100
 395000: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 395000: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 395000: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 395000: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 395000: system.cpu.execute.fu.6: MinorTrace: insts=-
 395000: system.cpu.execute.fu.7: MinorTrace: insts=-
 395000: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/99.99,0/1.1/7/100.100,0/1.1/7/101.101,0/1.1/7/102.102,0/1.1/7/103.103,0/1.1/7/104.104,,,,,,,,,,,,,,,,,,,,,,,
 395000: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 395000: system.cpu.eToF1: MinorTrace: branch=-,-
 395000: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 395000: system.cpu.activity: Activity: 2
 395000: system.cpu.activity: Stage 0 already inactive.
 395000: system.cpu.activity: Stage 1 already inactive.
 395000: system.cpu.activity: Stage 2 already inactive.
 395000: system.cpu.activity: Stage 3 already inactive.
 395000: system.cpu.activity: Activity: 1
 395000: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 395500
 395500: system.cpu.execute.lsq.storeBuffer: StoreBuffer step numUnissuedAccesses: 0
 395500: system.cpu.execute: No interrupt controller
 395500: system.cpu.execute: [tid:0] thread_interrupted?=0 isInbetweenInsts?=1
 395500: system.cpu.execute: Attempting to commit [tid:0]
 395500: system.cpu.execute: Committing micro-ops for interrupt[tid:0]
 395500: system.cpu.execute: Trying to commit canCommitInsts: 1
 395500: system.cpu.execute: Trying to commit from FUs
 395500: global: ExecContext setting PC: (0x10220=>0x10224).(0=>1)
 395500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 395500: system.cpu.execute: Committing inst: 0/1.1/7/99.99 pc: 0x10220 (nop)
 395500: system.cpu.execute: tryToBranch before: (0x10220=>0x10224).(0=>1) after: (0x10220=>0x10224).(0=>1)
 395500: system.cpu.execute: Advancing current PC from: (0x10220=>0x10224).(0=>1) to: (0x10224=>0x10228).(0=>1)
 395500: system.cpu.execute: Unstalling 0 for inst 0/1.1/7/99.99
 395500: system.cpu.execute: Completed inst: 0/1.1/7/99.99 pc: 0x10220 (nop)
 395500: system.cpu A0 T0 : @_start+392    :   nop                      : IntAlu :   FetchSeq=99  CPSeq=99  flags=(IsNop)
 395500: system.cpu.execute: Trying to commit canCommitInsts: 1
 395500: system.cpu.execute: Trying to commit from FUs
 395500: global: ExecContext setting PC: (0x10224=>0x10228).(0=>1)
 395500: system.cpu.[tid:0]: Setting int reg 34 (34) to 0.
 395500: system.cpu.execute: Committing inst: 0/1.1/7/100.100 pc: 0x10224 (nop)
 395500: Event_82: generic event scheduled @ 395500
 395500: system.cpu.execute: tryToBranch before: (0x10224=>0x10228).(0=>1) after: (0x10224=>0x10228).(0=>1)
 395500: system.cpu.execute: Advancing current PC from: (0x10224=>0x10228).(0=>1) to: (0x10228=>0x1022c).(0=>1)
 395500: system.cpu.execute: Unstalling 1 for inst 0/1.1/7/100.100
 395500: system.cpu.execute: Completed inst: 0/1.1/7/100.100 pc: 0x10224 (nop)
 395500: system.cpu.execute: Reached inst commit limit
 395500: system.cpu A0 T0 : @_start+396    :   nop                      : IntAlu :   FetchSeq=100  CPSeq=100  flags=(IsNop)
 395500: system.cpu.execute: Attempting to issue [tid:0]
 395500: system.cpu.execute: Trying to issue inst: 0/1.1/7/105.105 pc: 0x10238 (nop) to FU: 0
 395500: system.cpu.execute.fu.0: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 395500: system.cpu.execute: Issuing inst: 0/1.1/7/105.105 pc: 0x10238 (nop) into FU 0
 395500: system.cpu.activity: Activity: 2
 395500: system.cpu.execute: MinorInst: id=0/1.1/7/105.105 addr=0x10238 inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 395500: system.cpu.execute: Stepping to next inst inputIndex: 1
 395500: system.cpu.execute: Trying to issue inst: 0/1.1/7/106.106 pc: 0x1023c (nop) to FU: 0
 395500: system.cpu.execute: Can't issue as FU: 0 is already busy
 395500: system.cpu.execute: Trying to issue inst: 0/1.1/7/106.106 pc: 0x1023c (nop) to FU: 1
 395500: system.cpu.execute.fu.1: Found extra timing match (pattern 0 'Int')   nop           1e320f000 (type 14RefCountingPtrI10StaticInstE)
 395500: system.cpu.execute: Issuing inst: 0/1.1/7/106.106 pc: 0x1023c (nop) into FU 1
 395500: system.cpu.execute: MinorInst: id=0/1.1/7/106.106 addr=0x1023c inst="  nop   " class=IntAlu flags="IsNop" srcRegs= destRegs= extMachInst=00000001e320f000
 395500: system.cpu.execute: Reached inst issue limit
 395500: system.cpu.execute: Stepping to next inst inputIndex: 2
 395500: system.cpu.execute: Wrapping
 395500: system.cpu.execute: Need to tick num issued insts:  (issued some insts)(becoming stalled)(head inst might commit)
 395500: system.cpu: Event wakeup from stage 4
 395500: system.cpu.activity: Activity: 3
 395500: system.cpu.fetch2: Scheduled Thread: -1
 395500: system.cpu.fetch1: MinorTrace: state=FetchRunning icacheState=IcacheRunning in_tlb_mem=0/1 streamSeqNum=1 lines=-
 395500: system.cpu.fetch1.requests: MinorTrace: lines=
 395500: system.cpu.fetch1.transfers: MinorTrace: lines=0/1.1/8
 395500: system.cpu.f1ToF2: MinorTrace: lines=-,-
 395500: system.cpu.f2ToF1: MinorTrace: prediction=-,-
 395500: system.cpu.fetch2: MinorTrace: inputIndex=0 havePC=1 predictionSeqNum=1 insts=-
 395500: system.cpu.fetch2.inputBuffer0: MinorTrace: lines=R,
 395500: system.cpu.f2ToD: MinorTrace: insts=-,-
 395500: system.cpu.decode: MinorTrace: insts=-
 395500: system.cpu.decode.inputBuffer0: MinorTrace: insts=,,
 395500: system.cpu.dToE: MinorTrace: insts=-,(0/1.1/7/105.105,0/1.1/7/106.106)
 395500: system.cpu.execute.lsq: MinorTrace: state=MemoryRunning in_tlb_mem=0/0 stores_in_transfers=0 lastMemBarrier=0
 395500: system.cpu.execute.lsq.requests: MinorTrace: addr=
 395500: system.cpu.execute.lsq.transfers: MinorTrace: addr=,
 395500: system.cpu.execute.lsq.storeBuffer: MinorTrace: addr=-,-,-,-,- num_unissued_stores=0
 395500: system.cpu.execute.inputBuffer0: MinorTrace: insts=,,,,,,
 395500: system.cpu.execute.scoreboard0: MinorTrace: busy=
 395500: system.cpu.execute: MinorTrace: insts=(0/1.1/7/99.99,0/1.1/7/100.100) inputIndex=0 streamSeqNum=1 stalled=1,1,E,E,E,E,E,E drainState=NotDraining isInbetweenInsts=1
 395500: system.cpu.execute.fu.0: MinorTrace: insts=0/1.1/7/105.105,0/1.1/7/103.103,0/1.1/7/101.101
 395500: system.cpu.execute.fu.1: MinorTrace: insts=0/1.1/7/106.106,0/1.1/7/104.104,0/1.1/7/102.102
 395500: system.cpu.execute.fu.2: MinorTrace: insts=-,-,-
 395500: system.cpu.execute.fu.3: MinorTrace: insts=-,-,-,-,-,-,-,-,-
 395500: system.cpu.execute.fu.4: MinorTrace: insts=-,-,-,-,-,-
 395500: system.cpu.execute.fu.5: MinorTrace: insts=-,-,-
 395500: system.cpu.execute.fu.6: MinorTrace: insts=-
 395500: system.cpu.execute.fu.7: MinorTrace: insts=-
 395500: system.cpu.execute.inFlightInsts0: MinorTrace: insts=0/1.1/7/101.101,0/1.1/7/102.102,0/1.1/7/103.103,0/1.1/7/104.104,0/1.1/7/105.105,0/1.1/7/106.106,,,,,,,,,,,,,,,,,,,,,,,
 395500: system.cpu.execute.inFUMemInsts0: MinorTrace: insts=,,,,,,,,,,,,,,,,,,,,,,,,,,,,
 395500: system.cpu.eToF1: MinorTrace: branch=-,-
 395500: system.cpu.activity: MinorTrace: activity=3 stages=E,E,E,E,1
 395500: system.cpu.activity: Activity: 2
 395500: system.cpu.activity: Stage 0 already inactive.
 395500: system.cpu.activity: Stage 1 already inactive.
 395500: system.cpu.activity: Stage 2 already inactive.
 395500: system.cpu.activity: Stage 3 already inactive.
 395500: system.cpu.activity: Activity: 1
 395500: global.wrapped_function_event: EventFunctionWrapped event scheduled @ 396000
 395500: system.mem_ctrls_0: Computing stats due to a dump callback
 395500: system.mem_ctrls_1: Computing stats due to a dump callback
