0.7
2020.2
Jun 10 2021
20:04:57
D:/VivadoProjects/Experiment_6/Experiment_6.sim/sim_1/synth/timing/xsim/DU_test_tb_time_synth.v,1668688947,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v,,Counter__parameterized0;Counter__parameterized1;Counter__parameterized2;DB_PS;Debounce;GetPosedge;MinusCounter;MinusCounter_0;PCLK;PCLK_clk_wiz;Painting;Painting_Unit;VRAM;VRAM_bindec;VRAM_bindec_0;VRAM_blk_mem_gen_generic_cstr;VRAM_blk_mem_gen_mux__parameterized0;VRAM_blk_mem_gen_prim_width;VRAM_blk_mem_gen_prim_width__parameterized0;VRAM_blk_mem_gen_prim_width__parameterized1;VRAM_blk_mem_gen_prim_width__parameterized2;VRAM_blk_mem_gen_prim_width__parameterized3;VRAM_blk_mem_gen_prim_width__parameterized4;VRAM_blk_mem_gen_prim_width__parameterized5;VRAM_blk_mem_gen_prim_width__parameterized6;VRAM_blk_mem_gen_prim_width__parameterized7;VRAM_blk_mem_gen_prim_width__parameterized8;VRAM_blk_mem_gen_prim_width__parameterized9;VRAM_blk_mem_gen_prim_wrapper_init;VRAM_blk_mem_gen_prim_wrapper_init__parameterized0;VRAM_blk_mem_gen_prim_wrapper_init__parameterized1;VRAM_blk_mem_gen_prim_wrapper_init__parameterized2;VRAM_blk_mem_gen_prim_wrapper_init__parameterized3;VRAM_blk_mem_gen_prim_wrapper_init__parameterized4;VRAM_blk_mem_gen_prim_wrapper_init__parameterized5;VRAM_blk_mem_gen_prim_wrapper_init__parameterized6;VRAM_blk_mem_gen_prim_wrapper_init__parameterized7;VRAM_blk_mem_gen_prim_wrapper_init__parameterized8;VRAM_blk_mem_gen_prim_wrapper_init__parameterized9;VRAM_blk_mem_gen_top;VRAM_blk_mem_gen_v8_4_4;VRAM_blk_mem_gen_v8_4_4_synth;glbl,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v,1668669576,verilog,,,,DU_test_tb,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v,1668670079,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v,,Counter,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v,1668682736,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v,,DU_test,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v,1668688094,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v,,DisplayDataProcessing,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v,1668679315,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v,,DisplayScanTiming,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v,1668687367,verilog,,D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v,,DisplayUnit,,,../../../../../Experiment_6.gen/sources_1/ip/PCLK,,,,,
