
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+531 (git sha1 5a5cbf64, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)


-- Executing script file `flow.ys' --

1. Executing Verilog-2005 frontend: ./rtl/adder.v
Parsing Verilog input from `./rtl/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./rtl/asr.v
Parsing Verilog input from `./rtl/asr.v' to AST representation.
Generating RTLIL representation for module `\asr'.
Warning: Replacing memory \rom with list of registers. See ./rtl/asr.v:29, ./rtl/asr.v:18
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./rtl/clkdiv.v
Parsing Verilog input from `./rtl/clkdiv.v' to AST representation.
Generating RTLIL representation for module `\clkdiv'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./rtl/comparador.v
Parsing Verilog input from `./rtl/comparador.v' to AST representation.
Generating RTLIL representation for module `\comparador'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./rtl/counter_up.v
Parsing Verilog input from `./rtl/counter_up.v' to AST representation.
Generating RTLIL representation for module `\counter_up'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./rtl/counter_down.v
Parsing Verilog input from `./rtl/counter_down.v' to AST representation.
Generating RTLIL representation for module `\counter_down'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./rtl/fir2n.v
Parsing Verilog input from `./rtl/fir2n.v' to AST representation.
Generating RTLIL representation for module `\fir2n'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./rtl/mac.v
Parsing Verilog input from `./rtl/mac.v' to AST representation.
Generating RTLIL representation for module `\mac'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./rtl/register.v
Parsing Verilog input from `./rtl/register.v' to AST representation.
Generating RTLIL representation for module `\register'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./rtl/retardo.v
Parsing Verilog input from `./rtl/retardo.v' to AST representation.
Generating RTLIL representation for module `\retardo'.
Warning: Replacing memory \rf with list of registers. See ./rtl/retardo.v:32, ./rtl/retardo.v:24, ./rtl/retardo.v:17
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./rtl/rom.v
Parsing Verilog input from `./rtl/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Liberty frontend.
Imported 39 cell types from liberty file.

13. Executing SYNTH pass.

13.1. Executing HIERARCHY pass (managing design hierarchy).

13.1.1. Analyzing design hierarchy..
Top module:  \fir2n
Used module:     \register
Used module:     \mac
Used module:     \retardo
Used module:     \comparador
Used module:     \rom
Used module:     \adder
Used module:     \asr
Used module:     \counter_down
Used module:     \counter_up
Used module:     \clkdiv

13.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\WIDTH_DATA) = 8
Generating RTLIL representation for module `$paramod\register\WIDTH_DATA=8'.

13.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\WIDTH_DATA) = 8
Found cached RTLIL representation for module `$paramod\register\WIDTH_DATA=8'.

13.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mac'.
Parameter 1 (\WIDTH_DATA) = 8
Parameter 2 (\N_TAPS) = 16
Parameter 3 (\WIDTH_MAC_OUT) = 8
Parameter 4 (\WIDTH_COEF0) = 8
Generating RTLIL representation for module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.

13.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\retardo'.
Parameter 1 (\WIDTH) = 1
Parameter 2 (\R) = 15
Generating RTLIL representation for module `$paramod\retardo\WIDTH=1\R=15'.
Warning: Replacing memory \rf with list of registers. See ./rtl/retardo.v:32, ./rtl/retardo.v:24, ./rtl/retardo.v:17

13.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\comparador'.
Parameter 1 (\LOG2_N_TAPS) = 4
Generating RTLIL representation for module `$paramod\comparador\LOG2_N_TAPS=4'.

13.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter 1 (\WIDTH_COEF0) = 8
Parameter 2 (\N_TAPS) = 16
Parameter 3 (\LOG2_N_TAPS) = 4
Generating RTLIL representation for module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.

13.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter 1 (\WIDTH_DATA) = 8
Generating RTLIL representation for module `$paramod\adder\WIDTH_DATA=8'.

13.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\asr'.
Parameter 1 (\WIDTH_DATA) = 8
Parameter 2 (\N_TAPS) = 16
Parameter 3 (\LOG2_N_TAPS) = 4
Generating RTLIL representation for module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Warning: Replacing memory \rom with list of registers. See ./rtl/asr.v:29, ./rtl/asr.v:18

13.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\asr'.
Parameter 1 (\WIDTH_DATA) = 8
Parameter 2 (\N_TAPS) = 16
Parameter 3 (\LOG2_N_TAPS) = 4
Found cached RTLIL representation for module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.

13.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_down'.
Parameter 1 (\LOG2_N_TAPS) = 4
Generating RTLIL representation for module `$paramod\counter_down\LOG2_N_TAPS=4'.

13.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_up'.
Parameter 1 (\LOG2_N_TAPS) = 4
Generating RTLIL representation for module `$paramod\counter_up\LOG2_N_TAPS=4'.

13.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\register'.
Parameter 1 (\WIDTH_DATA) = 8
Found cached RTLIL representation for module `$paramod\register\WIDTH_DATA=8'.

13.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\clkdiv'.
Parameter 1 (\N) = 8
Parameter 2 (\LOG2_N) = 3
Generating RTLIL representation for module `$paramod\clkdiv\N=8\LOG2_N=3'.

13.1.15. Analyzing design hierarchy..
Top module:  \fir2n
Used module:     $paramod\register\WIDTH_DATA=8
Used module:     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8
Used module:     $paramod\retardo\WIDTH=1\R=15
Used module:     $paramod\comparador\LOG2_N_TAPS=4
Used module:     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\adder\WIDTH_DATA=8
Used module:     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\counter_down\LOG2_N_TAPS=4
Used module:     $paramod\counter_up\LOG2_N_TAPS=4
Used module:     $paramod\clkdiv\N=8\LOG2_N=3

13.1.16. Analyzing design hierarchy..
Top module:  \fir2n
Used module:     $paramod\register\WIDTH_DATA=8
Used module:     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8
Used module:     $paramod\retardo\WIDTH=1\R=15
Used module:     $paramod\comparador\LOG2_N_TAPS=4
Used module:     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\adder\WIDTH_DATA=8
Used module:     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\counter_down\LOG2_N_TAPS=4
Used module:     $paramod\counter_up\LOG2_N_TAPS=4
Used module:     $paramod\clkdiv\N=8\LOG2_N=3
Removing unused module `\rom'.
Removing unused module `\retardo'.
Removing unused module `\register'.
Removing unused module `\mac'.
Removing unused module `\counter_down'.
Removing unused module `\counter_up'.
Removing unused module `\comparador'.
Removing unused module `\clkdiv'.
Removing unused module `\asr'.
Removing unused module `\adder'.
Removed 10 unused modules.

13.2. Executing PROC pass (convert processes to netlists).

13.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:21$156'.
Cleaned up 0 empty switches.

13.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$./rtl/clkdiv.v:8$224 in module $paramod\clkdiv\N=8\LOG2_N=3.
Marked 1 switch rules as full_case in process $proc$./rtl/counter_up.v:10$220 in module $paramod\counter_up\LOG2_N_TAPS=4.
Marked 1 switch rules as full_case in process $proc$./rtl/counter_down.v:12$216 in module $paramod\counter_down\LOG2_N_TAPS=4.
Removed 1 dead cases from process $proc$./rtl/asr.v:25$209 in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Marked 1 switch rules as full_case in process $proc$./rtl/asr.v:25$209 in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Marked 1 switch rules as full_case in process $proc$./rtl/asr.v:15$208 in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Marked 1 switch rules as full_case in process $proc$./rtl/adder.v:11$157 in module $paramod\adder\WIDTH_DATA=8.
Marked 1 switch rules as full_case in process $proc$./rtl/rom.v:13$152 in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Marked 2 switch rules as full_case in process $proc$./rtl/comparador.v:8$150 in module $paramod\comparador\LOG2_N_TAPS=4.
Marked 2 switch rules as full_case in process $proc$./rtl/retardo.v:11$148 in module $paramod\retardo\WIDTH=1\R=15.
Marked 1 switch rules as full_case in process $proc$./rtl/mac.v:16$101 in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Marked 2 switch rules as full_case in process $proc$./rtl/register.v:11$96 in module $paramod\register\WIDTH_DATA=8.
Removed a total of 1 dead cases.

13.2.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:7$229'.
  Set init value: \div = 3'000
Found init rule in `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:6$228'.
  Set init value: \clkout = 1'1
Found init rule in `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:7$223'.
  Set init value: \counter = 4'0000
Found init rule in `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:6$222'.
  Set init value: \counter = 4'0000
Found init rule in `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:9$219'.
  Set init value: \counter = 4'1111
Found init rule in `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:8$218'.
  Set init value: \counter = 4'1111
Found init rule in `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:27$215'.
  Set init value: \index = 5'10000
  Set init value: \rom[1] = 8'00000000
  Set init value: \rom[0] = 8'00000000
  Set init value: \rom[2] = 8'00000000
  Set init value: \rom[3] = 8'00000000
  Set init value: \rom[4] = 8'00000000
  Set init value: \rom[5] = 8'00000000
  Set init value: \rom[6] = 8'00000000
  Set init value: \rom[7] = 8'00000000
  Set init value: \rom[8] = 8'00000000
  Set init value: \rom[9] = 8'00000000
  Set init value: \rom[10] = 8'00000000
  Set init value: \rom[11] = 8'00000000
  Set init value: \rom[12] = 8'00000000
  Set init value: \rom[13] = 8'00000000
  Set init value: \rom[14] = 8'00000000
  Set init value: \rom[15] = 8'00000000
Found init rule in `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:10$214'.
  Set init value: \en = 8'00000000
Found init rule in `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:8$213'.
  Set init value: \dataout = 8'00000000
Found init rule in `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:9$159'.
  Set init value: \res = 8'00000000
Found init rule in `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:9$155'.
  Set init value: \data = 8'00000000
Found init rule in `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:30$149'.
  Set init value: \rf[4] = 1'0
  Set init value: \rf[1] = 1'0
  Set init value: \rf[0] = 1'0
  Set init value: \i = 16'0000000000001111
  Set init value: \rf[6] = 1'0
  Set init value: \rf[9] = 1'0
  Set init value: \rf[10] = 1'0
  Set init value: \rf[3] = 1'0
  Set init value: \rf[7] = 1'0
  Set init value: \rf[8] = 1'0
  Set init value: \rf[2] = 1'0
  Set init value: \rf[5] = 1'0
  Set init value: \rf[11] = 1'0
  Set init value: \rf[12] = 1'0
  Set init value: \rf[13] = 1'0
  Set init value: \rf[14] = 1'0
Found init rule in `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:9$103'.
  Set init value: \dataout = 8'00000000
Found init rule in `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:9$97'.
  Set init value: \dataout = 8'00000000

13.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
Found async reset \reset in `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:11$96'.

13.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:7$229'.
     1/1: $1\div[2:0]
Creating decoders for process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:6$228'.
     1/1: $1\clkout[0:0]
Creating decoders for process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:8$224'.
     1/2: $0\div[2:0]
     2/2: $0\clkout[0:0]
Creating decoders for process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:7$223'.
     1/1: $2\counter[3:0]
Creating decoders for process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:6$222'.
     1/1: $1\counter[3:0]
Creating decoders for process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:10$220'.
     1/1: $0\counter[3:0]
Creating decoders for process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:9$219'.
     1/1: $3\counter[3:0]
Creating decoders for process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:8$218'.
     1/1: $2\counter[3:0]
Creating decoders for process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:12$216'.
     1/2: $1\counter[3:0]
     2/2: $0\counter[3:0]
Creating decoders for process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:27$215'.
     1/17: $2\index[4:0]
     2/17: $1\rom[15][7:0]
     3/17: $1\rom[14][7:0]
     4/17: $1\rom[13][7:0]
     5/17: $1\rom[12][7:0]
     6/17: $1\rom[11][7:0]
     7/17: $1\rom[10][7:0]
     8/17: $1\rom[9][7:0]
     9/17: $1\rom[8][7:0]
    10/17: $1\rom[7][7:0]
    11/17: $1\rom[6][7:0]
    12/17: $1\rom[5][7:0]
    13/17: $1\rom[4][7:0]
    14/17: $1\rom[3][7:0]
    15/17: $1\rom[2][7:0]
    16/17: $1\rom[1][7:0]
    17/17: $1\rom[0][7:0]
Creating decoders for process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:10$214'.
     1/1: $1\en[7:0]
Creating decoders for process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:8$213'.
     1/1: $1\dataout[7:0]
Creating decoders for process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
     1/5: $1$mem2reg_rd$\rom$./rtl/asr.v:25$207_DATA[7:0]$212
     2/5: $0\en[7:0]
     3/5: $0\dataout[7:0]
     4/5: $0$mem2reg_rd$\rom$./rtl/asr.v:25$207_DATA[7:0]$211
     5/5: $0$mem2reg_rd$\rom$./rtl/asr.v:25$207_ADDR[3:0]$210
Creating decoders for process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
     1/18: $1\index[4:0]
     2/18: $0\index[4:0]
     3/18: $0\rom[15][7:0]
     4/18: $0\rom[14][7:0]
     5/18: $0\rom[13][7:0]
     6/18: $0\rom[12][7:0]
     7/18: $0\rom[11][7:0]
     8/18: $0\rom[10][7:0]
     9/18: $0\rom[9][7:0]
    10/18: $0\rom[8][7:0]
    11/18: $0\rom[7][7:0]
    12/18: $0\rom[6][7:0]
    13/18: $0\rom[5][7:0]
    14/18: $0\rom[4][7:0]
    15/18: $0\rom[3][7:0]
    16/18: $0\rom[2][7:0]
    17/18: $0\rom[0][7:0]
    18/18: $0\rom[1][7:0]
Creating decoders for process `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:9$159'.
     1/1: $1\res[7:0]
Creating decoders for process `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:11$157'.
     1/1: $0\res[7:0]
Creating decoders for process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:9$155'.
     1/1: $1\data[7:0]
Creating decoders for process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:13$152'.
     1/1: $0\data[7:0]
Creating decoders for process `$paramod\comparador\LOG2_N_TAPS=4.$proc$./rtl/comparador.v:8$150'.
     1/1: $0\dataout[0:0]
Creating decoders for process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:30$149'.
     1/16: $3\i[15:0]
     2/16: $2\rf[14][0:0]
     3/16: $2\rf[13][0:0]
     4/16: $2\rf[12][0:0]
     5/16: $2\rf[11][0:0]
     6/16: $2\rf[10][0:0]
     7/16: $2\rf[9][0:0]
     8/16: $2\rf[8][0:0]
     9/16: $2\rf[7][0:0]
    10/16: $2\rf[6][0:0]
    11/16: $2\rf[5][0:0]
    12/16: $2\rf[4][0:0]
    13/16: $2\rf[3][0:0]
    14/16: $2\rf[2][0:0]
    15/16: $2\rf[1][0:0]
    16/16: $2\rf[0][0:0]
Creating decoders for process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
     1/34: $2\i[15:0]
     2/34: $1\i[15:0]
     3/34: $1\rf[14][0:0]
     4/34: $1\rf[13][0:0]
     5/34: $1\rf[12][0:0]
     6/34: $1\rf[11][0:0]
     7/34: $1\rf[10][0:0]
     8/34: $1\rf[9][0:0]
     9/34: $1\rf[8][0:0]
    10/34: $1\rf[7][0:0]
    11/34: $1\rf[6][0:0]
    12/34: $1\rf[5][0:0]
    13/34: $1\rf[4][0:0]
    14/34: $1\rf[3][0:0]
    15/34: $1\rf[2][0:0]
    16/34: $1\rf[1][0:0]
    17/34: $1\rf[0][0:0]
    18/34: $0\rf[14][0:0]
    19/34: $0\rf[13][0:0]
    20/34: $0\rf[12][0:0]
    21/34: $0\rf[11][0:0]
    22/34: $0\rf[5][0:0]
    23/34: $0\rf[2][0:0]
    24/34: $0\rf[8][0:0]
    25/34: $0\rf[7][0:0]
    26/34: $0\rf[3][0:0]
    27/34: $0\rf[10][0:0]
    28/34: $0\rf[9][0:0]
    29/34: $0\rf[6][0:0]
    30/34: $0\i[15:0]
    31/34: $0\rf[0][0:0]
    32/34: $0\rf[1][0:0]
    33/34: $0\rf[4][0:0]
    34/34: $0\dataout[0:0]
Creating decoders for process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:9$103'.
     1/1: $1\dataout[7:0]
Creating decoders for process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:16$101'.
     1/1: $0\dataout[7:0]
Creating decoders for process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:13$98'.
     1/1: $0\q[7:0]
Creating decoders for process `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:9$97'.
     1/1: $1\dataout[7:0]
Creating decoders for process `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:11$96'.
     1/1: $0\dataout[7:0]

13.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\dataout' from process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
No latch inferred for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\en' from process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
No latch inferred for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$mem2reg_rd$\rom$./rtl/asr.v:25$207_ADDR' from process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
No latch inferred for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$mem2reg_rd$\rom$./rtl/asr.v:25$207_DATA' from process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
No latch inferred for signal `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.\q' from process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:13$98'.

13.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\clkdiv\N=8\LOG2_N=3.\clkout' using process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:8$224'.
  created $dff cell `$procdff$388' with positive edge clock.
Creating register for signal `$paramod\clkdiv\N=8\LOG2_N=3.\div' using process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:8$224'.
  created $dff cell `$procdff$389' with positive edge clock.
Creating register for signal `$paramod\counter_up\LOG2_N_TAPS=4.\counter' using process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:10$220'.
  created $dff cell `$procdff$390' with positive edge clock.
Creating register for signal `$paramod\counter_down\LOG2_N_TAPS=4.\counter' using process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:12$216'.
  created $dff cell `$procdff$391' with positive edge clock.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\index' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$392' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[1]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$393' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[0]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$394' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[2]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$395' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[3]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$396' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[4]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$397' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[5]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$398' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[6]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$399' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[7]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$400' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[8]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$401' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[9]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$402' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[10]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$403' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[11]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$404' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[12]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$405' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[13]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$406' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[14]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$407' with positive edge clock and positive level reset.
Creating register for signal `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.\rom[15]' using process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
  created $adff cell `$procdff$408' with positive edge clock and positive level reset.
Creating register for signal `$paramod\adder\WIDTH_DATA=8.\res' using process `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:11$157'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.\data' using process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:13$152'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `$paramod\comparador\LOG2_N_TAPS=4.\dataout' using process `$paramod\comparador\LOG2_N_TAPS=4.$proc$./rtl/comparador.v:8$150'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\dataout' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[4]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[1]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[0]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\i' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[6]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[9]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[10]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[3]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[7]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[8]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[2]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[5]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[11]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[12]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[13]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `$paramod\retardo\WIDTH=1\R=15.\rf[14]' using process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.\dataout' using process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:16$101'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `$paramod\register\WIDTH_DATA=8.\dataout' using process `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:11$96'.
  created $adff cell `$procdff$430' with positive edge clock and positive level reset.

13.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:7$229'.
Removing empty process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:6$228'.
Found and cleaned up 2 empty switches in `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:8$224'.
Removing empty process `$paramod\clkdiv\N=8\LOG2_N=3.$proc$./rtl/clkdiv.v:8$224'.
Removing empty process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:7$223'.
Removing empty process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:6$222'.
Found and cleaned up 1 empty switch in `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:10$220'.
Removing empty process `$paramod\counter_up\LOG2_N_TAPS=4.$proc$./rtl/counter_up.v:10$220'.
Removing empty process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:9$219'.
Removing empty process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:8$218'.
Found and cleaned up 1 empty switch in `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:12$216'.
Removing empty process `$paramod\counter_down\LOG2_N_TAPS=4.$proc$./rtl/counter_down.v:12$216'.
Removing empty process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:27$215'.
Removing empty process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:10$214'.
Removing empty process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:8$213'.
Found and cleaned up 1 empty switch in `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
Removing empty process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:25$209'.
Removing empty process `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/asr.v:15$208'.
Removing empty process `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:9$159'.
Found and cleaned up 1 empty switch in `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:11$157'.
Removing empty process `$paramod\adder\WIDTH_DATA=8.$proc$./rtl/adder.v:11$157'.
Removing empty process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:9$155'.
Found and cleaned up 1 empty switch in `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:13$152'.
Removing empty process `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$proc$./rtl/rom.v:13$152'.
Found and cleaned up 2 empty switches in `$paramod\comparador\LOG2_N_TAPS=4.$proc$./rtl/comparador.v:8$150'.
Removing empty process `$paramod\comparador\LOG2_N_TAPS=4.$proc$./rtl/comparador.v:8$150'.
Removing empty process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:30$149'.
Found and cleaned up 2 empty switches in `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
Removing empty process `$paramod\retardo\WIDTH=1\R=15.$proc$./rtl/retardo.v:11$148'.
Removing empty process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:9$103'.
Found and cleaned up 1 empty switch in `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:16$101'.
Removing empty process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:16$101'.
Removing empty process `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.$proc$./rtl/mac.v:13$98'.
Removing empty process `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:9$97'.
Found and cleaned up 1 empty switch in `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:11$96'.
Removing empty process `$paramod\register\WIDTH_DATA=8.$proc$./rtl/register.v:11$96'.
Cleaned up 13 empty switches.

13.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~1 debug messages>
Optimizing module fir2n.
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.

13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Removed 5 unused cells and 167 unused wires.
<suppressed ~15 debug messages>

13.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\adder\WIDTH_DATA=8..
checking module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
checking module $paramod\clkdiv\N=8\LOG2_N=3..
checking module $paramod\comparador\LOG2_N_TAPS=4..
checking module $paramod\counter_down\LOG2_N_TAPS=4..
checking module $paramod\counter_up\LOG2_N_TAPS=4..
checking module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
checking module $paramod\register\WIDTH_DATA=8..
checking module $paramod\retardo\WIDTH=1\R=15..
checking module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
checking module fir2n..
found and reported 0 problems.

13.6. Executing OPT pass (performing simple optimizations).

13.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 1 cells.

13.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

13.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 0 changes.

13.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.6.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \index = 5'10000 to constant driver in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Promoting init spec \i = 16'0000000000001111 to constant driver in module $paramod\retardo\WIDTH=1\R=15.
Promoted 2 init specs to constant drivers.

13.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

13.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.6.9. Rerunning OPT passes. (Maybe there is more to do..)

13.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

13.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 0 changes.

13.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

13.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.6.16. Finished OPT passes. (There is nothing left to do.)

13.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$257_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$259_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$261_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$258_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$262_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$263_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.$procmux$260_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod\clkdiv\N=8\LOG2_N=3.$add$./rtl/clkdiv.v:17$227 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod\clkdiv\N=8\LOG2_N=3.$add$./rtl/clkdiv.v:17$227 ($add).
Removed top 29 bits (of 32) from wire $paramod\clkdiv\N=8\LOG2_N=3.$add$./rtl/clkdiv.v:17$227_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\counter_down\LOG2_N_TAPS=4.$sub$./rtl/counter_down.v:17$217 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod\counter_down\LOG2_N_TAPS=4.$sub$./rtl/counter_down.v:17$217 ($sub).
Removed top 28 bits (of 32) from wire $paramod\counter_down\LOG2_N_TAPS=4.$sub$./rtl/counter_down.v:17$217_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\counter_up\LOG2_N_TAPS=4.$add$./rtl/counter_up.v:15$221 ($add).
Removed top 28 bits (of 32) from port Y of cell $paramod\counter_up\LOG2_N_TAPS=4.$add$./rtl/counter_up.v:15$221 ($add).
Removed top 28 bits (of 32) from wire $paramod\counter_up\LOG2_N_TAPS=4.$add$./rtl/counter_up.v:15$221_Y.
Removed top 28 address bits (of 32) from memory init port $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.$meminit$\rom$./rtl/rom.v:22$154 (rom).

13.8. Executing PEEPOPT pass (run peephole optimizers).

13.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

13.10. Executing TECHMAP pass (map to technology primitives).

13.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

13.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~264 debug messages>

13.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\adder\WIDTH_DATA=8:
  creating $macc model for $add$./rtl/adder.v:13$158 ($add).
  creating $alu model for $macc $add$./rtl/adder.v:13$158.
  creating $alu cell for $add$./rtl/adder.v:13$158: $auto$alumacc.cc:474:replace_alu$434
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\clkdiv\N=8\LOG2_N=3:
  creating $macc model for $add$./rtl/clkdiv.v:17$227 ($add).
  creating $alu model for $macc $add$./rtl/clkdiv.v:17$227.
  creating $alu cell for $add$./rtl/clkdiv.v:17$227: $auto$alumacc.cc:474:replace_alu$437
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\comparador\LOG2_N_TAPS=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\counter_down\LOG2_N_TAPS=4:
  creating $macc model for $sub$./rtl/counter_down.v:17$217 ($sub).
  creating $alu model for $macc $sub$./rtl/counter_down.v:17$217.
  creating $alu cell for $sub$./rtl/counter_down.v:17$217: $auto$alumacc.cc:474:replace_alu$440
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\counter_up\LOG2_N_TAPS=4:
  creating $macc model for $add$./rtl/counter_up.v:15$221 ($add).
  creating $alu model for $macc $add$./rtl/counter_up.v:15$221.
  creating $alu cell for $add$./rtl/counter_up.v:15$221: $auto$alumacc.cc:474:replace_alu$443
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8:
  creating $macc model for $add$./rtl/mac.v:14$100 ($add).
  creating $macc model for $mul$./rtl/mac.v:14$99 ($mul).
  creating $alu model for $macc $add$./rtl/mac.v:14$100.
  creating $macc cell for $mul$./rtl/mac.v:14$99: $auto$alumacc.cc:354:replace_macc$446
  creating $alu cell for $add$./rtl/mac.v:14$100: $auto$alumacc.cc:474:replace_alu$447
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module $paramod\register\WIDTH_DATA=8:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\retardo\WIDTH=1\R=15:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module fir2n:
  created 0 $alu and 0 $macc cells.

13.12. Executing SHARE pass (SAT-based resource sharing).

13.13. Executing OPT pass (performing simple optimizations).

13.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

13.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 0 changes.

13.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

13.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.13.9. Finished OPT passes. (There is nothing left to do.)

13.14. Executing FSM pass (extract and optimize FSM).

13.14.1. Executing FSM_DETECT pass (finding FSMs in design).

13.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

13.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

13.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

13.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

13.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

13.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

13.15. Executing OPT pass (performing simple optimizations).

13.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.15.5. Finished fast OPT passes.

13.16. Executing MEMORY pass.

13.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\rom$./rtl/rom.v:18$153' in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4': no (compatible) $dff found.

13.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

13.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rom' in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4':
  $meminit$\rom$./rtl/rom.v:22$154 ($meminit)
  $memrd$\rom$./rtl/rom.v:18$153 ($memrd)

13.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.18. Executing OPT pass (performing simple optimizations).

13.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
<suppressed ~1 debug messages>
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
<suppressed ~1 debug messages>
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
<suppressed ~1 debug messages>
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 1 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

13.18.5. Finished fast OPT passes.

13.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \rom in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

13.20. Executing OPT pass (performing simple optimizations).

13.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

13.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 0 changes.

13.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.20.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\rom[15]$481 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[14]$479 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[13]$477 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[12]$475 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[11]$473 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[10]$471 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[9]$469 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[8]$467 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[7]$465 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[6]$463 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[5]$461 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[4]$459 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[3]$457 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[2]$455 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[1]$453 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Removing $memory\rom[0]$451 ($dff) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Replaced 16 DFF cells.

13.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

13.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.20.9. Rerunning OPT passes. (Maybe there is more to do..)

13.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

13.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][0]$504:
      Old ports: A=8'00000001, B=8'00000010, Y=$memory\rom$rdmux[0][2][0]$a$493
      New ports: A=2'01, B=2'10, Y=$memory\rom$rdmux[0][2][0]$a$493 [1:0]
      New connections: $memory\rom$rdmux[0][2][0]$a$493 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][1]$507:
      Old ports: A=8'00000011, B=8'00000100, Y=$memory\rom$rdmux[0][2][0]$b$494
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][2][0]$b$494 [2] $memory\rom$rdmux[0][2][0]$b$494 [0] }
      New connections: { $memory\rom$rdmux[0][2][0]$b$494 [7:3] $memory\rom$rdmux[0][2][0]$b$494 [1] } = { 5'00000 $memory\rom$rdmux[0][2][0]$b$494 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][2]$510:
      Old ports: A=8'00000101, B=8'00000110, Y=$memory\rom$rdmux[0][2][1]$a$496
      New ports: A=2'01, B=2'10, Y=$memory\rom$rdmux[0][2][1]$a$496 [1:0]
      New connections: $memory\rom$rdmux[0][2][1]$a$496 [7:2] = 6'000001
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][3]$513:
      Old ports: A=8'00000111, B=8'00001000, Y=$memory\rom$rdmux[0][2][1]$b$497
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][2][1]$b$497 [3] $memory\rom$rdmux[0][2][1]$b$497 [0] }
      New connections: { $memory\rom$rdmux[0][2][1]$b$497 [7:4] $memory\rom$rdmux[0][2][1]$b$497 [2:1] } = { 4'0000 $memory\rom$rdmux[0][2][1]$b$497 [0] $memory\rom$rdmux[0][2][1]$b$497 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][4]$516:
      Old ports: A=8'00001001, B=8'00001010, Y=$memory\rom$rdmux[0][2][2]$a$499
      New ports: A=2'01, B=2'10, Y=$memory\rom$rdmux[0][2][2]$a$499 [1:0]
      New connections: $memory\rom$rdmux[0][2][2]$a$499 [7:2] = 6'000010
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][5]$519:
      Old ports: A=8'00001011, B=8'00001100, Y=$memory\rom$rdmux[0][2][2]$b$500
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][2][2]$b$500 [2] $memory\rom$rdmux[0][2][2]$b$500 [0] }
      New connections: { $memory\rom$rdmux[0][2][2]$b$500 [7:3] $memory\rom$rdmux[0][2][2]$b$500 [1] } = { 5'00001 $memory\rom$rdmux[0][2][2]$b$500 [0] }
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][6]$522:
      Old ports: A=8'00001101, B=8'00001110, Y=$memory\rom$rdmux[0][2][3]$a$502
      New ports: A=2'01, B=2'10, Y=$memory\rom$rdmux[0][2][3]$a$502 [1:0]
      New connections: $memory\rom$rdmux[0][2][3]$a$502 [7:2] = 6'000011
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][3][7]$525:
      Old ports: A=8'00001111, B=8'00010000, Y=$memory\rom$rdmux[0][2][3]$b$503
      New ports: A=2'01, B=2'10, Y={ $memory\rom$rdmux[0][2][3]$b$503 [4] $memory\rom$rdmux[0][2][3]$b$503 [0] }
      New connections: { $memory\rom$rdmux[0][2][3]$b$503 [7:5] $memory\rom$rdmux[0][2][3]$b$503 [3:1] } = { 3'000 $memory\rom$rdmux[0][2][3]$b$503 [0] $memory\rom$rdmux[0][2][3]$b$503 [0] $memory\rom$rdmux[0][2][3]$b$503 [0] }
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][0]$492:
      Old ports: A=$memory\rom$rdmux[0][2][0]$a$493, B=$memory\rom$rdmux[0][2][0]$b$494, Y=$memory\rom$rdmux[0][1][0]$a$487
      New ports: A={ 1'0 $memory\rom$rdmux[0][2][0]$a$493 [1:0] }, B={ $memory\rom$rdmux[0][2][0]$b$494 [2] $memory\rom$rdmux[0][2][0]$b$494 [0] $memory\rom$rdmux[0][2][0]$b$494 [0] }, Y=$memory\rom$rdmux[0][1][0]$a$487 [2:0]
      New connections: $memory\rom$rdmux[0][1][0]$a$487 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][1]$495:
      Old ports: A=$memory\rom$rdmux[0][2][1]$a$496, B=$memory\rom$rdmux[0][2][1]$b$497, Y=$memory\rom$rdmux[0][1][0]$b$488
      New ports: A={ 2'01 $memory\rom$rdmux[0][2][1]$a$496 [1:0] }, B={ $memory\rom$rdmux[0][2][1]$b$497 [3] $memory\rom$rdmux[0][2][1]$b$497 [0] $memory\rom$rdmux[0][2][1]$b$497 [0] $memory\rom$rdmux[0][2][1]$b$497 [0] }, Y=$memory\rom$rdmux[0][1][0]$b$488 [3:0]
      New connections: $memory\rom$rdmux[0][1][0]$b$488 [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][2]$498:
      Old ports: A=$memory\rom$rdmux[0][2][2]$a$499, B=$memory\rom$rdmux[0][2][2]$b$500, Y=$memory\rom$rdmux[0][1][1]$a$490
      New ports: A={ 1'0 $memory\rom$rdmux[0][2][2]$a$499 [1:0] }, B={ $memory\rom$rdmux[0][2][2]$b$500 [2] $memory\rom$rdmux[0][2][2]$b$500 [0] $memory\rom$rdmux[0][2][2]$b$500 [0] }, Y=$memory\rom$rdmux[0][1][1]$a$490 [2:0]
      New connections: $memory\rom$rdmux[0][1][1]$a$490 [7:3] = 5'00001
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][3]$501:
      Old ports: A=$memory\rom$rdmux[0][2][3]$a$502, B=$memory\rom$rdmux[0][2][3]$b$503, Y=$memory\rom$rdmux[0][1][1]$b$491
      New ports: A={ 2'01 $memory\rom$rdmux[0][2][3]$a$502 [1:0] }, B={ $memory\rom$rdmux[0][2][3]$b$503 [4] $memory\rom$rdmux[0][2][3]$b$503 [0] $memory\rom$rdmux[0][2][3]$b$503 [0] $memory\rom$rdmux[0][2][3]$b$503 [0] }, Y={ $memory\rom$rdmux[0][1][1]$b$491 [4] $memory\rom$rdmux[0][1][1]$b$491 [2:0] }
      New connections: { $memory\rom$rdmux[0][1][1]$b$491 [7:5] $memory\rom$rdmux[0][1][1]$b$491 [3] } = { 3'000 $memory\rom$rdmux[0][1][1]$b$491 [2] }
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][1][0]$486:
      Old ports: A=$memory\rom$rdmux[0][1][0]$a$487, B=$memory\rom$rdmux[0][1][0]$b$488, Y=$memory\rom$rdmux[0][0][0]$a$484
      New ports: A={ 1'0 $memory\rom$rdmux[0][1][0]$a$487 [2:0] }, B=$memory\rom$rdmux[0][1][0]$b$488 [3:0], Y=$memory\rom$rdmux[0][0][0]$a$484 [3:0]
      New connections: $memory\rom$rdmux[0][0][0]$a$484 [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][1][1]$489:
      Old ports: A=$memory\rom$rdmux[0][1][1]$a$490, B=$memory\rom$rdmux[0][1][1]$b$491, Y=$memory\rom$rdmux[0][0][0]$b$485
      New ports: A={ 2'01 $memory\rom$rdmux[0][1][1]$a$490 [2:0] }, B={ $memory\rom$rdmux[0][1][1]$b$491 [4] $memory\rom$rdmux[0][1][1]$b$491 [2] $memory\rom$rdmux[0][1][1]$b$491 [2:0] }, Y=$memory\rom$rdmux[0][0][0]$b$485 [4:0]
      New connections: $memory\rom$rdmux[0][0][0]$b$485 [7:5] = 3'000
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][0][0]$483:
      Old ports: A=$memory\rom$rdmux[0][0][0]$a$484, B=$memory\rom$rdmux[0][0][0]$b$485, Y=$memrd$\rom$./rtl/rom.v:18$153_DATA
      New ports: A={ 1'0 $memory\rom$rdmux[0][0][0]$a$484 [3:0] }, B=$memory\rom$rdmux[0][0][0]$b$485 [4:0], Y=$memrd$\rom$./rtl/rom.v:18$153_DATA [4:0]
      New connections: $memrd$\rom$./rtl/rom.v:18$153_DATA [7:5] = 3'000
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $procmux$269:
      Old ports: A=$memrd$\rom$./rtl/rom.v:18$153_DATA, B=8'00000000, Y=$0\data[7:0]
      New ports: A=$memrd$\rom$./rtl/rom.v:18$153_DATA [4:0], B=5'00000, Y=$0\data[7:0] [4:0]
      New connections: $0\data[7:0] [7:5] = 3'000
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 16 changes.

13.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
<suppressed ~27 debug messages>
Finding identical cells in module `\fir2n'.
Removed a total of 9 cells.

13.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

13.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

13.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.20.16. Rerunning OPT passes. (Maybe there is more to do..)

13.20.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

13.20.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][0]$492:
      Old ports: A={ 1'0 $memory\rom$rdmux[0][2][0]$a$493 [1:0] }, B={ $memory\rom$rdmux[0][2][0]$a$493 [1:0] $memory\rom$rdmux[0][2][0]$a$493 [0] }, Y=$memory\rom$rdmux[0][1][0]$a$487 [2:0]
      New ports: A={ 1'0 $memory\rom$rdmux[0][2][0]$a$493 [1] }, B=$memory\rom$rdmux[0][2][0]$a$493 [1:0], Y=$memory\rom$rdmux[0][1][0]$a$487 [2:1]
      New connections: $memory\rom$rdmux[0][1][0]$a$487 [0] = $memory\rom$rdmux[0][2][0]$a$493 [0]
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][2][1]$495:
      Old ports: A={ 2'01 $memory\rom$rdmux[0][2][0]$a$493 [1:0] }, B={ $memory\rom$rdmux[0][2][0]$a$493 [1:0] $memory\rom$rdmux[0][2][0]$a$493 [0] $memory\rom$rdmux[0][2][0]$a$493 [0] }, Y=$memory\rom$rdmux[0][1][0]$b$488 [3:0]
      New ports: A={ 2'01 $memory\rom$rdmux[0][2][0]$a$493 [1] }, B={ $memory\rom$rdmux[0][2][0]$a$493 [1:0] $memory\rom$rdmux[0][2][0]$a$493 [0] }, Y=$memory\rom$rdmux[0][1][0]$b$488 [3:1]
      New connections: $memory\rom$rdmux[0][1][0]$b$488 [0] = $memory\rom$rdmux[0][2][0]$a$493 [0]
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][1][0]$486:
      Old ports: A={ 1'0 $memory\rom$rdmux[0][1][0]$a$487 [2:0] }, B=$memory\rom$rdmux[0][1][0]$b$488 [3:0], Y=$memory\rom$rdmux[0][0][0]$a$484 [3:0]
      New ports: A={ 1'0 $memory\rom$rdmux[0][1][0]$a$487 [2:1] }, B=$memory\rom$rdmux[0][1][0]$b$488 [3:1], Y=$memory\rom$rdmux[0][0][0]$a$484 [3:1]
      New connections: $memory\rom$rdmux[0][0][0]$a$484 [0] = $memory\rom$rdmux[0][2][0]$a$493 [0]
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][1][1]$489:
      Old ports: A={ 2'01 $memory\rom$rdmux[0][1][0]$a$487 [2:0] }, B={ $memory\rom$rdmux[0][1][0]$b$488 [3:2] $memory\rom$rdmux[0][1][0]$b$488 [2:0] }, Y=$memory\rom$rdmux[0][0][0]$b$485 [4:0]
      New ports: A={ 2'01 $memory\rom$rdmux[0][1][0]$a$487 [2:1] }, B={ $memory\rom$rdmux[0][1][0]$b$488 [3:2] $memory\rom$rdmux[0][1][0]$b$488 [2:1] }, Y=$memory\rom$rdmux[0][0][0]$b$485 [4:1]
      New connections: $memory\rom$rdmux[0][0][0]$b$485 [0] = $memory\rom$rdmux[0][2][0]$a$493 [0]
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
    Consolidated identical input bits for $mux cell $memory\rom$rdmux[0][0][0]$483:
      Old ports: A={ 1'0 $memory\rom$rdmux[0][0][0]$a$484 [3:0] }, B=$memory\rom$rdmux[0][0][0]$b$485 [4:0], Y=$memrd$\rom$./rtl/rom.v:18$153_DATA [4:0]
      New ports: A={ 1'0 $memory\rom$rdmux[0][0][0]$a$484 [3:1] }, B=$memory\rom$rdmux[0][0][0]$b$485 [4:1], Y=$memrd$\rom$./rtl/rom.v:18$153_DATA [4:1]
      New connections: $memrd$\rom$./rtl/rom.v:18$153_DATA [0] = $memory\rom$rdmux[0][2][0]$a$493 [0]
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 5 changes.

13.20.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.20.20. Executing OPT_RMDFF pass (remove dff with constant values).

13.20.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.20.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.20.23. Rerunning OPT passes. (Maybe there is more to do..)

13.20.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\adder\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\clkdiv\N=8\LOG2_N=3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\comparador\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_down\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\counter_up\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\register\WIDTH_DATA=8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\retardo\WIDTH=1\R=15..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fir2n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

13.20.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\adder\WIDTH_DATA=8.
  Optimizing cells in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\clkdiv\N=8\LOG2_N=3.
  Optimizing cells in module $paramod\comparador\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_down\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\counter_up\LOG2_N_TAPS=4.
  Optimizing cells in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
  Optimizing cells in module $paramod\register\WIDTH_DATA=8.
  Optimizing cells in module $paramod\retardo\WIDTH=1\R=15.
  Optimizing cells in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
  Optimizing cells in module \fir2n.
Performed a total of 0 changes.

13.20.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.20.27. Executing OPT_RMDFF pass (remove dff with constant values).

13.20.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.20.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module fir2n.

13.20.30. Finished OPT passes. (There is nothing left to do.)

13.21. Executing TECHMAP pass (map to technology primitives).

13.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \a * \b (8x8 bits, unsigned)
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=15 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
No more expansions possible.
<suppressed ~725 debug messages>

13.22. Executing OPT pass (performing simple optimizations).

13.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
<suppressed ~12 debug messages>
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~28 debug messages>
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
<suppressed ~18 debug messages>
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
<suppressed ~16 debug messages>
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
<suppressed ~20 debug messages>
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
<suppressed ~215 debug messages>
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~1 debug messages>
Optimizing module fir2n.

13.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
<suppressed ~150 debug messages>
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
<suppressed ~21 debug messages>
Finding identical cells in module `\fir2n'.
Removed a total of 58 cells.

13.22.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$1384 ($_DFF_P_) from module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
Replaced 1 DFF cells.

13.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 80 unused cells and 350 unused wires.
<suppressed ~87 debug messages>

13.22.5. Rerunning OPT passes. (Removed registers in this run.)

13.22.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~3 debug messages>
Optimizing module fir2n.

13.22.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.22.8. Executing OPT_RMDFF pass (remove dff with constant values).

13.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..

13.22.10. Finished fast OPT passes.

13.23. Executing ABC pass (technology mapping using ABC).

13.23.1. Extracting gate netlist of module `$paramod\adder\WIDTH_DATA=8' to `<abc-temp-dir>/input.blif'..
Extracted 48 gates and 66 wires to a netlist network with 17 inputs and 8 outputs.

13.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:              AOI3 cells:        4
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:        5
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        8
Removing temp directory.

13.23.2. Extracting gate netlist of module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 296 gates and 429 wires to a netlist network with 132 inputs and 8 outputs.

13.23.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              AOI4 cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:       96
ABC RESULTS:              OAI4 cells:       48
ABC RESULTS:                OR cells:       66
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:        internal signals:      289
ABC RESULTS:           input signals:      132
ABC RESULTS:          output signals:        8
Removing temp directory.

13.23.3. Extracting gate netlist of module `$paramod\clkdiv\N=8\LOG2_N=3' to `<abc-temp-dir>/input.blif'..
Extracted 17 gates and 24 wires to a netlist network with 5 inputs and 4 outputs.

13.23.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.3.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

13.23.4. Extracting gate netlist of module `$paramod\comparador\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 1 outputs.

13.23.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.4.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        1
Removing temp directory.

13.23.5. Extracting gate netlist of module `$paramod\counter_down\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 21 wires to a netlist network with 5 inputs and 4 outputs.

13.23.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.5.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

13.23.6. Extracting gate netlist of module `$paramod\counter_up\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 17 wires to a netlist network with 5 inputs and 4 outputs.

13.23.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.6.2. Re-integrating ABC results.
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

13.23.7. Extracting gate netlist of module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8' to `<abc-temp-dir>/input.blif'..
Extracted 188 gates and 213 wires to a netlist network with 25 inputs and 8 outputs.

13.23.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       47
ABC RESULTS:            ANDNOT cells:       19
ABC RESULTS:              AOI3 cells:       16
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        9
ABC RESULTS:              OAI3 cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       24
ABC RESULTS:               XOR cells:       44
ABC RESULTS:        internal signals:      180
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        8
Removing temp directory.

13.23.8. Extracting gate netlist of module `$paramod\register\WIDTH_DATA=8' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 25 wires to a netlist network with 17 inputs and 8 outputs.

13.23.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.8.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        8
Removing temp directory.

13.23.9. Extracting gate netlist of module `$paramod\retardo\WIDTH=1\R=15' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 51 wires to a netlist network with 18 inputs and 16 outputs.

13.23.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:       15
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

13.23.10. Extracting gate netlist of module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 14 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

13.23.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

13.23.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               MUX cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

13.23.11. Extracting gate netlist of module `\fir2n' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

13.24. Executing OPT pass (performing simple optimizations).

13.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\adder\WIDTH_DATA=8.
Optimizing module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4.
Optimizing module $paramod\clkdiv\N=8\LOG2_N=3.
Optimizing module $paramod\comparador\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_down\LOG2_N_TAPS=4.
Optimizing module $paramod\counter_up\LOG2_N_TAPS=4.
Optimizing module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8.
Optimizing module $paramod\register\WIDTH_DATA=8.
Optimizing module $paramod\retardo\WIDTH=1\R=15.
Optimizing module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4.
<suppressed ~2 debug messages>
Optimizing module fir2n.

13.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\adder\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\clkdiv\N=8\LOG2_N=3'.
Finding identical cells in module `$paramod\comparador\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_down\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\counter_up\LOG2_N_TAPS=4'.
Finding identical cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Finding identical cells in module `$paramod\register\WIDTH_DATA=8'.
Finding identical cells in module `$paramod\retardo\WIDTH=1\R=15'.
Finding identical cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Finding identical cells in module `\fir2n'.
Removed a total of 0 cells.

13.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

13.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 476 unused wires.
<suppressed ~10 debug messages>

13.24.5. Finished fast OPT passes.

13.25. Executing HIERARCHY pass (managing design hierarchy).

13.25.1. Analyzing design hierarchy..
Top module:  \fir2n
Used module:     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\clkdiv\N=8\LOG2_N=3
Used module:     $paramod\comparador\LOG2_N_TAPS=4
Used module:     $paramod\counter_down\LOG2_N_TAPS=4
Used module:     $paramod\counter_up\LOG2_N_TAPS=4
Used module:     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8
Used module:     $paramod\register\WIDTH_DATA=8
Used module:     $paramod\retardo\WIDTH=1\R=15
Used module:     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\adder\WIDTH_DATA=8

13.25.2. Analyzing design hierarchy..
Top module:  \fir2n
Used module:     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\clkdiv\N=8\LOG2_N=3
Used module:     $paramod\comparador\LOG2_N_TAPS=4
Used module:     $paramod\counter_down\LOG2_N_TAPS=4
Used module:     $paramod\counter_up\LOG2_N_TAPS=4
Used module:     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8
Used module:     $paramod\register\WIDTH_DATA=8
Used module:     $paramod\retardo\WIDTH=1\R=15
Used module:     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4
Used module:     $paramod\adder\WIDTH_DATA=8
Removed 0 unused modules.

13.26. Printing statistics.

=== $paramod\adder\WIDTH_DATA=8 ===

   Number of wires:                 40
   Number of wire bits:             68
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $_ANDNOT_                       9
     $_AND_                          1
     $_AOI3_                         4
     $_DFF_P_                        8
     $_NAND_                         5
     $_NOR_                          1
     $_NOT_                          2
     $_OAI3_                         4
     $_OR_                           1
     $_XNOR_                        10
     $_XOR_                          5

=== $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4 ===

   Number of wires:                277
   Number of wire bits:            417
   Number of public wires:          24
   Number of public wire bits:     164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                389
     $_ANDNOT_                      11
     $_AND_                          1
     $_AOI4_                         8
     $_DFF_PP0_                    128
     $_MUX_                          8
     $_NAND_                         8
     $_NOR_                          3
     $_NOT_                         96
     $_OAI4_                        48
     $_ORNOT_                       12
     $_OR_                          66

=== $paramod\clkdiv\N=8\LOG2_N=3 ===

   Number of wires:                 14
   Number of wire bits:             18
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_ANDNOT_                       4
     $_DFF_P_                        4
     $_NAND_                         1
     $_NOT_                          1
     $_OR_                           3
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\comparador\LOG2_N_TAPS=4 ===

   Number of wires:                  8
   Number of wire bits:             11
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $_ANDNOT_                       1
     $_DFF_P_                        1
     $_NOR_                          1
     $_OR_                           2

=== $paramod\counter_down\LOG2_N_TAPS=4 ===

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_ANDNOT_                       1
     $_DFF_P_                        4
     $_NOT_                          1
     $_ORNOT_                        1
     $_OR_                           4
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\counter_up\LOG2_N_TAPS=4 ===

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_ANDNOT_                       3
     $_DFF_P_                        4
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                        1
     $_XNOR_                         1
     $_XOR_                          2

=== $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8 ===

   Number of wires:                180
   Number of wire bits:            215
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                189
     $_ANDNOT_                      19
     $_AND_                         47
     $_AOI3_                        16
     $_DFF_P_                        8
     $_MUX_                          8
     $_NAND_                         4
     $_NOR_                          2
     $_NOT_                          9
     $_OAI3_                         1
     $_ORNOT_                        1
     $_OR_                           6
     $_XNOR_                        24
     $_XOR_                         44

=== $paramod\register\WIDTH_DATA=8 ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           5
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $_DFF_PP0_                      8
     $_MUX_                          8

=== $paramod\retardo\WIDTH=1\R=15 ===

   Number of wires:                 53
   Number of wire bits:             68
   Number of public wires:          21
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $_ANDNOT_                      16
     $_AND_                          1
     $_DFF_P_                       16
     $_MUX_                         15

=== $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4 ===

   Number of wires:                 32
   Number of wire bits:            161
   Number of public wires:          20
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $_ANDNOT_                       5
     $_AND_                          1
     $_DFF_P_                        5
     $_MUX_                          2
     $_NAND_                         1
     $_NOR_                          1
     $_NOT_                          3
     $_OR_                           2
     $_XNOR_                         1

=== fir2n ===

   Number of wires:                 18
   Number of wire bits:            101
   Number of public wires:          18
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\adder\WIDTH_DATA=8      1
     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4      2
     $paramod\clkdiv\N=8\LOG2_N=3      1
     $paramod\comparador\LOG2_N_TAPS=4      1
     $paramod\counter_down\LOG2_N_TAPS=4      1
     $paramod\counter_up\LOG2_N_TAPS=4      1
     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8      1
     $paramod\register\WIDTH_DATA=8      3
     $paramod\retardo\WIDTH=1\R=15      1
     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4      1

=== design hierarchy ===

   fir2n                             1
     $paramod\adder\WIDTH_DATA=8      1
     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4      2
     $paramod\clkdiv\N=8\LOG2_N=3      1
     $paramod\comparador\LOG2_N_TAPS=4      1
     $paramod\counter_down\LOG2_N_TAPS=4      1
     $paramod\counter_up\LOG2_N_TAPS=4      1
     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8      1
     $paramod\register\WIDTH_DATA=8      3
     $paramod\retardo\WIDTH=1\R=15      1
     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4      1

   Number of wires:                937
   Number of wire bits:           1589
   Number of public wires:         147
   Number of public wire bits:     749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1183
     $_ANDNOT_                      80
     $_AND_                         52
     $_AOI3_                        20
     $_AOI4_                        16
     $_DFF_PP0_                    280
     $_DFF_P_                       50
     $_MUX_                         65
     $_NAND_                        28
     $_NOR_                         12
     $_NOT_                        209
     $_OAI3_                         5
     $_OAI4_                        96
     $_ORNOT_                       27
     $_OR_                         150
     $_XNOR_                        38
     $_XOR_                         55

13.27. Executing CHECK pass (checking for obvious problems).
checking module $paramod\adder\WIDTH_DATA=8..
checking module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
checking module $paramod\clkdiv\N=8\LOG2_N=3..
checking module $paramod\comparador\LOG2_N_TAPS=4..
checking module $paramod\counter_down\LOG2_N_TAPS=4..
checking module $paramod\counter_up\LOG2_N_TAPS=4..
checking module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
checking module $paramod\register\WIDTH_DATA=8..
checking module $paramod\retardo\WIDTH=1\R=15..
checking module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
checking module fir2n..
found and reported 0 problems.

14. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=864.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=1584.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `$paramod\adder\WIDTH_DATA=8':
  mapped 8 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4':
  mapped 128 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `$paramod\clkdiv\N=8\LOG2_N=3':
  mapped 4 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\comparador\LOG2_N_TAPS=4':
  mapped 1 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\counter_down\LOG2_N_TAPS=4':
  mapped 4 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\counter_up\LOG2_N_TAPS=4':
  mapped 4 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8':
  mapped 8 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\register\WIDTH_DATA=8':
  mapped 8 $_DFF_PP0_ cells to \DFFSR cells.
Mapping DFF cells in module `$paramod\retardo\WIDTH=1\R=15':
  mapped 16 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4':
  mapped 5 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\fir2n':

15. Executing ABC pass (technology mapping using ABC).

15.1. Extracting gate netlist of module `$paramod\adder\WIDTH_DATA=8' to `<abc-temp-dir>/input.blif'..
Extracted 42 gates and 59 wires to a netlist network with 17 inputs and 8 outputs.

15.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (2183.55 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     41 (  4.9 %)   Cap = 53.4 ff (  0.6 %)   Area =    11214.00 ( 97.6 %)   Delay =  2183.55 ps  ( 26.8 %)               
ABC: Path  0 --       4 : 0    2 pi      A =   0.00  Df = 190.5  -41.9 ps  S = 254.9 ps  Cin =  0.0 ff  Cout =  85.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      30 : 2    3 XOR2X1  A = 504.00  Df = 515.0   -8.6 ps  S = 304.1 ps  Cin = 58.5 ff  Cout =  98.0 ff  Cmax = 467.1 ff  G =  167  
ABC: Path  2 --      34 : 3    3 AOI21X1 A = 288.00  Df = 773.9   -7.5 ps  S = 312.8 ps  Cin = 30.7 ff  Cout =  96.9 ff  Cmax = 375.7 ff  G =  314  
ABC: Path  3 --      40 : 3    3 OAI21X1 A = 207.00  Df =1045.7  -48.2 ps  S = 317.8 ps  Cin = 28.9 ff  Cout =  97.0 ff  Cmax = 433.6 ff  G =  334  
ABC: Path  4 --      46 : 3    3 AOI21X1 A = 288.00  Df =1272.4  -14.8 ps  S = 300.3 ps  Cin = 30.7 ff  Cout =  92.3 ff  Cmax = 375.7 ff  G =  299  
ABC: Path  5 --      52 : 3    3 OAI21X1 A = 207.00  Df =1541.8  -52.8 ps  S = 315.8 ps  Cin = 28.9 ff  Cout =  97.0 ff  Cmax = 433.6 ff  G =  334  
ABC: Path  6 --      58 : 3    3 AOI21X1 A = 288.00  Df =1775.4  -19.1 ps  S = 312.8 ps  Cin = 30.7 ff  Cout =  96.9 ff  Cmax = 375.7 ff  G =  314  
ABC: Path  7 --      63 : 3    2 OAI21X1 A = 207.00  Df =1996.1  -55.9 ps  S = 250.7 ps  Cin = 28.9 ff  Cout =  64.6 ff  Cmax = 433.6 ff  G =  222  
ABC: Path  8 --      66 : 3    1 AOI21X1 A = 288.00  Df =2183.5   -9.7 ps  S = 113.8 ps  Cin = 30.7 ff  Cout =   0.0 ff  Cmax = 375.7 ff  G =    0  
ABC: Start-point = pi3 (\sum2 [1]).  End-point = po7 ($0\res[7:0] [7]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        5
ABC RESULTS:           AOI21X1 cells:       10
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:             INVX2 cells:        1
ABC RESULTS:           NAND2X1 cells:        3
ABC RESULTS:            NOR2X1 cells:        5
ABC RESULTS:           OAI21X1 cells:       10
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:           XNOR2X1 cells:        2
ABC RESULTS:            XOR2X1 cells:        3
ABC RESULTS:        internal signals:       34
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        8
Removing temp directory.

15.2. Extracting gate netlist of module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 389 gates and 522 wires to a netlist network with 133 inputs and 136 outputs.

15.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (2052.65 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    304 ( 52.3 %)   Cap = 35.2 ff (  0.0 %)   Area =    71298.00 (100.0 %)   Delay =  2120.31 ps  ( 19.4 %)               
ABC: Path  0 --       5 : 0    1 pi      A =   0.00  Df =  36.2   -8.3 ps  S =  48.3 ps  Cin =  0.0 ff  Cout =  16.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     274 : 1    6 BUFX2   A = 216.00  Df = 336.8  -19.6 ps  S = 233.5 ps  Cin = 16.1 ff  Cout = 167.5 ff  Cmax = 924.8 ff  G = 1037  
ABC: Path  2 --     275 : 1    3 INVX1   A = 144.00  Df = 618.1  -12.5 ps  S = 314.2 ps  Cin = 16.1 ff  Cout = 102.7 ff  Cmax = 413.3 ff  G =  636  
ABC: Path  3 --     293 : 2    6 NOR2X1  A = 216.00  Df =1056.6  -90.6 ps  S = 507.4 ps  Cin = 27.3 ff  Cout = 150.6 ff  Cmax = 393.2 ff  G =  552  
ABC: Path  4 --     296 : 2    1 AND2X2  A = 288.00  Df =1350.0 -223.3 ps  S =  72.3 ps  Cin = 21.5 ff  Cout =  16.1 ff  Cmax = 924.9 ff  G =   74  
ABC: Path  5 --     297 : 1    8 BUFX2   A = 216.00  Df =1749.3 -249.8 ps  S = 349.2 ps  Cin = 16.1 ff  Cout = 260.7 ff  Cmax = 924.8 ff  G = 1611  
ABC: Path  6 --     354 : 4    1 AOI22X1 A = 360.00  Df =1925.5 -334.6 ps  S = 295.0 ps  Cin = 32.7 ff  Cout =  21.7 ff  Cmax = 479.0 ff  G =   66  
ABC: Path  7 --     356 : 2    1 AND2X2  A = 288.00  Df =2090.1 -258.7 ps  S =  80.5 ps  Cin = 21.5 ff  Cout =  27.2 ff  Cmax = 924.9 ff  G =  126  
ABC: Path  8 --     357 : 3    1 NAND3X1 A = 324.00  Df =2120.3 -232.2 ps  S = 130.0 ps  Cin = 26.9 ff  Cout =   0.0 ff  Cmax = 416.0 ff  G =    0  
ABC: Start-point = pi4 (\addr [1]).  End-point = po3 (\dataout [2]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       20
ABC RESULTS:           AOI22X1 cells:       55
ABC RESULTS:             BUFX2 cells:       24
ABC RESULTS:             INVX1 cells:      135
ABC RESULTS:           NAND2X1 cells:       21
ABC RESULTS:           NAND3X1 cells:       21
ABC RESULTS:            NOR2X1 cells:       14
ABC RESULTS:            NOR3X1 cells:       10
ABC RESULTS:           OAI21X1 cells:        2
ABC RESULTS:             OR2X2 cells:        2
ABC RESULTS:        internal signals:      253
ABC RESULTS:           input signals:      133
ABC RESULTS:          output signals:      136
Removing temp directory.

15.3. Extracting gate netlist of module `$paramod\clkdiv\N=8\LOG2_N=3' to `<abc-temp-dir>/input.blif'..
Extracted 12 gates and 17 wires to a netlist network with 5 inputs and 4 outputs.

15.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (830.13 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     10 ( 10.0 %)   Cap = 45.0 ff (  0.0 %)   Area =     2610.00 (100.0 %)   Delay =   830.13 ps  ( 30.0 %)               
ABC: Path  0 --       1 : 0    4 pi      A =   0.00  Df = 240.9  -52.0 ps  S = 321.3 ps  Cin =  0.0 ff  Cout = 107.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      17 : 3    1 NAND3X1 A = 324.00  Df = 551.8 -256.5 ps  S = 287.2 ps  Cin = 26.9 ff  Cout =  63.7 ff  Cmax = 416.0 ff  G =  235  
ABC: Path  2 --      18 : 2    1 XOR2X1  A = 504.00  Df = 765.5  -18.7 ps  S = 125.0 ps  Cin = 58.5 ff  Cout =  21.6 ff  Cmax = 467.1 ff  G =   36  
ABC: Path  3 --      19 : 2    1 NAND2X1 A = 216.00  Df = 830.1  -47.5 ps  S =  73.5 ps  Cin = 21.5 ff  Cout =   0.0 ff  Cmax = 437.2 ff  G =    0  
ABC: Start-point = pi0 (\div [0]).  End-point = po3 ($0\clkout[0:0]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.3.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:           AOI21X1 cells:        1
ABC RESULTS:             INVX1 cells:        1
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:           NAND3X1 cells:        1
ABC RESULTS:            NOR2X1 cells:        2
ABC RESULTS:           OAI21X1 cells:        2
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

15.4. Extracting gate netlist of module `$paramod\comparador\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 1 outputs.

15.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (522.98 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =      3 (  0.0 %)   Cap = 26.4 ff (  0.0 %)   Area =     1080.00 (100.0 %)   Delay =   522.98 ps  ( 66.7 %)               
ABC: Path  0 --       3 : 0    1 pi     A =   0.00  Df =  84.6  -19.8 ps  S = 113.9 ps  Cin =  0.0 ff  Cout =  37.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       8 : 3    1 NOR3X1 A = 576.00  Df = 305.0  -91.0 ps  S = 225.7 ps  Cin = 37.8 ff  Cout =  21.4 ff  Cmax = 357.4 ff  G =   56  
ABC: Path  2 --       9 : 2    1 AND2X2 A = 288.00  Df = 523.0 -189.8 ps  S =  42.7 ps  Cin = 21.5 ff  Cout =   0.0 ff  Cmax = 924.9 ff  G =    0  
ABC: Start-point = pi2 (\rst).  End-point = po0 ($0\dataout[0:0]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.4.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        1
ABC RESULTS:            NOR2X1 cells:        1
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        1
Removing temp directory.

15.5. Extracting gate netlist of module `$paramod\counter_down\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

15.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (904.98 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     12 ( 25.0 %)   Cap = 44.0 ff (  0.0 %)   Area =     2997.00 (100.0 %)   Delay =   904.98 ps  ( 41.7 %)               
ABC: Path  0 --       1 : 0    4 pi     A =   0.00  Df = 300.6  -64.1 ps  S = 398.8 ps  Cin =  0.0 ff  Cout = 134.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      13 : 3    3 NOR3X1 A = 576.00  Df = 707.5 -132.7 ps  S = 447.5 ps  Cin = 37.8 ff  Cout =  93.1 ff  Cmax = 357.4 ff  G =  245  
ABC: Path  2 --      17 : 2    1 OR2X2  A = 288.00  Df = 905.0 -100.7 ps  S =  58.2 ps  Cin = 27.3 ff  Cout =   0.0 ff  Cmax = 924.5 ff  G =    0  
ABC: Start-point = pi0 (\counter [1]).  End-point = po1 ($0\counter[3:0] [2]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.5.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:             BUFX2 cells:        1
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:           NAND2X1 cells:        2
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:        3
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

15.6. Extracting gate netlist of module `$paramod\counter_up\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 4 outputs.

15.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (779.17 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     12 ( 25.0 %)   Cap = 43.0 ff (  0.0 %)   Area =     2754.00 (100.0 %)   Delay =   783.31 ps  ( 50.0 %)               
ABC: Path  0 --       2 : 0    1 pi      A =   0.00  Df =  36.2   -8.3 ps  S =  48.3 ps  Cin =  0.0 ff  Cout =  16.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      10 : 1    5 BUFX2   A = 216.00  Df = 320.6  -17.3 ps  S = 214.0 ps  Cin = 16.1 ff  Cout = 151.4 ff  Cmax = 924.8 ff  G =  937  
ABC: Path  2 --      15 : 3    3 NAND3X1 A = 324.00  Df = 629.2 -179.8 ps  S = 334.1 ps  Cin = 26.9 ff  Cout =  87.1 ff  Cmax = 416.0 ff  G =  322  
ABC: Path  3 --      19 : 3    1 OAI21X1 A = 207.00  Df = 721.9 -108.2 ps  S = 165.0 ps  Cin = 28.9 ff  Cout =  27.7 ff  Cmax = 433.6 ff  G =   95  
ABC: Path  4 --      20 : 3    1 AOI21X1 A = 288.00  Df = 783.3  -43.1 ps  S = 137.8 ps  Cin = 30.7 ff  Cout =   0.0 ff  Cmax = 375.7 ff  G =    0  
ABC: Start-point = pi1 (\counter [0]).  End-point = po2 ($0\counter[3:0] [3]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.6.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        3
ABC RESULTS:             BUFX2 cells:        1
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:           NAND3X1 cells:        1
ABC RESULTS:            NOR2X1 cells:        2
ABC RESULTS:           OAI21X1 cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        4
Removing temp directory.

15.7. Extracting gate netlist of module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8' to `<abc-temp-dir>/input.blif'..
Extracted 181 gates and 206 wires to a netlist network with 25 inputs and 8 outputs.

15.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (4423.69 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    195 (  9.7 %)   Cap = 66.2 ff (  0.1 %)   Area =    61092.00 ( 99.5 %)   Delay =  4503.61 ps  ( 13.8 %)               
ABC: Path  0 --       3 : 0    1 pi      A =   0.00  Df =  36.2   -8.3 ps  S =  48.3 ps  Cin =  0.0 ff  Cout =  16.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      34 : 1    8 BUFX2   A = 216.00  Df = 351.4  -20.9 ps  S = 252.2 ps  Cin = 16.1 ff  Cout = 182.1 ff  Cmax = 924.8 ff  G = 1129  
ABC: Path  2 --     125 : 2    3 NAND2X1 A = 216.00  Df = 682.0 -138.5 ps  S = 361.1 ps  Cin = 21.5 ff  Cout = 117.4 ff  Cmax = 437.2 ff  G =  544  
ABC: Path  3 --     126 : 2    1 XOR2X1  A = 504.00  Df = 970.9  -18.9 ps  S = 223.1 ps  Cin = 58.5 ff  Cout =  63.7 ff  Cmax = 467.1 ff  G =  108  
ABC: Path  4 --     127 : 2    2 XNOR2X1 A = 504.00  Df =1269.7   -6.0 ps  S = 274.1 ps  Cin = 58.5 ff  Cout =  85.4 ff  Cmax = 466.9 ff  G =  145  
ABC: Path  5 --     128 : 2    2 XNOR2X1 A = 504.00  Df =1591.3   -1.0 ps  S = 302.1 ps  Cin = 58.5 ff  Cout =  96.6 ff  Cmax = 466.9 ff  G =  164  
ABC: Path  6 --     129 : 2    2 XOR2X1  A = 504.00  Df =1903.7  -12.7 ps  S = 274.4 ps  Cin = 58.5 ff  Cout =  85.4 ff  Cmax = 467.1 ff  G =  145  
ABC: Path  7 --     130 : 2    2 XNOR2X1 A = 504.00  Df =2223.5   -3.2 ps  S = 302.1 ps  Cin = 58.5 ff  Cout =  96.6 ff  Cmax = 466.9 ff  G =  164  
ABC: Path  8 --     131 : 2    3 XNOR2X1 A = 504.00  Df =2565.7   -0.1 ps  S = 330.6 ps  Cin = 58.5 ff  Cout = 108.1 ff  Cmax = 466.9 ff  G =  184  
ABC: Path  9 --     148 : 2    2 NOR2X1  A = 216.00  Df =2856.7  -73.0 ps  S = 288.3 ps  Cin = 27.3 ff  Cout =  75.0 ff  Cmax = 393.2 ff  G =  274  
ABC: Path 10 --     175 : 2    2 XOR2X1  A = 504.00  Df =3161.6  -13.0 ps  S = 301.5 ps  Cin = 58.5 ff  Cout =  96.6 ff  Cmax = 467.1 ff  G =  164  
ABC: Path 11 --     176 : 2    5 XOR2X1  A = 504.00  Df =3629.8   -2.3 ps  S = 533.8 ps  Cin = 58.5 ff  Cout = 192.1 ff  Cmax = 467.1 ff  G =  327  
ABC: Path 12 --     177 : 2    1 XNOR2X1 A = 504.00  Df =3885.3  -27.0 ps  S = 144.8 ps  Cin = 58.5 ff  Cout =  27.7 ff  Cmax = 466.9 ff  G =   47  
ABC: Path 13 --     178 : 3    2 AOI21X1 A = 288.00  Df =4090.3  -43.0 ps  S = 223.7 ps  Cin = 30.7 ff  Cout =  65.2 ff  Cmax = 375.7 ff  G =  211  
ABC: Path 14 --     185 : 3    1 OAI21X1 A = 207.00  Df =4247.3 -106.0 ps  S = 158.3 ps  Cin = 28.9 ff  Cout =  26.9 ff  Cmax = 433.6 ff  G =   92  
ABC: Path 15 --     191 : 3    1 NAND3X1 A = 324.00  Df =4360.3  -19.5 ps  S = 254.5 ps  Cin = 26.9 ff  Cout =  53.5 ff  Cmax = 416.0 ff  G =  198  
ABC: Path 16 --     228 : 2    1 XNOR2X1 A = 504.00  Df =4503.6  -14.5 ps  S =  79.7 ps  Cin = 58.5 ff  Cout =   0.0 ff  Cmax = 466.9 ff  G =    0  
ABC: Start-point = pi2 (\b [0]).  End-point = po7 ($0\dataout[7:0] [7]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.7.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        8
ABC RESULTS:           AOI21X1 cells:        2
ABC RESULTS:           AOI22X1 cells:        3
ABC RESULTS:             BUFX2 cells:        6
ABC RESULTS:             INVX1 cells:       12
ABC RESULTS:             INVX2 cells:        1
ABC RESULTS:           NAND2X1 cells:       53
ABC RESULTS:           NAND3X1 cells:        5
ABC RESULTS:            NOR2X1 cells:       10
ABC RESULTS:           OAI21X1 cells:       24
ABC RESULTS:           OAI22X1 cells:        5
ABC RESULTS:             OR2X2 cells:        6
ABC RESULTS:           XNOR2X1 cells:       43
ABC RESULTS:            XOR2X1 cells:       17
ABC RESULTS:        internal signals:      173
ABC RESULTS:           input signals:       25
ABC RESULTS:          output signals:        8
Removing temp directory.

15.8. Extracting gate netlist of module `$paramod\register\WIDTH_DATA=8' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 16 outputs.

15.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (903.12 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     34 ( 52.9 %)   Cap = 25.5 ff (  0.0 %)   Area =     6120.00 (100.0 %)   Delay =  1054.73 ps  ( 17.6 %)               
ABC: Path  0 --       4 : 0    1 pi      A =   0.00  Df =  36.2   -8.3 ps  S =  48.3 ps  Cin =  0.0 ff  Cout =  16.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      37 : 1    7 BUFX2   A = 216.00  Df = 313.7  -15.8 ps  S = 206.3 ps  Cin = 16.1 ff  Cout = 144.6 ff  Cmax = 924.8 ff  G =  897  
ABC: Path  2 --      38 : 1   10 BUFX2   A = 216.00  Df = 787.9  -51.2 ps  S = 403.9 ps  Cin = 16.1 ff  Cout = 302.1 ff  Cmax = 924.8 ff  G = 1870  
ABC: Path  3 --      43 : 3    1 OAI21X1 A = 207.00  Df =1054.7 -143.0 ps  S = 160.3 ps  Cin = 28.9 ff  Cout =   0.0 ff  Cmax = 433.6 ff  G =    0  
ABC: Start-point = pi3 (\enable).  End-point = po2 ($0\dataout[7:0] [2]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.8.2. Re-integrating ABC results.
ABC RESULTS:             BUFX2 cells:        2
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:           NAND2X1 cells:        8
ABC RESULTS:           OAI21X1 cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

15.9. Extracting gate netlist of module `$paramod\retardo\WIDTH=1\R=15' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 50 wires to a netlist network with 18 inputs and 16 outputs.

15.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (1281.05 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     36 ( 11.1 %)   Cap = 46.1 ff (  0.0 %)   Area =    11016.00 (100.0 %)   Delay =  1307.24 ps  ( 55.6 %)               
ABC: Path  0 --       4 : 0    1 pi     A =   0.00  Df =  36.2   -8.3 ps  S =  48.3 ps  Cin =  0.0 ff  Cout =  16.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      37 : 1    7 BUFX2  A = 216.00  Df = 402.8  -26.8 ps  S = 318.7 ps  Cin = 16.1 ff  Cout = 234.8 ff  Cmax = 924.8 ff  G = 1454  
ABC: Path  2 --      38 : 1   10 BUFX2  A = 216.00  Df = 946.8  -68.6 ps  S = 465.9 ps  Cin = 16.1 ff  Cout = 349.6 ff  Cmax = 924.8 ff  G = 2165  
ABC: Path  3 --      39 : 3    1 MUX2X1 A = 432.00  Df =1242.7  -14.3 ps  S = 156.9 ps  Cin = 33.6 ff  Cout =  27.7 ff  Cmax = 464.9 ff  G =   82  
ABC: Path  4 --      40 : 2    1 NOR2X1 A = 216.00  Df =1307.2   -9.2 ps  S = 134.7 ps  Cin = 27.3 ff  Cout =   0.0 ff  Cmax = 393.2 ff  G =    0  
ABC: Start-point = pi3 (\enable).  End-point = po0 ($0\rf[13][0:0]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.9.2. Re-integrating ABC results.
ABC RESULTS:             BUFX2 cells:        4
ABC RESULTS:            MUX2X1 cells:       15
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:            NOR2X1 cells:       16
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       16
Removing temp directory.

15.10. Extracting gate netlist of module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 21 wires to a netlist network with 5 inputs and 5 outputs.

15.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu05_stdcells" from "/home/openvlsi/Desktop/Proyecto/yosys/osu05_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func; 0 dont_use).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/openvlsi/Desktop/Proyecto/yosys/example.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10000 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10000 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10000 
ABC: Current delay (1089.88 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     14 ( 21.4 %)   Cap = 44.2 ff (  0.0 %)   Area =     3258.00 (100.0 %)   Delay =  1089.88 ps  ( 28.6 %)               
ABC: Path  0 --       2 : 0    4 pi      A =   0.00  Df = 276.4  -58.8 ps  S = 367.4 ps  Cin =  0.0 ff  Cout = 123.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      16 : 3    4 NAND3X1 A = 324.00  Df = 690.0 -192.1 ps  S = 416.6 ps  Cin = 26.9 ff  Cout = 114.1 ff  Cmax = 416.0 ff  G =  422  
ABC: Path  2 --      22 : 2    1 OR2X2   A = 288.00  Df =1027.4 -334.8 ps  S =  83.4 ps  Cin = 27.3 ff  Cout =  27.7 ff  Cmax = 924.5 ff  G =  101  
ABC: Path  3 --      23 : 2    1 NOR2X1  A = 216.00  Df =1089.9 -349.2 ps  S =  90.6 ps  Cin = 27.3 ff  Cout =   0.0 ff  Cmax = 393.2 ff  G =    0  
ABC: Start-point = pi1 (\address [1]).  End-point = po3 ($0\data[7:0] [4]).
ABC: + write_blif <abc-temp-dir>/output.blif 

15.10.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        3
ABC RESULTS:             BUFX2 cells:        1
ABC RESULTS:             INVX1 cells:        2
ABC RESULTS:           NAND2X1 cells:        1
ABC RESULTS:           NAND3X1 cells:        1
ABC RESULTS:            NOR2X1 cells:        3
ABC RESULTS:           OAI21X1 cells:        2
ABC RESULTS:             OR2X2 cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

15.11. Extracting gate netlist of module `\fir2n' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\adder\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\clkdiv\N=8\LOG2_N=3..
Finding unused cells or wires in module $paramod\comparador\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_down\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\counter_up\LOG2_N_TAPS=4..
Finding unused cells or wires in module $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8..
Finding unused cells or wires in module $paramod\register\WIDTH_DATA=8..
Finding unused cells or wires in module $paramod\retardo\WIDTH=1\R=15..
Finding unused cells or wires in module $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4..
Finding unused cells or wires in module \fir2n..
Removed 0 unused cells and 948 unused wires.
<suppressed ~10 debug messages>

17. Printing statistics.

=== $paramod\adder\WIDTH_DATA=8 ===

   Number of wires:                 39
   Number of wire bits:             67
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     AND2X2                          5
     AOI21X1                        10
     DFFPOSX1                        8
     INVX1                           1
     INVX2                           1
     NAND2X1                         3
     NOR2X1                          5
     OAI21X1                        10
     OR2X2                           1
     XNOR2X1                         2
     XOR2X1                          3

   Chip area for module '$paramod\adder\WIDTH_DATA=8': 18126.000000

=== $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4 ===

   Number of wires:                320
   Number of wire bits:            460
   Number of public wires:          24
   Number of public wire bits:     164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                432
     AND2X2                         20
     AOI22X1                        55
     BUFX2                          24
     DFFSR                         128
     INVX1                         135
     NAND2X1                        21
     NAND3X1                        21
     NOR2X1                         14
     NOR3X1                         10
     OAI21X1                         2
     OR2X2                           2

   Chip area for module '$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4': 274050.000000

=== $paramod\clkdiv\N=8\LOG2_N=3 ===

   Number of wires:                 12
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     AND2X2                          1
     AOI21X1                         1
     DFFPOSX1                        4
     INVX1                           1
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          2
     OAI21X1                         2
     XOR2X1                          1

   Chip area for module '$paramod\clkdiv\N=8\LOG2_N=3': 6066.000000

=== $paramod\comparador\LOG2_N_TAPS=4 ===

   Number of wires:                  7
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     AND2X2                          1
     DFFPOSX1                        1
     NOR2X1                          1
     NOR3X1                          1

   Chip area for module '$paramod\comparador\LOG2_N_TAPS=4': 1944.000000

=== $paramod\counter_down\LOG2_N_TAPS=4 ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AOI21X1                         2
     BUFX2                           1
     DFFPOSX1                        4
     INVX1                           2
     NAND2X1                         2
     NOR3X1                          1
     OAI21X1                         3
     OR2X2                           1

   Chip area for module '$paramod\counter_down\LOG2_N_TAPS=4': 6453.000000

=== $paramod\counter_up\LOG2_N_TAPS=4 ===

   Number of wires:                 12
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     AOI21X1                         3
     BUFX2                           1
     DFFPOSX1                        4
     INVX1                           2
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          2
     OAI21X1                         2

   Chip area for module '$paramod\counter_up\LOG2_N_TAPS=4': 6210.000000

=== $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8 ===

   Number of wires:                194
   Number of wire bits:            229
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                203
     AND2X2                          8
     AOI21X1                         2
     AOI22X1                         3
     BUFX2                           6
     DFFPOSX1                        8
     INVX1                          12
     INVX2                           1
     NAND2X1                        53
     NAND3X1                         5
     NOR2X1                         10
     OAI21X1                        24
     OAI22X1                         5
     OR2X2                           6
     XNOR2X1                        43
     XOR2X1                         17

   Chip area for module '$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8': 68004.000000

=== $paramod\register\WIDTH_DATA=8 ===

   Number of wires:                 32
   Number of wire bits:             53
   Number of public wires:           5
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     BUFX2                           2
     DFFSR                           8
     INVX1                          16
     NAND2X1                         8
     OAI21X1                         8

   Chip area for module '$paramod\register\WIDTH_DATA=8': 18792.000000

=== $paramod\retardo\WIDTH=1\R=15 ===

   Number of wires:                 57
   Number of wire bits:             72
   Number of public wires:          21
   Number of public wire bits:      36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     BUFX2                           4
     DFFPOSX1                       16
     MUX2X1                         15
     NAND2X1                         1
     NOR2X1                         16

   Chip area for module '$paramod\retardo\WIDTH=1\R=15': 24840.000000

=== $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4 ===

   Number of wires:                 30
   Number of wire bits:            159
   Number of public wires:          20
   Number of public wire bits:     142
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     AOI21X1                         3
     BUFX2                           1
     DFFPOSX1                        5
     INVX1                           2
     NAND2X1                         1
     NAND3X1                         1
     NOR2X1                          3
     OAI21X1                         2
     OR2X2                           1

   Chip area for module '$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4': 7578.000000

=== fir2n ===

   Number of wires:                 18
   Number of wire bits:            101
   Number of public wires:          18
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $paramod\adder\WIDTH_DATA=8      1
     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4      2
     $paramod\clkdiv\N=8\LOG2_N=3      1
     $paramod\comparador\LOG2_N_TAPS=4      1
     $paramod\counter_down\LOG2_N_TAPS=4      1
     $paramod\counter_up\LOG2_N_TAPS=4      1
     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8      1
     $paramod\register\WIDTH_DATA=8      3
     $paramod\retardo\WIDTH=1\R=15      1
     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4      1

   Area for cell type $paramod\counter_down\LOG2_N_TAPS=4 is unknown!
   Area for cell type $paramod\register\WIDTH_DATA=8 is unknown!
   Area for cell type $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8 is unknown!
   Area for cell type $paramod\retardo\WIDTH=1\R=15 is unknown!
   Area for cell type $paramod\comparador\LOG2_N_TAPS=4 is unknown!
   Area for cell type $paramod\adder\WIDTH_DATA=8 is unknown!
   Area for cell type $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4 is unknown!
   Area for cell type $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4 is unknown!
   Area for cell type $paramod\counter_up\LOG2_N_TAPS=4 is unknown!
   Area for cell type $paramod\clkdiv\N=8\LOG2_N=3 is unknown!

=== design hierarchy ===

   fir2n                             1
     $paramod\adder\WIDTH_DATA=8      1
     $paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4      2
     $paramod\clkdiv\N=8\LOG2_N=3      1
     $paramod\comparador\LOG2_N_TAPS=4      1
     $paramod\counter_down\LOG2_N_TAPS=4      1
     $paramod\counter_up\LOG2_N_TAPS=4      1
     $paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8      1
     $paramod\register\WIDTH_DATA=8      3
     $paramod\retardo\WIDTH=1\R=15      1
     $paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4      1

   Number of wires:               1117
   Number of wire bits:           1769
   Number of public wires:         147
   Number of public wire bits:     749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1363
     AND2X2                         55
     AOI21X1                        21
     AOI22X1                       113
     BUFX2                          67
     DFFPOSX1                       50
     DFFSR                         280
     INVX1                         338
     INVX2                           2
     MUX2X1                         15
     NAND2X1                       128
     NAND3X1                        50
     NOR2X1                         67
     NOR3X1                         22
     OAI21X1                        71
     OAI22X1                         5
     OR2X2                          13
     XNOR2X1                        45
     XOR2X1                         21

   Chip area for top module '\fir2n': 743697.000000

18. Executing Verilog backend.
Dumping module `$paramod\adder\WIDTH_DATA=8'.
Dumping module `$paramod\asr\WIDTH_DATA=8\N_TAPS=16\LOG2_N_TAPS=4'.
Dumping module `$paramod\clkdiv\N=8\LOG2_N=3'.
Dumping module `$paramod\comparador\LOG2_N_TAPS=4'.
Dumping module `$paramod\counter_down\LOG2_N_TAPS=4'.
Dumping module `$paramod\counter_up\LOG2_N_TAPS=4'.
Dumping module `$paramod\mac\WIDTH_DATA=8\N_TAPS=16\WIDTH_MAC_OUT=8\WIDTH_COEF0=8'.
Dumping module `$paramod\register\WIDTH_DATA=8'.
Dumping module `$paramod\retardo\WIDTH=1\R=15'.
Dumping module `$paramod\rom\WIDTH_COEF0=8\N_TAPS=16\LOG2_N_TAPS=4'.
Dumping module `\fir2n'.

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: 6485e80613
CPU: user 1.43s system 0.07s, MEM: 41.79 MB total, 14.30 MB resident
Yosys 0.8+531 (git sha1 5a5cbf64, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)
Time spent: 17% 22x opt_clean (0 sec), 15% 19x opt_expr (0 sec), ...
