name: SYSCFG
description: System configuration controller
groupName: SYSCFG
registers:
  - name: BOOTCR
    displayName: BOOTCR
    description: SYSCFG boot pin control register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BOOT0_PD
        description: BOOT0 pin pull-down disable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pull-down enabled. The BOOT0 pin can be left open and takes a value of 0 if open.
            value: 0
          - name: B_0x1
            description: Pull-down disabled. The BOOT0 pin must not be left open.
            value: 1
      - name: BOOT1_PD
        description: BOOT1 pin pull-down disable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pull-down enabled. The BOOT1 pin can be left open and takes a value of 0 if open.
            value: 0
          - name: B_0x1
            description: Pull-down disabled. The BOOT1 pin must not be left open.
            value: 1
  - name: CM55CR
    displayName: CM55CR
    description: SYSCFG Cortex-M55 control register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FPU_IT_EN
        description: Enable FPU exception
        bitOffset: 0
        bitWidth: 6
        access: read-write
      - name: LOCKSVTAIRCR
        description: 'Prevent changes to:'
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: LOCKNSVTOR
        description: Prevent changes to the non-secure vector table base address.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: LOCKSMPU
        description: Prevent changes to programmed secure MPU memory regions.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: LOCKNSMPU
        description: Prevent changes to non-secure MPU memory regions already programmed.
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: LOCKSAU
        description: Prevent changes to secure SAU memory regions already programmed.
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: LOCKDCAIC
        description: Disable access to the instruction cache direct cache access registers DCAICLR and DCAICRR.
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - name: CM55TCMCR
    displayName: CM55TCMCR
    description: SYSCFG Cortex-M55 TCM control register
    addressOffset: 8
    size: 32
    resetValue: 135
    resetMask: 4294967295
    fields:
      - name: CFGITCMSZ
        description: Select ITCM memory size
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x7
            description: 64 KB (default value)
            value: 7
          - name: B_0x8
            description: 128 Kbytes
            value: 8
          - name: B_0x9
            description: 256 Kbytes
            value: 9
      - name: CFGDTCMSZ
        description: Select DTCM memory size
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: 128 Kbytes (default value)
            value: 8
          - name: B_0x9
            description: 256 Kbytes
            value: 9
      - name: LOCKTCM
        description: Disable writes to registers associated with the TCM region
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: LOCKITGU
        description: Disable writes to registers associated with the ITCM interface security gating.
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: LOCKDTGU
        description: Disable writes to registers associated with the DTCM interface security gating.
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: ITCMWSDISABLE
        description: Disable wait-state applied by default on extended ITCM memory.
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: DTCMWSDISABLE
        description: Disable wait-state applied by default on extended DTCM memory.
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: CM55RWMCR
    displayName: CM55RWMCR
    description: SYSCFG Cortex-CM55 memory RW margin register
    addressOffset: 12
    size: 32
    resetValue: 4128
    resetMask: 4294967295
    fields:
      - name: RME_TCM
        description: RW margin enable input for TCM memories
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Default RW margin settings
            value: 0
          - name: B_0x1
            description: Use external pin RW margin setting
            value: 1
      - name: RM_TCM
        description: External RW margin inputs for TCM memories
        bitOffset: 1
        bitWidth: 4
        access: read-write
      - name: BC1_TCM
        description: Biasing level adjust input recommended for Vnom
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: BC2_TCM
        description: Biasing level adjust input recommended for Vnom + 10%
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RME_CACHE
        description: RW margin enable input for caches memories
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Default RW margin settings
            value: 0
          - name: B_0x1
            description: Use external pin RW margin setting
            value: 1
      - name: RM_CACHE
        description: External read/write (RW) margin inputs for caches memories
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: BC1_CACHE
        description: Biasing level adjust input recommended for Vnom.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: BC2_CACHE
        description: Biasing level adjust input recommended for Vnom + 10%
        bitOffset: 13
        bitWidth: 1
        access: read-write
  - name: INITSVTORCR
    displayName: INITSVTORCR
    description: SYSCFG Cortex-M55 SVTOR control register
    addressOffset: 16
    size: 32
    resetValue: 402653184
    resetMask: 4294967295
    fields:
      - name: SVTOR_ADDR
        description: Secure vector table base address
        bitOffset: 7
        bitWidth: 25
        access: read-write
  - name: INITNSVTORCR
    displayName: INITNSVTORCR
    description: SYSCFG Cortex-M55 NSVTOR control register
    addressOffset: 20
    size: 32
    resetValue: 134217728
    resetMask: 4294967295
    fields:
      - name: NSVTOR_ADDR
        description: Non-secure vector table base address
        bitOffset: 7
        bitWidth: 25
        access: read-write
  - name: CM55RSTCR
    displayName: CM55RSTCR
    description: SYSCFG Cortex-M55 reset type control register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CORE_RESET_TYPE
        description: Select reset to apply on core upon SYSRESETREQ
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Warm reset (default value)
            value: 0
          - name: B_0x1
            description: Power-on reset
            value: 1
      - name: LOCKUP_RST_EN
        description: Select action to perform on a lockup state on the core
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Lockup state shall be recovered from interrupt (default value)
            value: 0
          - name: B_0x1
            description: Lockup requests a warm reset to the RCC.
            value: 1
      - name: LOCKUP_NMI_EN
        description: Select action to perform on a lockup state on the core
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Lockup state must be recovered from NVIC interrupt (default value)
            value: 0
          - name: B_0x1
            description: Lockup generates a NMI on the core.
            value: 1
  - name: CM55PAHBWPR
    displayName: CM55PAHBWPR
    description: SYSCFG Cortex-M55 P-AHB write posting control register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAHB_ERROR_ACK
        description: Error capture in write posting buffer
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Error capture
            value: 0
          - name: B_0x1
            description: Clean error
            value: 1
  - name: VENCRAMCR
    displayName: VENCRAMCR
    description: SYSCFG VENCRAM control register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VENCRAM_EN
        description: VENCRAM allocation VENC if active, or to system (if VENC inactive)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VENCRAM reserved for the VENC
            value: 0
          - name: B_0x1
            description: VENCRAM available for the system (VENC inactive)
            value: 1
  - name: POTTAMPRSTCR
    displayName: POTTAMPRSTCR
    description: SYSCFG potential tamper reset register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: POTTAMPERSETMASK
        description: This bit can be set by software to mask PKA, SAES, CRYP1/2, and HASH reset, in case of potential tamper.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PKA, SAES, CRYP1/2, and HASH reset in case of potential tamper
            value: 0
          - name: B_0x1
            description: PKA, SAES, CRYP1/2, and HASH not reset in case of potential tamper
            value: 1
  - name: ICNEWRCR
    displayName: ICNEWRCR
    description: "SYSCFG AHB-AXI bridge early write response control\tregister"
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SDMMC1_EARLY_WR_RSP_ENABLE
        description: None
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
            value: 0
          - name: B_0x1
            description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
            value: 1
      - name: SDMMC2_EARLY_WR_RSP_ENABLE
        description: None
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
            value: 0
          - name: B_0x1
            description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
            value: 1
      - name: USB1_EARLY_WR_RSP_ENABLE
        description: None
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
            value: 0
          - name: B_0x1
            description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
            value: 1
      - name: USB2_EARLY_WR_RSP_ENABLE
        description: None
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Early-write response disabled. The last AHB write data beat receives the AXI buffered response for the complete AHB transaction.
            value: 0
          - name: B_0x1
            description: Early-write response enabled. AHB-Lite write data beats receive an automatic OK response from the AHB-to-AXI bridge, whatever the B-channel AXI response.
            value: 1
  - name: ICNCGCR
    displayName: ICNCGCR
    description: SYSCFG ICN clock gating control register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ICNCGCR
        description: When bit[i] is set to 1, ICN clock gating[i] is OFF.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: ICNBWRCR
    displayName: ICNBWRCR
    description: SYSCFG ICN bandwidth regulator control register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ICNBWRCR
        description: Bandwidth regulator control bits
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: IOCR
    displayName: IOCR
    description: SYSCFG /O control register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IOCR
        description: Digital or analog pins
        bitOffset: 0
        bitWidth: 32
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: High-speed mode disabled, or use ADC ANA pin
            value: 0
          - name: B_0x1
            description: High-speed mode enabled, or connect internal ADC ANA signal to GPIO
            value: 1
  - name: VDDIO1CCCR
    displayName: VDDIO1CCCR
    description: SYSCFG VDDIO1 compensation cell control register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RANSRC
        description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RAPSRC
        description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: EN
        description: Enables the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell disabled
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell enabled
            value: 1
      - name: CS
        description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O code from the cell (available in the SYSCFG_VDDIOxCCSR)
            value: 0
          - name: B_0x1
            description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register
            value: 1
  - name: VDDIO1CCSR
    displayName: VDDIO1CCSR
    description: SYSCFG VDDIO1 compensation cell status register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ANSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: APSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
        bitOffset: 4
        bitWidth: 4
        access: read-only
      - name: READY
        description: Provides the compensation cell status of I/Os supplied by VDDIOx
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell not ready
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell ready
            value: 1
  - name: VDDIO2CCCR
    displayName: VDDIO2CCCR
    description: SYSCFG VDDIO2 compensation cell control register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RANSRC
        description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RAPSRC
        description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: EN
        description: Enables the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell disabled
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell enabled
            value: 1
      - name: CS
        description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O code from the cell (available in the SYSCFG_VDDIOxCCSR)
            value: 0
          - name: B_0x1
            description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register
            value: 1
  - name: VDDIO2CCSR
    displayName: VDDIO2CCSR
    description: SYSCFG VDDIO2 compensation cell status register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ANSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: APSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
        bitOffset: 4
        bitWidth: 4
        access: read-only
      - name: READY
        description: Provides the compensation cell status of I/Os supplied by VDDIOx
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell not ready
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell ready
            value: 1
  - name: VDDIO3CCCR
    displayName: VDDIO3CCCR
    description: SYSCFG VDDIO3 compensation cell control register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RANSRC
        description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RAPSRC
        description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: EN
        description: Enables the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell disabled
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell enabled
            value: 1
      - name: CS
        description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O code from the cell (available in the SYSCFG_VDDIOxCCSR)
            value: 0
          - name: B_0x1
            description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register
            value: 1
  - name: VDDIO3CCSR
    displayName: VDDIO3CCSR
    description: SYSCFG VDDIO3 compensation cell status register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ANSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: APSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
        bitOffset: 4
        bitWidth: 4
        access: read-only
      - name: READY
        description: Provides the compensation cell status of I/Os supplied by VDDIOx
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell not ready
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell ready
            value: 1
  - name: VDDIO4CCCR
    displayName: VDDIO4CCCR
    description: SYSCFG VDDIO4 compensation cell control register
    addressOffset: 92
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RANSRC
        description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when the CS = 1.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RAPSRC
        description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: EN
        description: Enables the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell disabled
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell enabled
            value: 1
      - name: CS
        description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIOx.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O code from the cell (available in the SYSCFG_VDDIOxCCSR)
            value: 0
          - name: B_0x1
            description: VDDIOx I/O code from RANSRC[3:0] and RAPSRC[3:0] in this register
            value: 1
  - name: VDDIO4CCSR
    displayName: VDDIO4CCSR
    description: SYSCFG VDDIO4 compensation cell status register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ANSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: APSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
        bitOffset: 4
        bitWidth: 4
        access: read-only
      - name: READY
        description: Provides the compensation cell status of I/Os supplied by VDDIOx
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIOx I/O compensation cell not ready
            value: 0
          - name: B_0x1
            description: VDDIOx I/O compensation cell ready
            value: 1
  - name: VDDIOCCCR
    displayName: VDDIOCCCR
    description: SYSCFG VDDIO compensation cell control register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RANSRC
        description: These bits are written by software to define an I/O compensation code for NMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RAPSRC
        description: These bits are written by software to define an I/O compensation code for PMOS transistors. This code is applied to the I/O compensation cell when CS = 1.
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: EN
        description: Enables the compensation cell of I/Os supplied by VDDIO.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIO I/O compensation cell disabled
            value: 0
          - name: B_0x1
            description: VDDIO I/O compensation cell enabled
            value: 1
      - name: CS
        description: Selects the code to be applied for the compensation cell of I/Os supplied by VDDIO.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VDDIO I/O code from the cell (available in the SYSCFG_VDDIOCCSR)
            value: 0
          - name: B_0x1
            description: VDDIO I/O code from RANSRC[3:0] and RAPSRC[3:0]
            value: 1
  - name: VDDIOCCSR
    displayName: VDDIOCCSR
    description: SYSCFG VDDIO compensation cell status register
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ANSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for NMOS transistors.
        bitOffset: 0
        bitWidth: 4
        access: read-only
      - name: APSRC
        description: This value is provided by the cell, and can be used by the CPU to compute an I/O compensation cell code for PMOS transistors.
        bitOffset: 4
        bitWidth: 4
        access: read-only
      - name: READY
        description: Provides the compensation cell status of I/Os supplied by VDDIO
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VDDIO I/O compensation cell not ready
            value: 0
          - name: B_0x1
            description: VDDIO I/O compensation cell ready
            value: 1
  - name: CBR
    displayName: CBR
    description: SYSCFG control timer break register
    addressOffset: 108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CM55L
        description: CM55 lockup lock enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Cortex-M55 lockup output disconnected from TIM1/8/15/16/17 break inputs
            value: 0
          - name: B_0x1
            description: Cortex-M55 lockup output disconnected from TIM1/8/15/16/17 break inputs
            value: 1
      - name: PVDL_LOCK
        description: PVD lock enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PVD interrupt disconnected from TIM1/8/15/16/17 break input. PVDE bits can be programmed by the application.
            value: 0
          - name: B_0x1
            description: PVD interrupt connected to TIM1/8/15/16/17 break input. PVDE and bits are read only.
            value: 1
      - name: BKPRAML
        description: Backup SRAM double ECC error lock
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup SRAM double ECC error signal disconnected from TIM1/8/15/16/17 break inputs
            value: 0
          - name: B_0x1
            description: Backup SRAM double ECC error signal connected to TIM1/8/15/16/17 break inputs
            value: 1
      - name: CM55CACHEL
        description: CM55 cache double ECC error lock
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Cortex-M55 cache double ECC error signal disconnected from TIM1/8/15/16/17 break inputs
            value: 0
          - name: B_0x1
            description: Cortex-M55 cache double ECC error signal connected to TIM1/8/15/16/17 break inputs
            value: 1
      - name: CM55TCML
        description: CM55 TCM double ECC error lock
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Cortex-M55 TCM double ECC error signal disconnected from TIM1/8/15/16/17 break inputs
            value: 0
          - name: B_0x1
            description: Cortex-M55 TCM double ECC error signal connected to TIM1/8/15/16/17 break inputs
            value: 1
  - name: SEC_AIDCR
    displayName: SEC_AIDCR
    description: SYSCFG DMA CID secure control register
    addressOffset: 112
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: DMACID_SEC
        description: Secure OS allocates specific CID to DMA channel through these bits.
        bitOffset: 0
        bitWidth: 3
        access: read-write
  - name: FMC_RETIMECR
    displayName: FMC_RETIMECR
    description: SYSCFG FMC retiming logic control register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFG_RETIME_RX
        description: Retiming on Rx path
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No retiming on Rx path
            value: 0
          - name: B_0x1
            description: Retiming on Rx path
            value: 1
      - name: CFG_RETIME_TX
        description: Retiming on Tx path
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No retiming on Tx path
            value: 0
          - name: B_0x1
            description: Retiming on Tx path
            value: 1
      - name: SDFBCLK_180
        description: Delay on feedback clock
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No delay on the feedback clock
            value: 0
          - name: B_0x1
            description: Half a cycle delay on the feedback clock
            value: 1
  - name: NPU_ICNCR
    displayName: NPU_ICNCR
    description: SYSCFG NPU RAM interleaving control register
    addressOffset: 120
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: INTERLEAVING_ACTIVE
        description: Control interleaving on NPU RAMs
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interleaving disabled
            value: 0
          - name: B_0x1
            description: Interleaving enabled
            value: 1
  - name: BOOTSR
    displayName: BOOTSR
    description: SYSCFG boot pin status register
    addressOffset: 256
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BOOT0
        description: BOOT0 pin value
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: BOOT0 pin connected to VSS (or left open if BOOT0_PD = 0)
            value: 0
          - name: B_0x1
            description: BOOT0 pin connected to VDD
            value: 1
      - name: BOOT1
        description: BOOT1 pin value
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: BOOT1 pin connected to VSS (or left open if BOOT1_PD = 0 in SYSCFG_BOOTCR)
            value: 0
          - name: B_0x1
            description: BOOT1 pin connected to VDD
            value: 1
  - name: AHBWP_ERROR_SR
    displayName: AHBWP_ERROR_SR
    description: SYSCFG AHB write posting address error register
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAHB_ERROR_ADDR
        description: Reports address of the first error in P-AHB write-posting buffer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: SMPSHDPCR
    displayName: SMPSHDPCR
    description: "SYSCFG SMPS observable signals through HDP selection\tconfiguration register"
    addressOffset: 1024
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SMPSHDPSEL
        description: 'Others: Reserved'
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Standard run mode (no HDP)
            value: 0
          - name: B_0xC
            description: Analyze fsm mode analysis
            value: 12
          - name: B_0xD
            description: Analyze fsm mos analysis
            value: 13
          - name: B_0xE
            description: Analyze fsm rampe analysis
            value: 14
          - name: B_0xF
            description: Analyze fsm mode analysis
            value: 15
  - name: NONSEC_AIDCR
    displayName: NONSEC_AIDCR
    description: SYSCFG DMA CID non-secure control register
    addressOffset: 2048
    size: 32
    resetValue: 1
    resetMask: 4294967295
    fields:
      - name: DMACID_NONSEC
        description: Non-secure OS allocates specific CID to DMA channel through these bits
        bitOffset: 0
        bitWidth: 3
        access: read-write
addressBlocks:
  - offset: 0
    size: 4096
    usage: registers
