{"Source Block": ["hdl/library/util_axis_fifo/address_sync.v@71:91@HdlStmProcess", "\t\tm_axis_raddr_next <= m_axis_raddr + 1'b1;\n\telse\n\t\tm_axis_raddr_next <= m_axis_raddr;\nend\n\nalways @(posedge clk)\nbegin\n\tif (resetn == 1'b0) begin\n\t\ts_axis_waddr <= 'h00;\n\t\tm_axis_raddr <= 'h00;\n\tend else begin\n\t\tif (write)\n\t\t\ts_axis_waddr <= s_axis_waddr + 1'b1;\n\t\tm_axis_raddr <= m_axis_raddr_next;\n\tend\nend\n\nalways @(*)\nbegin\n\tif (read & ~write)\n\t\tlevel_next <= level - 1'b1;\n"], "Clone Blocks": [["hdl/library/util_axis_fifo/address_sync.v@83:101", "\t\t\ts_axis_waddr <= s_axis_waddr + 1'b1;\n\t\tm_axis_raddr <= m_axis_raddr_next;\n\tend\nend\n\nalways @(*)\nbegin\n\tif (read & ~write)\n\t\tlevel_next <= level - 1'b1;\n\telse if (~read & write)\n\t\tlevel_next <= level + 1'b1;\n\telse\n\t\tlevel_next <= level;\nend\n\nalways @(posedge clk)\nbegin\n\tif (resetn == 1'b0) begin\n\t\tm_axis_valid <= 1'b0;\n"], ["hdl/library/util_axis_fifo/address_sync.v@63:79", "assign m_axis_level = level;\n\nwire read = m_axis_ready & m_axis_valid;\nwire write = s_axis_ready & s_axis_valid;\n\nalways @(*)\nbegin\n\tif (read)\n\t\tm_axis_raddr_next <= m_axis_raddr + 1'b1;\n\telse\n\t\tm_axis_raddr_next <= m_axis_raddr;\nend\n\nalways @(posedge clk)\nbegin\n\tif (resetn == 1'b0) begin\n\t\ts_axis_waddr <= 'h00;\n"]], "Diff Content": {"Delete": [[84, "\t\tm_axis_raddr <= m_axis_raddr_next;\n"]], "Add": [[84, "\t\tif (read)\n"], [84, "\t\t\tm_axis_raddr <= m_axis_raddr + 1'b1;\n"]]}}