
stm-wheelbase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087c4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08008998  08008998  00009998  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e38  08008e38  0000a1e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008e38  08008e38  00009e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e40  08008e40  0000a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e40  08008e40  00009e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008e44  08008e44  00009e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08008e48  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d0  200001e0  08009028  0000a1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005b0  08009028  0000a5b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc0f  00000000  00000000  0000a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5c  00000000  00000000  00015e1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  00017c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000943  00000000  00000000  00018830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002271e  00000000  00000000  00019173  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d95d  00000000  00000000  0003b891  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd1b1  00000000  00000000  000491ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011639f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004384  00000000  00000000  001163e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0011a768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800897c 	.word	0x0800897c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800897c 	.word	0x0800897c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b9a0 	b.w	8000fa0 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f83c 	bl	8000ce4 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2lz>:
 8000c78:	b538      	push	{r3, r4, r5, lr}
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	4604      	mov	r4, r0
 8000c80:	460d      	mov	r5, r1
 8000c82:	f7ff ff5b 	bl	8000b3c <__aeabi_dcmplt>
 8000c86:	b928      	cbnz	r0, 8000c94 <__aeabi_d2lz+0x1c>
 8000c88:	4620      	mov	r0, r4
 8000c8a:	4629      	mov	r1, r5
 8000c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c90:	f000 b80a 	b.w	8000ca8 <__aeabi_d2ulz>
 8000c94:	4620      	mov	r0, r4
 8000c96:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9a:	f000 f805 	bl	8000ca8 <__aeabi_d2ulz>
 8000c9e:	4240      	negs	r0, r0
 8000ca0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca4:	bd38      	pop	{r3, r4, r5, pc}
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2ulz>:
 8000ca8:	b5d0      	push	{r4, r6, r7, lr}
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <__aeabi_d2ulz+0x34>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	4606      	mov	r6, r0
 8000cb0:	460f      	mov	r7, r1
 8000cb2:	f7ff fcd1 	bl	8000658 <__aeabi_dmul>
 8000cb6:	f7ff ffa7 	bl	8000c08 <__aeabi_d2uiz>
 8000cba:	4604      	mov	r4, r0
 8000cbc:	f7ff fc52 	bl	8000564 <__aeabi_ui2d>
 8000cc0:	4b07      	ldr	r3, [pc, #28]	@ (8000ce0 <__aeabi_d2ulz+0x38>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	f7ff fcc8 	bl	8000658 <__aeabi_dmul>
 8000cc8:	4602      	mov	r2, r0
 8000cca:	460b      	mov	r3, r1
 8000ccc:	4630      	mov	r0, r6
 8000cce:	4639      	mov	r1, r7
 8000cd0:	f7ff fb0a 	bl	80002e8 <__aeabi_dsub>
 8000cd4:	f7ff ff98 	bl	8000c08 <__aeabi_d2uiz>
 8000cd8:	4621      	mov	r1, r4
 8000cda:	bdd0      	pop	{r4, r6, r7, pc}
 8000cdc:	3df00000 	.word	0x3df00000
 8000ce0:	41f00000 	.word	0x41f00000

08000ce4 <__udivmoddi4>:
 8000ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ce8:	9d08      	ldr	r5, [sp, #32]
 8000cea:	460c      	mov	r4, r1
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d14e      	bne.n	8000d8e <__udivmoddi4+0xaa>
 8000cf0:	4694      	mov	ip, r2
 8000cf2:	458c      	cmp	ip, r1
 8000cf4:	4686      	mov	lr, r0
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	d962      	bls.n	8000dc2 <__udivmoddi4+0xde>
 8000cfc:	b14a      	cbz	r2, 8000d12 <__udivmoddi4+0x2e>
 8000cfe:	f1c2 0320 	rsb	r3, r2, #32
 8000d02:	4091      	lsls	r1, r2
 8000d04:	fa20 f303 	lsr.w	r3, r0, r3
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	4319      	orrs	r1, r3
 8000d0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f f68c 	uxth.w	r6, ip
 8000d1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb07 1114 	mls	r1, r7, r4, r1
 8000d26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2a:	fb04 f106 	mul.w	r1, r4, r6
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x64>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d3a:	f080 8112 	bcs.w	8000f62 <__udivmoddi4+0x27e>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 810f 	bls.w	8000f62 <__udivmoddi4+0x27e>
 8000d44:	3c02      	subs	r4, #2
 8000d46:	4463      	add	r3, ip
 8000d48:	1a59      	subs	r1, r3, r1
 8000d4a:	fa1f f38e 	uxth.w	r3, lr
 8000d4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d52:	fb07 1110 	mls	r1, r7, r0, r1
 8000d56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5a:	fb00 f606 	mul.w	r6, r0, r6
 8000d5e:	429e      	cmp	r6, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x94>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d6a:	f080 80fc 	bcs.w	8000f66 <__udivmoddi4+0x282>
 8000d6e:	429e      	cmp	r6, r3
 8000d70:	f240 80f9 	bls.w	8000f66 <__udivmoddi4+0x282>
 8000d74:	4463      	add	r3, ip
 8000d76:	3802      	subs	r0, #2
 8000d78:	1b9b      	subs	r3, r3, r6
 8000d7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa6>
 8000d82:	40d3      	lsrs	r3, r2
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xba>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb4>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x150>
 8000da6:	42a3      	cmp	r3, r4
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xcc>
 8000daa:	4290      	cmp	r0, r2
 8000dac:	f0c0 80f0 	bcc.w	8000f90 <__udivmoddi4+0x2ac>
 8000db0:	1a86      	subs	r6, r0, r2
 8000db2:	eb64 0303 	sbc.w	r3, r4, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d0e6      	beq.n	8000d8a <__udivmoddi4+0xa6>
 8000dbc:	e9c5 6300 	strd	r6, r3, [r5]
 8000dc0:	e7e3      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x204>
 8000dc8:	eba1 040c 	sub.w	r4, r1, ip
 8000dcc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dd0:	fa1f f78c 	uxth.w	r7, ip
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dde:	fb08 4416 	mls	r4, r8, r6, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb07 f006 	mul.w	r0, r7, r6
 8000dea:	4298      	cmp	r0, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x11c>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x11a>
 8000df8:	4298      	cmp	r0, r3
 8000dfa:	f200 80cd 	bhi.w	8000f98 <__udivmoddi4+0x2b4>
 8000dfe:	4626      	mov	r6, r4
 8000e00:	1a1c      	subs	r4, r3, r0
 8000e02:	fa1f f38e 	uxth.w	r3, lr
 8000e06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e12:	fb00 f707 	mul.w	r7, r0, r7
 8000e16:	429f      	cmp	r7, r3
 8000e18:	d908      	bls.n	8000e2c <__udivmoddi4+0x148>
 8000e1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x146>
 8000e24:	429f      	cmp	r7, r3
 8000e26:	f200 80b0 	bhi.w	8000f8a <__udivmoddi4+0x2a6>
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	1bdb      	subs	r3, r3, r7
 8000e2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x9c>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e44:	fa04 f301 	lsl.w	r3, r4, r1
 8000e48:	ea43 030c 	orr.w	r3, r3, ip
 8000e4c:	40f4      	lsrs	r4, r6
 8000e4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e52:	0c38      	lsrs	r0, r7, #16
 8000e54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e58:	fbb4 fef0 	udiv	lr, r4, r0
 8000e5c:	fa1f fc87 	uxth.w	ip, r7
 8000e60:	fb00 441e 	mls	r4, r0, lr, r4
 8000e64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e68:	fb0e f90c 	mul.w	r9, lr, ip
 8000e6c:	45a1      	cmp	r9, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d90a      	bls.n	8000e8a <__udivmoddi4+0x1a6>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e7a:	f080 8084 	bcs.w	8000f86 <__udivmoddi4+0x2a2>
 8000e7e:	45a1      	cmp	r9, r4
 8000e80:	f240 8081 	bls.w	8000f86 <__udivmoddi4+0x2a2>
 8000e84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	eba4 0409 	sub.w	r4, r4, r9
 8000e8e:	fa1f f983 	uxth.w	r9, r3
 8000e92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e96:	fb00 4413 	mls	r4, r0, r3, r4
 8000e9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea2:	45a4      	cmp	ip, r4
 8000ea4:	d907      	bls.n	8000eb6 <__udivmoddi4+0x1d2>
 8000ea6:	193c      	adds	r4, r7, r4
 8000ea8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eac:	d267      	bcs.n	8000f7e <__udivmoddi4+0x29a>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d965      	bls.n	8000f7e <__udivmoddi4+0x29a>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eba:	fba0 9302 	umull	r9, r3, r0, r2
 8000ebe:	eba4 040c 	sub.w	r4, r4, ip
 8000ec2:	429c      	cmp	r4, r3
 8000ec4:	46ce      	mov	lr, r9
 8000ec6:	469c      	mov	ip, r3
 8000ec8:	d351      	bcc.n	8000f6e <__udivmoddi4+0x28a>
 8000eca:	d04e      	beq.n	8000f6a <__udivmoddi4+0x286>
 8000ecc:	b155      	cbz	r5, 8000ee4 <__udivmoddi4+0x200>
 8000ece:	ebb8 030e 	subs.w	r3, r8, lr
 8000ed2:	eb64 040c 	sbc.w	r4, r4, ip
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	40cb      	lsrs	r3, r1
 8000edc:	431e      	orrs	r6, r3
 8000ede:	40cc      	lsrs	r4, r1
 8000ee0:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	e750      	b.n	8000d8a <__udivmoddi4+0xa6>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f103 	lsr.w	r1, r0, r3
 8000ef0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef4:	fa24 f303 	lsr.w	r3, r4, r3
 8000ef8:	4094      	lsls	r4, r2
 8000efa:	430c      	orrs	r4, r1
 8000efc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f00:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f04:	fa1f f78c 	uxth.w	r7, ip
 8000f08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f0c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f10:	0c23      	lsrs	r3, r4, #16
 8000f12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f16:	fb00 f107 	mul.w	r1, r0, r7
 8000f1a:	4299      	cmp	r1, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x24c>
 8000f1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f22:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f26:	d22c      	bcs.n	8000f82 <__udivmoddi4+0x29e>
 8000f28:	4299      	cmp	r1, r3
 8000f2a:	d92a      	bls.n	8000f82 <__udivmoddi4+0x29e>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	b2a4      	uxth	r4, r4
 8000f34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f38:	fb08 3311 	mls	r3, r8, r1, r3
 8000f3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f40:	fb01 f307 	mul.w	r3, r1, r7
 8000f44:	42a3      	cmp	r3, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x276>
 8000f48:	eb1c 0404 	adds.w	r4, ip, r4
 8000f4c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f50:	d213      	bcs.n	8000f7a <__udivmoddi4+0x296>
 8000f52:	42a3      	cmp	r3, r4
 8000f54:	d911      	bls.n	8000f7a <__udivmoddi4+0x296>
 8000f56:	3902      	subs	r1, #2
 8000f58:	4464      	add	r4, ip
 8000f5a:	1ae4      	subs	r4, r4, r3
 8000f5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f60:	e739      	b.n	8000dd6 <__udivmoddi4+0xf2>
 8000f62:	4604      	mov	r4, r0
 8000f64:	e6f0      	b.n	8000d48 <__udivmoddi4+0x64>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e706      	b.n	8000d78 <__udivmoddi4+0x94>
 8000f6a:	45c8      	cmp	r8, r9
 8000f6c:	d2ae      	bcs.n	8000ecc <__udivmoddi4+0x1e8>
 8000f6e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f72:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f76:	3801      	subs	r0, #1
 8000f78:	e7a8      	b.n	8000ecc <__udivmoddi4+0x1e8>
 8000f7a:	4631      	mov	r1, r6
 8000f7c:	e7ed      	b.n	8000f5a <__udivmoddi4+0x276>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	e799      	b.n	8000eb6 <__udivmoddi4+0x1d2>
 8000f82:	4630      	mov	r0, r6
 8000f84:	e7d4      	b.n	8000f30 <__udivmoddi4+0x24c>
 8000f86:	46d6      	mov	lr, sl
 8000f88:	e77f      	b.n	8000e8a <__udivmoddi4+0x1a6>
 8000f8a:	4463      	add	r3, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e74d      	b.n	8000e2c <__udivmoddi4+0x148>
 8000f90:	4606      	mov	r6, r0
 8000f92:	4623      	mov	r3, r4
 8000f94:	4608      	mov	r0, r1
 8000f96:	e70f      	b.n	8000db8 <__udivmoddi4+0xd4>
 8000f98:	3e02      	subs	r6, #2
 8000f9a:	4463      	add	r3, ip
 8000f9c:	e730      	b.n	8000e00 <__udivmoddi4+0x11c>
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d002      	beq.n	8000fba <case_insensitive_strcmp+0x16>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e056      	b.n	800106c <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	429a      	cmp	r2, r3
 8000fc4:	d10d      	bne.n	8000fe2 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	e050      	b.n	800106c <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <case_insensitive_strcmp+0x32>
        {
            return 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	e04a      	b.n	800106c <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	3301      	adds	r3, #1
 8000fec:	4a22      	ldr	r2, [pc, #136]	@ (8001078 <case_insensitive_strcmp+0xd4>)
 8000fee:	4413      	add	r3, r2
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	f003 0303 	and.w	r3, r3, #3
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d103      	bne.n	8001002 <case_insensitive_strcmp+0x5e>
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	f103 0220 	add.w	r2, r3, #32
 8001000:	e000      	b.n	8001004 <case_insensitive_strcmp+0x60>
 8001002:	7bfa      	ldrb	r2, [r7, #15]
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	73bb      	strb	r3, [r7, #14]
 800100a:	7bbb      	ldrb	r3, [r7, #14]
 800100c:	3301      	adds	r3, #1
 800100e:	491a      	ldr	r1, [pc, #104]	@ (8001078 <case_insensitive_strcmp+0xd4>)
 8001010:	440b      	add	r3, r1
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	2b01      	cmp	r3, #1
 800101a:	d102      	bne.n	8001022 <case_insensitive_strcmp+0x7e>
 800101c:	7bbb      	ldrb	r3, [r7, #14]
 800101e:	3320      	adds	r3, #32
 8001020:	e000      	b.n	8001024 <case_insensitive_strcmp+0x80>
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	429a      	cmp	r2, r3
 8001026:	d0d0      	beq.n	8000fca <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	737b      	strb	r3, [r7, #13]
 800102e:	7b7b      	ldrb	r3, [r7, #13]
 8001030:	3301      	adds	r3, #1
 8001032:	4a11      	ldr	r2, [pc, #68]	@ (8001078 <case_insensitive_strcmp+0xd4>)
 8001034:	4413      	add	r3, r2
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b01      	cmp	r3, #1
 800103e:	d103      	bne.n	8001048 <case_insensitive_strcmp+0xa4>
 8001040:	7b7b      	ldrb	r3, [r7, #13]
 8001042:	f103 0220 	add.w	r2, r3, #32
 8001046:	e000      	b.n	800104a <case_insensitive_strcmp+0xa6>
 8001048:	7b7a      	ldrb	r2, [r7, #13]
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	733b      	strb	r3, [r7, #12]
 8001050:	7b3b      	ldrb	r3, [r7, #12]
 8001052:	3301      	adds	r3, #1
 8001054:	4908      	ldr	r1, [pc, #32]	@ (8001078 <case_insensitive_strcmp+0xd4>)
 8001056:	440b      	add	r3, r1
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	f003 0303 	and.w	r3, r3, #3
 800105e:	2b01      	cmp	r3, #1
 8001060:	d102      	bne.n	8001068 <case_insensitive_strcmp+0xc4>
 8001062:	7b3b      	ldrb	r3, [r7, #12]
 8001064:	3320      	adds	r3, #32
 8001066:	e000      	b.n	800106a <case_insensitive_strcmp+0xc6>
 8001068:	7b3b      	ldrb	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
}
 800106c:	4618      	mov	r0, r3
 800106e:	3714      	adds	r7, #20
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	08008a68 	.word	0x08008a68

0800107c <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2028      	movs	r0, #40	@ 0x28
 800108a:	4798      	blx	r3
 800108c:	60f8      	str	r0, [r7, #12]
    if (node)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d004      	beq.n	800109e <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8001094:	2228      	movs	r2, #40	@ 0x28
 8001096:	2100      	movs	r1, #0
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f005 f976 	bl	800638a <memset>
    }

    return node;
 800109e:	68fb      	ldr	r3, [r7, #12]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80010b4:	e03d      	b.n	8001132 <cJSON_Delete+0x8a>
    {
        next = item->next;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d108      	bne.n	80010da <cJSON_Delete+0x32>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d004      	beq.n	80010da <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ffe7 	bl	80010a8 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d10c      	bne.n	8001100 <cJSON_Delete+0x58>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d008      	beq.n	8001100 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <cJSON_Delete+0x9c>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	6912      	ldr	r2, [r2, #16]
 80010f6:	4610      	mov	r0, r2
 80010f8:	4798      	blx	r3
            item->valuestring = NULL;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001108:	2b00      	cmp	r3, #0
 800110a:	d10c      	bne.n	8001126 <cJSON_Delete+0x7e>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6a1b      	ldr	r3, [r3, #32]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d008      	beq.n	8001126 <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <cJSON_Delete+0x9c>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	6a12      	ldr	r2, [r2, #32]
 800111c:	4610      	mov	r0, r2
 800111e:	4798      	blx	r3
            item->string = NULL;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 8001126:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <cJSON_Delete+0x9c>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	4798      	blx	r3
        item = next;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1be      	bne.n	80010b6 <cJSON_Delete+0xe>
    }
}
 8001138:	bf00      	nop
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000000 	.word	0x20000000

08001148 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 800114c:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b098      	sub	sp, #96	@ 0x60
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]
    double number = 0;
 8001162:	f04f 0200 	mov.w	r2, #0
 8001166:	f04f 0300 	mov.w	r3, #0
 800116a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    unsigned char *after_end = NULL;
 800116e:	2300      	movs	r3, #0
 8001170:	64bb      	str	r3, [r7, #72]	@ 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 8001172:	f7ff ffe9 	bl	8001148 <get_decimal_point>
 8001176:	4603      	mov	r3, r0
 8001178:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    size_t i = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <parse_number+0x36>
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <parse_number+0x3a>
    {
        return false;
 800118e:	2300      	movs	r3, #0
 8001190:	e0a0      	b.n	80012d4 <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8001192:	2300      	movs	r3, #0
 8001194:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001196:	e03d      	b.n	8001214 <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	6899      	ldr	r1, [r3, #8]
 80011a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011a2:	440b      	add	r3, r1
 80011a4:	4413      	add	r3, r2
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b45      	cmp	r3, #69	@ 0x45
 80011aa:	dc17      	bgt.n	80011dc <parse_number+0x84>
 80011ac:	2b2b      	cmp	r3, #43	@ 0x2b
 80011ae:	db40      	blt.n	8001232 <parse_number+0xda>
 80011b0:	3b2b      	subs	r3, #43	@ 0x2b
 80011b2:	2201      	movs	r2, #1
 80011b4:	409a      	lsls	r2, r3
 80011b6:	4b4c      	ldr	r3, [pc, #304]	@ (80012e8 <parse_number+0x190>)
 80011b8:	4013      	ands	r3, r2
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	bf14      	ite	ne
 80011be:	2301      	movne	r3, #1
 80011c0:	2300      	moveq	r3, #0
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10b      	bne.n	80011e0 <parse_number+0x88>
 80011c8:	f002 0308 	and.w	r3, r2, #8
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bf14      	ite	ne
 80011d0:	2301      	movne	r3, #1
 80011d2:	2300      	moveq	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d111      	bne.n	80011fe <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 80011da:	e02a      	b.n	8001232 <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 80011dc:	2b65      	cmp	r3, #101	@ 0x65
 80011de:	d128      	bne.n	8001232 <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	6899      	ldr	r1, [r3, #8]
 80011e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011ea:	440b      	add	r3, r1
 80011ec:	4413      	add	r3, r2
 80011ee:	7819      	ldrb	r1, [r3, #0]
 80011f0:	f107 0208 	add.w	r2, r7, #8
 80011f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f6:	4413      	add	r3, r2
 80011f8:	460a      	mov	r2, r1
 80011fa:	701a      	strb	r2, [r3, #0]
                break;
 80011fc:	e007      	b.n	800120e <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 80011fe:	f107 0208 	add.w	r2, r7, #8
 8001202:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001204:	4413      	add	r3, r2
 8001206:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800120a:	701a      	strb	r2, [r3, #0]
                break;
 800120c:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 800120e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001210:	3301      	adds	r3, #1
 8001212:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001214:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001216:	2b3e      	cmp	r3, #62	@ 0x3e
 8001218:	d80d      	bhi.n	8001236 <parse_number+0xde>
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d00a      	beq.n	8001236 <parse_number+0xde>
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	689a      	ldr	r2, [r3, #8]
 8001224:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001226:	441a      	add	r2, r3
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	429a      	cmp	r2, r3
 800122e:	d3b3      	bcc.n	8001198 <parse_number+0x40>
        }
    }
loop_end:
 8001230:	e001      	b.n	8001236 <parse_number+0xde>
                goto loop_end;
 8001232:	bf00      	nop
 8001234:	e000      	b.n	8001238 <parse_number+0xe0>
loop_end:
 8001236:	bf00      	nop
    number_c_string[i] = '\0';
 8001238:	f107 0208 	add.w	r2, r7, #8
 800123c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800123e:	4413      	add	r3, r2
 8001240:	2200      	movs	r2, #0
 8001242:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8001244:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8001248:	f107 0308 	add.w	r3, r7, #8
 800124c:	4611      	mov	r1, r2
 800124e:	4618      	mov	r0, r3
 8001250:	f004 fb32 	bl	80058b8 <strtod>
 8001254:	ed87 0b14 	vstr	d0, [r7, #80]	@ 0x50
    if (number_c_string == after_end)
 8001258:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800125a:	f107 0308 	add.w	r3, r7, #8
 800125e:	429a      	cmp	r2, r3
 8001260:	d101      	bne.n	8001266 <parse_number+0x10e>
    {
        return false; /* parse_error */
 8001262:	2300      	movs	r3, #0
 8001264:	e036      	b.n	80012d4 <parse_number+0x17c>
    }

    item->valuedouble = number;
 8001266:	6879      	ldr	r1, [r7, #4]
 8001268:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800126c:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8001270:	a31b      	add	r3, pc, #108	@ (adr r3, 80012e0 <parse_number+0x188>)
 8001272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001276:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800127a:	f7ff fc73 	bl	8000b64 <__aeabi_dcmpge>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d004      	beq.n	800128e <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800128a:	615a      	str	r2, [r3, #20]
 800128c:	e015      	b.n	80012ba <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 800128e:	f04f 0200 	mov.w	r2, #0
 8001292:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <parse_number+0x194>)
 8001294:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001298:	f7ff fc5a 	bl	8000b50 <__aeabi_dcmple>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d004      	beq.n	80012ac <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80012a8:	615a      	str	r2, [r3, #20]
 80012aa:	e006      	b.n	80012ba <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 80012ac:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 80012b0:	f7ff fc82 	bl	8000bb8 <__aeabi_d2iz>
 80012b4:	4602      	mov	r2, r0
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2208      	movs	r2, #8
 80012be:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	689b      	ldr	r3, [r3, #8]
 80012c4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80012c6:	f107 0208 	add.w	r2, r7, #8
 80012ca:	1a8a      	subs	r2, r1, r2
 80012cc:	441a      	add	r2, r3
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	609a      	str	r2, [r3, #8]
    return true;
 80012d2:	2301      	movs	r3, #1
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3760      	adds	r7, #96	@ 0x60
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	f3af 8000 	nop.w
 80012e0:	ffc00000 	.word	0xffc00000
 80012e4:	41dfffff 	.word	0x41dfffff
 80012e8:	04007fe5 	.word	0x04007fe5
 80012ec:	c1e00000 	.word	0xc1e00000

080012f0 <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	e04c      	b.n	80013a0 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	4413      	add	r3, r2
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001310:	d90f      	bls.n	8001332 <parse_hex4+0x42>
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	4413      	add	r3, r2
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b39      	cmp	r3, #57	@ 0x39
 800131c:	d809      	bhi.n	8001332 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	4413      	add	r3, r2
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	4413      	add	r3, r2
 800132c:	3b30      	subs	r3, #48	@ 0x30
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	e02d      	b.n	800138e <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	4413      	add	r3, r2
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b40      	cmp	r3, #64	@ 0x40
 800133c:	d90f      	bls.n	800135e <parse_hex4+0x6e>
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	4413      	add	r3, r2
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	2b46      	cmp	r3, #70	@ 0x46
 8001348:	d809      	bhi.n	800135e <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	4413      	add	r3, r2
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	4413      	add	r3, r2
 8001358:	3b37      	subs	r3, #55	@ 0x37
 800135a:	60fb      	str	r3, [r7, #12]
 800135c:	e017      	b.n	800138e <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	4413      	add	r3, r2
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b60      	cmp	r3, #96	@ 0x60
 8001368:	d90f      	bls.n	800138a <parse_hex4+0x9a>
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	4413      	add	r3, r2
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b66      	cmp	r3, #102	@ 0x66
 8001374:	d809      	bhi.n	800138a <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	68bb      	ldr	r3, [r7, #8]
 800137a:	4413      	add	r3, r2
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	461a      	mov	r2, r3
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	4413      	add	r3, r2
 8001384:	3b57      	subs	r3, #87	@ 0x57
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	e001      	b.n	800138e <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 800138a:	2300      	movs	r3, #0
 800138c:	e00c      	b.n	80013a8 <parse_hex4+0xb8>
        }

        if (i < 3)
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2b02      	cmp	r3, #2
 8001392:	d802      	bhi.n	800139a <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	3301      	adds	r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d9af      	bls.n	8001306 <parse_hex4+0x16>
        }
    }

    return h;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	627b      	str	r3, [r7, #36]	@ 0x24
    unsigned int first_code = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    unsigned char utf8_position = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    unsigned char sequence_length = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    unsigned char first_byte_mark = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 80013e4:	68ba      	ldr	r2, [r7, #8]
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b05      	cmp	r3, #5
 80013ec:	f340 80b7 	ble.w	800155e <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	3302      	adds	r3, #2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff ff7b 	bl	80012f0 <parse_hex4>
 80013fa:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8001402:	d304      	bcc.n	800140e <utf16_literal_to_utf8+0x5a>
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800140a:	f0c0 80aa 	bcc.w	8001562 <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 8001414:	d337      	bcc.n	8001486 <utf16_literal_to_utf8+0xd2>
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 800141c:	d233      	bcs.n	8001486 <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	3306      	adds	r3, #6
 8001422:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 8001428:	230c      	movs	r3, #12
 800142a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

        if ((input_end - second_sequence) < 6)
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	1ad3      	subs	r3, r2, r3
 8001434:	2b05      	cmp	r3, #5
 8001436:	f340 8096 	ble.w	8001566 <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b5c      	cmp	r3, #92	@ 0x5c
 8001440:	f040 8093 	bne.w	800156a <utf16_literal_to_utf8+0x1b6>
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	3301      	adds	r3, #1
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b75      	cmp	r3, #117	@ 0x75
 800144c:	f040 808d 	bne.w	800156a <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	3302      	adds	r3, #2
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff ff4b 	bl	80012f0 <parse_hex4>
 800145a:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	f5b3 4f5c 	cmp.w	r3, #56320	@ 0xdc00
 8001462:	f0c0 8084 	bcc.w	800156e <utf16_literal_to_utf8+0x1ba>
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800146c:	d27f      	bcs.n	800156e <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	029a      	lsls	r2, r3, #10
 8001472:	4b43      	ldr	r3, [pc, #268]	@ (8001580 <utf16_literal_to_utf8+0x1cc>)
 8001474:	4013      	ands	r3, r2
 8001476:	693a      	ldr	r2, [r7, #16]
 8001478:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800147c:	4313      	orrs	r3, r2
 800147e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001482:	627b      	str	r3, [r7, #36]	@ 0x24
    {
 8001484:	e004      	b.n	8001490 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 8001486:	2306      	movs	r3, #6
 8001488:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        codepoint = first_code;
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	2b7f      	cmp	r3, #127	@ 0x7f
 8001494:	d803      	bhi.n	800149e <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8001496:	2301      	movs	r3, #1
 8001498:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800149c:	e01f      	b.n	80014de <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 800149e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80014a4:	d206      	bcs.n	80014b4 <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 80014a6:	2302      	movs	r3, #2
 80014a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 80014ac:	23c0      	movs	r3, #192	@ 0xc0
 80014ae:	f887 3020 	strb.w	r3, [r7, #32]
 80014b2:	e014      	b.n	80014de <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 80014b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ba:	d206      	bcs.n	80014ca <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 80014bc:	2303      	movs	r3, #3
 80014be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 80014c2:	23e0      	movs	r3, #224	@ 0xe0
 80014c4:	f887 3020 	strb.w	r3, [r7, #32]
 80014c8:	e009      	b.n	80014de <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80014d0:	d24f      	bcs.n	8001572 <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 80014d2:	2304      	movs	r3, #4
 80014d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 80014d8:	23f0      	movs	r3, #240	@ 0xf0
 80014da:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80014de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014e2:	3b01      	subs	r3, #1
 80014e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80014e8:	e015      	b.n	8001516 <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 80014ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6819      	ldr	r1, [r3, #0]
 80014f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80014fc:	440b      	add	r3, r1
 80014fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001502:	b2d2      	uxtb	r2, r2
 8001504:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	099b      	lsrs	r3, r3, #6
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 800150c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001510:	3b01      	subs	r3, #1
 8001512:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001516:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1e5      	bne.n	80014ea <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 800151e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001522:	2b01      	cmp	r3, #1
 8001524:	d909      	bls.n	800153a <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8001526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001528:	b2d9      	uxtb	r1, r3
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001532:	430a      	orrs	r2, r1
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	701a      	strb	r2, [r3, #0]
 8001538:	e007      	b.n	800154a <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 800153a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153c:	b2da      	uxtb	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001546:	b2d2      	uxtb	r2, r2
 8001548:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001552:	441a      	add	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001558:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800155c:	e00b      	b.n	8001576 <utf16_literal_to_utf8+0x1c2>
        goto fail;
 800155e:	bf00      	nop
 8001560:	e008      	b.n	8001574 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001562:	bf00      	nop
 8001564:	e006      	b.n	8001574 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001566:	bf00      	nop
 8001568:	e004      	b.n	8001574 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800156a:	bf00      	nop
 800156c:	e002      	b.n	8001574 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800156e:	bf00      	nop
 8001570:	e000      	b.n	8001574 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8001572:	bf00      	nop

fail:
    return 0;
 8001574:	2300      	movs	r3, #0
}
 8001576:	4618      	mov	r0, r3
 8001578:	3728      	adds	r7, #40	@ 0x28
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	000ffc00 	.word	0x000ffc00

08001584 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	@ 0x28
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	3301      	adds	r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	627b      	str	r3, [r7, #36]	@ 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	3301      	adds	r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b22      	cmp	r3, #34	@ 0x22
 80015c0:	f040 8103 	bne.w	80017ca <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 80015cc:	e017      	b.n	80015fe <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b5c      	cmp	r3, #92	@ 0x5c
 80015d4:	d110      	bne.n	80015f8 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 80015d6:	6a3b      	ldr	r3, [r7, #32]
 80015d8:	1c5a      	adds	r2, r3, #1
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	461a      	mov	r2, r3
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	f080 80f1 	bcs.w	80017ce <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	3301      	adds	r3, #1
 80015f0:	61bb      	str	r3, [r7, #24]
                input_end++;
 80015f2:	6a3b      	ldr	r3, [r7, #32]
 80015f4:	3301      	adds	r3, #1
 80015f6:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 80015f8:	6a3b      	ldr	r3, [r7, #32]
 80015fa:	3301      	adds	r3, #1
 80015fc:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	6a3a      	ldr	r2, [r7, #32]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	461a      	mov	r2, r3
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	d203      	bcs.n	8001618 <parse_string+0x94>
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b22      	cmp	r3, #34	@ 0x22
 8001616:	d1da      	bne.n	80015ce <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	6a3a      	ldr	r2, [r7, #32]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	461a      	mov	r2, r3
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	429a      	cmp	r2, r3
 8001628:	f080 80d3 	bcs.w	80017d2 <parse_string+0x24e>
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b22      	cmp	r3, #34	@ 0x22
 8001632:	f040 80ce 	bne.w	80017d2 <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	4413      	add	r3, r2
 8001640:	6a3a      	ldr	r2, [r7, #32]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	461a      	mov	r2, r3
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	3201      	adds	r2, #1
 8001654:	4610      	mov	r0, r2
 8001656:	4798      	blx	r3
 8001658:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	2b00      	cmp	r3, #0
 800165e:	f000 80ba 	beq.w	80017d6 <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 8001666:	e094      	b.n	8001792 <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	2b5c      	cmp	r3, #92	@ 0x5c
 800166e:	d008      	beq.n	8001682 <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001670:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001672:	1c53      	adds	r3, r2, #1
 8001674:	627b      	str	r3, [r7, #36]	@ 0x24
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	1c59      	adds	r1, r3, #1
 800167a:	60f9      	str	r1, [r7, #12]
 800167c:	7812      	ldrb	r2, [r2, #0]
 800167e:	701a      	strb	r2, [r3, #0]
 8001680:	e087      	b.n	8001792 <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 8001682:	2302      	movs	r3, #2
 8001684:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 8001686:	6a3a      	ldr	r2, [r7, #32]
 8001688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168a:	1ad3      	subs	r3, r2, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	f340 80a4 	ble.w	80017da <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	3301      	adds	r3, #1
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b75      	cmp	r3, #117	@ 0x75
 800169a:	f300 80a0 	bgt.w	80017de <parse_string+0x25a>
 800169e:	2b5c      	cmp	r3, #92	@ 0x5c
 80016a0:	da04      	bge.n	80016ac <parse_string+0x128>
 80016a2:	2b22      	cmp	r3, #34	@ 0x22
 80016a4:	d05c      	beq.n	8001760 <parse_string+0x1dc>
 80016a6:	2b2f      	cmp	r3, #47	@ 0x2f
 80016a8:	d05a      	beq.n	8001760 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 80016aa:	e098      	b.n	80017de <parse_string+0x25a>
            switch (input_pointer[1])
 80016ac:	3b5c      	subs	r3, #92	@ 0x5c
 80016ae:	2b19      	cmp	r3, #25
 80016b0:	f200 8095 	bhi.w	80017de <parse_string+0x25a>
 80016b4:	a201      	add	r2, pc, #4	@ (adr r2, 80016bc <parse_string+0x138>)
 80016b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ba:	bf00      	nop
 80016bc:	08001761 	.word	0x08001761
 80016c0:	080017df 	.word	0x080017df
 80016c4:	080017df 	.word	0x080017df
 80016c8:	080017df 	.word	0x080017df
 80016cc:	080017df 	.word	0x080017df
 80016d0:	080017df 	.word	0x080017df
 80016d4:	08001725 	.word	0x08001725
 80016d8:	080017df 	.word	0x080017df
 80016dc:	080017df 	.word	0x080017df
 80016e0:	080017df 	.word	0x080017df
 80016e4:	08001731 	.word	0x08001731
 80016e8:	080017df 	.word	0x080017df
 80016ec:	080017df 	.word	0x080017df
 80016f0:	080017df 	.word	0x080017df
 80016f4:	080017df 	.word	0x080017df
 80016f8:	080017df 	.word	0x080017df
 80016fc:	080017df 	.word	0x080017df
 8001700:	080017df 	.word	0x080017df
 8001704:	0800173d 	.word	0x0800173d
 8001708:	080017df 	.word	0x080017df
 800170c:	080017df 	.word	0x080017df
 8001710:	080017df 	.word	0x080017df
 8001714:	08001749 	.word	0x08001749
 8001718:	080017df 	.word	0x080017df
 800171c:	08001755 	.word	0x08001755
 8001720:	08001771 	.word	0x08001771
                    *output_pointer++ = '\b';
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	60fa      	str	r2, [r7, #12]
 800172a:	2208      	movs	r2, #8
 800172c:	701a      	strb	r2, [r3, #0]
                    break;
 800172e:	e02c      	b.n	800178a <parse_string+0x206>
                    *output_pointer++ = '\f';
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	1c5a      	adds	r2, r3, #1
 8001734:	60fa      	str	r2, [r7, #12]
 8001736:	220c      	movs	r2, #12
 8001738:	701a      	strb	r2, [r3, #0]
                    break;
 800173a:	e026      	b.n	800178a <parse_string+0x206>
                    *output_pointer++ = '\n';
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	1c5a      	adds	r2, r3, #1
 8001740:	60fa      	str	r2, [r7, #12]
 8001742:	220a      	movs	r2, #10
 8001744:	701a      	strb	r2, [r3, #0]
                    break;
 8001746:	e020      	b.n	800178a <parse_string+0x206>
                    *output_pointer++ = '\r';
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	60fa      	str	r2, [r7, #12]
 800174e:	220d      	movs	r2, #13
 8001750:	701a      	strb	r2, [r3, #0]
                    break;
 8001752:	e01a      	b.n	800178a <parse_string+0x206>
                    *output_pointer++ = '\t';
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	60fa      	str	r2, [r7, #12]
 800175a:	2209      	movs	r2, #9
 800175c:	701a      	strb	r2, [r3, #0]
                    break;
 800175e:	e014      	b.n	800178a <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 8001760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	1c59      	adds	r1, r3, #1
 8001768:	60f9      	str	r1, [r7, #12]
 800176a:	7812      	ldrb	r2, [r2, #0]
 800176c:	701a      	strb	r2, [r3, #0]
                    break;
 800176e:	e00c      	b.n	800178a <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001770:	f107 030c 	add.w	r3, r7, #12
 8001774:	461a      	mov	r2, r3
 8001776:	6a39      	ldr	r1, [r7, #32]
 8001778:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800177a:	f7ff fe1b 	bl	80013b4 <utf16_literal_to_utf8>
 800177e:	4603      	mov	r3, r0
 8001780:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 8001782:	7dfb      	ldrb	r3, [r7, #23]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d02c      	beq.n	80017e2 <parse_string+0x25e>
                    break;
 8001788:	bf00      	nop
            }
            input_pointer += sequence_length;
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800178e:	4413      	add	r3, r2
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
    while (input_pointer < input_end)
 8001792:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	429a      	cmp	r2, r3
 8001798:	f4ff af66 	bcc.w	8001668 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2210      	movs	r2, #16
 80017a6:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6a3a      	ldr	r2, [r7, #32]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	461a      	mov	r2, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	609a      	str	r2, [r3, #8]

    return true;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e020      	b.n	800180c <parse_string+0x288>
        goto fail;
 80017ca:	bf00      	nop
 80017cc:	e00a      	b.n	80017e4 <parse_string+0x260>
                    goto fail;
 80017ce:	bf00      	nop
 80017d0:	e008      	b.n	80017e4 <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 80017d2:	bf00      	nop
 80017d4:	e006      	b.n	80017e4 <parse_string+0x260>
            goto fail; /* allocation failure */
 80017d6:	bf00      	nop
 80017d8:	e004      	b.n	80017e4 <parse_string+0x260>
                goto fail;
 80017da:	bf00      	nop
 80017dc:	e002      	b.n	80017e4 <parse_string+0x260>
                    goto fail;
 80017de:	bf00      	nop
 80017e0:	e000      	b.n	80017e4 <parse_string+0x260>
                        goto fail;
 80017e2:	bf00      	nop

fail:
    if (output != NULL)
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d005      	beq.n	80017f6 <parse_string+0x272>
    {
        input_buffer->hooks.deallocate(output);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	69f8      	ldr	r0, [r7, #28]
 80017f0:	4798      	blx	r3
        output = NULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
    }

    if (input_pointer != NULL)
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d006      	beq.n	800180a <parse_string+0x286>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	461a      	mov	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	609a      	str	r2, [r3, #8]
    }

    return false;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3728      	adds	r7, #40	@ 0x28
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <buffer_skip_whitespace+0x16>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 800182a:	2300      	movs	r3, #0
 800182c:	e02c      	b.n	8001888 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d005      	beq.n	8001840 <buffer_skip_whitespace+0x2c>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	429a      	cmp	r2, r3
 800183e:	d306      	bcc.n	800184e <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	e021      	b.n	8001888 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	1c5a      	adds	r2, r3, #1
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00d      	beq.n	8001870 <buffer_skip_whitespace+0x5c>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	d207      	bcs.n	8001870 <buffer_skip_whitespace+0x5c>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	4413      	add	r3, r2
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b20      	cmp	r3, #32
 800186e:	d9e9      	bls.n	8001844 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	429a      	cmp	r2, r3
 800187a:	d104      	bne.n	8001886 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	1e5a      	subs	r2, r3, #1
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d007      	beq.n	80018b2 <skip_utf8_bom+0x1e>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <skip_utf8_bom+0x1e>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <skip_utf8_bom+0x22>
    {
        return NULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	e01c      	b.n	80018f0 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d018      	beq.n	80018ee <skip_utf8_bom+0x5a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	1d1a      	adds	r2, r3, #4
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d211      	bcs.n	80018ee <skip_utf8_bom+0x5a>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	4413      	add	r3, r2
 80018d4:	2203      	movs	r2, #3
 80018d6:	4908      	ldr	r1, [pc, #32]	@ (80018f8 <skip_utf8_bom+0x64>)
 80018d8:	4618      	mov	r0, r3
 80018da:	f004 fd5e 	bl	800639a <strncmp>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d104      	bne.n	80018ee <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	1cda      	adds	r2, r3, #3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 80018ee:	687b      	ldr	r3, [r7, #4]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	080089d0 	.word	0x080089d0

080018fc <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b086      	sub	sp, #24
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 800190e:	2300      	movs	r3, #0
 8001910:	e00c      	b.n	800192c <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 8001912:	68f8      	ldr	r0, [r7, #12]
 8001914:	f7fe fcdc 	bl	80002d0 <strlen>
 8001918:	4603      	mov	r3, r0
 800191a:	3301      	adds	r3, #1
 800191c:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	6979      	ldr	r1, [r7, #20]
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 f805 	bl	8001934 <cJSON_ParseWithLengthOpts>
 800192a:	4603      	mov	r3, r0
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08e      	sub	sp, #56	@ 0x38
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]
 8001952:	615a      	str	r2, [r3, #20]
 8001954:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 8001956:	2300      	movs	r3, #0
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34

    /* reset error position */
    global_error.json = NULL;
 800195a:	4b41      	ldr	r3, [pc, #260]	@ (8001a60 <cJSON_ParseWithLengthOpts+0x12c>)
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8001960:	4b3f      	ldr	r3, [pc, #252]	@ (8001a60 <cJSON_ParseWithLengthOpts+0x12c>)
 8001962:	2200      	movs	r2, #0
 8001964:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d042      	beq.n	80019f2 <cJSON_ParseWithLengthOpts+0xbe>
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d03f      	beq.n	80019f2 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 800197e:	4a39      	ldr	r2, [pc, #228]	@ (8001a64 <cJSON_ParseWithLengthOpts+0x130>)
 8001980:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001984:	ca07      	ldmia	r2, {r0, r1, r2}
 8001986:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 800198a:	4836      	ldr	r0, [pc, #216]	@ (8001a64 <cJSON_ParseWithLengthOpts+0x130>)
 800198c:	f7ff fb76 	bl	800107c <cJSON_New_Item>
 8001990:	6378      	str	r0, [r7, #52]	@ 0x34
    if (item == NULL) /* memory fail */
 8001992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001994:	2b00      	cmp	r3, #0
 8001996:	d02e      	beq.n	80019f6 <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 8001998:	f107 0318 	add.w	r3, r7, #24
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff ff79 	bl	8001894 <skip_utf8_bom>
 80019a2:	4603      	mov	r3, r0
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ff35 	bl	8001814 <buffer_skip_whitespace>
 80019aa:	4603      	mov	r3, r0
 80019ac:	4619      	mov	r1, r3
 80019ae:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80019b0:	f000 f868 	bl	8001a84 <parse_value>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d01f      	beq.n	80019fa <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d00e      	beq.n	80019de <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 80019c0:	f107 0318 	add.w	r3, r7, #24
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff25 	bl	8001814 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 80019ca:	6a3a      	ldr	r2, [r7, #32]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d215      	bcs.n	80019fe <cJSON_ParseWithLengthOpts+0xca>
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	6a3b      	ldr	r3, [r7, #32]
 80019d6:	4413      	add	r3, r2
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d10f      	bne.n	80019fe <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d004      	beq.n	80019ee <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	6a3b      	ldr	r3, [r7, #32]
 80019e8:	441a      	add	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	601a      	str	r2, [r3, #0]
    }

    return item;
 80019ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019f0:	e031      	b.n	8001a56 <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 80019f2:	bf00      	nop
 80019f4:	e004      	b.n	8001a00 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80019f6:	bf00      	nop
 80019f8:	e002      	b.n	8001a00 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80019fa:	bf00      	nop
 80019fc:	e000      	b.n	8001a00 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 80019fe:	bf00      	nop

fail:
    if (item != NULL)
 8001a00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d002      	beq.n	8001a0c <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 8001a06:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001a08:	f7ff fb4e 	bl	80010a8 <cJSON_Delete>
    }

    if (value != NULL)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d020      	beq.n	8001a54 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 8001a1a:	6a3a      	ldr	r2, [r7, #32]
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d202      	bcs.n	8001a28 <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	617b      	str	r3, [r7, #20]
 8001a26:	e005      	b.n	8001a34 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d002      	beq.n	8001a34 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3b01      	subs	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d004      	beq.n	8001a44 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <cJSON_ParseWithLengthOpts+0x12c>)
 8001a46:	461a      	mov	r2, r3
 8001a48:	f107 0310 	add.w	r3, r7, #16
 8001a4c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a50:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3738      	adds	r7, #56	@ 0x38
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200001fc 	.word	0x200001fc
 8001a64:	20000000 	.word	0x20000000

08001a68 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8001a70:	2200      	movs	r2, #0
 8001a72:	2100      	movs	r1, #0
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff41 	bl	80018fc <cJSON_ParseWithOpts>
 8001a7a:	4603      	mov	r3, r0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}

08001a84 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d003      	beq.n	8001a9c <parse_value+0x18>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <parse_value+0x1c>
    {
        return false; /* no input */
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	e0d2      	b.n	8001c46 <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d01d      	beq.n	8001ae2 <parse_value+0x5e>
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	1d1a      	adds	r2, r3, #4
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d816      	bhi.n	8001ae2 <parse_value+0x5e>
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	4413      	add	r3, r2
 8001abe:	2204      	movs	r2, #4
 8001ac0:	4963      	ldr	r1, [pc, #396]	@ (8001c50 <parse_value+0x1cc>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f004 fc69 	bl	800639a <strncmp>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d109      	bne.n	8001ae2 <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	1d1a      	adds	r2, r3, #4
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	609a      	str	r2, [r3, #8]
        return true;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e0b1      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d01d      	beq.n	8001b24 <parse_value+0xa0>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	1d5a      	adds	r2, r3, #5
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d816      	bhi.n	8001b24 <parse_value+0xa0>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	4413      	add	r3, r2
 8001b00:	2205      	movs	r2, #5
 8001b02:	4954      	ldr	r1, [pc, #336]	@ (8001c54 <parse_value+0x1d0>)
 8001b04:	4618      	mov	r0, r3
 8001b06:	f004 fc48 	bl	800639a <strncmp>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d109      	bne.n	8001b24 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	1d5a      	adds	r2, r3, #5
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	609a      	str	r2, [r3, #8]
        return true;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e090      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d020      	beq.n	8001b6c <parse_value+0xe8>
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	1d1a      	adds	r2, r3, #4
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d819      	bhi.n	8001b6c <parse_value+0xe8>
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	4413      	add	r3, r2
 8001b42:	2204      	movs	r2, #4
 8001b44:	4944      	ldr	r1, [pc, #272]	@ (8001c58 <parse_value+0x1d4>)
 8001b46:	4618      	mov	r0, r3
 8001b48:	f004 fc27 	bl	800639a <strncmp>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10c      	bne.n	8001b6c <parse_value+0xe8>
    {
        item->type = cJSON_True;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2202      	movs	r2, #2
 8001b56:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	1d1a      	adds	r2, r3, #4
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	609a      	str	r2, [r3, #8]
        return true;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e06c      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d013      	beq.n	8001b9a <parse_value+0x116>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d20d      	bcs.n	8001b9a <parse_value+0x116>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	4413      	add	r3, r2
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	2b22      	cmp	r3, #34	@ 0x22
 8001b8c:	d105      	bne.n	8001b9a <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8001b8e:	6839      	ldr	r1, [r7, #0]
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f7ff fcf7 	bl	8001584 <parse_string>
 8001b96:	4603      	mov	r3, r0
 8001b98:	e055      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d023      	beq.n	8001be8 <parse_value+0x164>
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d21d      	bcs.n	8001be8 <parse_value+0x164>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b2d      	cmp	r3, #45	@ 0x2d
 8001bba:	d00f      	beq.n	8001bdc <parse_value+0x158>
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b2f      	cmp	r3, #47	@ 0x2f
 8001bca:	d90d      	bls.n	8001be8 <parse_value+0x164>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b39      	cmp	r3, #57	@ 0x39
 8001bda:	d805      	bhi.n	8001be8 <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 8001bdc:	6839      	ldr	r1, [r7, #0]
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff faba 	bl	8001158 <parse_number>
 8001be4:	4603      	mov	r3, r0
 8001be6:	e02e      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d013      	beq.n	8001c16 <parse_value+0x192>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d20d      	bcs.n	8001c16 <parse_value+0x192>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	4413      	add	r3, r2
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b5b      	cmp	r3, #91	@ 0x5b
 8001c08:	d105      	bne.n	8001c16 <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 8001c0a:	6839      	ldr	r1, [r7, #0]
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 f825 	bl	8001c5c <parse_array>
 8001c12:	4603      	mov	r3, r0
 8001c14:	e017      	b.n	8001c46 <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d013      	beq.n	8001c44 <parse_value+0x1c0>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	689a      	ldr	r2, [r3, #8]
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d20d      	bcs.n	8001c44 <parse_value+0x1c0>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	4413      	add	r3, r2
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b7b      	cmp	r3, #123	@ 0x7b
 8001c36:	d105      	bne.n	8001c44 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 8001c38:	6839      	ldr	r1, [r7, #0]
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f000 f8d2 	bl	8001de4 <parse_object>
 8001c40:	4603      	mov	r3, r0
 8001c42:	e000      	b.n	8001c46 <parse_value+0x1c2>
    }

    return false;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	080089a4 	.word	0x080089a4
 8001c54:	080089d4 	.word	0x080089d4
 8001c58:	080089dc 	.word	0x080089dc

08001c5c <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 8001c66:	2300      	movs	r3, #0
 8001c68:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c76:	d301      	bcc.n	8001c7c <parse_array+0x20>
    {
        return false; /* to deeply nested */
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e0af      	b.n	8001ddc <parse_array+0x180>
    }
    input_buffer->depth++;
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	4413      	add	r3, r2
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b5b      	cmp	r3, #91	@ 0x5b
 8001c94:	f040 8094 	bne.w	8001dc0 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001ca2:	6838      	ldr	r0, [r7, #0]
 8001ca4:	f7ff fdb6 	bl	8001814 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00d      	beq.n	8001cca <parse_array+0x6e>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d207      	bcs.n	8001cca <parse_array+0x6e>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b5d      	cmp	r3, #93	@ 0x5d
 8001cc8:	d061      	beq.n	8001d8e <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d005      	beq.n	8001cdc <parse_array+0x80>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d305      	bcc.n	8001ce8 <parse_array+0x8c>
    {
        input_buffer->offset--;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	1e5a      	subs	r2, r3, #1
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	609a      	str	r2, [r3, #8]
        goto fail;
 8001ce6:	e072      	b.n	8001dce <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	1e5a      	subs	r2, r3, #1
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	3310      	adds	r3, #16
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff f9c0 	bl	800107c <cJSON_New_Item>
 8001cfc:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d05f      	beq.n	8001dc4 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d104      	bne.n	8001d14 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	617b      	str	r3, [r7, #20]
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	e007      	b.n	8001d24 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	1c5a      	adds	r2, r3, #1
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001d2e:	6838      	ldr	r0, [r7, #0]
 8001d30:	f7ff fd70 	bl	8001814 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8001d34:	6839      	ldr	r1, [r7, #0]
 8001d36:	6938      	ldr	r0, [r7, #16]
 8001d38:	f7ff fea4 	bl	8001a84 <parse_value>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d042      	beq.n	8001dc8 <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001d42:	6838      	ldr	r0, [r7, #0]
 8001d44:	f7ff fd66 	bl	8001814 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d00d      	beq.n	8001d6a <parse_array+0x10e>
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d207      	bcs.n	8001d6a <parse_array+0x10e>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	4413      	add	r3, r2
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	2b2c      	cmp	r3, #44	@ 0x2c
 8001d68:	d0c3      	beq.n	8001cf2 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d02d      	beq.n	8001dcc <parse_array+0x170>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	689a      	ldr	r2, [r3, #8]
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d227      	bcs.n	8001dcc <parse_array+0x170>
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	4413      	add	r3, r2
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b5d      	cmp	r3, #93	@ 0x5d
 8001d8a:	d11f      	bne.n	8001dcc <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 8001d8c:	e000      	b.n	8001d90 <parse_array+0x134>
        goto success;
 8001d8e:	bf00      	nop
    input_buffer->depth--;
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	1e5a      	subs	r2, r3, #1
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <parse_array+0x14a>
        head->prev = current_item;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2220      	movs	r2, #32
 8001daa:	60da      	str	r2, [r3, #12]
    item->child = head;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	1c5a      	adds	r2, r3, #1
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	609a      	str	r2, [r3, #8]

    return true;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e00d      	b.n	8001ddc <parse_array+0x180>
        goto fail;
 8001dc0:	bf00      	nop
 8001dc2:	e004      	b.n	8001dce <parse_array+0x172>
            goto fail; /* allocation failure */
 8001dc4:	bf00      	nop
 8001dc6:	e002      	b.n	8001dce <parse_array+0x172>
            goto fail; /* failed to parse value */
 8001dc8:	bf00      	nop
 8001dca:	e000      	b.n	8001dce <parse_array+0x172>
        goto fail; /* expected end of array */
 8001dcc:	bf00      	nop

fail:
    if (head != NULL)
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d002      	beq.n	8001dda <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8001dd4:	6978      	ldr	r0, [r7, #20]
 8001dd6:	f7ff f967 	bl	80010a8 <cJSON_Delete>
    }

    return false;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8001dee:	2300      	movs	r3, #0
 8001df0:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dfe:	d301      	bcc.n	8001e04 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8001e00:	2300      	movs	r3, #0
 8001e02:	e0f7      	b.n	8001ff4 <parse_object+0x210>
    }
    input_buffer->depth++;
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	f000 80db 	beq.w	8001fcc <parse_object+0x1e8>
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	689a      	ldr	r2, [r3, #8]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	f080 80d4 	bcs.w	8001fcc <parse_object+0x1e8>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b7b      	cmp	r3, #123	@ 0x7b
 8001e32:	f040 80cb 	bne.w	8001fcc <parse_object+0x1e8>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001e40:	6838      	ldr	r0, [r7, #0]
 8001e42:	f7ff fce7 	bl	8001814 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d00e      	beq.n	8001e6a <parse_object+0x86>
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d208      	bcs.n	8001e6a <parse_object+0x86>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	4413      	add	r3, r2
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	2b7d      	cmp	r3, #125	@ 0x7d
 8001e66:	f000 8098 	beq.w	8001f9a <parse_object+0x1b6>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d005      	beq.n	8001e7c <parse_object+0x98>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	689a      	ldr	r2, [r3, #8]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d305      	bcc.n	8001e88 <parse_object+0xa4>
    {
        input_buffer->offset--;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	1e5a      	subs	r2, r3, #1
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	609a      	str	r2, [r3, #8]
        goto fail;
 8001e86:	e0ae      	b.n	8001fe6 <parse_object+0x202>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	1e5a      	subs	r2, r3, #1
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	3310      	adds	r3, #16
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff f8f0 	bl	800107c <cJSON_New_Item>
 8001e9c:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f000 8095 	beq.w	8001fd0 <parse_object+0x1ec>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d104      	bne.n	8001eb6 <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	e007      	b.n	8001ec6 <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	613b      	str	r3, [r7, #16]
        }

        if (cannot_access_at_index(input_buffer, 1))
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 8083 	beq.w	8001fd4 <parse_object+0x1f0>
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	1c5a      	adds	r2, r3, #1
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d27b      	bcs.n	8001fd4 <parse_object+0x1f0>
        {
            goto fail; /* nothing comes after the comma */
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001ee6:	6838      	ldr	r0, [r7, #0]
 8001ee8:	f7ff fc94 	bl	8001814 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8001eec:	6839      	ldr	r1, [r7, #0]
 8001eee:	6938      	ldr	r0, [r7, #16]
 8001ef0:	f7ff fb48 	bl	8001584 <parse_string>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d06e      	beq.n	8001fd8 <parse_object+0x1f4>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8001efa:	6838      	ldr	r0, [r7, #0]
 8001efc:	f7ff fc8a 	bl	8001814 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	691a      	ldr	r2, [r3, #16]
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d063      	beq.n	8001fdc <parse_object+0x1f8>
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d25d      	bcs.n	8001fdc <parse_object+0x1f8>
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	4413      	add	r3, r2
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b3a      	cmp	r3, #58	@ 0x3a
 8001f2e:	d155      	bne.n	8001fdc <parse_object+0x1f8>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	1c5a      	adds	r2, r3, #1
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001f3a:	6838      	ldr	r0, [r7, #0]
 8001f3c:	f7ff fc6a 	bl	8001814 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8001f40:	6839      	ldr	r1, [r7, #0]
 8001f42:	6938      	ldr	r0, [r7, #16]
 8001f44:	f7ff fd9e 	bl	8001a84 <parse_value>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d048      	beq.n	8001fe0 <parse_object+0x1fc>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001f4e:	6838      	ldr	r0, [r7, #0]
 8001f50:	f7ff fc60 	bl	8001814 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00d      	beq.n	8001f76 <parse_object+0x192>
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d207      	bcs.n	8001f76 <parse_object+0x192>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	4413      	add	r3, r2
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b2c      	cmp	r3, #44	@ 0x2c
 8001f74:	d08d      	beq.n	8001e92 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d033      	beq.n	8001fe4 <parse_object+0x200>
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d22d      	bcs.n	8001fe4 <parse_object+0x200>
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4413      	add	r3, r2
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b7d      	cmp	r3, #125	@ 0x7d
 8001f96:	d125      	bne.n	8001fe4 <parse_object+0x200>
    {
        goto fail; /* expected end of object */
    }

success:
 8001f98:	e000      	b.n	8001f9c <parse_object+0x1b8>
        goto success; /* empty object */
 8001f9a:	bf00      	nop
    input_buffer->depth--;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	1e5a      	subs	r2, r3, #1
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <parse_object+0x1ce>
        head->prev = current_item;
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2240      	movs	r2, #64	@ 0x40
 8001fb6:	60da      	str	r2, [r3, #12]
    item->child = head;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	609a      	str	r2, [r3, #8]
    return true;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e013      	b.n	8001ff4 <parse_object+0x210>
        goto fail; /* not an object */
 8001fcc:	bf00      	nop
 8001fce:	e00a      	b.n	8001fe6 <parse_object+0x202>
            goto fail; /* allocation failure */
 8001fd0:	bf00      	nop
 8001fd2:	e008      	b.n	8001fe6 <parse_object+0x202>
            goto fail; /* nothing comes after the comma */
 8001fd4:	bf00      	nop
 8001fd6:	e006      	b.n	8001fe6 <parse_object+0x202>
            goto fail; /* failed to parse name */
 8001fd8:	bf00      	nop
 8001fda:	e004      	b.n	8001fe6 <parse_object+0x202>
            goto fail; /* invalid object */
 8001fdc:	bf00      	nop
 8001fde:	e002      	b.n	8001fe6 <parse_object+0x202>
            goto fail; /* failed to parse value */
 8001fe0:	bf00      	nop
 8001fe2:	e000      	b.n	8001fe6 <parse_object+0x202>
        goto fail; /* expected end of object */
 8001fe4:	bf00      	nop

fail:
    if (head != NULL)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <parse_object+0x20e>
    {
        cJSON_Delete(head);
 8001fec:	6978      	ldr	r0, [r7, #20]
 8001fee:	f7ff f85b 	bl	80010a8 <cJSON_Delete>
    }

    return false;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	60b9      	str	r1, [r7, #8]
 8002006:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8002008:	2300      	movs	r3, #0
 800200a:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d002      	beq.n	8002018 <get_object_item+0x1c>
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <get_object_item+0x20>
    {
        return NULL;
 8002018:	2300      	movs	r3, #0
 800201a:	e033      	b.n	8002084 <get_object_item+0x88>
    }

    current_element = object->child;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d017      	beq.n	8002058 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002028:	e002      	b.n	8002030 <get_object_item+0x34>
        {
            current_element = current_element->next;
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d01c      	beq.n	8002070 <get_object_item+0x74>
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d018      	beq.n	8002070 <get_object_item+0x74>
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4619      	mov	r1, r3
 8002044:	68b8      	ldr	r0, [r7, #8]
 8002046:	f7fe f8e3 	bl	8000210 <strcmp>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d1ec      	bne.n	800202a <get_object_item+0x2e>
 8002050:	e00e      	b.n	8002070 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d008      	beq.n	8002070 <get_object_item+0x74>
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4619      	mov	r1, r3
 8002064:	68b8      	ldr	r0, [r7, #8]
 8002066:	f7fe ff9d 	bl	8000fa4 <case_insensitive_strcmp>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f0      	bne.n	8002052 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d003      	beq.n	800207e <get_object_item+0x82>
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d101      	bne.n	8002082 <get_object_item+0x86>
        return NULL;
 800207e:	2300      	movs	r3, #0
 8002080:	e000      	b.n	8002084 <get_object_item+0x88>
    }

    return current_element;
 8002082:	697b      	ldr	r3, [r7, #20]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3718      	adds	r7, #24
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <cJSON_GetObjectItem>:

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItem(const cJSON * const object, const char * const string)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 8002096:	2200      	movs	r2, #0
 8002098:	6839      	ldr	r1, [r7, #0]
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ffae 	bl	8001ffc <get_object_item>
 80020a0:	4603      	mov	r3, r0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b083      	sub	sp, #12
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d101      	bne.n	80020bc <cJSON_IsNumber+0x12>
    {
        return false;
 80020b8:	2300      	movs	r3, #0
 80020ba:	e007      	b.n	80020cc <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	68db      	ldr	r3, [r3, #12]
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	bf0c      	ite	eq
 80020c6:	2301      	moveq	r3, #1
 80020c8:	2300      	movne	r3, #0
 80020ca:	b2db      	uxtb	r3, r3
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <process_command>:
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void process_command(char* cmd) {
 80020d8:	b580      	push	{r7, lr}
 80020da:	b094      	sub	sp, #80	@ 0x50
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	char debug_message[50];  // Buffer to hold debug messages
	// Now, let's parse the JSON data
	cJSON *json_data = cJSON_Parse(cmd);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff fcc1 	bl	8001a68 <cJSON_Parse>
 80020e6:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (json_data != NULL) {
 80020e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d03b      	beq.n	8002166 <process_command+0x8e>
		// Extract data from the JSON object
		cJSON *rpm = cJSON_GetObjectItem(json_data, "rpm");
 80020ee:	4920      	ldr	r1, [pc, #128]	@ (8002170 <process_command+0x98>)
 80020f0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80020f2:	f7ff ffcb 	bl	800208c <cJSON_GetObjectItem>
 80020f6:	64b8      	str	r0, [r7, #72]	@ 0x48
		cJSON *gear = cJSON_GetObjectItem(json_data, "gear");
 80020f8:	491e      	ldr	r1, [pc, #120]	@ (8002174 <process_command+0x9c>)
 80020fa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80020fc:	f7ff ffc6 	bl	800208c <cJSON_GetObjectItem>
 8002100:	6478      	str	r0, [r7, #68]	@ 0x44
		cJSON *speed = cJSON_GetObjectItem(json_data, "speedKmh");
 8002102:	491d      	ldr	r1, [pc, #116]	@ (8002178 <process_command+0xa0>)
 8002104:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002106:	f7ff ffc1 	bl	800208c <cJSON_GetObjectItem>
 800210a:	6438      	str	r0, [r7, #64]	@ 0x40

		// Check if items were found and extract values
		if (cJSON_IsNumber(rpm) && cJSON_IsNumber(gear) && cJSON_IsNumber(speed)) {
 800210c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800210e:	f7ff ffcc 	bl	80020aa <cJSON_IsNumber>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d017      	beq.n	8002148 <process_command+0x70>
 8002118:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800211a:	f7ff ffc6 	bl	80020aa <cJSON_IsNumber>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d011      	beq.n	8002148 <process_command+0x70>
 8002124:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002126:	f7ff ffc0 	bl	80020aa <cJSON_IsNumber>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00b      	beq.n	8002148 <process_command+0x70>
			gRpm = rpm->valueint;
 8002130:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	4a11      	ldr	r2, [pc, #68]	@ (800217c <process_command+0xa4>)
 8002136:	6013      	str	r3, [r2, #0]
			gGear = gear->valueint;
 8002138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800213a:	695b      	ldr	r3, [r3, #20]
 800213c:	4a10      	ldr	r2, [pc, #64]	@ (8002180 <process_command+0xa8>)
 800213e:	6013      	str	r3, [r2, #0]
			gSpeedKmh = speed->valueint;
 8002140:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002142:	695b      	ldr	r3, [r3, #20]
 8002144:	4a0f      	ldr	r2, [pc, #60]	@ (8002184 <process_command+0xac>)
 8002146:	6013      	str	r3, [r2, #0]
		}
		// Cleanup
		cJSON_Delete(json_data);
 8002148:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800214a:	f7fe ffad 	bl	80010a8 <cJSON_Delete>
		// Clear the buffer for the next message
		memset(command_data, 0, BUFFER_SIZE);
 800214e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002152:	2100      	movs	r1, #0
 8002154:	480c      	ldr	r0, [pc, #48]	@ (8002188 <process_command+0xb0>)
 8002156:	f004 f918 	bl	800638a <memset>
		// Re-enable UART reception
		HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));
 800215a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800215e:	490b      	ldr	r1, [pc, #44]	@ (800218c <process_command+0xb4>)
 8002160:	480b      	ldr	r0, [pc, #44]	@ (8002190 <process_command+0xb8>)
 8002162:	f001 fd8d 	bl	8003c80 <HAL_UART_Receive_IT>
	}
}
 8002166:	bf00      	nop
 8002168:	3750      	adds	r7, #80	@ 0x50
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	080089e4 	.word	0x080089e4
 8002174:	080089e8 	.word	0x080089e8
 8002178:	080089f0 	.word	0x080089f0
 800217c:	20000454 	.word	0x20000454
 8002180:	20000450 	.word	0x20000450
 8002184:	20000458 	.word	0x20000458
 8002188:	2000034c 	.word	0x2000034c
 800218c:	2000024c 	.word	0x2000024c
 8002190:	20000204 	.word	0x20000204

08002194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002198:	f000 fb52 	bl	8002840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800219c:	f000 f83c 	bl	8002218 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021a0:	f000 f8d2 	bl	8002348 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80021a4:	f000 f8a6 	bl	80022f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));  // Enable UART reception in interrupt mode
 80021a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021ac:	4914      	ldr	r1, [pc, #80]	@ (8002200 <main+0x6c>)
 80021ae:	4815      	ldr	r0, [pc, #84]	@ (8002204 <main+0x70>)
 80021b0:	f001 fd66 	bl	8003c80 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(command_flag)
 80021b4:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <main+0x74>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0fa      	beq.n	80021b4 <main+0x20>
	  {
		  process_command(command_data);  // Example function to process received data
 80021be:	4813      	ldr	r0, [pc, #76]	@ (800220c <main+0x78>)
 80021c0:	f7ff ff8a 	bl	80020d8 <process_command>
		  command_flag = 0;
 80021c4:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <main+0x74>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(5);
 80021ca:	2005      	movs	r0, #5
 80021cc:	f000 fbaa 	bl	8002924 <HAL_Delay>
		  if(gRpm >= 7000)
 80021d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <main+0x7c>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f641 3257 	movw	r2, #6999	@ 0x1b57
 80021d8:	4293      	cmp	r3, r2
 80021da:	dd05      	ble.n	80021e8 <main+0x54>
		  {
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // Turn on LED
 80021dc:	2201      	movs	r2, #1
 80021de:	2120      	movs	r1, #32
 80021e0:	480c      	ldr	r0, [pc, #48]	@ (8002214 <main+0x80>)
 80021e2:	f000 fefb 	bl	8002fdc <HAL_GPIO_WritePin>
 80021e6:	e004      	b.n	80021f2 <main+0x5e>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // Turn off LED
 80021e8:	2200      	movs	r2, #0
 80021ea:	2120      	movs	r1, #32
 80021ec:	4809      	ldr	r0, [pc, #36]	@ (8002214 <main+0x80>)
 80021ee:	f000 fef5 	bl	8002fdc <HAL_GPIO_WritePin>
		  }
		  // Re-enable UART reception
		  HAL_UART_Receive_IT(&huart2, rx_buffer, sizeof(rx_buffer));
 80021f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021f6:	4902      	ldr	r1, [pc, #8]	@ (8002200 <main+0x6c>)
 80021f8:	4802      	ldr	r0, [pc, #8]	@ (8002204 <main+0x70>)
 80021fa:	f001 fd41 	bl	8003c80 <HAL_UART_Receive_IT>
	  if(command_flag)
 80021fe:	e7d9      	b.n	80021b4 <main+0x20>
 8002200:	2000024c 	.word	0x2000024c
 8002204:	20000204 	.word	0x20000204
 8002208:	2000044c 	.word	0x2000044c
 800220c:	2000034c 	.word	0x2000034c
 8002210:	20000454 	.word	0x20000454
 8002214:	40020000 	.word	0x40020000

08002218 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b094      	sub	sp, #80	@ 0x50
 800221c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800221e:	f107 031c 	add.w	r3, r7, #28
 8002222:	2234      	movs	r2, #52	@ 0x34
 8002224:	2100      	movs	r1, #0
 8002226:	4618      	mov	r0, r3
 8002228:	f004 f8af 	bl	800638a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800222c:	f107 0308 	add.w	r3, r7, #8
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800223c:	2300      	movs	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	4b2a      	ldr	r3, [pc, #168]	@ (80022ec <SystemClock_Config+0xd4>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002244:	4a29      	ldr	r2, [pc, #164]	@ (80022ec <SystemClock_Config+0xd4>)
 8002246:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800224a:	6413      	str	r3, [r2, #64]	@ 0x40
 800224c:	4b27      	ldr	r3, [pc, #156]	@ (80022ec <SystemClock_Config+0xd4>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002258:	2300      	movs	r3, #0
 800225a:	603b      	str	r3, [r7, #0]
 800225c:	4b24      	ldr	r3, [pc, #144]	@ (80022f0 <SystemClock_Config+0xd8>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002264:	4a22      	ldr	r2, [pc, #136]	@ (80022f0 <SystemClock_Config+0xd8>)
 8002266:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800226a:	6013      	str	r3, [r2, #0]
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <SystemClock_Config+0xd8>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002274:	603b      	str	r3, [r7, #0]
 8002276:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002278:	2302      	movs	r3, #2
 800227a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800227c:	2301      	movs	r3, #1
 800227e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002280:	2310      	movs	r3, #16
 8002282:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002284:	2302      	movs	r3, #2
 8002286:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002288:	2300      	movs	r3, #0
 800228a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800228c:	2310      	movs	r3, #16
 800228e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002290:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002294:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002296:	2304      	movs	r3, #4
 8002298:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800229a:	2302      	movs	r3, #2
 800229c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800229e:	2302      	movs	r3, #2
 80022a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022a2:	f107 031c 	add.w	r3, r7, #28
 80022a6:	4618      	mov	r0, r3
 80022a8:	f001 f9fc 	bl	80036a4 <HAL_RCC_OscConfig>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80022b2:	f000 f90b 	bl	80024cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022b6:	230f      	movs	r3, #15
 80022b8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022ba:	2302      	movs	r3, #2
 80022bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022be:	2300      	movs	r3, #0
 80022c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022c8:	2300      	movs	r3, #0
 80022ca:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80022cc:	f107 0308 	add.w	r3, r7, #8
 80022d0:	2102      	movs	r1, #2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f000 fe9c 	bl	8003010 <HAL_RCC_ClockConfig>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80022de:	f000 f8f5 	bl	80024cc <Error_Handler>
  }
}
 80022e2:	bf00      	nop
 80022e4:	3750      	adds	r7, #80	@ 0x50
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	40023800 	.word	0x40023800
 80022f0:	40007000 	.word	0x40007000

080022f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 80022fa:	4a12      	ldr	r2, [pc, #72]	@ (8002344 <MX_USART2_UART_Init+0x50>)
 80022fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 80022fe:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 8002300:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8002304:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002306:	4b0e      	ldr	r3, [pc, #56]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800230c:	4b0c      	ldr	r3, [pc, #48]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 800230e:	2200      	movs	r2, #0
 8002310:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002312:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 8002314:	2200      	movs	r2, #0
 8002316:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002318:	4b09      	ldr	r3, [pc, #36]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 800231a:	220c      	movs	r2, #12
 800231c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800231e:	4b08      	ldr	r3, [pc, #32]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002324:	4b06      	ldr	r3, [pc, #24]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 8002326:	2200      	movs	r2, #0
 8002328:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800232a:	4805      	ldr	r0, [pc, #20]	@ (8002340 <MX_USART2_UART_Init+0x4c>)
 800232c:	f001 fc58 	bl	8003be0 <HAL_UART_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002336:	f000 f8c9 	bl	80024cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800233a:	bf00      	nop
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000204 	.word	0x20000204
 8002344:	40004400 	.word	0x40004400

08002348 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	@ 0x28
 800234c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234e:	f107 0314 	add.w	r3, r7, #20
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]
 800235c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	4b2d      	ldr	r3, [pc, #180]	@ (8002418 <MX_GPIO_Init+0xd0>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	4a2c      	ldr	r2, [pc, #176]	@ (8002418 <MX_GPIO_Init+0xd0>)
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	6313      	str	r3, [r2, #48]	@ 0x30
 800236e:	4b2a      	ldr	r3, [pc, #168]	@ (8002418 <MX_GPIO_Init+0xd0>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	4b26      	ldr	r3, [pc, #152]	@ (8002418 <MX_GPIO_Init+0xd0>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	4a25      	ldr	r2, [pc, #148]	@ (8002418 <MX_GPIO_Init+0xd0>)
 8002384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002388:	6313      	str	r3, [r2, #48]	@ 0x30
 800238a:	4b23      	ldr	r3, [pc, #140]	@ (8002418 <MX_GPIO_Init+0xd0>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60bb      	str	r3, [r7, #8]
 800239a:	4b1f      	ldr	r3, [pc, #124]	@ (8002418 <MX_GPIO_Init+0xd0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239e:	4a1e      	ldr	r2, [pc, #120]	@ (8002418 <MX_GPIO_Init+0xd0>)
 80023a0:	f043 0301 	orr.w	r3, r3, #1
 80023a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <MX_GPIO_Init+0xd0>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	607b      	str	r3, [r7, #4]
 80023b6:	4b18      	ldr	r3, [pc, #96]	@ (8002418 <MX_GPIO_Init+0xd0>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	4a17      	ldr	r2, [pc, #92]	@ (8002418 <MX_GPIO_Init+0xd0>)
 80023bc:	f043 0302 	orr.w	r3, r3, #2
 80023c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023c2:	4b15      	ldr	r3, [pc, #84]	@ (8002418 <MX_GPIO_Init+0xd0>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80023ce:	2200      	movs	r2, #0
 80023d0:	2120      	movs	r1, #32
 80023d2:	4812      	ldr	r0, [pc, #72]	@ (800241c <MX_GPIO_Init+0xd4>)
 80023d4:	f000 fe02 	bl	8002fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80023dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80023de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80023e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	4619      	mov	r1, r3
 80023ee:	480c      	ldr	r0, [pc, #48]	@ (8002420 <MX_GPIO_Init+0xd8>)
 80023f0:	f000 fc60 	bl	8002cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80023f4:	2320      	movs	r3, #32
 80023f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f8:	2301      	movs	r3, #1
 80023fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	4804      	ldr	r0, [pc, #16]	@ (800241c <MX_GPIO_Init+0xd4>)
 800240c:	f000 fc52 	bl	8002cb4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002410:	bf00      	nop
 8002412:	3728      	adds	r7, #40	@ 0x28
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40023800 	.word	0x40023800
 800241c:	40020000 	.word	0x40020000
 8002420:	40020800 	.word	0x40020800

08002424 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0c      	ldr	r2, [pc, #48]	@ (8002464 <HAL_UART_RxCpltCallback+0x40>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d111      	bne.n	800245a <HAL_UART_RxCpltCallback+0x36>
        // Process the received data (rx_buffer)
    	memcpy(command_data, rx_buffer, sizeof(rx_buffer));
 8002436:	4a0c      	ldr	r2, [pc, #48]	@ (8002468 <HAL_UART_RxCpltCallback+0x44>)
 8002438:	4b0c      	ldr	r3, [pc, #48]	@ (800246c <HAL_UART_RxCpltCallback+0x48>)
 800243a:	4610      	mov	r0, r2
 800243c:	4619      	mov	r1, r3
 800243e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002442:	461a      	mov	r2, r3
 8002444:	f004 f843 	bl	80064ce <memcpy>
    	command_flag = 1; // Reset flag
 8002448:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_UART_RxCpltCallback+0x4c>)
 800244a:	2201      	movs	r2, #1
 800244c:	701a      	strb	r2, [r3, #0]
        // Clear the buffer for the next message
        memset(rx_buffer, 0, BUFFER_SIZE);
 800244e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002452:	2100      	movs	r1, #0
 8002454:	4805      	ldr	r0, [pc, #20]	@ (800246c <HAL_UART_RxCpltCallback+0x48>)
 8002456:	f003 ff98 	bl	800638a <memset>

    }
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40004400 	.word	0x40004400
 8002468:	2000034c 	.word	0x2000034c
 800246c:	2000024c 	.word	0x2000024c
 8002470:	2000044c 	.word	0x2000044c

08002474 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
    uint32_t error_code = HAL_UART_GetError(huart);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f001 fecd 	bl	800421c <HAL_UART_GetError>
 8002482:	60f8      	str	r0, [r7, #12]

    // Identify which UART instance is causing the error (USART2 in this case)
    if (huart->Instance == USART2) {
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0e      	ldr	r2, [pc, #56]	@ (80024c4 <HAL_UART_ErrorCallback+0x50>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d115      	bne.n	80024ba <HAL_UART_ErrorCallback+0x46>

        // Handle Overrun Error (ORE)
        if (error_code & HAL_UART_ERROR_ORE) {
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f003 0308 	and.w	r3, r3, #8
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00a      	beq.n	80024ae <HAL_UART_ErrorCallback+0x3a>
            __HAL_UART_CLEAR_OREFLAG(huart);  // Clear overrun error flag
 8002498:	2300      	movs	r3, #0
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	60bb      	str	r3, [r7, #8]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
            // Noise errors are usually transient but worth logging
        	//send_response("UART Noise Error");
        }

        // Recovery: Restart UART reception after clearing the error flags
        HAL_UART_Receive_IT(huart, rx_buffer, sizeof(rx_buffer));
 80024ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024b2:	4905      	ldr	r1, [pc, #20]	@ (80024c8 <HAL_UART_ErrorCallback+0x54>)
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	f001 fbe3 	bl	8003c80 <HAL_UART_Receive_IT>
    }
}
 80024ba:	bf00      	nop
 80024bc:	3710      	adds	r7, #16
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40004400 	.word	0x40004400
 80024c8:	2000024c 	.word	0x2000024c

080024cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024d0:	b672      	cpsid	i
}
 80024d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <Error_Handler+0x8>

080024d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	4b10      	ldr	r3, [pc, #64]	@ (8002524 <HAL_MspInit+0x4c>)
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002524 <HAL_MspInit+0x4c>)
 80024e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002524 <HAL_MspInit+0x4c>)
 80024f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f6:	607b      	str	r3, [r7, #4]
 80024f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
 80024fe:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <HAL_MspInit+0x4c>)
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	4a08      	ldr	r2, [pc, #32]	@ (8002524 <HAL_MspInit+0x4c>)
 8002504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002508:	6413      	str	r3, [r2, #64]	@ 0x40
 800250a:	4b06      	ldr	r3, [pc, #24]	@ (8002524 <HAL_MspInit+0x4c>)
 800250c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002512:	603b      	str	r3, [r7, #0]
 8002514:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002516:	2007      	movs	r0, #7
 8002518:	f000 faf8 	bl	8002b0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800251c:	bf00      	nop
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40023800 	.word	0x40023800

08002528 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	@ 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 0314 	add.w	r3, r7, #20
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a1d      	ldr	r2, [pc, #116]	@ (80025bc <HAL_UART_MspInit+0x94>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d133      	bne.n	80025b2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
 800254e:	4b1c      	ldr	r3, [pc, #112]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	4a1b      	ldr	r2, [pc, #108]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 8002554:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002558:	6413      	str	r3, [r2, #64]	@ 0x40
 800255a:	4b19      	ldr	r3, [pc, #100]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	613b      	str	r3, [r7, #16]
 8002564:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b15      	ldr	r3, [pc, #84]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	4a14      	ldr	r2, [pc, #80]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	6313      	str	r3, [r2, #48]	@ 0x30
 8002576:	4b12      	ldr	r3, [pc, #72]	@ (80025c0 <HAL_UART_MspInit+0x98>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002582:	230c      	movs	r3, #12
 8002584:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002586:	2302      	movs	r3, #2
 8002588:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800258e:	2303      	movs	r3, #3
 8002590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002592:	2307      	movs	r3, #7
 8002594:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002596:	f107 0314 	add.w	r3, r7, #20
 800259a:	4619      	mov	r1, r3
 800259c:	4809      	ldr	r0, [pc, #36]	@ (80025c4 <HAL_UART_MspInit+0x9c>)
 800259e:	f000 fb89 	bl	8002cb4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	2026      	movs	r0, #38	@ 0x26
 80025a8:	f000 fabb 	bl	8002b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025ac:	2026      	movs	r0, #38	@ 0x26
 80025ae:	f000 fad4 	bl	8002b5a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80025b2:	bf00      	nop
 80025b4:	3728      	adds	r7, #40	@ 0x28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	40004400 	.word	0x40004400
 80025c0:	40023800 	.word	0x40023800
 80025c4:	40020000 	.word	0x40020000

080025c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025cc:	bf00      	nop
 80025ce:	e7fd      	b.n	80025cc <NMI_Handler+0x4>

080025d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025d4:	bf00      	nop
 80025d6:	e7fd      	b.n	80025d4 <HardFault_Handler+0x4>

080025d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025dc:	bf00      	nop
 80025de:	e7fd      	b.n	80025dc <MemManage_Handler+0x4>

080025e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <BusFault_Handler+0x4>

080025e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <UsageFault_Handler+0x4>

080025f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800261e:	f000 f961 	bl	80028e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800262c:	4802      	ldr	r0, [pc, #8]	@ (8002638 <USART2_IRQHandler+0x10>)
 800262e:	f001 fb4d 	bl	8003ccc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000204 	.word	0x20000204

0800263c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800263c:	b480      	push	{r7}
 800263e:	af00      	add	r7, sp, #0
  return 1;
 8002640:	2301      	movs	r3, #1
}
 8002642:	4618      	mov	r0, r3
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_kill>:

int _kill(int pid, int sig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002656:	f003 ff0d 	bl	8006474 <__errno>
 800265a:	4603      	mov	r3, r0
 800265c:	2216      	movs	r2, #22
 800265e:	601a      	str	r2, [r3, #0]
  return -1;
 8002660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <_exit>:

void _exit (int status)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002674:	f04f 31ff 	mov.w	r1, #4294967295
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f7ff ffe7 	bl	800264c <_kill>
  while (1) {}    /* Make sure we hang here */
 800267e:	bf00      	nop
 8002680:	e7fd      	b.n	800267e <_exit+0x12>

08002682 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	e00a      	b.n	80026aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002694:	f3af 8000 	nop.w
 8002698:	4601      	mov	r1, r0
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	60ba      	str	r2, [r7, #8]
 80026a0:	b2ca      	uxtb	r2, r1
 80026a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3301      	adds	r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	dbf0      	blt.n	8002694 <_read+0x12>
  }

  return len;
 80026b2:	687b      	ldr	r3, [r7, #4]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c8:	2300      	movs	r3, #0
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	e009      	b.n	80026e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	60ba      	str	r2, [r7, #8]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	3301      	adds	r3, #1
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	dbf1      	blt.n	80026ce <_write+0x12>
  }
  return len;
 80026ea:	687b      	ldr	r3, [r7, #4]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <_close>:

int _close(int file)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002700:	4618      	mov	r0, r3
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800271c:	605a      	str	r2, [r3, #4]
  return 0;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <_isatty>:

int _isatty(int file)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002734:	2301      	movs	r3, #1
}
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	60f8      	str	r0, [r7, #12]
 800274a:	60b9      	str	r1, [r7, #8]
 800274c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b086      	sub	sp, #24
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002764:	4a14      	ldr	r2, [pc, #80]	@ (80027b8 <_sbrk+0x5c>)
 8002766:	4b15      	ldr	r3, [pc, #84]	@ (80027bc <_sbrk+0x60>)
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002770:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <_sbrk+0x64>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d102      	bne.n	800277e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <_sbrk+0x64>)
 800277a:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <_sbrk+0x68>)
 800277c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800277e:	4b10      	ldr	r3, [pc, #64]	@ (80027c0 <_sbrk+0x64>)
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4413      	add	r3, r2
 8002786:	693a      	ldr	r2, [r7, #16]
 8002788:	429a      	cmp	r2, r3
 800278a:	d207      	bcs.n	800279c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800278c:	f003 fe72 	bl	8006474 <__errno>
 8002790:	4603      	mov	r3, r0
 8002792:	220c      	movs	r2, #12
 8002794:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002796:	f04f 33ff 	mov.w	r3, #4294967295
 800279a:	e009      	b.n	80027b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800279c:	4b08      	ldr	r3, [pc, #32]	@ (80027c0 <_sbrk+0x64>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027a2:	4b07      	ldr	r3, [pc, #28]	@ (80027c0 <_sbrk+0x64>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4413      	add	r3, r2
 80027aa:	4a05      	ldr	r2, [pc, #20]	@ (80027c0 <_sbrk+0x64>)
 80027ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ae:	68fb      	ldr	r3, [r7, #12]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20020000 	.word	0x20020000
 80027bc:	00000400 	.word	0x00000400
 80027c0:	2000045c 	.word	0x2000045c
 80027c4:	200005b0 	.word	0x200005b0

080027c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027cc:	4b06      	ldr	r3, [pc, #24]	@ (80027e8 <SystemInit+0x20>)
 80027ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027d2:	4a05      	ldr	r2, [pc, #20]	@ (80027e8 <SystemInit+0x20>)
 80027d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00

080027ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80027ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002824 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80027f0:	f7ff ffea 	bl	80027c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027f4:	480c      	ldr	r0, [pc, #48]	@ (8002828 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027f6:	490d      	ldr	r1, [pc, #52]	@ (800282c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002830 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027fc:	e002      	b.n	8002804 <LoopCopyDataInit>

080027fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002802:	3304      	adds	r3, #4

08002804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002808:	d3f9      	bcc.n	80027fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800280a:	4a0a      	ldr	r2, [pc, #40]	@ (8002834 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800280c:	4c0a      	ldr	r4, [pc, #40]	@ (8002838 <LoopFillZerobss+0x22>)
  movs r3, #0
 800280e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002810:	e001      	b.n	8002816 <LoopFillZerobss>

08002812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002814:	3204      	adds	r2, #4

08002816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002818:	d3fb      	bcc.n	8002812 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800281a:	f003 fe31 	bl	8006480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800281e:	f7ff fcb9 	bl	8002194 <main>
  bx  lr    
 8002822:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002824:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002828:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800282c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002830:	08008e48 	.word	0x08008e48
  ldr r2, =_sbss
 8002834:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002838:	200005b0 	.word	0x200005b0

0800283c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800283c:	e7fe      	b.n	800283c <ADC_IRQHandler>
	...

08002840 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <HAL_Init+0x40>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0d      	ldr	r2, [pc, #52]	@ (8002880 <HAL_Init+0x40>)
 800284a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800284e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002850:	4b0b      	ldr	r3, [pc, #44]	@ (8002880 <HAL_Init+0x40>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0a      	ldr	r2, [pc, #40]	@ (8002880 <HAL_Init+0x40>)
 8002856:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800285a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800285c:	4b08      	ldr	r3, [pc, #32]	@ (8002880 <HAL_Init+0x40>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a07      	ldr	r2, [pc, #28]	@ (8002880 <HAL_Init+0x40>)
 8002862:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002866:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002868:	2003      	movs	r0, #3
 800286a:	f000 f94f 	bl	8002b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800286e:	2000      	movs	r0, #0
 8002870:	f000 f808 	bl	8002884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002874:	f7ff fe30 	bl	80024d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40023c00 	.word	0x40023c00

08002884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800288c:	4b12      	ldr	r3, [pc, #72]	@ (80028d8 <HAL_InitTick+0x54>)
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <HAL_InitTick+0x58>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	4619      	mov	r1, r3
 8002896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800289a:	fbb3 f3f1 	udiv	r3, r3, r1
 800289e:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f967 	bl	8002b76 <HAL_SYSTICK_Config>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e00e      	b.n	80028d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2b0f      	cmp	r3, #15
 80028b6:	d80a      	bhi.n	80028ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028b8:	2200      	movs	r2, #0
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	f04f 30ff 	mov.w	r0, #4294967295
 80028c0:	f000 f92f 	bl	8002b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028c4:	4a06      	ldr	r2, [pc, #24]	@ (80028e0 <HAL_InitTick+0x5c>)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	e000      	b.n	80028d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	2000000c 	.word	0x2000000c
 80028dc:	20000014 	.word	0x20000014
 80028e0:	20000010 	.word	0x20000010

080028e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028e8:	4b06      	ldr	r3, [pc, #24]	@ (8002904 <HAL_IncTick+0x20>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b06      	ldr	r3, [pc, #24]	@ (8002908 <HAL_IncTick+0x24>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4413      	add	r3, r2
 80028f4:	4a04      	ldr	r2, [pc, #16]	@ (8002908 <HAL_IncTick+0x24>)
 80028f6:	6013      	str	r3, [r2, #0]
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	20000014 	.word	0x20000014
 8002908:	20000460 	.word	0x20000460

0800290c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  return uwTick;
 8002910:	4b03      	ldr	r3, [pc, #12]	@ (8002920 <HAL_GetTick+0x14>)
 8002912:	681b      	ldr	r3, [r3, #0]
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	20000460 	.word	0x20000460

08002924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800292c:	f7ff ffee 	bl	800290c <HAL_GetTick>
 8002930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293c:	d005      	beq.n	800294a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800293e:	4b0a      	ldr	r3, [pc, #40]	@ (8002968 <HAL_Delay+0x44>)
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4413      	add	r3, r2
 8002948:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800294a:	bf00      	nop
 800294c:	f7ff ffde 	bl	800290c <HAL_GetTick>
 8002950:	4602      	mov	r2, r0
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	429a      	cmp	r2, r3
 800295a:	d8f7      	bhi.n	800294c <HAL_Delay+0x28>
  {
  }
}
 800295c:	bf00      	nop
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000014 	.word	0x20000014

0800296c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800296c:	b480      	push	{r7}
 800296e:	b085      	sub	sp, #20
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800297c:	4b0c      	ldr	r3, [pc, #48]	@ (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002982:	68ba      	ldr	r2, [r7, #8]
 8002984:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002988:	4013      	ands	r3, r2
 800298a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002994:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002998:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800299c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800299e:	4a04      	ldr	r2, [pc, #16]	@ (80029b0 <__NVIC_SetPriorityGrouping+0x44>)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	60d3      	str	r3, [r2, #12]
}
 80029a4:	bf00      	nop
 80029a6:	3714      	adds	r7, #20
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr
 80029b0:	e000ed00 	.word	0xe000ed00

080029b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029b8:	4b04      	ldr	r3, [pc, #16]	@ (80029cc <__NVIC_GetPriorityGrouping+0x18>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	0a1b      	lsrs	r3, r3, #8
 80029be:	f003 0307 	and.w	r3, r3, #7
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr
 80029cc:	e000ed00 	.word	0xe000ed00

080029d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	4603      	mov	r3, r0
 80029d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	db0b      	blt.n	80029fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 021f 	and.w	r2, r3, #31
 80029e8:	4907      	ldr	r1, [pc, #28]	@ (8002a08 <__NVIC_EnableIRQ+0x38>)
 80029ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ee:	095b      	lsrs	r3, r3, #5
 80029f0:	2001      	movs	r0, #1
 80029f2:	fa00 f202 	lsl.w	r2, r0, r2
 80029f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	e000e100 	.word	0xe000e100

08002a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	4603      	mov	r3, r0
 8002a14:	6039      	str	r1, [r7, #0]
 8002a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	db0a      	blt.n	8002a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	b2da      	uxtb	r2, r3
 8002a24:	490c      	ldr	r1, [pc, #48]	@ (8002a58 <__NVIC_SetPriority+0x4c>)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	0112      	lsls	r2, r2, #4
 8002a2c:	b2d2      	uxtb	r2, r2
 8002a2e:	440b      	add	r3, r1
 8002a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a34:	e00a      	b.n	8002a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4908      	ldr	r1, [pc, #32]	@ (8002a5c <__NVIC_SetPriority+0x50>)
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	3b04      	subs	r3, #4
 8002a44:	0112      	lsls	r2, r2, #4
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	440b      	add	r3, r1
 8002a4a:	761a      	strb	r2, [r3, #24]
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	e000e100 	.word	0xe000e100
 8002a5c:	e000ed00 	.word	0xe000ed00

08002a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b089      	sub	sp, #36	@ 0x24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	60f8      	str	r0, [r7, #12]
 8002a68:	60b9      	str	r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f1c3 0307 	rsb	r3, r3, #7
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	bf28      	it	cs
 8002a7e:	2304      	movcs	r3, #4
 8002a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	3304      	adds	r3, #4
 8002a86:	2b06      	cmp	r3, #6
 8002a88:	d902      	bls.n	8002a90 <NVIC_EncodePriority+0x30>
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	3b03      	subs	r3, #3
 8002a8e:	e000      	b.n	8002a92 <NVIC_EncodePriority+0x32>
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a94:	f04f 32ff 	mov.w	r2, #4294967295
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9e:	43da      	mvns	r2, r3
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	401a      	ands	r2, r3
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	43d9      	mvns	r1, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ab8:	4313      	orrs	r3, r2
         );
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3724      	adds	r7, #36	@ 0x24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
	...

08002ac8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3b01      	subs	r3, #1
 8002ad4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ad8:	d301      	bcc.n	8002ade <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ada:	2301      	movs	r3, #1
 8002adc:	e00f      	b.n	8002afe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ade:	4a0a      	ldr	r2, [pc, #40]	@ (8002b08 <SysTick_Config+0x40>)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ae6:	210f      	movs	r1, #15
 8002ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8002aec:	f7ff ff8e 	bl	8002a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002af0:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <SysTick_Config+0x40>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002af6:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <SysTick_Config+0x40>)
 8002af8:	2207      	movs	r2, #7
 8002afa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	e000e010 	.word	0xe000e010

08002b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff ff29 	bl	800296c <__NVIC_SetPriorityGrouping>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b086      	sub	sp, #24
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60b9      	str	r1, [r7, #8]
 8002b2c:	607a      	str	r2, [r7, #4]
 8002b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b34:	f7ff ff3e 	bl	80029b4 <__NVIC_GetPriorityGrouping>
 8002b38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	68b9      	ldr	r1, [r7, #8]
 8002b3e:	6978      	ldr	r0, [r7, #20]
 8002b40:	f7ff ff8e 	bl	8002a60 <NVIC_EncodePriority>
 8002b44:	4602      	mov	r2, r0
 8002b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b4a:	4611      	mov	r1, r2
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7ff ff5d 	bl	8002a0c <__NVIC_SetPriority>
}
 8002b52:	bf00      	nop
 8002b54:	3718      	adds	r7, #24
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	4603      	mov	r3, r0
 8002b62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff31 	bl	80029d0 <__NVIC_EnableIRQ>
}
 8002b6e:	bf00      	nop
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b082      	sub	sp, #8
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ffa2 	bl	8002ac8 <SysTick_Config>
 8002b84:	4603      	mov	r3, r0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b084      	sub	sp, #16
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b9c:	f7ff feb6 	bl	800290c <HAL_GetTick>
 8002ba0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d008      	beq.n	8002bc0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e052      	b.n	8002c66 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0216 	bic.w	r2, r2, #22
 8002bce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	695a      	ldr	r2, [r3, #20]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bde:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d103      	bne.n	8002bf0 <HAL_DMA_Abort+0x62>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d007      	beq.n	8002c00 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0208 	bic.w	r2, r2, #8
 8002bfe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f022 0201 	bic.w	r2, r2, #1
 8002c0e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c10:	e013      	b.n	8002c3a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c12:	f7ff fe7b 	bl	800290c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b05      	cmp	r3, #5
 8002c1e:	d90c      	bls.n	8002c3a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2220      	movs	r2, #32
 8002c24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2203      	movs	r2, #3
 8002c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e015      	b.n	8002c66 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d1e4      	bne.n	8002c12 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4c:	223f      	movs	r2, #63	@ 0x3f
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d004      	beq.n	8002c8c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2280      	movs	r2, #128	@ 0x80
 8002c86:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e00c      	b.n	8002ca6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2205      	movs	r2, #5
 8002c90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0201 	bic.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
	...

08002cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b089      	sub	sp, #36	@ 0x24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
 8002cbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cca:	2300      	movs	r3, #0
 8002ccc:	61fb      	str	r3, [r7, #28]
 8002cce:	e165      	b.n	8002f9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	f040 8154 	bne.w	8002f96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d005      	beq.n	8002d06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d02:	2b02      	cmp	r3, #2
 8002d04:	d130      	bne.n	8002d68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	2203      	movs	r2, #3
 8002d12:	fa02 f303 	lsl.w	r3, r2, r3
 8002d16:	43db      	mvns	r3, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	091b      	lsrs	r3, r3, #4
 8002d52:	f003 0201 	and.w	r2, r3, #1
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f003 0303 	and.w	r3, r3, #3
 8002d70:	2b03      	cmp	r3, #3
 8002d72:	d017      	beq.n	8002da4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	2203      	movs	r2, #3
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	689a      	ldr	r2, [r3, #8]
 8002d90:	69fb      	ldr	r3, [r7, #28]
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f003 0303 	and.w	r3, r3, #3
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	d123      	bne.n	8002df8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	08da      	lsrs	r2, r3, #3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3208      	adds	r2, #8
 8002db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	f003 0307 	and.w	r3, r3, #7
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	220f      	movs	r2, #15
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	691a      	ldr	r2, [r3, #16]
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f003 0307 	and.w	r3, r3, #7
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	08da      	lsrs	r2, r3, #3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	3208      	adds	r2, #8
 8002df2:	69b9      	ldr	r1, [r7, #24]
 8002df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	2203      	movs	r2, #3
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0203 	and.w	r2, r3, #3
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	005b      	lsls	r3, r3, #1
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	69ba      	ldr	r2, [r7, #24]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 80ae 	beq.w	8002f96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	60fb      	str	r3, [r7, #12]
 8002e3e:	4b5d      	ldr	r3, [pc, #372]	@ (8002fb4 <HAL_GPIO_Init+0x300>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	4a5c      	ldr	r2, [pc, #368]	@ (8002fb4 <HAL_GPIO_Init+0x300>)
 8002e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e4a:	4b5a      	ldr	r3, [pc, #360]	@ (8002fb4 <HAL_GPIO_Init+0x300>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e56:	4a58      	ldr	r2, [pc, #352]	@ (8002fb8 <HAL_GPIO_Init+0x304>)
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	089b      	lsrs	r3, r3, #2
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e64:	69fb      	ldr	r3, [r7, #28]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	220f      	movs	r2, #15
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	43db      	mvns	r3, r3
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	4013      	ands	r3, r2
 8002e78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a4f      	ldr	r2, [pc, #316]	@ (8002fbc <HAL_GPIO_Init+0x308>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d025      	beq.n	8002ece <HAL_GPIO_Init+0x21a>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a4e      	ldr	r2, [pc, #312]	@ (8002fc0 <HAL_GPIO_Init+0x30c>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d01f      	beq.n	8002eca <HAL_GPIO_Init+0x216>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a4d      	ldr	r2, [pc, #308]	@ (8002fc4 <HAL_GPIO_Init+0x310>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d019      	beq.n	8002ec6 <HAL_GPIO_Init+0x212>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a4c      	ldr	r2, [pc, #304]	@ (8002fc8 <HAL_GPIO_Init+0x314>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d013      	beq.n	8002ec2 <HAL_GPIO_Init+0x20e>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002fcc <HAL_GPIO_Init+0x318>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d00d      	beq.n	8002ebe <HAL_GPIO_Init+0x20a>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a4a      	ldr	r2, [pc, #296]	@ (8002fd0 <HAL_GPIO_Init+0x31c>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d007      	beq.n	8002eba <HAL_GPIO_Init+0x206>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a49      	ldr	r2, [pc, #292]	@ (8002fd4 <HAL_GPIO_Init+0x320>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d101      	bne.n	8002eb6 <HAL_GPIO_Init+0x202>
 8002eb2:	2306      	movs	r3, #6
 8002eb4:	e00c      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002eb6:	2307      	movs	r3, #7
 8002eb8:	e00a      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002eba:	2305      	movs	r3, #5
 8002ebc:	e008      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002ebe:	2304      	movs	r3, #4
 8002ec0:	e006      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e004      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	e002      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e000      	b.n	8002ed0 <HAL_GPIO_Init+0x21c>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	69fa      	ldr	r2, [r7, #28]
 8002ed2:	f002 0203 	and.w	r2, r2, #3
 8002ed6:	0092      	lsls	r2, r2, #2
 8002ed8:	4093      	lsls	r3, r2
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ee0:	4935      	ldr	r1, [pc, #212]	@ (8002fb8 <HAL_GPIO_Init+0x304>)
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	089b      	lsrs	r3, r3, #2
 8002ee6:	3302      	adds	r3, #2
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eee:	4b3a      	ldr	r3, [pc, #232]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	4013      	ands	r3, r2
 8002efc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d003      	beq.n	8002f12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f12:	4a31      	ldr	r2, [pc, #196]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f18:	4b2f      	ldr	r3, [pc, #188]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	43db      	mvns	r3, r3
 8002f22:	69ba      	ldr	r2, [r7, #24]
 8002f24:	4013      	ands	r3, r2
 8002f26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f3c:	4a26      	ldr	r2, [pc, #152]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f42:	4b25      	ldr	r3, [pc, #148]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f66:	4a1c      	ldr	r2, [pc, #112]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f90:	4a11      	ldr	r2, [pc, #68]	@ (8002fd8 <HAL_GPIO_Init+0x324>)
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	61fb      	str	r3, [r7, #28]
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	2b0f      	cmp	r3, #15
 8002fa0:	f67f ae96 	bls.w	8002cd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fa4:	bf00      	nop
 8002fa6:	bf00      	nop
 8002fa8:	3724      	adds	r7, #36	@ 0x24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	40023800 	.word	0x40023800
 8002fb8:	40013800 	.word	0x40013800
 8002fbc:	40020000 	.word	0x40020000
 8002fc0:	40020400 	.word	0x40020400
 8002fc4:	40020800 	.word	0x40020800
 8002fc8:	40020c00 	.word	0x40020c00
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40021400 	.word	0x40021400
 8002fd4:	40021800 	.word	0x40021800
 8002fd8:	40013c00 	.word	0x40013c00

08002fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	807b      	strh	r3, [r7, #2]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fec:	787b      	ldrb	r3, [r7, #1]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ff2:	887a      	ldrh	r2, [r7, #2]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ff8:	e003      	b.n	8003002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ffa:	887b      	ldrh	r3, [r7, #2]
 8002ffc:	041a      	lsls	r2, r3, #16
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	619a      	str	r2, [r3, #24]
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0cc      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003024:	4b68      	ldr	r3, [pc, #416]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 030f 	and.w	r3, r3, #15
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d90c      	bls.n	800304c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003032:	4b65      	ldr	r3, [pc, #404]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b63      	ldr	r3, [pc, #396]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b8      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d020      	beq.n	800309a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003064:	4b59      	ldr	r3, [pc, #356]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	4a58      	ldr	r2, [pc, #352]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 800306a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800306e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 0308 	and.w	r3, r3, #8
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307c:	4b53      	ldr	r3, [pc, #332]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	4a52      	ldr	r2, [pc, #328]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003082:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003086:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	4b50      	ldr	r3, [pc, #320]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	494d      	ldr	r1, [pc, #308]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003096:	4313      	orrs	r3, r2
 8003098:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d044      	beq.n	8003130 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d107      	bne.n	80030be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b47      	ldr	r3, [pc, #284]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d119      	bne.n	80030ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e07f      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d003      	beq.n	80030ce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80030ca:	2b03      	cmp	r3, #3
 80030cc:	d107      	bne.n	80030de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030ce:	4b3f      	ldr	r3, [pc, #252]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d109      	bne.n	80030ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e06f      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030de:	4b3b      	ldr	r3, [pc, #236]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e067      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ee:	4b37      	ldr	r3, [pc, #220]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f023 0203 	bic.w	r2, r3, #3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	4934      	ldr	r1, [pc, #208]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 80030fc:	4313      	orrs	r3, r2
 80030fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003100:	f7ff fc04 	bl	800290c <HAL_GetTick>
 8003104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003106:	e00a      	b.n	800311e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003108:	f7ff fc00 	bl	800290c <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003116:	4293      	cmp	r3, r2
 8003118:	d901      	bls.n	800311e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e04f      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311e:	4b2b      	ldr	r3, [pc, #172]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 020c 	and.w	r2, r3, #12
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	429a      	cmp	r2, r3
 800312e:	d1eb      	bne.n	8003108 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003130:	4b25      	ldr	r3, [pc, #148]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 030f 	and.w	r3, r3, #15
 8003138:	683a      	ldr	r2, [r7, #0]
 800313a:	429a      	cmp	r2, r3
 800313c:	d20c      	bcs.n	8003158 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800313e:	4b22      	ldr	r3, [pc, #136]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003140:	683a      	ldr	r2, [r7, #0]
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b20      	ldr	r3, [pc, #128]	@ (80031c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 030f 	and.w	r3, r3, #15
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d001      	beq.n	8003158 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e032      	b.n	80031be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0304 	and.w	r3, r3, #4
 8003160:	2b00      	cmp	r3, #0
 8003162:	d008      	beq.n	8003176 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003164:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4916      	ldr	r1, [pc, #88]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003172:	4313      	orrs	r3, r2
 8003174:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003182:	4b12      	ldr	r3, [pc, #72]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	490e      	ldr	r1, [pc, #56]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	4313      	orrs	r3, r2
 8003194:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003196:	f000 f855 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 800319a:	4602      	mov	r2, r0
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_RCC_ClockConfig+0x1bc>)
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	091b      	lsrs	r3, r3, #4
 80031a2:	f003 030f 	and.w	r3, r3, #15
 80031a6:	490a      	ldr	r1, [pc, #40]	@ (80031d0 <HAL_RCC_ClockConfig+0x1c0>)
 80031a8:	5ccb      	ldrb	r3, [r1, r3]
 80031aa:	fa22 f303 	lsr.w	r3, r2, r3
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1c4>)
 80031b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1c8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7ff fb64 	bl	8002884 <HAL_InitTick>

  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	40023c00 	.word	0x40023c00
 80031cc:	40023800 	.word	0x40023800
 80031d0:	080089fc 	.word	0x080089fc
 80031d4:	2000000c 	.word	0x2000000c
 80031d8:	20000010 	.word	0x20000010

080031dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031e0:	4b03      	ldr	r3, [pc, #12]	@ (80031f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80031e2:	681b      	ldr	r3, [r3, #0]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	2000000c 	.word	0x2000000c

080031f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031f8:	f7ff fff0 	bl	80031dc <HAL_RCC_GetHCLKFreq>
 80031fc:	4602      	mov	r2, r0
 80031fe:	4b05      	ldr	r3, [pc, #20]	@ (8003214 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	0a9b      	lsrs	r3, r3, #10
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	4903      	ldr	r1, [pc, #12]	@ (8003218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800320a:	5ccb      	ldrb	r3, [r1, r3]
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40023800 	.word	0x40023800
 8003218:	08008a0c 	.word	0x08008a0c

0800321c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003220:	f7ff ffdc 	bl	80031dc <HAL_RCC_GetHCLKFreq>
 8003224:	4602      	mov	r2, r0
 8003226:	4b05      	ldr	r3, [pc, #20]	@ (800323c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	0b5b      	lsrs	r3, r3, #13
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	4903      	ldr	r1, [pc, #12]	@ (8003240 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003232:	5ccb      	ldrb	r3, [r1, r3]
 8003234:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003238:	4618      	mov	r0, r3
 800323a:	bd80      	pop	{r7, pc}
 800323c:	40023800 	.word	0x40023800
 8003240:	08008a0c 	.word	0x08008a0c

08003244 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003248:	b0ae      	sub	sp, #184	@ 0xb8
 800324a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003252:	2300      	movs	r3, #0
 8003254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003258:	2300      	movs	r3, #0
 800325a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003264:	2300      	movs	r3, #0
 8003266:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800326a:	4bcb      	ldr	r3, [pc, #812]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 030c 	and.w	r3, r3, #12
 8003272:	2b0c      	cmp	r3, #12
 8003274:	f200 8206 	bhi.w	8003684 <HAL_RCC_GetSysClockFreq+0x440>
 8003278:	a201      	add	r2, pc, #4	@ (adr r2, 8003280 <HAL_RCC_GetSysClockFreq+0x3c>)
 800327a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327e:	bf00      	nop
 8003280:	080032b5 	.word	0x080032b5
 8003284:	08003685 	.word	0x08003685
 8003288:	08003685 	.word	0x08003685
 800328c:	08003685 	.word	0x08003685
 8003290:	080032bd 	.word	0x080032bd
 8003294:	08003685 	.word	0x08003685
 8003298:	08003685 	.word	0x08003685
 800329c:	08003685 	.word	0x08003685
 80032a0:	080032c5 	.word	0x080032c5
 80032a4:	08003685 	.word	0x08003685
 80032a8:	08003685 	.word	0x08003685
 80032ac:	08003685 	.word	0x08003685
 80032b0:	080034b5 	.word	0x080034b5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032b4:	4bb9      	ldr	r3, [pc, #740]	@ (800359c <HAL_RCC_GetSysClockFreq+0x358>)
 80032b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032ba:	e1e7      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032bc:	4bb8      	ldr	r3, [pc, #736]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80032be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032c2:	e1e3      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032c4:	4bb4      	ldr	r3, [pc, #720]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032d0:	4bb1      	ldr	r3, [pc, #708]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d071      	beq.n	80033c0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032dc:	4bae      	ldr	r3, [pc, #696]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	099b      	lsrs	r3, r3, #6
 80032e2:	2200      	movs	r2, #0
 80032e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80032e8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80032ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80032f8:	2300      	movs	r3, #0
 80032fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80032fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003302:	4622      	mov	r2, r4
 8003304:	462b      	mov	r3, r5
 8003306:	f04f 0000 	mov.w	r0, #0
 800330a:	f04f 0100 	mov.w	r1, #0
 800330e:	0159      	lsls	r1, r3, #5
 8003310:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003314:	0150      	lsls	r0, r2, #5
 8003316:	4602      	mov	r2, r0
 8003318:	460b      	mov	r3, r1
 800331a:	4621      	mov	r1, r4
 800331c:	1a51      	subs	r1, r2, r1
 800331e:	6439      	str	r1, [r7, #64]	@ 0x40
 8003320:	4629      	mov	r1, r5
 8003322:	eb63 0301 	sbc.w	r3, r3, r1
 8003326:	647b      	str	r3, [r7, #68]	@ 0x44
 8003328:	f04f 0200 	mov.w	r2, #0
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003334:	4649      	mov	r1, r9
 8003336:	018b      	lsls	r3, r1, #6
 8003338:	4641      	mov	r1, r8
 800333a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800333e:	4641      	mov	r1, r8
 8003340:	018a      	lsls	r2, r1, #6
 8003342:	4641      	mov	r1, r8
 8003344:	1a51      	subs	r1, r2, r1
 8003346:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003348:	4649      	mov	r1, r9
 800334a:	eb63 0301 	sbc.w	r3, r3, r1
 800334e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800335c:	4649      	mov	r1, r9
 800335e:	00cb      	lsls	r3, r1, #3
 8003360:	4641      	mov	r1, r8
 8003362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003366:	4641      	mov	r1, r8
 8003368:	00ca      	lsls	r2, r1, #3
 800336a:	4610      	mov	r0, r2
 800336c:	4619      	mov	r1, r3
 800336e:	4603      	mov	r3, r0
 8003370:	4622      	mov	r2, r4
 8003372:	189b      	adds	r3, r3, r2
 8003374:	633b      	str	r3, [r7, #48]	@ 0x30
 8003376:	462b      	mov	r3, r5
 8003378:	460a      	mov	r2, r1
 800337a:	eb42 0303 	adc.w	r3, r2, r3
 800337e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003380:	f04f 0200 	mov.w	r2, #0
 8003384:	f04f 0300 	mov.w	r3, #0
 8003388:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800338c:	4629      	mov	r1, r5
 800338e:	024b      	lsls	r3, r1, #9
 8003390:	4621      	mov	r1, r4
 8003392:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003396:	4621      	mov	r1, r4
 8003398:	024a      	lsls	r2, r1, #9
 800339a:	4610      	mov	r0, r2
 800339c:	4619      	mov	r1, r3
 800339e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033a2:	2200      	movs	r2, #0
 80033a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80033b0:	f7fd fc4a 	bl	8000c48 <__aeabi_uldivmod>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4613      	mov	r3, r2
 80033ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033be:	e067      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033c0:	4b75      	ldr	r3, [pc, #468]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	099b      	lsrs	r3, r3, #6
 80033c6:	2200      	movs	r2, #0
 80033c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033cc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80033d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033da:	2300      	movs	r3, #0
 80033dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80033de:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80033e2:	4622      	mov	r2, r4
 80033e4:	462b      	mov	r3, r5
 80033e6:	f04f 0000 	mov.w	r0, #0
 80033ea:	f04f 0100 	mov.w	r1, #0
 80033ee:	0159      	lsls	r1, r3, #5
 80033f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033f4:	0150      	lsls	r0, r2, #5
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4621      	mov	r1, r4
 80033fc:	1a51      	subs	r1, r2, r1
 80033fe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003400:	4629      	mov	r1, r5
 8003402:	eb63 0301 	sbc.w	r3, r3, r1
 8003406:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003408:	f04f 0200 	mov.w	r2, #0
 800340c:	f04f 0300 	mov.w	r3, #0
 8003410:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003414:	4649      	mov	r1, r9
 8003416:	018b      	lsls	r3, r1, #6
 8003418:	4641      	mov	r1, r8
 800341a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800341e:	4641      	mov	r1, r8
 8003420:	018a      	lsls	r2, r1, #6
 8003422:	4641      	mov	r1, r8
 8003424:	ebb2 0a01 	subs.w	sl, r2, r1
 8003428:	4649      	mov	r1, r9
 800342a:	eb63 0b01 	sbc.w	fp, r3, r1
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	f04f 0300 	mov.w	r3, #0
 8003436:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800343a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800343e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003442:	4692      	mov	sl, r2
 8003444:	469b      	mov	fp, r3
 8003446:	4623      	mov	r3, r4
 8003448:	eb1a 0303 	adds.w	r3, sl, r3
 800344c:	623b      	str	r3, [r7, #32]
 800344e:	462b      	mov	r3, r5
 8003450:	eb4b 0303 	adc.w	r3, fp, r3
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003462:	4629      	mov	r1, r5
 8003464:	028b      	lsls	r3, r1, #10
 8003466:	4621      	mov	r1, r4
 8003468:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800346c:	4621      	mov	r1, r4
 800346e:	028a      	lsls	r2, r1, #10
 8003470:	4610      	mov	r0, r2
 8003472:	4619      	mov	r1, r3
 8003474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003478:	2200      	movs	r2, #0
 800347a:	673b      	str	r3, [r7, #112]	@ 0x70
 800347c:	677a      	str	r2, [r7, #116]	@ 0x74
 800347e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003482:	f7fd fbe1 	bl	8000c48 <__aeabi_uldivmod>
 8003486:	4602      	mov	r2, r0
 8003488:	460b      	mov	r3, r1
 800348a:	4613      	mov	r3, r2
 800348c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003490:	4b41      	ldr	r3, [pc, #260]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	0c1b      	lsrs	r3, r3, #16
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	3301      	adds	r3, #1
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80034a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034b2:	e0eb      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034b4:	4b38      	ldr	r3, [pc, #224]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034c0:	4b35      	ldr	r3, [pc, #212]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d06b      	beq.n	80035a4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034cc:	4b32      	ldr	r3, [pc, #200]	@ (8003598 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	099b      	lsrs	r3, r3, #6
 80034d2:	2200      	movs	r2, #0
 80034d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80034d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80034da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034de:	663b      	str	r3, [r7, #96]	@ 0x60
 80034e0:	2300      	movs	r3, #0
 80034e2:	667b      	str	r3, [r7, #100]	@ 0x64
 80034e4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80034e8:	4622      	mov	r2, r4
 80034ea:	462b      	mov	r3, r5
 80034ec:	f04f 0000 	mov.w	r0, #0
 80034f0:	f04f 0100 	mov.w	r1, #0
 80034f4:	0159      	lsls	r1, r3, #5
 80034f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034fa:	0150      	lsls	r0, r2, #5
 80034fc:	4602      	mov	r2, r0
 80034fe:	460b      	mov	r3, r1
 8003500:	4621      	mov	r1, r4
 8003502:	1a51      	subs	r1, r2, r1
 8003504:	61b9      	str	r1, [r7, #24]
 8003506:	4629      	mov	r1, r5
 8003508:	eb63 0301 	sbc.w	r3, r3, r1
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	f04f 0200 	mov.w	r2, #0
 8003512:	f04f 0300 	mov.w	r3, #0
 8003516:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800351a:	4659      	mov	r1, fp
 800351c:	018b      	lsls	r3, r1, #6
 800351e:	4651      	mov	r1, sl
 8003520:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003524:	4651      	mov	r1, sl
 8003526:	018a      	lsls	r2, r1, #6
 8003528:	4651      	mov	r1, sl
 800352a:	ebb2 0801 	subs.w	r8, r2, r1
 800352e:	4659      	mov	r1, fp
 8003530:	eb63 0901 	sbc.w	r9, r3, r1
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003540:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003544:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003548:	4690      	mov	r8, r2
 800354a:	4699      	mov	r9, r3
 800354c:	4623      	mov	r3, r4
 800354e:	eb18 0303 	adds.w	r3, r8, r3
 8003552:	613b      	str	r3, [r7, #16]
 8003554:	462b      	mov	r3, r5
 8003556:	eb49 0303 	adc.w	r3, r9, r3
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003568:	4629      	mov	r1, r5
 800356a:	024b      	lsls	r3, r1, #9
 800356c:	4621      	mov	r1, r4
 800356e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003572:	4621      	mov	r1, r4
 8003574:	024a      	lsls	r2, r1, #9
 8003576:	4610      	mov	r0, r2
 8003578:	4619      	mov	r1, r3
 800357a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800357e:	2200      	movs	r2, #0
 8003580:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003582:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003584:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003588:	f7fd fb5e 	bl	8000c48 <__aeabi_uldivmod>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4613      	mov	r3, r2
 8003592:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003596:	e065      	b.n	8003664 <HAL_RCC_GetSysClockFreq+0x420>
 8003598:	40023800 	.word	0x40023800
 800359c:	00f42400 	.word	0x00f42400
 80035a0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035a4:	4b3d      	ldr	r3, [pc, #244]	@ (800369c <HAL_RCC_GetSysClockFreq+0x458>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	099b      	lsrs	r3, r3, #6
 80035aa:	2200      	movs	r2, #0
 80035ac:	4618      	mov	r0, r3
 80035ae:	4611      	mov	r1, r2
 80035b0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80035b6:	2300      	movs	r3, #0
 80035b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80035ba:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80035be:	4642      	mov	r2, r8
 80035c0:	464b      	mov	r3, r9
 80035c2:	f04f 0000 	mov.w	r0, #0
 80035c6:	f04f 0100 	mov.w	r1, #0
 80035ca:	0159      	lsls	r1, r3, #5
 80035cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035d0:	0150      	lsls	r0, r2, #5
 80035d2:	4602      	mov	r2, r0
 80035d4:	460b      	mov	r3, r1
 80035d6:	4641      	mov	r1, r8
 80035d8:	1a51      	subs	r1, r2, r1
 80035da:	60b9      	str	r1, [r7, #8]
 80035dc:	4649      	mov	r1, r9
 80035de:	eb63 0301 	sbc.w	r3, r3, r1
 80035e2:	60fb      	str	r3, [r7, #12]
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	f04f 0300 	mov.w	r3, #0
 80035ec:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80035f0:	4659      	mov	r1, fp
 80035f2:	018b      	lsls	r3, r1, #6
 80035f4:	4651      	mov	r1, sl
 80035f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035fa:	4651      	mov	r1, sl
 80035fc:	018a      	lsls	r2, r1, #6
 80035fe:	4651      	mov	r1, sl
 8003600:	1a54      	subs	r4, r2, r1
 8003602:	4659      	mov	r1, fp
 8003604:	eb63 0501 	sbc.w	r5, r3, r1
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	00eb      	lsls	r3, r5, #3
 8003612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003616:	00e2      	lsls	r2, r4, #3
 8003618:	4614      	mov	r4, r2
 800361a:	461d      	mov	r5, r3
 800361c:	4643      	mov	r3, r8
 800361e:	18e3      	adds	r3, r4, r3
 8003620:	603b      	str	r3, [r7, #0]
 8003622:	464b      	mov	r3, r9
 8003624:	eb45 0303 	adc.w	r3, r5, r3
 8003628:	607b      	str	r3, [r7, #4]
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003636:	4629      	mov	r1, r5
 8003638:	028b      	lsls	r3, r1, #10
 800363a:	4621      	mov	r1, r4
 800363c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003640:	4621      	mov	r1, r4
 8003642:	028a      	lsls	r2, r1, #10
 8003644:	4610      	mov	r0, r2
 8003646:	4619      	mov	r1, r3
 8003648:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800364c:	2200      	movs	r2, #0
 800364e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003650:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003652:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003656:	f7fd faf7 	bl	8000c48 <__aeabi_uldivmod>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	4613      	mov	r3, r2
 8003660:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003664:	4b0d      	ldr	r3, [pc, #52]	@ (800369c <HAL_RCC_GetSysClockFreq+0x458>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	0f1b      	lsrs	r3, r3, #28
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003672:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003676:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800367a:	fbb2 f3f3 	udiv	r3, r2, r3
 800367e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003682:	e003      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003684:	4b06      	ldr	r3, [pc, #24]	@ (80036a0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003686:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800368a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800368c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003690:	4618      	mov	r0, r3
 8003692:	37b8      	adds	r7, #184	@ 0xb8
 8003694:	46bd      	mov	sp, r7
 8003696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800369a:	bf00      	nop
 800369c:	40023800 	.word	0x40023800
 80036a0:	00f42400 	.word	0x00f42400

080036a4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e28d      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f000 8083 	beq.w	80037ca <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036c4:	4b94      	ldr	r3, [pc, #592]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f003 030c 	and.w	r3, r3, #12
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d019      	beq.n	8003704 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036d0:	4b91      	ldr	r3, [pc, #580]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f003 030c 	and.w	r3, r3, #12
        || \
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d106      	bne.n	80036ea <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036e8:	d00c      	beq.n	8003704 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ea:	4b8b      	ldr	r3, [pc, #556]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036f2:	2b0c      	cmp	r3, #12
 80036f4:	d112      	bne.n	800371c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f6:	4b88      	ldr	r3, [pc, #544]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003702:	d10b      	bne.n	800371c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003704:	4b84      	ldr	r3, [pc, #528]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d05b      	beq.n	80037c8 <HAL_RCC_OscConfig+0x124>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d157      	bne.n	80037c8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e25a      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003724:	d106      	bne.n	8003734 <HAL_RCC_OscConfig+0x90>
 8003726:	4b7c      	ldr	r3, [pc, #496]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a7b      	ldr	r2, [pc, #492]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800372c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003730:	6013      	str	r3, [r2, #0]
 8003732:	e01d      	b.n	8003770 <HAL_RCC_OscConfig+0xcc>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800373c:	d10c      	bne.n	8003758 <HAL_RCC_OscConfig+0xb4>
 800373e:	4b76      	ldr	r3, [pc, #472]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a75      	ldr	r2, [pc, #468]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003744:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	4b73      	ldr	r3, [pc, #460]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a72      	ldr	r2, [pc, #456]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003754:	6013      	str	r3, [r2, #0]
 8003756:	e00b      	b.n	8003770 <HAL_RCC_OscConfig+0xcc>
 8003758:	4b6f      	ldr	r3, [pc, #444]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a6e      	ldr	r2, [pc, #440]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800375e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003762:	6013      	str	r3, [r2, #0]
 8003764:	4b6c      	ldr	r3, [pc, #432]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a6b      	ldr	r2, [pc, #428]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800376a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800376e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d013      	beq.n	80037a0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7ff f8c8 	bl	800290c <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003780:	f7ff f8c4 	bl	800290c <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b64      	cmp	r3, #100	@ 0x64
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e21f      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003792:	4b61      	ldr	r3, [pc, #388]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0xdc>
 800379e:	e014      	b.n	80037ca <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7ff f8b4 	bl	800290c <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037a8:	f7ff f8b0 	bl	800290c <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	@ 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e20b      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ba:	4b57      	ldr	r3, [pc, #348]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x104>
 80037c6:	e000      	b.n	80037ca <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f003 0302 	and.w	r3, r3, #2
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d06f      	beq.n	80038b6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037d6:	4b50      	ldr	r3, [pc, #320]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	f003 030c 	and.w	r3, r3, #12
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d017      	beq.n	8003812 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80037e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f003 030c 	and.w	r3, r3, #12
        || \
 80037ea:	2b08      	cmp	r3, #8
 80037ec:	d105      	bne.n	80037fa <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80037ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037fa:	4b47      	ldr	r3, [pc, #284]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003802:	2b0c      	cmp	r3, #12
 8003804:	d11c      	bne.n	8003840 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003806:	4b44      	ldr	r3, [pc, #272]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003812:	4b41      	ldr	r3, [pc, #260]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x186>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1d3      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b3b      	ldr	r3, [pc, #236]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	4937      	ldr	r1, [pc, #220]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383e:	e03a      	b.n	80038b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d020      	beq.n	800388a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003848:	4b34      	ldr	r3, [pc, #208]	@ (800391c <HAL_RCC_OscConfig+0x278>)
 800384a:	2201      	movs	r2, #1
 800384c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384e:	f7ff f85d 	bl	800290c <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003856:	f7ff f859 	bl	800290c <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e1b4      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003868:	4b2b      	ldr	r3, [pc, #172]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d0f0      	beq.n	8003856 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003874:	4b28      	ldr	r3, [pc, #160]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4925      	ldr	r1, [pc, #148]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 8003884:	4313      	orrs	r3, r2
 8003886:	600b      	str	r3, [r1, #0]
 8003888:	e015      	b.n	80038b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800388a:	4b24      	ldr	r3, [pc, #144]	@ (800391c <HAL_RCC_OscConfig+0x278>)
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003890:	f7ff f83c 	bl	800290c <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003898:	f7ff f838 	bl	800290c <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e193      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f0      	bne.n	8003898 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0308 	and.w	r3, r3, #8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d036      	beq.n	8003930 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d016      	beq.n	80038f8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ca:	4b15      	ldr	r3, [pc, #84]	@ (8003920 <HAL_RCC_OscConfig+0x27c>)
 80038cc:	2201      	movs	r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d0:	f7ff f81c 	bl	800290c <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d8:	f7ff f818 	bl	800290c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e173      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003918 <HAL_RCC_OscConfig+0x274>)
 80038ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x234>
 80038f6:	e01b      	b.n	8003930 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038f8:	4b09      	ldr	r3, [pc, #36]	@ (8003920 <HAL_RCC_OscConfig+0x27c>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038fe:	f7ff f805 	bl	800290c <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003904:	e00e      	b.n	8003924 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003906:	f7ff f801 	bl	800290c <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d907      	bls.n	8003924 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e15c      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
 8003918:	40023800 	.word	0x40023800
 800391c:	42470000 	.word	0x42470000
 8003920:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003924:	4b8a      	ldr	r3, [pc, #552]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003926:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	2b00      	cmp	r3, #0
 800392e:	d1ea      	bne.n	8003906 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	f000 8097 	beq.w	8003a6c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800393e:	2300      	movs	r3, #0
 8003940:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003942:	4b83      	ldr	r3, [pc, #524]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10f      	bne.n	800396e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800394e:	2300      	movs	r3, #0
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	4b7f      	ldr	r3, [pc, #508]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003956:	4a7e      	ldr	r2, [pc, #504]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003958:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800395c:	6413      	str	r3, [r2, #64]	@ 0x40
 800395e:	4b7c      	ldr	r3, [pc, #496]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003966:	60bb      	str	r3, [r7, #8]
 8003968:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800396a:	2301      	movs	r3, #1
 800396c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800396e:	4b79      	ldr	r3, [pc, #484]	@ (8003b54 <HAL_RCC_OscConfig+0x4b0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003976:	2b00      	cmp	r3, #0
 8003978:	d118      	bne.n	80039ac <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800397a:	4b76      	ldr	r3, [pc, #472]	@ (8003b54 <HAL_RCC_OscConfig+0x4b0>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a75      	ldr	r2, [pc, #468]	@ (8003b54 <HAL_RCC_OscConfig+0x4b0>)
 8003980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003984:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003986:	f7fe ffc1 	bl	800290c <HAL_GetTick>
 800398a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398c:	e008      	b.n	80039a0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800398e:	f7fe ffbd 	bl	800290c <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	2b02      	cmp	r3, #2
 800399a:	d901      	bls.n	80039a0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e118      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003b54 <HAL_RCC_OscConfig+0x4b0>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0f0      	beq.n	800398e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d106      	bne.n	80039c2 <HAL_RCC_OscConfig+0x31e>
 80039b4:	4b66      	ldr	r3, [pc, #408]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b8:	4a65      	ldr	r2, [pc, #404]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039ba:	f043 0301 	orr.w	r3, r3, #1
 80039be:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c0:	e01c      	b.n	80039fc <HAL_RCC_OscConfig+0x358>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	2b05      	cmp	r3, #5
 80039c8:	d10c      	bne.n	80039e4 <HAL_RCC_OscConfig+0x340>
 80039ca:	4b61      	ldr	r3, [pc, #388]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ce:	4a60      	ldr	r2, [pc, #384]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039d0:	f043 0304 	orr.w	r3, r3, #4
 80039d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d6:	4b5e      	ldr	r3, [pc, #376]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039da:	4a5d      	ldr	r2, [pc, #372]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039dc:	f043 0301 	orr.w	r3, r3, #1
 80039e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e2:	e00b      	b.n	80039fc <HAL_RCC_OscConfig+0x358>
 80039e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e8:	4a59      	ldr	r2, [pc, #356]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039ea:	f023 0301 	bic.w	r3, r3, #1
 80039ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f0:	4b57      	ldr	r3, [pc, #348]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f4:	4a56      	ldr	r2, [pc, #344]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 80039f6:	f023 0304 	bic.w	r3, r3, #4
 80039fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d015      	beq.n	8003a30 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a04:	f7fe ff82 	bl	800290c <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a0a:	e00a      	b.n	8003a22 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a0c:	f7fe ff7e 	bl	800290c <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e0d7      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a22:	4b4b      	ldr	r3, [pc, #300]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d0ee      	beq.n	8003a0c <HAL_RCC_OscConfig+0x368>
 8003a2e:	e014      	b.n	8003a5a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a30:	f7fe ff6c 	bl	800290c <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a36:	e00a      	b.n	8003a4e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a38:	f7fe ff68 	bl	800290c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d901      	bls.n	8003a4e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e0c1      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a4e:	4b40      	ldr	r3, [pc, #256]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ee      	bne.n	8003a38 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a5a:	7dfb      	ldrb	r3, [r7, #23]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d105      	bne.n	8003a6c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a60:	4b3b      	ldr	r3, [pc, #236]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a64:	4a3a      	ldr	r2, [pc, #232]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003a66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a6a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f000 80ad 	beq.w	8003bd0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a76:	4b36      	ldr	r3, [pc, #216]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 030c 	and.w	r3, r3, #12
 8003a7e:	2b08      	cmp	r3, #8
 8003a80:	d060      	beq.n	8003b44 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d145      	bne.n	8003b16 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a8a:	4b33      	ldr	r3, [pc, #204]	@ (8003b58 <HAL_RCC_OscConfig+0x4b4>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a90:	f7fe ff3c 	bl	800290c <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a98:	f7fe ff38 	bl	800290c <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e093      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aaa:	4b29      	ldr	r3, [pc, #164]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	69da      	ldr	r2, [r3, #28]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac4:	019b      	lsls	r3, r3, #6
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	041b      	lsls	r3, r3, #16
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae0:	071b      	lsls	r3, r3, #28
 8003ae2:	491b      	ldr	r1, [pc, #108]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b58 <HAL_RCC_OscConfig+0x4b4>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7fe ff0d 	bl	800290c <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af6:	f7fe ff09 	bl	800290c <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e064      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b08:	4b11      	ldr	r3, [pc, #68]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0f0      	beq.n	8003af6 <HAL_RCC_OscConfig+0x452>
 8003b14:	e05c      	b.n	8003bd0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b16:	4b10      	ldr	r3, [pc, #64]	@ (8003b58 <HAL_RCC_OscConfig+0x4b4>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1c:	f7fe fef6 	bl	800290c <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b24:	f7fe fef2 	bl	800290c <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e04d      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCC_OscConfig+0x4ac>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1f0      	bne.n	8003b24 <HAL_RCC_OscConfig+0x480>
 8003b42:	e045      	b.n	8003bd0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d107      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e040      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
 8003b50:	40023800 	.word	0x40023800
 8003b54:	40007000 	.word	0x40007000
 8003b58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8003bdc <HAL_RCC_OscConfig+0x538>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d030      	beq.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d129      	bne.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d122      	bne.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d119      	bne.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	085b      	lsrs	r3, r3, #1
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d10f      	bne.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d107      	bne.n	8003bcc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d001      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e000      	b.n	8003bd2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3718      	adds	r7, #24
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	40023800 	.word	0x40023800

08003be0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e042      	b.n	8003c78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d106      	bne.n	8003c0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7fe fc8e 	bl	8002528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2224      	movs	r2, #36	@ 0x24
 8003c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 fcdd 	bl	80045e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691a      	ldr	r2, [r3, #16]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695a      	ldr	r2, [r3, #20]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68da      	ldr	r2, [r3, #12]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b20      	cmp	r3, #32
 8003c98:	d112      	bne.n	8003cc0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <HAL_UART_Receive_IT+0x26>
 8003ca0:	88fb      	ldrh	r3, [r7, #6]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e00b      	b.n	8003cc2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	461a      	mov	r2, r3
 8003cb4:	68b9      	ldr	r1, [r7, #8]
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 fabc 	bl	8004234 <UART_Start_Receive_IT>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	e000      	b.n	8003cc2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003cc0:	2302      	movs	r3, #2
  }
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
	...

08003ccc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b0ba      	sub	sp, #232	@ 0xe8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	695b      	ldr	r3, [r3, #20]
 8003cee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003d0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d10f      	bne.n	8003d32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d16:	f003 0320 	and.w	r3, r3, #32
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d009      	beq.n	8003d32 <HAL_UART_IRQHandler+0x66>
 8003d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fb9b 	bl	8004466 <UART_Receive_IT>
      return;
 8003d30:	e25b      	b.n	80041ea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003d32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 80de 	beq.w	8003ef8 <HAL_UART_IRQHandler+0x22c>
 8003d3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d106      	bne.n	8003d56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d4c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f000 80d1 	beq.w	8003ef8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00b      	beq.n	8003d7a <HAL_UART_IRQHandler+0xae>
 8003d62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d005      	beq.n	8003d7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d72:	f043 0201 	orr.w	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00b      	beq.n	8003d9e <HAL_UART_IRQHandler+0xd2>
 8003d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d005      	beq.n	8003d9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d96:	f043 0202 	orr.w	r2, r3, #2
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00b      	beq.n	8003dc2 <HAL_UART_IRQHandler+0xf6>
 8003daa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d005      	beq.n	8003dc2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dba:	f043 0204 	orr.w	r2, r3, #4
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d011      	beq.n	8003df2 <HAL_UART_IRQHandler+0x126>
 8003dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dd2:	f003 0320 	and.w	r3, r3, #32
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d105      	bne.n	8003de6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dea:	f043 0208 	orr.w	r2, r3, #8
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 81f2 	beq.w	80041e0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d008      	beq.n	8003e1a <HAL_UART_IRQHandler+0x14e>
 8003e08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 fb26 	bl	8004466 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	695b      	ldr	r3, [r3, #20]
 8003e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e24:	2b40      	cmp	r3, #64	@ 0x40
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e36:	f003 0308 	and.w	r3, r3, #8
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d103      	bne.n	8003e46 <HAL_UART_IRQHandler+0x17a>
 8003e3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d04f      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fa2e 	bl	80042a8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e56:	2b40      	cmp	r3, #64	@ 0x40
 8003e58:	d141      	bne.n	8003ede <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	3314      	adds	r3, #20
 8003e60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003e68:	e853 3f00 	ldrex	r3, [r3]
 8003e6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003e70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	3314      	adds	r3, #20
 8003e82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003e86:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003e8a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003e92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003e96:	e841 2300 	strex	r3, r2, [r1]
 8003e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003e9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1d9      	bne.n	8003e5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d013      	beq.n	8003ed6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ac <HAL_UART_IRQHandler+0x3e0>)
 8003eb4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fe fed7 	bl	8002c6e <HAL_DMA_Abort_IT>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d016      	beq.n	8003ef4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ed4:	e00e      	b.n	8003ef4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fe facc 	bl	8002474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003edc:	e00a      	b.n	8003ef4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f7fe fac8 	bl	8002474 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ee4:	e006      	b.n	8003ef4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7fe fac4 	bl	8002474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003ef2:	e175      	b.n	80041e0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ef4:	bf00      	nop
    return;
 8003ef6:	e173      	b.n	80041e0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	f040 814f 	bne.w	80041a0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f06:	f003 0310 	and.w	r3, r3, #16
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f000 8148 	beq.w	80041a0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 8141 	beq.w	80041a0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60bb      	str	r3, [r7, #8]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	60bb      	str	r3, [r7, #8]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	60bb      	str	r3, [r7, #8]
 8003f32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3e:	2b40      	cmp	r3, #64	@ 0x40
 8003f40:	f040 80b6 	bne.w	80040b0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	f000 8145 	beq.w	80041e4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f62:	429a      	cmp	r2, r3
 8003f64:	f080 813e 	bcs.w	80041e4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003f6e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f7a:	f000 8088 	beq.w	800408e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	330c      	adds	r3, #12
 8003f84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003f8c:	e853 3f00 	ldrex	r3, [r3]
 8003f90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003f94:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003f98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	330c      	adds	r3, #12
 8003fa6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003faa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003fae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003fb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003fba:	e841 2300 	strex	r3, r2, [r1]
 8003fbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003fc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1d9      	bne.n	8003f7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3314      	adds	r3, #20
 8003fd0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003fda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3314      	adds	r3, #20
 8003fea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003fee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ff2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ff6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ffa:	e841 2300 	strex	r3, r2, [r1]
 8003ffe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004000:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1e1      	bne.n	8003fca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	3314      	adds	r3, #20
 800400c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800400e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004010:	e853 3f00 	ldrex	r3, [r3]
 8004014:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004018:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800401c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3314      	adds	r3, #20
 8004026:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800402a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800402c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004030:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004038:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e3      	bne.n	8004006 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	330c      	adds	r3, #12
 8004052:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004056:	e853 3f00 	ldrex	r3, [r3]
 800405a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800405c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800405e:	f023 0310 	bic.w	r3, r3, #16
 8004062:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	330c      	adds	r3, #12
 800406c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004070:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004072:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004074:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004076:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004078:	e841 2300 	strex	r3, r2, [r1]
 800407c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800407e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1e3      	bne.n	800404c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004088:	4618      	mov	r0, r3
 800408a:	f7fe fd80 	bl	8002b8e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2202      	movs	r2, #2
 8004092:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800409c:	b29b      	uxth	r3, r3
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	4619      	mov	r1, r3
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f000 f8ad 	bl	8004204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040aa:	e09b      	b.n	80041e4 <HAL_UART_IRQHandler+0x518>
 80040ac:	0800436f 	.word	0x0800436f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 808e 	beq.w	80041e8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80040cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 8089 	beq.w	80041e8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	330c      	adds	r3, #12
 80040dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040e0:	e853 3f00 	ldrex	r3, [r3]
 80040e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80040ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	330c      	adds	r3, #12
 80040f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80040fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80040fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004100:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004102:	e841 2300 	strex	r3, r2, [r1]
 8004106:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1e3      	bne.n	80040d6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3314      	adds	r3, #20
 8004114:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	e853 3f00 	ldrex	r3, [r3]
 800411c:	623b      	str	r3, [r7, #32]
   return(result);
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3314      	adds	r3, #20
 800412e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004132:	633a      	str	r2, [r7, #48]	@ 0x30
 8004134:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004136:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800413a:	e841 2300 	strex	r3, r2, [r1]
 800413e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1e3      	bne.n	800410e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2220      	movs	r2, #32
 800414a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	330c      	adds	r3, #12
 800415a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	60fb      	str	r3, [r7, #12]
   return(result);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f023 0310 	bic.w	r3, r3, #16
 800416a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	330c      	adds	r3, #12
 8004174:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004178:	61fa      	str	r2, [r7, #28]
 800417a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417c:	69b9      	ldr	r1, [r7, #24]
 800417e:	69fa      	ldr	r2, [r7, #28]
 8004180:	e841 2300 	strex	r3, r2, [r1]
 8004184:	617b      	str	r3, [r7, #20]
   return(result);
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1e3      	bne.n	8004154 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2202      	movs	r2, #2
 8004190:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004192:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004196:	4619      	mov	r1, r3
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f000 f833 	bl	8004204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800419e:	e023      	b.n	80041e8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d009      	beq.n	80041c0 <HAL_UART_IRQHandler+0x4f4>
 80041ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 f8ec 	bl	8004396 <UART_Transmit_IT>
    return;
 80041be:	e014      	b.n	80041ea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80041c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00e      	beq.n	80041ea <HAL_UART_IRQHandler+0x51e>
 80041cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d008      	beq.n	80041ea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f92c 	bl	8004436 <UART_EndTransmit_IT>
    return;
 80041de:	e004      	b.n	80041ea <HAL_UART_IRQHandler+0x51e>
    return;
 80041e0:	bf00      	nop
 80041e2:	e002      	b.n	80041ea <HAL_UART_IRQHandler+0x51e>
      return;
 80041e4:	bf00      	nop
 80041e6:	e000      	b.n	80041ea <HAL_UART_IRQHandler+0x51e>
      return;
 80041e8:	bf00      	nop
  }
}
 80041ea:	37e8      	adds	r7, #232	@ 0xe8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr

0800421c <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8004228:	4618      	mov	r0, r3
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	4613      	mov	r3, r2
 8004240:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	68ba      	ldr	r2, [r7, #8]
 8004246:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	88fa      	ldrh	r2, [r7, #6]
 800424c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	88fa      	ldrh	r2, [r7, #6]
 8004252:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2222      	movs	r2, #34	@ 0x22
 800425e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d007      	beq.n	800427a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004278:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	695a      	ldr	r2, [r3, #20]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0201 	orr.w	r2, r2, #1
 8004288:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f042 0220 	orr.w	r2, r2, #32
 8004298:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800429a:	2300      	movs	r3, #0
}
 800429c:	4618      	mov	r0, r3
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b095      	sub	sp, #84	@ 0x54
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	330c      	adds	r3, #12
 80042b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	330c      	adds	r3, #12
 80042ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042d0:	643a      	str	r2, [r7, #64]	@ 0x40
 80042d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042d8:	e841 2300 	strex	r3, r2, [r1]
 80042dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1e5      	bne.n	80042b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	3314      	adds	r3, #20
 80042ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	e853 3f00 	ldrex	r3, [r3]
 80042f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f023 0301 	bic.w	r3, r3, #1
 80042fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	3314      	adds	r3, #20
 8004302:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004304:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004306:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004308:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800430a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800430c:	e841 2300 	strex	r3, r2, [r1]
 8004310:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1e5      	bne.n	80042e4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431c:	2b01      	cmp	r3, #1
 800431e:	d119      	bne.n	8004354 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	330c      	adds	r3, #12
 8004326:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	e853 3f00 	ldrex	r3, [r3]
 800432e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f023 0310 	bic.w	r3, r3, #16
 8004336:	647b      	str	r3, [r7, #68]	@ 0x44
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	330c      	adds	r3, #12
 800433e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004340:	61ba      	str	r2, [r7, #24]
 8004342:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004344:	6979      	ldr	r1, [r7, #20]
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	e841 2300 	strex	r3, r2, [r1]
 800434c:	613b      	str	r3, [r7, #16]
   return(result);
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1e5      	bne.n	8004320 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004362:	bf00      	nop
 8004364:	3754      	adds	r7, #84	@ 0x54
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800436e:	b580      	push	{r7, lr}
 8004370:	b084      	sub	sp, #16
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800437a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f7fe f873 	bl	8002474 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800438e:	bf00      	nop
 8004390:	3710      	adds	r7, #16
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004396:	b480      	push	{r7}
 8004398:	b085      	sub	sp, #20
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b21      	cmp	r3, #33	@ 0x21
 80043a8:	d13e      	bne.n	8004428 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b2:	d114      	bne.n	80043de <UART_Transmit_IT+0x48>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d110      	bne.n	80043de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	461a      	mov	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	1c9a      	adds	r2, r3, #2
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	621a      	str	r2, [r3, #32]
 80043dc:	e008      	b.n	80043f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	1c59      	adds	r1, r3, #1
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	6211      	str	r1, [r2, #32]
 80043e8:	781a      	ldrb	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	3b01      	subs	r3, #1
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	4619      	mov	r1, r3
 80043fe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10f      	bne.n	8004424 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004412:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68da      	ldr	r2, [r3, #12]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004422:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004424:	2300      	movs	r3, #0
 8004426:	e000      	b.n	800442a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004428:	2302      	movs	r3, #2
  }
}
 800442a:	4618      	mov	r0, r3
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b082      	sub	sp, #8
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68da      	ldr	r2, [r3, #12]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800444c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7ff feca 	bl	80041f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}

08004466 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b08c      	sub	sp, #48	@ 0x30
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b22      	cmp	r3, #34	@ 0x22
 8004478:	f040 80ae 	bne.w	80045d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004484:	d117      	bne.n	80044b6 <UART_Receive_IT+0x50>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d113      	bne.n	80044b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800448e:	2300      	movs	r3, #0
 8004490:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004496:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	b29b      	uxth	r3, r3
 80044a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ae:	1c9a      	adds	r2, r3, #2
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	629a      	str	r2, [r3, #40]	@ 0x28
 80044b4:	e026      	b.n	8004504 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80044bc:	2300      	movs	r3, #0
 80044be:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c8:	d007      	beq.n	80044da <UART_Receive_IT+0x74>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10a      	bne.n	80044e8 <UART_Receive_IT+0x82>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e4:	701a      	strb	r2, [r3, #0]
 80044e6:	e008      	b.n	80044fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044f4:	b2da      	uxtb	r2, r3
 80044f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fe:	1c5a      	adds	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29b      	uxth	r3, r3
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	4619      	mov	r1, r3
 8004512:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004514:	2b00      	cmp	r3, #0
 8004516:	d15d      	bne.n	80045d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0220 	bic.w	r2, r2, #32
 8004526:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004536:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695a      	ldr	r2, [r3, #20]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f022 0201 	bic.w	r2, r2, #1
 8004546:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	2b01      	cmp	r3, #1
 800455c:	d135      	bne.n	80045ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	330c      	adds	r3, #12
 800456a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	e853 3f00 	ldrex	r3, [r3]
 8004572:	613b      	str	r3, [r7, #16]
   return(result);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f023 0310 	bic.w	r3, r3, #16
 800457a:	627b      	str	r3, [r7, #36]	@ 0x24
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004584:	623a      	str	r2, [r7, #32]
 8004586:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004588:	69f9      	ldr	r1, [r7, #28]
 800458a:	6a3a      	ldr	r2, [r7, #32]
 800458c:	e841 2300 	strex	r3, r2, [r1]
 8004590:	61bb      	str	r3, [r7, #24]
   return(result);
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e5      	bne.n	8004564 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0310 	and.w	r3, r3, #16
 80045a2:	2b10      	cmp	r3, #16
 80045a4:	d10a      	bne.n	80045bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045a6:	2300      	movs	r3, #0
 80045a8:	60fb      	str	r3, [r7, #12]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	60fb      	str	r3, [r7, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	60fb      	str	r3, [r7, #12]
 80045ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045c0:	4619      	mov	r1, r3
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f7ff fe1e 	bl	8004204 <HAL_UARTEx_RxEventCallback>
 80045c8:	e002      	b.n	80045d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f7fd ff2a 	bl	8002424 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	e002      	b.n	80045da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	e000      	b.n	80045da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80045d8:	2302      	movs	r3, #2
  }
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3730      	adds	r7, #48	@ 0x30
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
	...

080045e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045e8:	b0c0      	sub	sp, #256	@ 0x100
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	68d9      	ldr	r1, [r3, #12]
 8004602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	ea40 0301 	orr.w	r3, r0, r1
 800460c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800460e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004612:	689a      	ldr	r2, [r3, #8]
 8004614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004618:	691b      	ldr	r3, [r3, #16]
 800461a:	431a      	orrs	r2, r3
 800461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	431a      	orrs	r2, r3
 8004624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004628:	69db      	ldr	r3, [r3, #28]
 800462a:	4313      	orrs	r3, r2
 800462c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800463c:	f021 010c 	bic.w	r1, r1, #12
 8004640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800464a:	430b      	orrs	r3, r1
 800464c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800464e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800465a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800465e:	6999      	ldr	r1, [r3, #24]
 8004660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	ea40 0301 	orr.w	r3, r0, r1
 800466a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800466c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4b8f      	ldr	r3, [pc, #572]	@ (80048b0 <UART_SetConfig+0x2cc>)
 8004674:	429a      	cmp	r2, r3
 8004676:	d005      	beq.n	8004684 <UART_SetConfig+0xa0>
 8004678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	4b8d      	ldr	r3, [pc, #564]	@ (80048b4 <UART_SetConfig+0x2d0>)
 8004680:	429a      	cmp	r2, r3
 8004682:	d104      	bne.n	800468e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004684:	f7fe fdca 	bl	800321c <HAL_RCC_GetPCLK2Freq>
 8004688:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800468c:	e003      	b.n	8004696 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800468e:	f7fe fdb1 	bl	80031f4 <HAL_RCC_GetPCLK1Freq>
 8004692:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046a0:	f040 810c 	bne.w	80048bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80046a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046a8:	2200      	movs	r2, #0
 80046aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80046ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80046b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80046b6:	4622      	mov	r2, r4
 80046b8:	462b      	mov	r3, r5
 80046ba:	1891      	adds	r1, r2, r2
 80046bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80046be:	415b      	adcs	r3, r3
 80046c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80046c6:	4621      	mov	r1, r4
 80046c8:	eb12 0801 	adds.w	r8, r2, r1
 80046cc:	4629      	mov	r1, r5
 80046ce:	eb43 0901 	adc.w	r9, r3, r1
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e6:	4690      	mov	r8, r2
 80046e8:	4699      	mov	r9, r3
 80046ea:	4623      	mov	r3, r4
 80046ec:	eb18 0303 	adds.w	r3, r8, r3
 80046f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046f4:	462b      	mov	r3, r5
 80046f6:	eb49 0303 	adc.w	r3, r9, r3
 80046fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800470a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800470e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004712:	460b      	mov	r3, r1
 8004714:	18db      	adds	r3, r3, r3
 8004716:	653b      	str	r3, [r7, #80]	@ 0x50
 8004718:	4613      	mov	r3, r2
 800471a:	eb42 0303 	adc.w	r3, r2, r3
 800471e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004720:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004724:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004728:	f7fc fa8e 	bl	8000c48 <__aeabi_uldivmod>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	4b61      	ldr	r3, [pc, #388]	@ (80048b8 <UART_SetConfig+0x2d4>)
 8004732:	fba3 2302 	umull	r2, r3, r3, r2
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	011c      	lsls	r4, r3, #4
 800473a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800473e:	2200      	movs	r2, #0
 8004740:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004744:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004748:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800474c:	4642      	mov	r2, r8
 800474e:	464b      	mov	r3, r9
 8004750:	1891      	adds	r1, r2, r2
 8004752:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004754:	415b      	adcs	r3, r3
 8004756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004758:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800475c:	4641      	mov	r1, r8
 800475e:	eb12 0a01 	adds.w	sl, r2, r1
 8004762:	4649      	mov	r1, r9
 8004764:	eb43 0b01 	adc.w	fp, r3, r1
 8004768:	f04f 0200 	mov.w	r2, #0
 800476c:	f04f 0300 	mov.w	r3, #0
 8004770:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004774:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004778:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800477c:	4692      	mov	sl, r2
 800477e:	469b      	mov	fp, r3
 8004780:	4643      	mov	r3, r8
 8004782:	eb1a 0303 	adds.w	r3, sl, r3
 8004786:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800478a:	464b      	mov	r3, r9
 800478c:	eb4b 0303 	adc.w	r3, fp, r3
 8004790:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80047a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80047a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80047a8:	460b      	mov	r3, r1
 80047aa:	18db      	adds	r3, r3, r3
 80047ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80047ae:	4613      	mov	r3, r2
 80047b0:	eb42 0303 	adc.w	r3, r2, r3
 80047b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80047b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80047ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80047be:	f7fc fa43 	bl	8000c48 <__aeabi_uldivmod>
 80047c2:	4602      	mov	r2, r0
 80047c4:	460b      	mov	r3, r1
 80047c6:	4611      	mov	r1, r2
 80047c8:	4b3b      	ldr	r3, [pc, #236]	@ (80048b8 <UART_SetConfig+0x2d4>)
 80047ca:	fba3 2301 	umull	r2, r3, r3, r1
 80047ce:	095b      	lsrs	r3, r3, #5
 80047d0:	2264      	movs	r2, #100	@ 0x64
 80047d2:	fb02 f303 	mul.w	r3, r2, r3
 80047d6:	1acb      	subs	r3, r1, r3
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80047de:	4b36      	ldr	r3, [pc, #216]	@ (80048b8 <UART_SetConfig+0x2d4>)
 80047e0:	fba3 2302 	umull	r2, r3, r3, r2
 80047e4:	095b      	lsrs	r3, r3, #5
 80047e6:	005b      	lsls	r3, r3, #1
 80047e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80047ec:	441c      	add	r4, r3
 80047ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047f2:	2200      	movs	r2, #0
 80047f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80047fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004800:	4642      	mov	r2, r8
 8004802:	464b      	mov	r3, r9
 8004804:	1891      	adds	r1, r2, r2
 8004806:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004808:	415b      	adcs	r3, r3
 800480a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800480c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004810:	4641      	mov	r1, r8
 8004812:	1851      	adds	r1, r2, r1
 8004814:	6339      	str	r1, [r7, #48]	@ 0x30
 8004816:	4649      	mov	r1, r9
 8004818:	414b      	adcs	r3, r1
 800481a:	637b      	str	r3, [r7, #52]	@ 0x34
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	f04f 0300 	mov.w	r3, #0
 8004824:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004828:	4659      	mov	r1, fp
 800482a:	00cb      	lsls	r3, r1, #3
 800482c:	4651      	mov	r1, sl
 800482e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004832:	4651      	mov	r1, sl
 8004834:	00ca      	lsls	r2, r1, #3
 8004836:	4610      	mov	r0, r2
 8004838:	4619      	mov	r1, r3
 800483a:	4603      	mov	r3, r0
 800483c:	4642      	mov	r2, r8
 800483e:	189b      	adds	r3, r3, r2
 8004840:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004844:	464b      	mov	r3, r9
 8004846:	460a      	mov	r2, r1
 8004848:	eb42 0303 	adc.w	r3, r2, r3
 800484c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800485c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004860:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004864:	460b      	mov	r3, r1
 8004866:	18db      	adds	r3, r3, r3
 8004868:	62bb      	str	r3, [r7, #40]	@ 0x28
 800486a:	4613      	mov	r3, r2
 800486c:	eb42 0303 	adc.w	r3, r2, r3
 8004870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004872:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004876:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800487a:	f7fc f9e5 	bl	8000c48 <__aeabi_uldivmod>
 800487e:	4602      	mov	r2, r0
 8004880:	460b      	mov	r3, r1
 8004882:	4b0d      	ldr	r3, [pc, #52]	@ (80048b8 <UART_SetConfig+0x2d4>)
 8004884:	fba3 1302 	umull	r1, r3, r3, r2
 8004888:	095b      	lsrs	r3, r3, #5
 800488a:	2164      	movs	r1, #100	@ 0x64
 800488c:	fb01 f303 	mul.w	r3, r1, r3
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	3332      	adds	r3, #50	@ 0x32
 8004896:	4a08      	ldr	r2, [pc, #32]	@ (80048b8 <UART_SetConfig+0x2d4>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	095b      	lsrs	r3, r3, #5
 800489e:	f003 0207 	and.w	r2, r3, #7
 80048a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4422      	add	r2, r4
 80048aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80048ac:	e106      	b.n	8004abc <UART_SetConfig+0x4d8>
 80048ae:	bf00      	nop
 80048b0:	40011000 	.word	0x40011000
 80048b4:	40011400 	.word	0x40011400
 80048b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048c0:	2200      	movs	r2, #0
 80048c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80048c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80048ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80048ce:	4642      	mov	r2, r8
 80048d0:	464b      	mov	r3, r9
 80048d2:	1891      	adds	r1, r2, r2
 80048d4:	6239      	str	r1, [r7, #32]
 80048d6:	415b      	adcs	r3, r3
 80048d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048de:	4641      	mov	r1, r8
 80048e0:	1854      	adds	r4, r2, r1
 80048e2:	4649      	mov	r1, r9
 80048e4:	eb43 0501 	adc.w	r5, r3, r1
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	00eb      	lsls	r3, r5, #3
 80048f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048f6:	00e2      	lsls	r2, r4, #3
 80048f8:	4614      	mov	r4, r2
 80048fa:	461d      	mov	r5, r3
 80048fc:	4643      	mov	r3, r8
 80048fe:	18e3      	adds	r3, r4, r3
 8004900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004904:	464b      	mov	r3, r9
 8004906:	eb45 0303 	adc.w	r3, r5, r3
 800490a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800490e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800491a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	f04f 0300 	mov.w	r3, #0
 8004926:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800492a:	4629      	mov	r1, r5
 800492c:	008b      	lsls	r3, r1, #2
 800492e:	4621      	mov	r1, r4
 8004930:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004934:	4621      	mov	r1, r4
 8004936:	008a      	lsls	r2, r1, #2
 8004938:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800493c:	f7fc f984 	bl	8000c48 <__aeabi_uldivmod>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	4b60      	ldr	r3, [pc, #384]	@ (8004ac8 <UART_SetConfig+0x4e4>)
 8004946:	fba3 2302 	umull	r2, r3, r3, r2
 800494a:	095b      	lsrs	r3, r3, #5
 800494c:	011c      	lsls	r4, r3, #4
 800494e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004952:	2200      	movs	r2, #0
 8004954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004958:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800495c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004960:	4642      	mov	r2, r8
 8004962:	464b      	mov	r3, r9
 8004964:	1891      	adds	r1, r2, r2
 8004966:	61b9      	str	r1, [r7, #24]
 8004968:	415b      	adcs	r3, r3
 800496a:	61fb      	str	r3, [r7, #28]
 800496c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004970:	4641      	mov	r1, r8
 8004972:	1851      	adds	r1, r2, r1
 8004974:	6139      	str	r1, [r7, #16]
 8004976:	4649      	mov	r1, r9
 8004978:	414b      	adcs	r3, r1
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004988:	4659      	mov	r1, fp
 800498a:	00cb      	lsls	r3, r1, #3
 800498c:	4651      	mov	r1, sl
 800498e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004992:	4651      	mov	r1, sl
 8004994:	00ca      	lsls	r2, r1, #3
 8004996:	4610      	mov	r0, r2
 8004998:	4619      	mov	r1, r3
 800499a:	4603      	mov	r3, r0
 800499c:	4642      	mov	r2, r8
 800499e:	189b      	adds	r3, r3, r2
 80049a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049a4:	464b      	mov	r3, r9
 80049a6:	460a      	mov	r2, r1
 80049a8:	eb42 0303 	adc.w	r3, r2, r3
 80049ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80049ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80049bc:	f04f 0200 	mov.w	r2, #0
 80049c0:	f04f 0300 	mov.w	r3, #0
 80049c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80049c8:	4649      	mov	r1, r9
 80049ca:	008b      	lsls	r3, r1, #2
 80049cc:	4641      	mov	r1, r8
 80049ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049d2:	4641      	mov	r1, r8
 80049d4:	008a      	lsls	r2, r1, #2
 80049d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80049da:	f7fc f935 	bl	8000c48 <__aeabi_uldivmod>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4611      	mov	r1, r2
 80049e4:	4b38      	ldr	r3, [pc, #224]	@ (8004ac8 <UART_SetConfig+0x4e4>)
 80049e6:	fba3 2301 	umull	r2, r3, r3, r1
 80049ea:	095b      	lsrs	r3, r3, #5
 80049ec:	2264      	movs	r2, #100	@ 0x64
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	1acb      	subs	r3, r1, r3
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	3332      	adds	r3, #50	@ 0x32
 80049f8:	4a33      	ldr	r2, [pc, #204]	@ (8004ac8 <UART_SetConfig+0x4e4>)
 80049fa:	fba2 2303 	umull	r2, r3, r2, r3
 80049fe:	095b      	lsrs	r3, r3, #5
 8004a00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a04:	441c      	add	r4, r3
 8004a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8004a0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004a10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004a14:	4642      	mov	r2, r8
 8004a16:	464b      	mov	r3, r9
 8004a18:	1891      	adds	r1, r2, r2
 8004a1a:	60b9      	str	r1, [r7, #8]
 8004a1c:	415b      	adcs	r3, r3
 8004a1e:	60fb      	str	r3, [r7, #12]
 8004a20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a24:	4641      	mov	r1, r8
 8004a26:	1851      	adds	r1, r2, r1
 8004a28:	6039      	str	r1, [r7, #0]
 8004a2a:	4649      	mov	r1, r9
 8004a2c:	414b      	adcs	r3, r1
 8004a2e:	607b      	str	r3, [r7, #4]
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	f04f 0300 	mov.w	r3, #0
 8004a38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a3c:	4659      	mov	r1, fp
 8004a3e:	00cb      	lsls	r3, r1, #3
 8004a40:	4651      	mov	r1, sl
 8004a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a46:	4651      	mov	r1, sl
 8004a48:	00ca      	lsls	r2, r1, #3
 8004a4a:	4610      	mov	r0, r2
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	4603      	mov	r3, r0
 8004a50:	4642      	mov	r2, r8
 8004a52:	189b      	adds	r3, r3, r2
 8004a54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a56:	464b      	mov	r3, r9
 8004a58:	460a      	mov	r2, r1
 8004a5a:	eb42 0303 	adc.w	r3, r2, r3
 8004a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a78:	4649      	mov	r1, r9
 8004a7a:	008b      	lsls	r3, r1, #2
 8004a7c:	4641      	mov	r1, r8
 8004a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a82:	4641      	mov	r1, r8
 8004a84:	008a      	lsls	r2, r1, #2
 8004a86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a8a:	f7fc f8dd 	bl	8000c48 <__aeabi_uldivmod>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac8 <UART_SetConfig+0x4e4>)
 8004a94:	fba3 1302 	umull	r1, r3, r3, r2
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	2164      	movs	r1, #100	@ 0x64
 8004a9c:	fb01 f303 	mul.w	r3, r1, r3
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	011b      	lsls	r3, r3, #4
 8004aa4:	3332      	adds	r3, #50	@ 0x32
 8004aa6:	4a08      	ldr	r2, [pc, #32]	@ (8004ac8 <UART_SetConfig+0x4e4>)
 8004aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8004aac:	095b      	lsrs	r3, r3, #5
 8004aae:	f003 020f 	and.w	r2, r3, #15
 8004ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4422      	add	r2, r4
 8004aba:	609a      	str	r2, [r3, #8]
}
 8004abc:	bf00      	nop
 8004abe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ac8:	51eb851f 	.word	0x51eb851f

08004acc <malloc>:
 8004acc:	4b02      	ldr	r3, [pc, #8]	@ (8004ad8 <malloc+0xc>)
 8004ace:	4601      	mov	r1, r0
 8004ad0:	6818      	ldr	r0, [r3, #0]
 8004ad2:	f000 b82d 	b.w	8004b30 <_malloc_r>
 8004ad6:	bf00      	nop
 8004ad8:	20000190 	.word	0x20000190

08004adc <free>:
 8004adc:	4b02      	ldr	r3, [pc, #8]	@ (8004ae8 <free+0xc>)
 8004ade:	4601      	mov	r1, r0
 8004ae0:	6818      	ldr	r0, [r3, #0]
 8004ae2:	f002 bb59 	b.w	8007198 <_free_r>
 8004ae6:	bf00      	nop
 8004ae8:	20000190 	.word	0x20000190

08004aec <sbrk_aligned>:
 8004aec:	b570      	push	{r4, r5, r6, lr}
 8004aee:	4e0f      	ldr	r6, [pc, #60]	@ (8004b2c <sbrk_aligned+0x40>)
 8004af0:	460c      	mov	r4, r1
 8004af2:	6831      	ldr	r1, [r6, #0]
 8004af4:	4605      	mov	r5, r0
 8004af6:	b911      	cbnz	r1, 8004afe <sbrk_aligned+0x12>
 8004af8:	f001 fc9a 	bl	8006430 <_sbrk_r>
 8004afc:	6030      	str	r0, [r6, #0]
 8004afe:	4621      	mov	r1, r4
 8004b00:	4628      	mov	r0, r5
 8004b02:	f001 fc95 	bl	8006430 <_sbrk_r>
 8004b06:	1c43      	adds	r3, r0, #1
 8004b08:	d103      	bne.n	8004b12 <sbrk_aligned+0x26>
 8004b0a:	f04f 34ff 	mov.w	r4, #4294967295
 8004b0e:	4620      	mov	r0, r4
 8004b10:	bd70      	pop	{r4, r5, r6, pc}
 8004b12:	1cc4      	adds	r4, r0, #3
 8004b14:	f024 0403 	bic.w	r4, r4, #3
 8004b18:	42a0      	cmp	r0, r4
 8004b1a:	d0f8      	beq.n	8004b0e <sbrk_aligned+0x22>
 8004b1c:	1a21      	subs	r1, r4, r0
 8004b1e:	4628      	mov	r0, r5
 8004b20:	f001 fc86 	bl	8006430 <_sbrk_r>
 8004b24:	3001      	adds	r0, #1
 8004b26:	d1f2      	bne.n	8004b0e <sbrk_aligned+0x22>
 8004b28:	e7ef      	b.n	8004b0a <sbrk_aligned+0x1e>
 8004b2a:	bf00      	nop
 8004b2c:	20000464 	.word	0x20000464

08004b30 <_malloc_r>:
 8004b30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b34:	1ccd      	adds	r5, r1, #3
 8004b36:	f025 0503 	bic.w	r5, r5, #3
 8004b3a:	3508      	adds	r5, #8
 8004b3c:	2d0c      	cmp	r5, #12
 8004b3e:	bf38      	it	cc
 8004b40:	250c      	movcc	r5, #12
 8004b42:	2d00      	cmp	r5, #0
 8004b44:	4606      	mov	r6, r0
 8004b46:	db01      	blt.n	8004b4c <_malloc_r+0x1c>
 8004b48:	42a9      	cmp	r1, r5
 8004b4a:	d904      	bls.n	8004b56 <_malloc_r+0x26>
 8004b4c:	230c      	movs	r3, #12
 8004b4e:	6033      	str	r3, [r6, #0]
 8004b50:	2000      	movs	r0, #0
 8004b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c2c <_malloc_r+0xfc>
 8004b5a:	f000 f869 	bl	8004c30 <__malloc_lock>
 8004b5e:	f8d8 3000 	ldr.w	r3, [r8]
 8004b62:	461c      	mov	r4, r3
 8004b64:	bb44      	cbnz	r4, 8004bb8 <_malloc_r+0x88>
 8004b66:	4629      	mov	r1, r5
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f7ff ffbf 	bl	8004aec <sbrk_aligned>
 8004b6e:	1c43      	adds	r3, r0, #1
 8004b70:	4604      	mov	r4, r0
 8004b72:	d158      	bne.n	8004c26 <_malloc_r+0xf6>
 8004b74:	f8d8 4000 	ldr.w	r4, [r8]
 8004b78:	4627      	mov	r7, r4
 8004b7a:	2f00      	cmp	r7, #0
 8004b7c:	d143      	bne.n	8004c06 <_malloc_r+0xd6>
 8004b7e:	2c00      	cmp	r4, #0
 8004b80:	d04b      	beq.n	8004c1a <_malloc_r+0xea>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	4639      	mov	r1, r7
 8004b86:	4630      	mov	r0, r6
 8004b88:	eb04 0903 	add.w	r9, r4, r3
 8004b8c:	f001 fc50 	bl	8006430 <_sbrk_r>
 8004b90:	4581      	cmp	r9, r0
 8004b92:	d142      	bne.n	8004c1a <_malloc_r+0xea>
 8004b94:	6821      	ldr	r1, [r4, #0]
 8004b96:	1a6d      	subs	r5, r5, r1
 8004b98:	4629      	mov	r1, r5
 8004b9a:	4630      	mov	r0, r6
 8004b9c:	f7ff ffa6 	bl	8004aec <sbrk_aligned>
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	d03a      	beq.n	8004c1a <_malloc_r+0xea>
 8004ba4:	6823      	ldr	r3, [r4, #0]
 8004ba6:	442b      	add	r3, r5
 8004ba8:	6023      	str	r3, [r4, #0]
 8004baa:	f8d8 3000 	ldr.w	r3, [r8]
 8004bae:	685a      	ldr	r2, [r3, #4]
 8004bb0:	bb62      	cbnz	r2, 8004c0c <_malloc_r+0xdc>
 8004bb2:	f8c8 7000 	str.w	r7, [r8]
 8004bb6:	e00f      	b.n	8004bd8 <_malloc_r+0xa8>
 8004bb8:	6822      	ldr	r2, [r4, #0]
 8004bba:	1b52      	subs	r2, r2, r5
 8004bbc:	d420      	bmi.n	8004c00 <_malloc_r+0xd0>
 8004bbe:	2a0b      	cmp	r2, #11
 8004bc0:	d917      	bls.n	8004bf2 <_malloc_r+0xc2>
 8004bc2:	1961      	adds	r1, r4, r5
 8004bc4:	42a3      	cmp	r3, r4
 8004bc6:	6025      	str	r5, [r4, #0]
 8004bc8:	bf18      	it	ne
 8004bca:	6059      	strne	r1, [r3, #4]
 8004bcc:	6863      	ldr	r3, [r4, #4]
 8004bce:	bf08      	it	eq
 8004bd0:	f8c8 1000 	streq.w	r1, [r8]
 8004bd4:	5162      	str	r2, [r4, r5]
 8004bd6:	604b      	str	r3, [r1, #4]
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f000 f82f 	bl	8004c3c <__malloc_unlock>
 8004bde:	f104 000b 	add.w	r0, r4, #11
 8004be2:	1d23      	adds	r3, r4, #4
 8004be4:	f020 0007 	bic.w	r0, r0, #7
 8004be8:	1ac2      	subs	r2, r0, r3
 8004bea:	bf1c      	itt	ne
 8004bec:	1a1b      	subne	r3, r3, r0
 8004bee:	50a3      	strne	r3, [r4, r2]
 8004bf0:	e7af      	b.n	8004b52 <_malloc_r+0x22>
 8004bf2:	6862      	ldr	r2, [r4, #4]
 8004bf4:	42a3      	cmp	r3, r4
 8004bf6:	bf0c      	ite	eq
 8004bf8:	f8c8 2000 	streq.w	r2, [r8]
 8004bfc:	605a      	strne	r2, [r3, #4]
 8004bfe:	e7eb      	b.n	8004bd8 <_malloc_r+0xa8>
 8004c00:	4623      	mov	r3, r4
 8004c02:	6864      	ldr	r4, [r4, #4]
 8004c04:	e7ae      	b.n	8004b64 <_malloc_r+0x34>
 8004c06:	463c      	mov	r4, r7
 8004c08:	687f      	ldr	r7, [r7, #4]
 8004c0a:	e7b6      	b.n	8004b7a <_malloc_r+0x4a>
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	d1fb      	bne.n	8004c0c <_malloc_r+0xdc>
 8004c14:	2300      	movs	r3, #0
 8004c16:	6053      	str	r3, [r2, #4]
 8004c18:	e7de      	b.n	8004bd8 <_malloc_r+0xa8>
 8004c1a:	230c      	movs	r3, #12
 8004c1c:	6033      	str	r3, [r6, #0]
 8004c1e:	4630      	mov	r0, r6
 8004c20:	f000 f80c 	bl	8004c3c <__malloc_unlock>
 8004c24:	e794      	b.n	8004b50 <_malloc_r+0x20>
 8004c26:	6005      	str	r5, [r0, #0]
 8004c28:	e7d6      	b.n	8004bd8 <_malloc_r+0xa8>
 8004c2a:	bf00      	nop
 8004c2c:	20000468 	.word	0x20000468

08004c30 <__malloc_lock>:
 8004c30:	4801      	ldr	r0, [pc, #4]	@ (8004c38 <__malloc_lock+0x8>)
 8004c32:	f001 bc4a 	b.w	80064ca <__retarget_lock_acquire_recursive>
 8004c36:	bf00      	nop
 8004c38:	200005ac 	.word	0x200005ac

08004c3c <__malloc_unlock>:
 8004c3c:	4801      	ldr	r0, [pc, #4]	@ (8004c44 <__malloc_unlock+0x8>)
 8004c3e:	f001 bc45 	b.w	80064cc <__retarget_lock_release_recursive>
 8004c42:	bf00      	nop
 8004c44:	200005ac 	.word	0x200005ac

08004c48 <realloc>:
 8004c48:	4b02      	ldr	r3, [pc, #8]	@ (8004c54 <realloc+0xc>)
 8004c4a:	460a      	mov	r2, r1
 8004c4c:	4601      	mov	r1, r0
 8004c4e:	6818      	ldr	r0, [r3, #0]
 8004c50:	f000 b802 	b.w	8004c58 <_realloc_r>
 8004c54:	20000190 	.word	0x20000190

08004c58 <_realloc_r>:
 8004c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c5c:	4680      	mov	r8, r0
 8004c5e:	4615      	mov	r5, r2
 8004c60:	460c      	mov	r4, r1
 8004c62:	b921      	cbnz	r1, 8004c6e <_realloc_r+0x16>
 8004c64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c68:	4611      	mov	r1, r2
 8004c6a:	f7ff bf61 	b.w	8004b30 <_malloc_r>
 8004c6e:	b92a      	cbnz	r2, 8004c7c <_realloc_r+0x24>
 8004c70:	f002 fa92 	bl	8007198 <_free_r>
 8004c74:	2400      	movs	r4, #0
 8004c76:	4620      	mov	r0, r4
 8004c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c7c:	f003 fad4 	bl	8008228 <_malloc_usable_size_r>
 8004c80:	4285      	cmp	r5, r0
 8004c82:	4606      	mov	r6, r0
 8004c84:	d802      	bhi.n	8004c8c <_realloc_r+0x34>
 8004c86:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004c8a:	d8f4      	bhi.n	8004c76 <_realloc_r+0x1e>
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	4640      	mov	r0, r8
 8004c90:	f7ff ff4e 	bl	8004b30 <_malloc_r>
 8004c94:	4607      	mov	r7, r0
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d0ec      	beq.n	8004c74 <_realloc_r+0x1c>
 8004c9a:	42b5      	cmp	r5, r6
 8004c9c:	462a      	mov	r2, r5
 8004c9e:	4621      	mov	r1, r4
 8004ca0:	bf28      	it	cs
 8004ca2:	4632      	movcs	r2, r6
 8004ca4:	f001 fc13 	bl	80064ce <memcpy>
 8004ca8:	4621      	mov	r1, r4
 8004caa:	4640      	mov	r0, r8
 8004cac:	f002 fa74 	bl	8007198 <_free_r>
 8004cb0:	463c      	mov	r4, r7
 8004cb2:	e7e0      	b.n	8004c76 <_realloc_r+0x1e>

08004cb4 <sulp>:
 8004cb4:	b570      	push	{r4, r5, r6, lr}
 8004cb6:	4604      	mov	r4, r0
 8004cb8:	460d      	mov	r5, r1
 8004cba:	ec45 4b10 	vmov	d0, r4, r5
 8004cbe:	4616      	mov	r6, r2
 8004cc0:	f003 f974 	bl	8007fac <__ulp>
 8004cc4:	ec51 0b10 	vmov	r0, r1, d0
 8004cc8:	b17e      	cbz	r6, 8004cea <sulp+0x36>
 8004cca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004cce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	dd09      	ble.n	8004cea <sulp+0x36>
 8004cd6:	051b      	lsls	r3, r3, #20
 8004cd8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004cdc:	2400      	movs	r4, #0
 8004cde:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004ce2:	4622      	mov	r2, r4
 8004ce4:	462b      	mov	r3, r5
 8004ce6:	f7fb fcb7 	bl	8000658 <__aeabi_dmul>
 8004cea:	ec41 0b10 	vmov	d0, r0, r1
 8004cee:	bd70      	pop	{r4, r5, r6, pc}

08004cf0 <_strtod_l>:
 8004cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cf4:	b09f      	sub	sp, #124	@ 0x7c
 8004cf6:	460c      	mov	r4, r1
 8004cf8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	921a      	str	r2, [sp, #104]	@ 0x68
 8004cfe:	9005      	str	r0, [sp, #20]
 8004d00:	f04f 0a00 	mov.w	sl, #0
 8004d04:	f04f 0b00 	mov.w	fp, #0
 8004d08:	460a      	mov	r2, r1
 8004d0a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004d0c:	7811      	ldrb	r1, [r2, #0]
 8004d0e:	292b      	cmp	r1, #43	@ 0x2b
 8004d10:	d04a      	beq.n	8004da8 <_strtod_l+0xb8>
 8004d12:	d838      	bhi.n	8004d86 <_strtod_l+0x96>
 8004d14:	290d      	cmp	r1, #13
 8004d16:	d832      	bhi.n	8004d7e <_strtod_l+0x8e>
 8004d18:	2908      	cmp	r1, #8
 8004d1a:	d832      	bhi.n	8004d82 <_strtod_l+0x92>
 8004d1c:	2900      	cmp	r1, #0
 8004d1e:	d03b      	beq.n	8004d98 <_strtod_l+0xa8>
 8004d20:	2200      	movs	r2, #0
 8004d22:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004d24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004d26:	782a      	ldrb	r2, [r5, #0]
 8004d28:	2a30      	cmp	r2, #48	@ 0x30
 8004d2a:	f040 80b3 	bne.w	8004e94 <_strtod_l+0x1a4>
 8004d2e:	786a      	ldrb	r2, [r5, #1]
 8004d30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004d34:	2a58      	cmp	r2, #88	@ 0x58
 8004d36:	d16e      	bne.n	8004e16 <_strtod_l+0x126>
 8004d38:	9302      	str	r3, [sp, #8]
 8004d3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d3c:	9301      	str	r3, [sp, #4]
 8004d3e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	4a8e      	ldr	r2, [pc, #568]	@ (8004f7c <_strtod_l+0x28c>)
 8004d44:	9805      	ldr	r0, [sp, #20]
 8004d46:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004d48:	a919      	add	r1, sp, #100	@ 0x64
 8004d4a:	f002 fad7 	bl	80072fc <__gethex>
 8004d4e:	f010 060f 	ands.w	r6, r0, #15
 8004d52:	4604      	mov	r4, r0
 8004d54:	d005      	beq.n	8004d62 <_strtod_l+0x72>
 8004d56:	2e06      	cmp	r6, #6
 8004d58:	d128      	bne.n	8004dac <_strtod_l+0xbc>
 8004d5a:	3501      	adds	r5, #1
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004d60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 858e 	bne.w	8005886 <_strtod_l+0xb96>
 8004d6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d6c:	b1cb      	cbz	r3, 8004da2 <_strtod_l+0xb2>
 8004d6e:	4652      	mov	r2, sl
 8004d70:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004d74:	ec43 2b10 	vmov	d0, r2, r3
 8004d78:	b01f      	add	sp, #124	@ 0x7c
 8004d7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d7e:	2920      	cmp	r1, #32
 8004d80:	d1ce      	bne.n	8004d20 <_strtod_l+0x30>
 8004d82:	3201      	adds	r2, #1
 8004d84:	e7c1      	b.n	8004d0a <_strtod_l+0x1a>
 8004d86:	292d      	cmp	r1, #45	@ 0x2d
 8004d88:	d1ca      	bne.n	8004d20 <_strtod_l+0x30>
 8004d8a:	2101      	movs	r1, #1
 8004d8c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004d8e:	1c51      	adds	r1, r2, #1
 8004d90:	9119      	str	r1, [sp, #100]	@ 0x64
 8004d92:	7852      	ldrb	r2, [r2, #1]
 8004d94:	2a00      	cmp	r2, #0
 8004d96:	d1c5      	bne.n	8004d24 <_strtod_l+0x34>
 8004d98:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004d9a:	9419      	str	r4, [sp, #100]	@ 0x64
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f040 8570 	bne.w	8005882 <_strtod_l+0xb92>
 8004da2:	4652      	mov	r2, sl
 8004da4:	465b      	mov	r3, fp
 8004da6:	e7e5      	b.n	8004d74 <_strtod_l+0x84>
 8004da8:	2100      	movs	r1, #0
 8004daa:	e7ef      	b.n	8004d8c <_strtod_l+0x9c>
 8004dac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004dae:	b13a      	cbz	r2, 8004dc0 <_strtod_l+0xd0>
 8004db0:	2135      	movs	r1, #53	@ 0x35
 8004db2:	a81c      	add	r0, sp, #112	@ 0x70
 8004db4:	f003 f9f4 	bl	80081a0 <__copybits>
 8004db8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004dba:	9805      	ldr	r0, [sp, #20]
 8004dbc:	f002 fdc2 	bl	8007944 <_Bfree>
 8004dc0:	3e01      	subs	r6, #1
 8004dc2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004dc4:	2e04      	cmp	r6, #4
 8004dc6:	d806      	bhi.n	8004dd6 <_strtod_l+0xe6>
 8004dc8:	e8df f006 	tbb	[pc, r6]
 8004dcc:	201d0314 	.word	0x201d0314
 8004dd0:	14          	.byte	0x14
 8004dd1:	00          	.byte	0x00
 8004dd2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004dd6:	05e1      	lsls	r1, r4, #23
 8004dd8:	bf48      	it	mi
 8004dda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004dde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004de2:	0d1b      	lsrs	r3, r3, #20
 8004de4:	051b      	lsls	r3, r3, #20
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1bb      	bne.n	8004d62 <_strtod_l+0x72>
 8004dea:	f001 fb43 	bl	8006474 <__errno>
 8004dee:	2322      	movs	r3, #34	@ 0x22
 8004df0:	6003      	str	r3, [r0, #0]
 8004df2:	e7b6      	b.n	8004d62 <_strtod_l+0x72>
 8004df4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004df8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004dfc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004e00:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004e04:	e7e7      	b.n	8004dd6 <_strtod_l+0xe6>
 8004e06:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8004f84 <_strtod_l+0x294>
 8004e0a:	e7e4      	b.n	8004dd6 <_strtod_l+0xe6>
 8004e0c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004e10:	f04f 3aff 	mov.w	sl, #4294967295
 8004e14:	e7df      	b.n	8004dd6 <_strtod_l+0xe6>
 8004e16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e18:	1c5a      	adds	r2, r3, #1
 8004e1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e1c:	785b      	ldrb	r3, [r3, #1]
 8004e1e:	2b30      	cmp	r3, #48	@ 0x30
 8004e20:	d0f9      	beq.n	8004e16 <_strtod_l+0x126>
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d09d      	beq.n	8004d62 <_strtod_l+0x72>
 8004e26:	2301      	movs	r3, #1
 8004e28:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004e2c:	930c      	str	r3, [sp, #48]	@ 0x30
 8004e2e:	2300      	movs	r3, #0
 8004e30:	9308      	str	r3, [sp, #32]
 8004e32:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e34:	461f      	mov	r7, r3
 8004e36:	220a      	movs	r2, #10
 8004e38:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004e3a:	7805      	ldrb	r5, [r0, #0]
 8004e3c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004e40:	b2d9      	uxtb	r1, r3
 8004e42:	2909      	cmp	r1, #9
 8004e44:	d928      	bls.n	8004e98 <_strtod_l+0x1a8>
 8004e46:	494e      	ldr	r1, [pc, #312]	@ (8004f80 <_strtod_l+0x290>)
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f001 faa6 	bl	800639a <strncmp>
 8004e4e:	2800      	cmp	r0, #0
 8004e50:	d032      	beq.n	8004eb8 <_strtod_l+0x1c8>
 8004e52:	2000      	movs	r0, #0
 8004e54:	462a      	mov	r2, r5
 8004e56:	4681      	mov	r9, r0
 8004e58:	463d      	mov	r5, r7
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2a65      	cmp	r2, #101	@ 0x65
 8004e5e:	d001      	beq.n	8004e64 <_strtod_l+0x174>
 8004e60:	2a45      	cmp	r2, #69	@ 0x45
 8004e62:	d114      	bne.n	8004e8e <_strtod_l+0x19e>
 8004e64:	b91d      	cbnz	r5, 8004e6e <_strtod_l+0x17e>
 8004e66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e68:	4302      	orrs	r2, r0
 8004e6a:	d095      	beq.n	8004d98 <_strtod_l+0xa8>
 8004e6c:	2500      	movs	r5, #0
 8004e6e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004e70:	1c62      	adds	r2, r4, #1
 8004e72:	9219      	str	r2, [sp, #100]	@ 0x64
 8004e74:	7862      	ldrb	r2, [r4, #1]
 8004e76:	2a2b      	cmp	r2, #43	@ 0x2b
 8004e78:	d077      	beq.n	8004f6a <_strtod_l+0x27a>
 8004e7a:	2a2d      	cmp	r2, #45	@ 0x2d
 8004e7c:	d07b      	beq.n	8004f76 <_strtod_l+0x286>
 8004e7e:	f04f 0c00 	mov.w	ip, #0
 8004e82:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004e86:	2909      	cmp	r1, #9
 8004e88:	f240 8082 	bls.w	8004f90 <_strtod_l+0x2a0>
 8004e8c:	9419      	str	r4, [sp, #100]	@ 0x64
 8004e8e:	f04f 0800 	mov.w	r8, #0
 8004e92:	e0a2      	b.n	8004fda <_strtod_l+0x2ea>
 8004e94:	2300      	movs	r3, #0
 8004e96:	e7c7      	b.n	8004e28 <_strtod_l+0x138>
 8004e98:	2f08      	cmp	r7, #8
 8004e9a:	bfd5      	itete	le
 8004e9c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004e9e:	9908      	ldrgt	r1, [sp, #32]
 8004ea0:	fb02 3301 	mlale	r3, r2, r1, r3
 8004ea4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004ea8:	f100 0001 	add.w	r0, r0, #1
 8004eac:	bfd4      	ite	le
 8004eae:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004eb0:	9308      	strgt	r3, [sp, #32]
 8004eb2:	3701      	adds	r7, #1
 8004eb4:	9019      	str	r0, [sp, #100]	@ 0x64
 8004eb6:	e7bf      	b.n	8004e38 <_strtod_l+0x148>
 8004eb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ebe:	785a      	ldrb	r2, [r3, #1]
 8004ec0:	b37f      	cbz	r7, 8004f22 <_strtod_l+0x232>
 8004ec2:	4681      	mov	r9, r0
 8004ec4:	463d      	mov	r5, r7
 8004ec6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004eca:	2b09      	cmp	r3, #9
 8004ecc:	d912      	bls.n	8004ef4 <_strtod_l+0x204>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e7c4      	b.n	8004e5c <_strtod_l+0x16c>
 8004ed2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ed8:	785a      	ldrb	r2, [r3, #1]
 8004eda:	3001      	adds	r0, #1
 8004edc:	2a30      	cmp	r2, #48	@ 0x30
 8004ede:	d0f8      	beq.n	8004ed2 <_strtod_l+0x1e2>
 8004ee0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004ee4:	2b08      	cmp	r3, #8
 8004ee6:	f200 84d3 	bhi.w	8005890 <_strtod_l+0xba0>
 8004eea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004eec:	930c      	str	r3, [sp, #48]	@ 0x30
 8004eee:	4681      	mov	r9, r0
 8004ef0:	2000      	movs	r0, #0
 8004ef2:	4605      	mov	r5, r0
 8004ef4:	3a30      	subs	r2, #48	@ 0x30
 8004ef6:	f100 0301 	add.w	r3, r0, #1
 8004efa:	d02a      	beq.n	8004f52 <_strtod_l+0x262>
 8004efc:	4499      	add	r9, r3
 8004efe:	eb00 0c05 	add.w	ip, r0, r5
 8004f02:	462b      	mov	r3, r5
 8004f04:	210a      	movs	r1, #10
 8004f06:	4563      	cmp	r3, ip
 8004f08:	d10d      	bne.n	8004f26 <_strtod_l+0x236>
 8004f0a:	1c69      	adds	r1, r5, #1
 8004f0c:	4401      	add	r1, r0
 8004f0e:	4428      	add	r0, r5
 8004f10:	2808      	cmp	r0, #8
 8004f12:	dc16      	bgt.n	8004f42 <_strtod_l+0x252>
 8004f14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004f16:	230a      	movs	r3, #10
 8004f18:	fb03 2300 	mla	r3, r3, r0, r2
 8004f1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f1e:	2300      	movs	r3, #0
 8004f20:	e018      	b.n	8004f54 <_strtod_l+0x264>
 8004f22:	4638      	mov	r0, r7
 8004f24:	e7da      	b.n	8004edc <_strtod_l+0x1ec>
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	f103 0301 	add.w	r3, r3, #1
 8004f2c:	dc03      	bgt.n	8004f36 <_strtod_l+0x246>
 8004f2e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004f30:	434e      	muls	r6, r1
 8004f32:	960a      	str	r6, [sp, #40]	@ 0x28
 8004f34:	e7e7      	b.n	8004f06 <_strtod_l+0x216>
 8004f36:	2b10      	cmp	r3, #16
 8004f38:	bfde      	ittt	le
 8004f3a:	9e08      	ldrle	r6, [sp, #32]
 8004f3c:	434e      	mulle	r6, r1
 8004f3e:	9608      	strle	r6, [sp, #32]
 8004f40:	e7e1      	b.n	8004f06 <_strtod_l+0x216>
 8004f42:	280f      	cmp	r0, #15
 8004f44:	dceb      	bgt.n	8004f1e <_strtod_l+0x22e>
 8004f46:	9808      	ldr	r0, [sp, #32]
 8004f48:	230a      	movs	r3, #10
 8004f4a:	fb03 2300 	mla	r3, r3, r0, r2
 8004f4e:	9308      	str	r3, [sp, #32]
 8004f50:	e7e5      	b.n	8004f1e <_strtod_l+0x22e>
 8004f52:	4629      	mov	r1, r5
 8004f54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004f56:	1c50      	adds	r0, r2, #1
 8004f58:	9019      	str	r0, [sp, #100]	@ 0x64
 8004f5a:	7852      	ldrb	r2, [r2, #1]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	460d      	mov	r5, r1
 8004f60:	e7b1      	b.n	8004ec6 <_strtod_l+0x1d6>
 8004f62:	f04f 0900 	mov.w	r9, #0
 8004f66:	2301      	movs	r3, #1
 8004f68:	e77d      	b.n	8004e66 <_strtod_l+0x176>
 8004f6a:	f04f 0c00 	mov.w	ip, #0
 8004f6e:	1ca2      	adds	r2, r4, #2
 8004f70:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f72:	78a2      	ldrb	r2, [r4, #2]
 8004f74:	e785      	b.n	8004e82 <_strtod_l+0x192>
 8004f76:	f04f 0c01 	mov.w	ip, #1
 8004f7a:	e7f8      	b.n	8004f6e <_strtod_l+0x27e>
 8004f7c:	08008a2c 	.word	0x08008a2c
 8004f80:	08008a14 	.word	0x08008a14
 8004f84:	7ff00000 	.word	0x7ff00000
 8004f88:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004f8a:	1c51      	adds	r1, r2, #1
 8004f8c:	9119      	str	r1, [sp, #100]	@ 0x64
 8004f8e:	7852      	ldrb	r2, [r2, #1]
 8004f90:	2a30      	cmp	r2, #48	@ 0x30
 8004f92:	d0f9      	beq.n	8004f88 <_strtod_l+0x298>
 8004f94:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8004f98:	2908      	cmp	r1, #8
 8004f9a:	f63f af78 	bhi.w	8004e8e <_strtod_l+0x19e>
 8004f9e:	3a30      	subs	r2, #48	@ 0x30
 8004fa0:	920e      	str	r2, [sp, #56]	@ 0x38
 8004fa2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fa4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8004fa6:	f04f 080a 	mov.w	r8, #10
 8004faa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8004fac:	1c56      	adds	r6, r2, #1
 8004fae:	9619      	str	r6, [sp, #100]	@ 0x64
 8004fb0:	7852      	ldrb	r2, [r2, #1]
 8004fb2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8004fb6:	f1be 0f09 	cmp.w	lr, #9
 8004fba:	d939      	bls.n	8005030 <_strtod_l+0x340>
 8004fbc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004fbe:	1a76      	subs	r6, r6, r1
 8004fc0:	2e08      	cmp	r6, #8
 8004fc2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8004fc6:	dc03      	bgt.n	8004fd0 <_strtod_l+0x2e0>
 8004fc8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004fca:	4588      	cmp	r8, r1
 8004fcc:	bfa8      	it	ge
 8004fce:	4688      	movge	r8, r1
 8004fd0:	f1bc 0f00 	cmp.w	ip, #0
 8004fd4:	d001      	beq.n	8004fda <_strtod_l+0x2ea>
 8004fd6:	f1c8 0800 	rsb	r8, r8, #0
 8004fda:	2d00      	cmp	r5, #0
 8004fdc:	d14e      	bne.n	800507c <_strtod_l+0x38c>
 8004fde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004fe0:	4308      	orrs	r0, r1
 8004fe2:	f47f aebe 	bne.w	8004d62 <_strtod_l+0x72>
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f47f aed6 	bne.w	8004d98 <_strtod_l+0xa8>
 8004fec:	2a69      	cmp	r2, #105	@ 0x69
 8004fee:	d028      	beq.n	8005042 <_strtod_l+0x352>
 8004ff0:	dc25      	bgt.n	800503e <_strtod_l+0x34e>
 8004ff2:	2a49      	cmp	r2, #73	@ 0x49
 8004ff4:	d025      	beq.n	8005042 <_strtod_l+0x352>
 8004ff6:	2a4e      	cmp	r2, #78	@ 0x4e
 8004ff8:	f47f aece 	bne.w	8004d98 <_strtod_l+0xa8>
 8004ffc:	499b      	ldr	r1, [pc, #620]	@ (800526c <_strtod_l+0x57c>)
 8004ffe:	a819      	add	r0, sp, #100	@ 0x64
 8005000:	f002 fb9e 	bl	8007740 <__match>
 8005004:	2800      	cmp	r0, #0
 8005006:	f43f aec7 	beq.w	8004d98 <_strtod_l+0xa8>
 800500a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	2b28      	cmp	r3, #40	@ 0x28
 8005010:	d12e      	bne.n	8005070 <_strtod_l+0x380>
 8005012:	4997      	ldr	r1, [pc, #604]	@ (8005270 <_strtod_l+0x580>)
 8005014:	aa1c      	add	r2, sp, #112	@ 0x70
 8005016:	a819      	add	r0, sp, #100	@ 0x64
 8005018:	f002 fba6 	bl	8007768 <__hexnan>
 800501c:	2805      	cmp	r0, #5
 800501e:	d127      	bne.n	8005070 <_strtod_l+0x380>
 8005020:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005022:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005026:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800502a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800502e:	e698      	b.n	8004d62 <_strtod_l+0x72>
 8005030:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005032:	fb08 2101 	mla	r1, r8, r1, r2
 8005036:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800503a:	920e      	str	r2, [sp, #56]	@ 0x38
 800503c:	e7b5      	b.n	8004faa <_strtod_l+0x2ba>
 800503e:	2a6e      	cmp	r2, #110	@ 0x6e
 8005040:	e7da      	b.n	8004ff8 <_strtod_l+0x308>
 8005042:	498c      	ldr	r1, [pc, #560]	@ (8005274 <_strtod_l+0x584>)
 8005044:	a819      	add	r0, sp, #100	@ 0x64
 8005046:	f002 fb7b 	bl	8007740 <__match>
 800504a:	2800      	cmp	r0, #0
 800504c:	f43f aea4 	beq.w	8004d98 <_strtod_l+0xa8>
 8005050:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005052:	4989      	ldr	r1, [pc, #548]	@ (8005278 <_strtod_l+0x588>)
 8005054:	3b01      	subs	r3, #1
 8005056:	a819      	add	r0, sp, #100	@ 0x64
 8005058:	9319      	str	r3, [sp, #100]	@ 0x64
 800505a:	f002 fb71 	bl	8007740 <__match>
 800505e:	b910      	cbnz	r0, 8005066 <_strtod_l+0x376>
 8005060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005062:	3301      	adds	r3, #1
 8005064:	9319      	str	r3, [sp, #100]	@ 0x64
 8005066:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8005288 <_strtod_l+0x598>
 800506a:	f04f 0a00 	mov.w	sl, #0
 800506e:	e678      	b.n	8004d62 <_strtod_l+0x72>
 8005070:	4882      	ldr	r0, [pc, #520]	@ (800527c <_strtod_l+0x58c>)
 8005072:	f001 fa3d 	bl	80064f0 <nan>
 8005076:	ec5b ab10 	vmov	sl, fp, d0
 800507a:	e672      	b.n	8004d62 <_strtod_l+0x72>
 800507c:	eba8 0309 	sub.w	r3, r8, r9
 8005080:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005082:	9309      	str	r3, [sp, #36]	@ 0x24
 8005084:	2f00      	cmp	r7, #0
 8005086:	bf08      	it	eq
 8005088:	462f      	moveq	r7, r5
 800508a:	2d10      	cmp	r5, #16
 800508c:	462c      	mov	r4, r5
 800508e:	bfa8      	it	ge
 8005090:	2410      	movge	r4, #16
 8005092:	f7fb fa67 	bl	8000564 <__aeabi_ui2d>
 8005096:	2d09      	cmp	r5, #9
 8005098:	4682      	mov	sl, r0
 800509a:	468b      	mov	fp, r1
 800509c:	dc13      	bgt.n	80050c6 <_strtod_l+0x3d6>
 800509e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f43f ae5e 	beq.w	8004d62 <_strtod_l+0x72>
 80050a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a8:	dd78      	ble.n	800519c <_strtod_l+0x4ac>
 80050aa:	2b16      	cmp	r3, #22
 80050ac:	dc5f      	bgt.n	800516e <_strtod_l+0x47e>
 80050ae:	4974      	ldr	r1, [pc, #464]	@ (8005280 <_strtod_l+0x590>)
 80050b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80050b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050b8:	4652      	mov	r2, sl
 80050ba:	465b      	mov	r3, fp
 80050bc:	f7fb facc 	bl	8000658 <__aeabi_dmul>
 80050c0:	4682      	mov	sl, r0
 80050c2:	468b      	mov	fp, r1
 80050c4:	e64d      	b.n	8004d62 <_strtod_l+0x72>
 80050c6:	4b6e      	ldr	r3, [pc, #440]	@ (8005280 <_strtod_l+0x590>)
 80050c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80050cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80050d0:	f7fb fac2 	bl	8000658 <__aeabi_dmul>
 80050d4:	4682      	mov	sl, r0
 80050d6:	9808      	ldr	r0, [sp, #32]
 80050d8:	468b      	mov	fp, r1
 80050da:	f7fb fa43 	bl	8000564 <__aeabi_ui2d>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	4650      	mov	r0, sl
 80050e4:	4659      	mov	r1, fp
 80050e6:	f7fb f901 	bl	80002ec <__adddf3>
 80050ea:	2d0f      	cmp	r5, #15
 80050ec:	4682      	mov	sl, r0
 80050ee:	468b      	mov	fp, r1
 80050f0:	ddd5      	ble.n	800509e <_strtod_l+0x3ae>
 80050f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050f4:	1b2c      	subs	r4, r5, r4
 80050f6:	441c      	add	r4, r3
 80050f8:	2c00      	cmp	r4, #0
 80050fa:	f340 8096 	ble.w	800522a <_strtod_l+0x53a>
 80050fe:	f014 030f 	ands.w	r3, r4, #15
 8005102:	d00a      	beq.n	800511a <_strtod_l+0x42a>
 8005104:	495e      	ldr	r1, [pc, #376]	@ (8005280 <_strtod_l+0x590>)
 8005106:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800510a:	4652      	mov	r2, sl
 800510c:	465b      	mov	r3, fp
 800510e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005112:	f7fb faa1 	bl	8000658 <__aeabi_dmul>
 8005116:	4682      	mov	sl, r0
 8005118:	468b      	mov	fp, r1
 800511a:	f034 040f 	bics.w	r4, r4, #15
 800511e:	d073      	beq.n	8005208 <_strtod_l+0x518>
 8005120:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005124:	dd48      	ble.n	80051b8 <_strtod_l+0x4c8>
 8005126:	2400      	movs	r4, #0
 8005128:	46a0      	mov	r8, r4
 800512a:	940a      	str	r4, [sp, #40]	@ 0x28
 800512c:	46a1      	mov	r9, r4
 800512e:	9a05      	ldr	r2, [sp, #20]
 8005130:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8005288 <_strtod_l+0x598>
 8005134:	2322      	movs	r3, #34	@ 0x22
 8005136:	6013      	str	r3, [r2, #0]
 8005138:	f04f 0a00 	mov.w	sl, #0
 800513c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800513e:	2b00      	cmp	r3, #0
 8005140:	f43f ae0f 	beq.w	8004d62 <_strtod_l+0x72>
 8005144:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005146:	9805      	ldr	r0, [sp, #20]
 8005148:	f002 fbfc 	bl	8007944 <_Bfree>
 800514c:	9805      	ldr	r0, [sp, #20]
 800514e:	4649      	mov	r1, r9
 8005150:	f002 fbf8 	bl	8007944 <_Bfree>
 8005154:	9805      	ldr	r0, [sp, #20]
 8005156:	4641      	mov	r1, r8
 8005158:	f002 fbf4 	bl	8007944 <_Bfree>
 800515c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800515e:	9805      	ldr	r0, [sp, #20]
 8005160:	f002 fbf0 	bl	8007944 <_Bfree>
 8005164:	9805      	ldr	r0, [sp, #20]
 8005166:	4621      	mov	r1, r4
 8005168:	f002 fbec 	bl	8007944 <_Bfree>
 800516c:	e5f9      	b.n	8004d62 <_strtod_l+0x72>
 800516e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005170:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005174:	4293      	cmp	r3, r2
 8005176:	dbbc      	blt.n	80050f2 <_strtod_l+0x402>
 8005178:	4c41      	ldr	r4, [pc, #260]	@ (8005280 <_strtod_l+0x590>)
 800517a:	f1c5 050f 	rsb	r5, r5, #15
 800517e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005182:	4652      	mov	r2, sl
 8005184:	465b      	mov	r3, fp
 8005186:	e9d1 0100 	ldrd	r0, r1, [r1]
 800518a:	f7fb fa65 	bl	8000658 <__aeabi_dmul>
 800518e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005190:	1b5d      	subs	r5, r3, r5
 8005192:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005196:	e9d4 2300 	ldrd	r2, r3, [r4]
 800519a:	e78f      	b.n	80050bc <_strtod_l+0x3cc>
 800519c:	3316      	adds	r3, #22
 800519e:	dba8      	blt.n	80050f2 <_strtod_l+0x402>
 80051a0:	4b37      	ldr	r3, [pc, #220]	@ (8005280 <_strtod_l+0x590>)
 80051a2:	eba9 0808 	sub.w	r8, r9, r8
 80051a6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80051aa:	e9d8 2300 	ldrd	r2, r3, [r8]
 80051ae:	4650      	mov	r0, sl
 80051b0:	4659      	mov	r1, fp
 80051b2:	f7fb fb7b 	bl	80008ac <__aeabi_ddiv>
 80051b6:	e783      	b.n	80050c0 <_strtod_l+0x3d0>
 80051b8:	4b32      	ldr	r3, [pc, #200]	@ (8005284 <_strtod_l+0x594>)
 80051ba:	9308      	str	r3, [sp, #32]
 80051bc:	2300      	movs	r3, #0
 80051be:	1124      	asrs	r4, r4, #4
 80051c0:	4650      	mov	r0, sl
 80051c2:	4659      	mov	r1, fp
 80051c4:	461e      	mov	r6, r3
 80051c6:	2c01      	cmp	r4, #1
 80051c8:	dc21      	bgt.n	800520e <_strtod_l+0x51e>
 80051ca:	b10b      	cbz	r3, 80051d0 <_strtod_l+0x4e0>
 80051cc:	4682      	mov	sl, r0
 80051ce:	468b      	mov	fp, r1
 80051d0:	492c      	ldr	r1, [pc, #176]	@ (8005284 <_strtod_l+0x594>)
 80051d2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80051d6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80051da:	4652      	mov	r2, sl
 80051dc:	465b      	mov	r3, fp
 80051de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051e2:	f7fb fa39 	bl	8000658 <__aeabi_dmul>
 80051e6:	4b28      	ldr	r3, [pc, #160]	@ (8005288 <_strtod_l+0x598>)
 80051e8:	460a      	mov	r2, r1
 80051ea:	400b      	ands	r3, r1
 80051ec:	4927      	ldr	r1, [pc, #156]	@ (800528c <_strtod_l+0x59c>)
 80051ee:	428b      	cmp	r3, r1
 80051f0:	4682      	mov	sl, r0
 80051f2:	d898      	bhi.n	8005126 <_strtod_l+0x436>
 80051f4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80051f8:	428b      	cmp	r3, r1
 80051fa:	bf86      	itte	hi
 80051fc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8005290 <_strtod_l+0x5a0>
 8005200:	f04f 3aff 	movhi.w	sl, #4294967295
 8005204:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005208:	2300      	movs	r3, #0
 800520a:	9308      	str	r3, [sp, #32]
 800520c:	e07a      	b.n	8005304 <_strtod_l+0x614>
 800520e:	07e2      	lsls	r2, r4, #31
 8005210:	d505      	bpl.n	800521e <_strtod_l+0x52e>
 8005212:	9b08      	ldr	r3, [sp, #32]
 8005214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005218:	f7fb fa1e 	bl	8000658 <__aeabi_dmul>
 800521c:	2301      	movs	r3, #1
 800521e:	9a08      	ldr	r2, [sp, #32]
 8005220:	3208      	adds	r2, #8
 8005222:	3601      	adds	r6, #1
 8005224:	1064      	asrs	r4, r4, #1
 8005226:	9208      	str	r2, [sp, #32]
 8005228:	e7cd      	b.n	80051c6 <_strtod_l+0x4d6>
 800522a:	d0ed      	beq.n	8005208 <_strtod_l+0x518>
 800522c:	4264      	negs	r4, r4
 800522e:	f014 020f 	ands.w	r2, r4, #15
 8005232:	d00a      	beq.n	800524a <_strtod_l+0x55a>
 8005234:	4b12      	ldr	r3, [pc, #72]	@ (8005280 <_strtod_l+0x590>)
 8005236:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800523a:	4650      	mov	r0, sl
 800523c:	4659      	mov	r1, fp
 800523e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005242:	f7fb fb33 	bl	80008ac <__aeabi_ddiv>
 8005246:	4682      	mov	sl, r0
 8005248:	468b      	mov	fp, r1
 800524a:	1124      	asrs	r4, r4, #4
 800524c:	d0dc      	beq.n	8005208 <_strtod_l+0x518>
 800524e:	2c1f      	cmp	r4, #31
 8005250:	dd20      	ble.n	8005294 <_strtod_l+0x5a4>
 8005252:	2400      	movs	r4, #0
 8005254:	46a0      	mov	r8, r4
 8005256:	940a      	str	r4, [sp, #40]	@ 0x28
 8005258:	46a1      	mov	r9, r4
 800525a:	9a05      	ldr	r2, [sp, #20]
 800525c:	2322      	movs	r3, #34	@ 0x22
 800525e:	f04f 0a00 	mov.w	sl, #0
 8005262:	f04f 0b00 	mov.w	fp, #0
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e768      	b.n	800513c <_strtod_l+0x44c>
 800526a:	bf00      	nop
 800526c:	08008b76 	.word	0x08008b76
 8005270:	08008a18 	.word	0x08008a18
 8005274:	08008b6e 	.word	0x08008b6e
 8005278:	08008ba8 	.word	0x08008ba8
 800527c:	08008e23 	.word	0x08008e23
 8005280:	08008d20 	.word	0x08008d20
 8005284:	08008cf8 	.word	0x08008cf8
 8005288:	7ff00000 	.word	0x7ff00000
 800528c:	7ca00000 	.word	0x7ca00000
 8005290:	7fefffff 	.word	0x7fefffff
 8005294:	f014 0310 	ands.w	r3, r4, #16
 8005298:	bf18      	it	ne
 800529a:	236a      	movne	r3, #106	@ 0x6a
 800529c:	4ea9      	ldr	r6, [pc, #676]	@ (8005544 <_strtod_l+0x854>)
 800529e:	9308      	str	r3, [sp, #32]
 80052a0:	4650      	mov	r0, sl
 80052a2:	4659      	mov	r1, fp
 80052a4:	2300      	movs	r3, #0
 80052a6:	07e2      	lsls	r2, r4, #31
 80052a8:	d504      	bpl.n	80052b4 <_strtod_l+0x5c4>
 80052aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80052ae:	f7fb f9d3 	bl	8000658 <__aeabi_dmul>
 80052b2:	2301      	movs	r3, #1
 80052b4:	1064      	asrs	r4, r4, #1
 80052b6:	f106 0608 	add.w	r6, r6, #8
 80052ba:	d1f4      	bne.n	80052a6 <_strtod_l+0x5b6>
 80052bc:	b10b      	cbz	r3, 80052c2 <_strtod_l+0x5d2>
 80052be:	4682      	mov	sl, r0
 80052c0:	468b      	mov	fp, r1
 80052c2:	9b08      	ldr	r3, [sp, #32]
 80052c4:	b1b3      	cbz	r3, 80052f4 <_strtod_l+0x604>
 80052c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80052ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	4659      	mov	r1, fp
 80052d2:	dd0f      	ble.n	80052f4 <_strtod_l+0x604>
 80052d4:	2b1f      	cmp	r3, #31
 80052d6:	dd55      	ble.n	8005384 <_strtod_l+0x694>
 80052d8:	2b34      	cmp	r3, #52	@ 0x34
 80052da:	bfde      	ittt	le
 80052dc:	f04f 33ff 	movle.w	r3, #4294967295
 80052e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80052e4:	4093      	lslle	r3, r2
 80052e6:	f04f 0a00 	mov.w	sl, #0
 80052ea:	bfcc      	ite	gt
 80052ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80052f0:	ea03 0b01 	andle.w	fp, r3, r1
 80052f4:	2200      	movs	r2, #0
 80052f6:	2300      	movs	r3, #0
 80052f8:	4650      	mov	r0, sl
 80052fa:	4659      	mov	r1, fp
 80052fc:	f7fb fc14 	bl	8000b28 <__aeabi_dcmpeq>
 8005300:	2800      	cmp	r0, #0
 8005302:	d1a6      	bne.n	8005252 <_strtod_l+0x562>
 8005304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800530a:	9805      	ldr	r0, [sp, #20]
 800530c:	462b      	mov	r3, r5
 800530e:	463a      	mov	r2, r7
 8005310:	f002 fb80 	bl	8007a14 <__s2b>
 8005314:	900a      	str	r0, [sp, #40]	@ 0x28
 8005316:	2800      	cmp	r0, #0
 8005318:	f43f af05 	beq.w	8005126 <_strtod_l+0x436>
 800531c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800531e:	2a00      	cmp	r2, #0
 8005320:	eba9 0308 	sub.w	r3, r9, r8
 8005324:	bfa8      	it	ge
 8005326:	2300      	movge	r3, #0
 8005328:	9312      	str	r3, [sp, #72]	@ 0x48
 800532a:	2400      	movs	r4, #0
 800532c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005330:	9316      	str	r3, [sp, #88]	@ 0x58
 8005332:	46a0      	mov	r8, r4
 8005334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005336:	9805      	ldr	r0, [sp, #20]
 8005338:	6859      	ldr	r1, [r3, #4]
 800533a:	f002 fac3 	bl	80078c4 <_Balloc>
 800533e:	4681      	mov	r9, r0
 8005340:	2800      	cmp	r0, #0
 8005342:	f43f aef4 	beq.w	800512e <_strtod_l+0x43e>
 8005346:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005348:	691a      	ldr	r2, [r3, #16]
 800534a:	3202      	adds	r2, #2
 800534c:	f103 010c 	add.w	r1, r3, #12
 8005350:	0092      	lsls	r2, r2, #2
 8005352:	300c      	adds	r0, #12
 8005354:	f001 f8bb 	bl	80064ce <memcpy>
 8005358:	ec4b ab10 	vmov	d0, sl, fp
 800535c:	9805      	ldr	r0, [sp, #20]
 800535e:	aa1c      	add	r2, sp, #112	@ 0x70
 8005360:	a91b      	add	r1, sp, #108	@ 0x6c
 8005362:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005366:	f002 fe91 	bl	800808c <__d2b>
 800536a:	901a      	str	r0, [sp, #104]	@ 0x68
 800536c:	2800      	cmp	r0, #0
 800536e:	f43f aede 	beq.w	800512e <_strtod_l+0x43e>
 8005372:	9805      	ldr	r0, [sp, #20]
 8005374:	2101      	movs	r1, #1
 8005376:	f002 fbe3 	bl	8007b40 <__i2b>
 800537a:	4680      	mov	r8, r0
 800537c:	b948      	cbnz	r0, 8005392 <_strtod_l+0x6a2>
 800537e:	f04f 0800 	mov.w	r8, #0
 8005382:	e6d4      	b.n	800512e <_strtod_l+0x43e>
 8005384:	f04f 32ff 	mov.w	r2, #4294967295
 8005388:	fa02 f303 	lsl.w	r3, r2, r3
 800538c:	ea03 0a0a 	and.w	sl, r3, sl
 8005390:	e7b0      	b.n	80052f4 <_strtod_l+0x604>
 8005392:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005394:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005396:	2d00      	cmp	r5, #0
 8005398:	bfab      	itete	ge
 800539a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800539c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800539e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80053a0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80053a2:	bfac      	ite	ge
 80053a4:	18ef      	addge	r7, r5, r3
 80053a6:	1b5e      	sublt	r6, r3, r5
 80053a8:	9b08      	ldr	r3, [sp, #32]
 80053aa:	1aed      	subs	r5, r5, r3
 80053ac:	4415      	add	r5, r2
 80053ae:	4b66      	ldr	r3, [pc, #408]	@ (8005548 <_strtod_l+0x858>)
 80053b0:	3d01      	subs	r5, #1
 80053b2:	429d      	cmp	r5, r3
 80053b4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80053b8:	da50      	bge.n	800545c <_strtod_l+0x76c>
 80053ba:	1b5b      	subs	r3, r3, r5
 80053bc:	2b1f      	cmp	r3, #31
 80053be:	eba2 0203 	sub.w	r2, r2, r3
 80053c2:	f04f 0101 	mov.w	r1, #1
 80053c6:	dc3d      	bgt.n	8005444 <_strtod_l+0x754>
 80053c8:	fa01 f303 	lsl.w	r3, r1, r3
 80053cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80053ce:	2300      	movs	r3, #0
 80053d0:	9310      	str	r3, [sp, #64]	@ 0x40
 80053d2:	18bd      	adds	r5, r7, r2
 80053d4:	9b08      	ldr	r3, [sp, #32]
 80053d6:	42af      	cmp	r7, r5
 80053d8:	4416      	add	r6, r2
 80053da:	441e      	add	r6, r3
 80053dc:	463b      	mov	r3, r7
 80053de:	bfa8      	it	ge
 80053e0:	462b      	movge	r3, r5
 80053e2:	42b3      	cmp	r3, r6
 80053e4:	bfa8      	it	ge
 80053e6:	4633      	movge	r3, r6
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	bfc2      	ittt	gt
 80053ec:	1aed      	subgt	r5, r5, r3
 80053ee:	1af6      	subgt	r6, r6, r3
 80053f0:	1aff      	subgt	r7, r7, r3
 80053f2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	dd16      	ble.n	8005426 <_strtod_l+0x736>
 80053f8:	4641      	mov	r1, r8
 80053fa:	9805      	ldr	r0, [sp, #20]
 80053fc:	461a      	mov	r2, r3
 80053fe:	f002 fc5f 	bl	8007cc0 <__pow5mult>
 8005402:	4680      	mov	r8, r0
 8005404:	2800      	cmp	r0, #0
 8005406:	d0ba      	beq.n	800537e <_strtod_l+0x68e>
 8005408:	4601      	mov	r1, r0
 800540a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800540c:	9805      	ldr	r0, [sp, #20]
 800540e:	f002 fbad 	bl	8007b6c <__multiply>
 8005412:	900e      	str	r0, [sp, #56]	@ 0x38
 8005414:	2800      	cmp	r0, #0
 8005416:	f43f ae8a 	beq.w	800512e <_strtod_l+0x43e>
 800541a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800541c:	9805      	ldr	r0, [sp, #20]
 800541e:	f002 fa91 	bl	8007944 <_Bfree>
 8005422:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005424:	931a      	str	r3, [sp, #104]	@ 0x68
 8005426:	2d00      	cmp	r5, #0
 8005428:	dc1d      	bgt.n	8005466 <_strtod_l+0x776>
 800542a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800542c:	2b00      	cmp	r3, #0
 800542e:	dd23      	ble.n	8005478 <_strtod_l+0x788>
 8005430:	4649      	mov	r1, r9
 8005432:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005434:	9805      	ldr	r0, [sp, #20]
 8005436:	f002 fc43 	bl	8007cc0 <__pow5mult>
 800543a:	4681      	mov	r9, r0
 800543c:	b9e0      	cbnz	r0, 8005478 <_strtod_l+0x788>
 800543e:	f04f 0900 	mov.w	r9, #0
 8005442:	e674      	b.n	800512e <_strtod_l+0x43e>
 8005444:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005448:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800544c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005450:	35e2      	adds	r5, #226	@ 0xe2
 8005452:	fa01 f305 	lsl.w	r3, r1, r5
 8005456:	9310      	str	r3, [sp, #64]	@ 0x40
 8005458:	9113      	str	r1, [sp, #76]	@ 0x4c
 800545a:	e7ba      	b.n	80053d2 <_strtod_l+0x6e2>
 800545c:	2300      	movs	r3, #0
 800545e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005460:	2301      	movs	r3, #1
 8005462:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005464:	e7b5      	b.n	80053d2 <_strtod_l+0x6e2>
 8005466:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005468:	9805      	ldr	r0, [sp, #20]
 800546a:	462a      	mov	r2, r5
 800546c:	f002 fc82 	bl	8007d74 <__lshift>
 8005470:	901a      	str	r0, [sp, #104]	@ 0x68
 8005472:	2800      	cmp	r0, #0
 8005474:	d1d9      	bne.n	800542a <_strtod_l+0x73a>
 8005476:	e65a      	b.n	800512e <_strtod_l+0x43e>
 8005478:	2e00      	cmp	r6, #0
 800547a:	dd07      	ble.n	800548c <_strtod_l+0x79c>
 800547c:	4649      	mov	r1, r9
 800547e:	9805      	ldr	r0, [sp, #20]
 8005480:	4632      	mov	r2, r6
 8005482:	f002 fc77 	bl	8007d74 <__lshift>
 8005486:	4681      	mov	r9, r0
 8005488:	2800      	cmp	r0, #0
 800548a:	d0d8      	beq.n	800543e <_strtod_l+0x74e>
 800548c:	2f00      	cmp	r7, #0
 800548e:	dd08      	ble.n	80054a2 <_strtod_l+0x7b2>
 8005490:	4641      	mov	r1, r8
 8005492:	9805      	ldr	r0, [sp, #20]
 8005494:	463a      	mov	r2, r7
 8005496:	f002 fc6d 	bl	8007d74 <__lshift>
 800549a:	4680      	mov	r8, r0
 800549c:	2800      	cmp	r0, #0
 800549e:	f43f ae46 	beq.w	800512e <_strtod_l+0x43e>
 80054a2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054a4:	9805      	ldr	r0, [sp, #20]
 80054a6:	464a      	mov	r2, r9
 80054a8:	f002 fcec 	bl	8007e84 <__mdiff>
 80054ac:	4604      	mov	r4, r0
 80054ae:	2800      	cmp	r0, #0
 80054b0:	f43f ae3d 	beq.w	800512e <_strtod_l+0x43e>
 80054b4:	68c3      	ldr	r3, [r0, #12]
 80054b6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80054b8:	2300      	movs	r3, #0
 80054ba:	60c3      	str	r3, [r0, #12]
 80054bc:	4641      	mov	r1, r8
 80054be:	f002 fcc5 	bl	8007e4c <__mcmp>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	da46      	bge.n	8005554 <_strtod_l+0x864>
 80054c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054c8:	ea53 030a 	orrs.w	r3, r3, sl
 80054cc:	d16c      	bne.n	80055a8 <_strtod_l+0x8b8>
 80054ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d168      	bne.n	80055a8 <_strtod_l+0x8b8>
 80054d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80054da:	0d1b      	lsrs	r3, r3, #20
 80054dc:	051b      	lsls	r3, r3, #20
 80054de:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80054e2:	d961      	bls.n	80055a8 <_strtod_l+0x8b8>
 80054e4:	6963      	ldr	r3, [r4, #20]
 80054e6:	b913      	cbnz	r3, 80054ee <_strtod_l+0x7fe>
 80054e8:	6923      	ldr	r3, [r4, #16]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	dd5c      	ble.n	80055a8 <_strtod_l+0x8b8>
 80054ee:	4621      	mov	r1, r4
 80054f0:	2201      	movs	r2, #1
 80054f2:	9805      	ldr	r0, [sp, #20]
 80054f4:	f002 fc3e 	bl	8007d74 <__lshift>
 80054f8:	4641      	mov	r1, r8
 80054fa:	4604      	mov	r4, r0
 80054fc:	f002 fca6 	bl	8007e4c <__mcmp>
 8005500:	2800      	cmp	r0, #0
 8005502:	dd51      	ble.n	80055a8 <_strtod_l+0x8b8>
 8005504:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005508:	9a08      	ldr	r2, [sp, #32]
 800550a:	0d1b      	lsrs	r3, r3, #20
 800550c:	051b      	lsls	r3, r3, #20
 800550e:	2a00      	cmp	r2, #0
 8005510:	d06b      	beq.n	80055ea <_strtod_l+0x8fa>
 8005512:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005516:	d868      	bhi.n	80055ea <_strtod_l+0x8fa>
 8005518:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800551c:	f67f ae9d 	bls.w	800525a <_strtod_l+0x56a>
 8005520:	4b0a      	ldr	r3, [pc, #40]	@ (800554c <_strtod_l+0x85c>)
 8005522:	4650      	mov	r0, sl
 8005524:	4659      	mov	r1, fp
 8005526:	2200      	movs	r2, #0
 8005528:	f7fb f896 	bl	8000658 <__aeabi_dmul>
 800552c:	4b08      	ldr	r3, [pc, #32]	@ (8005550 <_strtod_l+0x860>)
 800552e:	400b      	ands	r3, r1
 8005530:	4682      	mov	sl, r0
 8005532:	468b      	mov	fp, r1
 8005534:	2b00      	cmp	r3, #0
 8005536:	f47f ae05 	bne.w	8005144 <_strtod_l+0x454>
 800553a:	9a05      	ldr	r2, [sp, #20]
 800553c:	2322      	movs	r3, #34	@ 0x22
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	e600      	b.n	8005144 <_strtod_l+0x454>
 8005542:	bf00      	nop
 8005544:	08008a40 	.word	0x08008a40
 8005548:	fffffc02 	.word	0xfffffc02
 800554c:	39500000 	.word	0x39500000
 8005550:	7ff00000 	.word	0x7ff00000
 8005554:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005558:	d165      	bne.n	8005626 <_strtod_l+0x936>
 800555a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800555c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005560:	b35a      	cbz	r2, 80055ba <_strtod_l+0x8ca>
 8005562:	4a9f      	ldr	r2, [pc, #636]	@ (80057e0 <_strtod_l+0xaf0>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d12b      	bne.n	80055c0 <_strtod_l+0x8d0>
 8005568:	9b08      	ldr	r3, [sp, #32]
 800556a:	4651      	mov	r1, sl
 800556c:	b303      	cbz	r3, 80055b0 <_strtod_l+0x8c0>
 800556e:	4b9d      	ldr	r3, [pc, #628]	@ (80057e4 <_strtod_l+0xaf4>)
 8005570:	465a      	mov	r2, fp
 8005572:	4013      	ands	r3, r2
 8005574:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005578:	f04f 32ff 	mov.w	r2, #4294967295
 800557c:	d81b      	bhi.n	80055b6 <_strtod_l+0x8c6>
 800557e:	0d1b      	lsrs	r3, r3, #20
 8005580:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005584:	fa02 f303 	lsl.w	r3, r2, r3
 8005588:	4299      	cmp	r1, r3
 800558a:	d119      	bne.n	80055c0 <_strtod_l+0x8d0>
 800558c:	4b96      	ldr	r3, [pc, #600]	@ (80057e8 <_strtod_l+0xaf8>)
 800558e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005590:	429a      	cmp	r2, r3
 8005592:	d102      	bne.n	800559a <_strtod_l+0x8aa>
 8005594:	3101      	adds	r1, #1
 8005596:	f43f adca 	beq.w	800512e <_strtod_l+0x43e>
 800559a:	4b92      	ldr	r3, [pc, #584]	@ (80057e4 <_strtod_l+0xaf4>)
 800559c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800559e:	401a      	ands	r2, r3
 80055a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80055a4:	f04f 0a00 	mov.w	sl, #0
 80055a8:	9b08      	ldr	r3, [sp, #32]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d1b8      	bne.n	8005520 <_strtod_l+0x830>
 80055ae:	e5c9      	b.n	8005144 <_strtod_l+0x454>
 80055b0:	f04f 33ff 	mov.w	r3, #4294967295
 80055b4:	e7e8      	b.n	8005588 <_strtod_l+0x898>
 80055b6:	4613      	mov	r3, r2
 80055b8:	e7e6      	b.n	8005588 <_strtod_l+0x898>
 80055ba:	ea53 030a 	orrs.w	r3, r3, sl
 80055be:	d0a1      	beq.n	8005504 <_strtod_l+0x814>
 80055c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80055c2:	b1db      	cbz	r3, 80055fc <_strtod_l+0x90c>
 80055c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80055c6:	4213      	tst	r3, r2
 80055c8:	d0ee      	beq.n	80055a8 <_strtod_l+0x8b8>
 80055ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80055cc:	9a08      	ldr	r2, [sp, #32]
 80055ce:	4650      	mov	r0, sl
 80055d0:	4659      	mov	r1, fp
 80055d2:	b1bb      	cbz	r3, 8005604 <_strtod_l+0x914>
 80055d4:	f7ff fb6e 	bl	8004cb4 <sulp>
 80055d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80055dc:	ec53 2b10 	vmov	r2, r3, d0
 80055e0:	f7fa fe84 	bl	80002ec <__adddf3>
 80055e4:	4682      	mov	sl, r0
 80055e6:	468b      	mov	fp, r1
 80055e8:	e7de      	b.n	80055a8 <_strtod_l+0x8b8>
 80055ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80055ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80055f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80055f6:	f04f 3aff 	mov.w	sl, #4294967295
 80055fa:	e7d5      	b.n	80055a8 <_strtod_l+0x8b8>
 80055fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80055fe:	ea13 0f0a 	tst.w	r3, sl
 8005602:	e7e1      	b.n	80055c8 <_strtod_l+0x8d8>
 8005604:	f7ff fb56 	bl	8004cb4 <sulp>
 8005608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800560c:	ec53 2b10 	vmov	r2, r3, d0
 8005610:	f7fa fe6a 	bl	80002e8 <__aeabi_dsub>
 8005614:	2200      	movs	r2, #0
 8005616:	2300      	movs	r3, #0
 8005618:	4682      	mov	sl, r0
 800561a:	468b      	mov	fp, r1
 800561c:	f7fb fa84 	bl	8000b28 <__aeabi_dcmpeq>
 8005620:	2800      	cmp	r0, #0
 8005622:	d0c1      	beq.n	80055a8 <_strtod_l+0x8b8>
 8005624:	e619      	b.n	800525a <_strtod_l+0x56a>
 8005626:	4641      	mov	r1, r8
 8005628:	4620      	mov	r0, r4
 800562a:	f002 fd87 	bl	800813c <__ratio>
 800562e:	ec57 6b10 	vmov	r6, r7, d0
 8005632:	2200      	movs	r2, #0
 8005634:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005638:	4630      	mov	r0, r6
 800563a:	4639      	mov	r1, r7
 800563c:	f7fb fa88 	bl	8000b50 <__aeabi_dcmple>
 8005640:	2800      	cmp	r0, #0
 8005642:	d06f      	beq.n	8005724 <_strtod_l+0xa34>
 8005644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005646:	2b00      	cmp	r3, #0
 8005648:	d17a      	bne.n	8005740 <_strtod_l+0xa50>
 800564a:	f1ba 0f00 	cmp.w	sl, #0
 800564e:	d158      	bne.n	8005702 <_strtod_l+0xa12>
 8005650:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005652:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005656:	2b00      	cmp	r3, #0
 8005658:	d15a      	bne.n	8005710 <_strtod_l+0xa20>
 800565a:	4b64      	ldr	r3, [pc, #400]	@ (80057ec <_strtod_l+0xafc>)
 800565c:	2200      	movs	r2, #0
 800565e:	4630      	mov	r0, r6
 8005660:	4639      	mov	r1, r7
 8005662:	f7fb fa6b 	bl	8000b3c <__aeabi_dcmplt>
 8005666:	2800      	cmp	r0, #0
 8005668:	d159      	bne.n	800571e <_strtod_l+0xa2e>
 800566a:	4630      	mov	r0, r6
 800566c:	4639      	mov	r1, r7
 800566e:	4b60      	ldr	r3, [pc, #384]	@ (80057f0 <_strtod_l+0xb00>)
 8005670:	2200      	movs	r2, #0
 8005672:	f7fa fff1 	bl	8000658 <__aeabi_dmul>
 8005676:	4606      	mov	r6, r0
 8005678:	460f      	mov	r7, r1
 800567a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800567e:	9606      	str	r6, [sp, #24]
 8005680:	9307      	str	r3, [sp, #28]
 8005682:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005686:	4d57      	ldr	r5, [pc, #348]	@ (80057e4 <_strtod_l+0xaf4>)
 8005688:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800568c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800568e:	401d      	ands	r5, r3
 8005690:	4b58      	ldr	r3, [pc, #352]	@ (80057f4 <_strtod_l+0xb04>)
 8005692:	429d      	cmp	r5, r3
 8005694:	f040 80b2 	bne.w	80057fc <_strtod_l+0xb0c>
 8005698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800569a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800569e:	ec4b ab10 	vmov	d0, sl, fp
 80056a2:	f002 fc83 	bl	8007fac <__ulp>
 80056a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80056aa:	ec51 0b10 	vmov	r0, r1, d0
 80056ae:	f7fa ffd3 	bl	8000658 <__aeabi_dmul>
 80056b2:	4652      	mov	r2, sl
 80056b4:	465b      	mov	r3, fp
 80056b6:	f7fa fe19 	bl	80002ec <__adddf3>
 80056ba:	460b      	mov	r3, r1
 80056bc:	4949      	ldr	r1, [pc, #292]	@ (80057e4 <_strtod_l+0xaf4>)
 80056be:	4a4e      	ldr	r2, [pc, #312]	@ (80057f8 <_strtod_l+0xb08>)
 80056c0:	4019      	ands	r1, r3
 80056c2:	4291      	cmp	r1, r2
 80056c4:	4682      	mov	sl, r0
 80056c6:	d942      	bls.n	800574e <_strtod_l+0xa5e>
 80056c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80056ca:	4b47      	ldr	r3, [pc, #284]	@ (80057e8 <_strtod_l+0xaf8>)
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d103      	bne.n	80056d8 <_strtod_l+0x9e8>
 80056d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80056d2:	3301      	adds	r3, #1
 80056d4:	f43f ad2b 	beq.w	800512e <_strtod_l+0x43e>
 80056d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80057e8 <_strtod_l+0xaf8>
 80056dc:	f04f 3aff 	mov.w	sl, #4294967295
 80056e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80056e2:	9805      	ldr	r0, [sp, #20]
 80056e4:	f002 f92e 	bl	8007944 <_Bfree>
 80056e8:	9805      	ldr	r0, [sp, #20]
 80056ea:	4649      	mov	r1, r9
 80056ec:	f002 f92a 	bl	8007944 <_Bfree>
 80056f0:	9805      	ldr	r0, [sp, #20]
 80056f2:	4641      	mov	r1, r8
 80056f4:	f002 f926 	bl	8007944 <_Bfree>
 80056f8:	9805      	ldr	r0, [sp, #20]
 80056fa:	4621      	mov	r1, r4
 80056fc:	f002 f922 	bl	8007944 <_Bfree>
 8005700:	e618      	b.n	8005334 <_strtod_l+0x644>
 8005702:	f1ba 0f01 	cmp.w	sl, #1
 8005706:	d103      	bne.n	8005710 <_strtod_l+0xa20>
 8005708:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800570a:	2b00      	cmp	r3, #0
 800570c:	f43f ada5 	beq.w	800525a <_strtod_l+0x56a>
 8005710:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80057c0 <_strtod_l+0xad0>
 8005714:	4f35      	ldr	r7, [pc, #212]	@ (80057ec <_strtod_l+0xafc>)
 8005716:	ed8d 7b06 	vstr	d7, [sp, #24]
 800571a:	2600      	movs	r6, #0
 800571c:	e7b1      	b.n	8005682 <_strtod_l+0x992>
 800571e:	4f34      	ldr	r7, [pc, #208]	@ (80057f0 <_strtod_l+0xb00>)
 8005720:	2600      	movs	r6, #0
 8005722:	e7aa      	b.n	800567a <_strtod_l+0x98a>
 8005724:	4b32      	ldr	r3, [pc, #200]	@ (80057f0 <_strtod_l+0xb00>)
 8005726:	4630      	mov	r0, r6
 8005728:	4639      	mov	r1, r7
 800572a:	2200      	movs	r2, #0
 800572c:	f7fa ff94 	bl	8000658 <__aeabi_dmul>
 8005730:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005732:	4606      	mov	r6, r0
 8005734:	460f      	mov	r7, r1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d09f      	beq.n	800567a <_strtod_l+0x98a>
 800573a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800573e:	e7a0      	b.n	8005682 <_strtod_l+0x992>
 8005740:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80057c8 <_strtod_l+0xad8>
 8005744:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005748:	ec57 6b17 	vmov	r6, r7, d7
 800574c:	e799      	b.n	8005682 <_strtod_l+0x992>
 800574e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005752:	9b08      	ldr	r3, [sp, #32]
 8005754:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1c1      	bne.n	80056e0 <_strtod_l+0x9f0>
 800575c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005760:	0d1b      	lsrs	r3, r3, #20
 8005762:	051b      	lsls	r3, r3, #20
 8005764:	429d      	cmp	r5, r3
 8005766:	d1bb      	bne.n	80056e0 <_strtod_l+0x9f0>
 8005768:	4630      	mov	r0, r6
 800576a:	4639      	mov	r1, r7
 800576c:	f7fb fa84 	bl	8000c78 <__aeabi_d2lz>
 8005770:	f7fa ff44 	bl	80005fc <__aeabi_l2d>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	4630      	mov	r0, r6
 800577a:	4639      	mov	r1, r7
 800577c:	f7fa fdb4 	bl	80002e8 <__aeabi_dsub>
 8005780:	460b      	mov	r3, r1
 8005782:	4602      	mov	r2, r0
 8005784:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005788:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800578c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800578e:	ea46 060a 	orr.w	r6, r6, sl
 8005792:	431e      	orrs	r6, r3
 8005794:	d06f      	beq.n	8005876 <_strtod_l+0xb86>
 8005796:	a30e      	add	r3, pc, #56	@ (adr r3, 80057d0 <_strtod_l+0xae0>)
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f7fb f9ce 	bl	8000b3c <__aeabi_dcmplt>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	f47f accf 	bne.w	8005144 <_strtod_l+0x454>
 80057a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80057d8 <_strtod_l+0xae8>)
 80057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057b0:	f7fb f9e2 	bl	8000b78 <__aeabi_dcmpgt>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d093      	beq.n	80056e0 <_strtod_l+0x9f0>
 80057b8:	e4c4      	b.n	8005144 <_strtod_l+0x454>
 80057ba:	bf00      	nop
 80057bc:	f3af 8000 	nop.w
 80057c0:	00000000 	.word	0x00000000
 80057c4:	bff00000 	.word	0xbff00000
 80057c8:	00000000 	.word	0x00000000
 80057cc:	3ff00000 	.word	0x3ff00000
 80057d0:	94a03595 	.word	0x94a03595
 80057d4:	3fdfffff 	.word	0x3fdfffff
 80057d8:	35afe535 	.word	0x35afe535
 80057dc:	3fe00000 	.word	0x3fe00000
 80057e0:	000fffff 	.word	0x000fffff
 80057e4:	7ff00000 	.word	0x7ff00000
 80057e8:	7fefffff 	.word	0x7fefffff
 80057ec:	3ff00000 	.word	0x3ff00000
 80057f0:	3fe00000 	.word	0x3fe00000
 80057f4:	7fe00000 	.word	0x7fe00000
 80057f8:	7c9fffff 	.word	0x7c9fffff
 80057fc:	9b08      	ldr	r3, [sp, #32]
 80057fe:	b323      	cbz	r3, 800584a <_strtod_l+0xb5a>
 8005800:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005804:	d821      	bhi.n	800584a <_strtod_l+0xb5a>
 8005806:	a328      	add	r3, pc, #160	@ (adr r3, 80058a8 <_strtod_l+0xbb8>)
 8005808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800580c:	4630      	mov	r0, r6
 800580e:	4639      	mov	r1, r7
 8005810:	f7fb f99e 	bl	8000b50 <__aeabi_dcmple>
 8005814:	b1a0      	cbz	r0, 8005840 <_strtod_l+0xb50>
 8005816:	4639      	mov	r1, r7
 8005818:	4630      	mov	r0, r6
 800581a:	f7fb f9f5 	bl	8000c08 <__aeabi_d2uiz>
 800581e:	2801      	cmp	r0, #1
 8005820:	bf38      	it	cc
 8005822:	2001      	movcc	r0, #1
 8005824:	f7fa fe9e 	bl	8000564 <__aeabi_ui2d>
 8005828:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800582a:	4606      	mov	r6, r0
 800582c:	460f      	mov	r7, r1
 800582e:	b9fb      	cbnz	r3, 8005870 <_strtod_l+0xb80>
 8005830:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005834:	9014      	str	r0, [sp, #80]	@ 0x50
 8005836:	9315      	str	r3, [sp, #84]	@ 0x54
 8005838:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800583c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005840:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005842:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005846:	1b5b      	subs	r3, r3, r5
 8005848:	9311      	str	r3, [sp, #68]	@ 0x44
 800584a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800584e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005852:	f002 fbab 	bl	8007fac <__ulp>
 8005856:	4650      	mov	r0, sl
 8005858:	ec53 2b10 	vmov	r2, r3, d0
 800585c:	4659      	mov	r1, fp
 800585e:	f7fa fefb 	bl	8000658 <__aeabi_dmul>
 8005862:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005866:	f7fa fd41 	bl	80002ec <__adddf3>
 800586a:	4682      	mov	sl, r0
 800586c:	468b      	mov	fp, r1
 800586e:	e770      	b.n	8005752 <_strtod_l+0xa62>
 8005870:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005874:	e7e0      	b.n	8005838 <_strtod_l+0xb48>
 8005876:	a30e      	add	r3, pc, #56	@ (adr r3, 80058b0 <_strtod_l+0xbc0>)
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	f7fb f95e 	bl	8000b3c <__aeabi_dcmplt>
 8005880:	e798      	b.n	80057b4 <_strtod_l+0xac4>
 8005882:	2300      	movs	r3, #0
 8005884:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005886:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	f7ff ba6d 	b.w	8004d6a <_strtod_l+0x7a>
 8005890:	2a65      	cmp	r2, #101	@ 0x65
 8005892:	f43f ab66 	beq.w	8004f62 <_strtod_l+0x272>
 8005896:	2a45      	cmp	r2, #69	@ 0x45
 8005898:	f43f ab63 	beq.w	8004f62 <_strtod_l+0x272>
 800589c:	2301      	movs	r3, #1
 800589e:	f7ff bb9e 	b.w	8004fde <_strtod_l+0x2ee>
 80058a2:	bf00      	nop
 80058a4:	f3af 8000 	nop.w
 80058a8:	ffc00000 	.word	0xffc00000
 80058ac:	41dfffff 	.word	0x41dfffff
 80058b0:	94a03595 	.word	0x94a03595
 80058b4:	3fcfffff 	.word	0x3fcfffff

080058b8 <strtod>:
 80058b8:	460a      	mov	r2, r1
 80058ba:	4601      	mov	r1, r0
 80058bc:	4802      	ldr	r0, [pc, #8]	@ (80058c8 <strtod+0x10>)
 80058be:	4b03      	ldr	r3, [pc, #12]	@ (80058cc <strtod+0x14>)
 80058c0:	6800      	ldr	r0, [r0, #0]
 80058c2:	f7ff ba15 	b.w	8004cf0 <_strtod_l>
 80058c6:	bf00      	nop
 80058c8:	20000190 	.word	0x20000190
 80058cc:	20000024 	.word	0x20000024

080058d0 <__cvt>:
 80058d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058d4:	ec57 6b10 	vmov	r6, r7, d0
 80058d8:	2f00      	cmp	r7, #0
 80058da:	460c      	mov	r4, r1
 80058dc:	4619      	mov	r1, r3
 80058de:	463b      	mov	r3, r7
 80058e0:	bfbb      	ittet	lt
 80058e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80058e6:	461f      	movlt	r7, r3
 80058e8:	2300      	movge	r3, #0
 80058ea:	232d      	movlt	r3, #45	@ 0x2d
 80058ec:	700b      	strb	r3, [r1, #0]
 80058ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80058f4:	4691      	mov	r9, r2
 80058f6:	f023 0820 	bic.w	r8, r3, #32
 80058fa:	bfbc      	itt	lt
 80058fc:	4632      	movlt	r2, r6
 80058fe:	4616      	movlt	r6, r2
 8005900:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005904:	d005      	beq.n	8005912 <__cvt+0x42>
 8005906:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800590a:	d100      	bne.n	800590e <__cvt+0x3e>
 800590c:	3401      	adds	r4, #1
 800590e:	2102      	movs	r1, #2
 8005910:	e000      	b.n	8005914 <__cvt+0x44>
 8005912:	2103      	movs	r1, #3
 8005914:	ab03      	add	r3, sp, #12
 8005916:	9301      	str	r3, [sp, #4]
 8005918:	ab02      	add	r3, sp, #8
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	ec47 6b10 	vmov	d0, r6, r7
 8005920:	4653      	mov	r3, sl
 8005922:	4622      	mov	r2, r4
 8005924:	f000 fe74 	bl	8006610 <_dtoa_r>
 8005928:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800592c:	4605      	mov	r5, r0
 800592e:	d119      	bne.n	8005964 <__cvt+0x94>
 8005930:	f019 0f01 	tst.w	r9, #1
 8005934:	d00e      	beq.n	8005954 <__cvt+0x84>
 8005936:	eb00 0904 	add.w	r9, r0, r4
 800593a:	2200      	movs	r2, #0
 800593c:	2300      	movs	r3, #0
 800593e:	4630      	mov	r0, r6
 8005940:	4639      	mov	r1, r7
 8005942:	f7fb f8f1 	bl	8000b28 <__aeabi_dcmpeq>
 8005946:	b108      	cbz	r0, 800594c <__cvt+0x7c>
 8005948:	f8cd 900c 	str.w	r9, [sp, #12]
 800594c:	2230      	movs	r2, #48	@ 0x30
 800594e:	9b03      	ldr	r3, [sp, #12]
 8005950:	454b      	cmp	r3, r9
 8005952:	d31e      	bcc.n	8005992 <__cvt+0xc2>
 8005954:	9b03      	ldr	r3, [sp, #12]
 8005956:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005958:	1b5b      	subs	r3, r3, r5
 800595a:	4628      	mov	r0, r5
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	b004      	add	sp, #16
 8005960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005964:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005968:	eb00 0904 	add.w	r9, r0, r4
 800596c:	d1e5      	bne.n	800593a <__cvt+0x6a>
 800596e:	7803      	ldrb	r3, [r0, #0]
 8005970:	2b30      	cmp	r3, #48	@ 0x30
 8005972:	d10a      	bne.n	800598a <__cvt+0xba>
 8005974:	2200      	movs	r2, #0
 8005976:	2300      	movs	r3, #0
 8005978:	4630      	mov	r0, r6
 800597a:	4639      	mov	r1, r7
 800597c:	f7fb f8d4 	bl	8000b28 <__aeabi_dcmpeq>
 8005980:	b918      	cbnz	r0, 800598a <__cvt+0xba>
 8005982:	f1c4 0401 	rsb	r4, r4, #1
 8005986:	f8ca 4000 	str.w	r4, [sl]
 800598a:	f8da 3000 	ldr.w	r3, [sl]
 800598e:	4499      	add	r9, r3
 8005990:	e7d3      	b.n	800593a <__cvt+0x6a>
 8005992:	1c59      	adds	r1, r3, #1
 8005994:	9103      	str	r1, [sp, #12]
 8005996:	701a      	strb	r2, [r3, #0]
 8005998:	e7d9      	b.n	800594e <__cvt+0x7e>

0800599a <__exponent>:
 800599a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800599c:	2900      	cmp	r1, #0
 800599e:	bfba      	itte	lt
 80059a0:	4249      	neglt	r1, r1
 80059a2:	232d      	movlt	r3, #45	@ 0x2d
 80059a4:	232b      	movge	r3, #43	@ 0x2b
 80059a6:	2909      	cmp	r1, #9
 80059a8:	7002      	strb	r2, [r0, #0]
 80059aa:	7043      	strb	r3, [r0, #1]
 80059ac:	dd29      	ble.n	8005a02 <__exponent+0x68>
 80059ae:	f10d 0307 	add.w	r3, sp, #7
 80059b2:	461d      	mov	r5, r3
 80059b4:	270a      	movs	r7, #10
 80059b6:	461a      	mov	r2, r3
 80059b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80059bc:	fb07 1416 	mls	r4, r7, r6, r1
 80059c0:	3430      	adds	r4, #48	@ 0x30
 80059c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80059c6:	460c      	mov	r4, r1
 80059c8:	2c63      	cmp	r4, #99	@ 0x63
 80059ca:	f103 33ff 	add.w	r3, r3, #4294967295
 80059ce:	4631      	mov	r1, r6
 80059d0:	dcf1      	bgt.n	80059b6 <__exponent+0x1c>
 80059d2:	3130      	adds	r1, #48	@ 0x30
 80059d4:	1e94      	subs	r4, r2, #2
 80059d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80059da:	1c41      	adds	r1, r0, #1
 80059dc:	4623      	mov	r3, r4
 80059de:	42ab      	cmp	r3, r5
 80059e0:	d30a      	bcc.n	80059f8 <__exponent+0x5e>
 80059e2:	f10d 0309 	add.w	r3, sp, #9
 80059e6:	1a9b      	subs	r3, r3, r2
 80059e8:	42ac      	cmp	r4, r5
 80059ea:	bf88      	it	hi
 80059ec:	2300      	movhi	r3, #0
 80059ee:	3302      	adds	r3, #2
 80059f0:	4403      	add	r3, r0
 80059f2:	1a18      	subs	r0, r3, r0
 80059f4:	b003      	add	sp, #12
 80059f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80059fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a00:	e7ed      	b.n	80059de <__exponent+0x44>
 8005a02:	2330      	movs	r3, #48	@ 0x30
 8005a04:	3130      	adds	r1, #48	@ 0x30
 8005a06:	7083      	strb	r3, [r0, #2]
 8005a08:	70c1      	strb	r1, [r0, #3]
 8005a0a:	1d03      	adds	r3, r0, #4
 8005a0c:	e7f1      	b.n	80059f2 <__exponent+0x58>
	...

08005a10 <_printf_float>:
 8005a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a14:	b08d      	sub	sp, #52	@ 0x34
 8005a16:	460c      	mov	r4, r1
 8005a18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a1c:	4616      	mov	r6, r2
 8005a1e:	461f      	mov	r7, r3
 8005a20:	4605      	mov	r5, r0
 8005a22:	f000 fccd 	bl	80063c0 <_localeconv_r>
 8005a26:	6803      	ldr	r3, [r0, #0]
 8005a28:	9304      	str	r3, [sp, #16]
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fa fc50 	bl	80002d0 <strlen>
 8005a30:	2300      	movs	r3, #0
 8005a32:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a34:	f8d8 3000 	ldr.w	r3, [r8]
 8005a38:	9005      	str	r0, [sp, #20]
 8005a3a:	3307      	adds	r3, #7
 8005a3c:	f023 0307 	bic.w	r3, r3, #7
 8005a40:	f103 0208 	add.w	r2, r3, #8
 8005a44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a48:	f8d4 b000 	ldr.w	fp, [r4]
 8005a4c:	f8c8 2000 	str.w	r2, [r8]
 8005a50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a58:	9307      	str	r3, [sp, #28]
 8005a5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a66:	4b9c      	ldr	r3, [pc, #624]	@ (8005cd8 <_printf_float+0x2c8>)
 8005a68:	f04f 32ff 	mov.w	r2, #4294967295
 8005a6c:	f7fb f88e 	bl	8000b8c <__aeabi_dcmpun>
 8005a70:	bb70      	cbnz	r0, 8005ad0 <_printf_float+0xc0>
 8005a72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a76:	4b98      	ldr	r3, [pc, #608]	@ (8005cd8 <_printf_float+0x2c8>)
 8005a78:	f04f 32ff 	mov.w	r2, #4294967295
 8005a7c:	f7fb f868 	bl	8000b50 <__aeabi_dcmple>
 8005a80:	bb30      	cbnz	r0, 8005ad0 <_printf_float+0xc0>
 8005a82:	2200      	movs	r2, #0
 8005a84:	2300      	movs	r3, #0
 8005a86:	4640      	mov	r0, r8
 8005a88:	4649      	mov	r1, r9
 8005a8a:	f7fb f857 	bl	8000b3c <__aeabi_dcmplt>
 8005a8e:	b110      	cbz	r0, 8005a96 <_printf_float+0x86>
 8005a90:	232d      	movs	r3, #45	@ 0x2d
 8005a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a96:	4a91      	ldr	r2, [pc, #580]	@ (8005cdc <_printf_float+0x2cc>)
 8005a98:	4b91      	ldr	r3, [pc, #580]	@ (8005ce0 <_printf_float+0x2d0>)
 8005a9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005a9e:	bf94      	ite	ls
 8005aa0:	4690      	movls	r8, r2
 8005aa2:	4698      	movhi	r8, r3
 8005aa4:	2303      	movs	r3, #3
 8005aa6:	6123      	str	r3, [r4, #16]
 8005aa8:	f02b 0304 	bic.w	r3, fp, #4
 8005aac:	6023      	str	r3, [r4, #0]
 8005aae:	f04f 0900 	mov.w	r9, #0
 8005ab2:	9700      	str	r7, [sp, #0]
 8005ab4:	4633      	mov	r3, r6
 8005ab6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ab8:	4621      	mov	r1, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	f000 f9d2 	bl	8005e64 <_printf_common>
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	f040 808d 	bne.w	8005be0 <_printf_float+0x1d0>
 8005ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8005aca:	b00d      	add	sp, #52	@ 0x34
 8005acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ad0:	4642      	mov	r2, r8
 8005ad2:	464b      	mov	r3, r9
 8005ad4:	4640      	mov	r0, r8
 8005ad6:	4649      	mov	r1, r9
 8005ad8:	f7fb f858 	bl	8000b8c <__aeabi_dcmpun>
 8005adc:	b140      	cbz	r0, 8005af0 <_printf_float+0xe0>
 8005ade:	464b      	mov	r3, r9
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	bfbc      	itt	lt
 8005ae4:	232d      	movlt	r3, #45	@ 0x2d
 8005ae6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005aea:	4a7e      	ldr	r2, [pc, #504]	@ (8005ce4 <_printf_float+0x2d4>)
 8005aec:	4b7e      	ldr	r3, [pc, #504]	@ (8005ce8 <_printf_float+0x2d8>)
 8005aee:	e7d4      	b.n	8005a9a <_printf_float+0x8a>
 8005af0:	6863      	ldr	r3, [r4, #4]
 8005af2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005af6:	9206      	str	r2, [sp, #24]
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	d13b      	bne.n	8005b74 <_printf_float+0x164>
 8005afc:	2306      	movs	r3, #6
 8005afe:	6063      	str	r3, [r4, #4]
 8005b00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b04:	2300      	movs	r3, #0
 8005b06:	6022      	str	r2, [r4, #0]
 8005b08:	9303      	str	r3, [sp, #12]
 8005b0a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b10:	ab09      	add	r3, sp, #36	@ 0x24
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	6861      	ldr	r1, [r4, #4]
 8005b16:	ec49 8b10 	vmov	d0, r8, r9
 8005b1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f7ff fed6 	bl	80058d0 <__cvt>
 8005b24:	9b06      	ldr	r3, [sp, #24]
 8005b26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b28:	2b47      	cmp	r3, #71	@ 0x47
 8005b2a:	4680      	mov	r8, r0
 8005b2c:	d129      	bne.n	8005b82 <_printf_float+0x172>
 8005b2e:	1cc8      	adds	r0, r1, #3
 8005b30:	db02      	blt.n	8005b38 <_printf_float+0x128>
 8005b32:	6863      	ldr	r3, [r4, #4]
 8005b34:	4299      	cmp	r1, r3
 8005b36:	dd41      	ble.n	8005bbc <_printf_float+0x1ac>
 8005b38:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b3c:	fa5f fa8a 	uxtb.w	sl, sl
 8005b40:	3901      	subs	r1, #1
 8005b42:	4652      	mov	r2, sl
 8005b44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b48:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b4a:	f7ff ff26 	bl	800599a <__exponent>
 8005b4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b50:	1813      	adds	r3, r2, r0
 8005b52:	2a01      	cmp	r2, #1
 8005b54:	4681      	mov	r9, r0
 8005b56:	6123      	str	r3, [r4, #16]
 8005b58:	dc02      	bgt.n	8005b60 <_printf_float+0x150>
 8005b5a:	6822      	ldr	r2, [r4, #0]
 8005b5c:	07d2      	lsls	r2, r2, #31
 8005b5e:	d501      	bpl.n	8005b64 <_printf_float+0x154>
 8005b60:	3301      	adds	r3, #1
 8005b62:	6123      	str	r3, [r4, #16]
 8005b64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d0a2      	beq.n	8005ab2 <_printf_float+0xa2>
 8005b6c:	232d      	movs	r3, #45	@ 0x2d
 8005b6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b72:	e79e      	b.n	8005ab2 <_printf_float+0xa2>
 8005b74:	9a06      	ldr	r2, [sp, #24]
 8005b76:	2a47      	cmp	r2, #71	@ 0x47
 8005b78:	d1c2      	bne.n	8005b00 <_printf_float+0xf0>
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1c0      	bne.n	8005b00 <_printf_float+0xf0>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e7bd      	b.n	8005afe <_printf_float+0xee>
 8005b82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b86:	d9db      	bls.n	8005b40 <_printf_float+0x130>
 8005b88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005b8c:	d118      	bne.n	8005bc0 <_printf_float+0x1b0>
 8005b8e:	2900      	cmp	r1, #0
 8005b90:	6863      	ldr	r3, [r4, #4]
 8005b92:	dd0b      	ble.n	8005bac <_printf_float+0x19c>
 8005b94:	6121      	str	r1, [r4, #16]
 8005b96:	b913      	cbnz	r3, 8005b9e <_printf_float+0x18e>
 8005b98:	6822      	ldr	r2, [r4, #0]
 8005b9a:	07d0      	lsls	r0, r2, #31
 8005b9c:	d502      	bpl.n	8005ba4 <_printf_float+0x194>
 8005b9e:	3301      	adds	r3, #1
 8005ba0:	440b      	add	r3, r1
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ba6:	f04f 0900 	mov.w	r9, #0
 8005baa:	e7db      	b.n	8005b64 <_printf_float+0x154>
 8005bac:	b913      	cbnz	r3, 8005bb4 <_printf_float+0x1a4>
 8005bae:	6822      	ldr	r2, [r4, #0]
 8005bb0:	07d2      	lsls	r2, r2, #31
 8005bb2:	d501      	bpl.n	8005bb8 <_printf_float+0x1a8>
 8005bb4:	3302      	adds	r3, #2
 8005bb6:	e7f4      	b.n	8005ba2 <_printf_float+0x192>
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e7f2      	b.n	8005ba2 <_printf_float+0x192>
 8005bbc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bc2:	4299      	cmp	r1, r3
 8005bc4:	db05      	blt.n	8005bd2 <_printf_float+0x1c2>
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	6121      	str	r1, [r4, #16]
 8005bca:	07d8      	lsls	r0, r3, #31
 8005bcc:	d5ea      	bpl.n	8005ba4 <_printf_float+0x194>
 8005bce:	1c4b      	adds	r3, r1, #1
 8005bd0:	e7e7      	b.n	8005ba2 <_printf_float+0x192>
 8005bd2:	2900      	cmp	r1, #0
 8005bd4:	bfd4      	ite	le
 8005bd6:	f1c1 0202 	rsble	r2, r1, #2
 8005bda:	2201      	movgt	r2, #1
 8005bdc:	4413      	add	r3, r2
 8005bde:	e7e0      	b.n	8005ba2 <_printf_float+0x192>
 8005be0:	6823      	ldr	r3, [r4, #0]
 8005be2:	055a      	lsls	r2, r3, #21
 8005be4:	d407      	bmi.n	8005bf6 <_printf_float+0x1e6>
 8005be6:	6923      	ldr	r3, [r4, #16]
 8005be8:	4642      	mov	r2, r8
 8005bea:	4631      	mov	r1, r6
 8005bec:	4628      	mov	r0, r5
 8005bee:	47b8      	blx	r7
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	d12b      	bne.n	8005c4c <_printf_float+0x23c>
 8005bf4:	e767      	b.n	8005ac6 <_printf_float+0xb6>
 8005bf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bfa:	f240 80dd 	bls.w	8005db8 <_printf_float+0x3a8>
 8005bfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c02:	2200      	movs	r2, #0
 8005c04:	2300      	movs	r3, #0
 8005c06:	f7fa ff8f 	bl	8000b28 <__aeabi_dcmpeq>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d033      	beq.n	8005c76 <_printf_float+0x266>
 8005c0e:	4a37      	ldr	r2, [pc, #220]	@ (8005cec <_printf_float+0x2dc>)
 8005c10:	2301      	movs	r3, #1
 8005c12:	4631      	mov	r1, r6
 8005c14:	4628      	mov	r0, r5
 8005c16:	47b8      	blx	r7
 8005c18:	3001      	adds	r0, #1
 8005c1a:	f43f af54 	beq.w	8005ac6 <_printf_float+0xb6>
 8005c1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c22:	4543      	cmp	r3, r8
 8005c24:	db02      	blt.n	8005c2c <_printf_float+0x21c>
 8005c26:	6823      	ldr	r3, [r4, #0]
 8005c28:	07d8      	lsls	r0, r3, #31
 8005c2a:	d50f      	bpl.n	8005c4c <_printf_float+0x23c>
 8005c2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c30:	4631      	mov	r1, r6
 8005c32:	4628      	mov	r0, r5
 8005c34:	47b8      	blx	r7
 8005c36:	3001      	adds	r0, #1
 8005c38:	f43f af45 	beq.w	8005ac6 <_printf_float+0xb6>
 8005c3c:	f04f 0900 	mov.w	r9, #0
 8005c40:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c44:	f104 0a1a 	add.w	sl, r4, #26
 8005c48:	45c8      	cmp	r8, r9
 8005c4a:	dc09      	bgt.n	8005c60 <_printf_float+0x250>
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	079b      	lsls	r3, r3, #30
 8005c50:	f100 8103 	bmi.w	8005e5a <_printf_float+0x44a>
 8005c54:	68e0      	ldr	r0, [r4, #12]
 8005c56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c58:	4298      	cmp	r0, r3
 8005c5a:	bfb8      	it	lt
 8005c5c:	4618      	movlt	r0, r3
 8005c5e:	e734      	b.n	8005aca <_printf_float+0xba>
 8005c60:	2301      	movs	r3, #1
 8005c62:	4652      	mov	r2, sl
 8005c64:	4631      	mov	r1, r6
 8005c66:	4628      	mov	r0, r5
 8005c68:	47b8      	blx	r7
 8005c6a:	3001      	adds	r0, #1
 8005c6c:	f43f af2b 	beq.w	8005ac6 <_printf_float+0xb6>
 8005c70:	f109 0901 	add.w	r9, r9, #1
 8005c74:	e7e8      	b.n	8005c48 <_printf_float+0x238>
 8005c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	dc39      	bgt.n	8005cf0 <_printf_float+0x2e0>
 8005c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005cec <_printf_float+0x2dc>)
 8005c7e:	2301      	movs	r3, #1
 8005c80:	4631      	mov	r1, r6
 8005c82:	4628      	mov	r0, r5
 8005c84:	47b8      	blx	r7
 8005c86:	3001      	adds	r0, #1
 8005c88:	f43f af1d 	beq.w	8005ac6 <_printf_float+0xb6>
 8005c8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005c90:	ea59 0303 	orrs.w	r3, r9, r3
 8005c94:	d102      	bne.n	8005c9c <_printf_float+0x28c>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	07d9      	lsls	r1, r3, #31
 8005c9a:	d5d7      	bpl.n	8005c4c <_printf_float+0x23c>
 8005c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ca0:	4631      	mov	r1, r6
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	47b8      	blx	r7
 8005ca6:	3001      	adds	r0, #1
 8005ca8:	f43f af0d 	beq.w	8005ac6 <_printf_float+0xb6>
 8005cac:	f04f 0a00 	mov.w	sl, #0
 8005cb0:	f104 0b1a 	add.w	fp, r4, #26
 8005cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb6:	425b      	negs	r3, r3
 8005cb8:	4553      	cmp	r3, sl
 8005cba:	dc01      	bgt.n	8005cc0 <_printf_float+0x2b0>
 8005cbc:	464b      	mov	r3, r9
 8005cbe:	e793      	b.n	8005be8 <_printf_float+0x1d8>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	465a      	mov	r2, fp
 8005cc4:	4631      	mov	r1, r6
 8005cc6:	4628      	mov	r0, r5
 8005cc8:	47b8      	blx	r7
 8005cca:	3001      	adds	r0, #1
 8005ccc:	f43f aefb 	beq.w	8005ac6 <_printf_float+0xb6>
 8005cd0:	f10a 0a01 	add.w	sl, sl, #1
 8005cd4:	e7ee      	b.n	8005cb4 <_printf_float+0x2a4>
 8005cd6:	bf00      	nop
 8005cd8:	7fefffff 	.word	0x7fefffff
 8005cdc:	08008b69 	.word	0x08008b69
 8005ce0:	08008b6d 	.word	0x08008b6d
 8005ce4:	08008b71 	.word	0x08008b71
 8005ce8:	08008b75 	.word	0x08008b75
 8005cec:	08008b79 	.word	0x08008b79
 8005cf0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005cf2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005cf6:	4553      	cmp	r3, sl
 8005cf8:	bfa8      	it	ge
 8005cfa:	4653      	movge	r3, sl
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	4699      	mov	r9, r3
 8005d00:	dc36      	bgt.n	8005d70 <_printf_float+0x360>
 8005d02:	f04f 0b00 	mov.w	fp, #0
 8005d06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d0a:	f104 021a 	add.w	r2, r4, #26
 8005d0e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d10:	9306      	str	r3, [sp, #24]
 8005d12:	eba3 0309 	sub.w	r3, r3, r9
 8005d16:	455b      	cmp	r3, fp
 8005d18:	dc31      	bgt.n	8005d7e <_printf_float+0x36e>
 8005d1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d1c:	459a      	cmp	sl, r3
 8005d1e:	dc3a      	bgt.n	8005d96 <_printf_float+0x386>
 8005d20:	6823      	ldr	r3, [r4, #0]
 8005d22:	07da      	lsls	r2, r3, #31
 8005d24:	d437      	bmi.n	8005d96 <_printf_float+0x386>
 8005d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d28:	ebaa 0903 	sub.w	r9, sl, r3
 8005d2c:	9b06      	ldr	r3, [sp, #24]
 8005d2e:	ebaa 0303 	sub.w	r3, sl, r3
 8005d32:	4599      	cmp	r9, r3
 8005d34:	bfa8      	it	ge
 8005d36:	4699      	movge	r9, r3
 8005d38:	f1b9 0f00 	cmp.w	r9, #0
 8005d3c:	dc33      	bgt.n	8005da6 <_printf_float+0x396>
 8005d3e:	f04f 0800 	mov.w	r8, #0
 8005d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d46:	f104 0b1a 	add.w	fp, r4, #26
 8005d4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d4c:	ebaa 0303 	sub.w	r3, sl, r3
 8005d50:	eba3 0309 	sub.w	r3, r3, r9
 8005d54:	4543      	cmp	r3, r8
 8005d56:	f77f af79 	ble.w	8005c4c <_printf_float+0x23c>
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	465a      	mov	r2, fp
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b8      	blx	r7
 8005d64:	3001      	adds	r0, #1
 8005d66:	f43f aeae 	beq.w	8005ac6 <_printf_float+0xb6>
 8005d6a:	f108 0801 	add.w	r8, r8, #1
 8005d6e:	e7ec      	b.n	8005d4a <_printf_float+0x33a>
 8005d70:	4642      	mov	r2, r8
 8005d72:	4631      	mov	r1, r6
 8005d74:	4628      	mov	r0, r5
 8005d76:	47b8      	blx	r7
 8005d78:	3001      	adds	r0, #1
 8005d7a:	d1c2      	bne.n	8005d02 <_printf_float+0x2f2>
 8005d7c:	e6a3      	b.n	8005ac6 <_printf_float+0xb6>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	4631      	mov	r1, r6
 8005d82:	4628      	mov	r0, r5
 8005d84:	9206      	str	r2, [sp, #24]
 8005d86:	47b8      	blx	r7
 8005d88:	3001      	adds	r0, #1
 8005d8a:	f43f ae9c 	beq.w	8005ac6 <_printf_float+0xb6>
 8005d8e:	9a06      	ldr	r2, [sp, #24]
 8005d90:	f10b 0b01 	add.w	fp, fp, #1
 8005d94:	e7bb      	b.n	8005d0e <_printf_float+0x2fe>
 8005d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	47b8      	blx	r7
 8005da0:	3001      	adds	r0, #1
 8005da2:	d1c0      	bne.n	8005d26 <_printf_float+0x316>
 8005da4:	e68f      	b.n	8005ac6 <_printf_float+0xb6>
 8005da6:	9a06      	ldr	r2, [sp, #24]
 8005da8:	464b      	mov	r3, r9
 8005daa:	4442      	add	r2, r8
 8005dac:	4631      	mov	r1, r6
 8005dae:	4628      	mov	r0, r5
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	d1c3      	bne.n	8005d3e <_printf_float+0x32e>
 8005db6:	e686      	b.n	8005ac6 <_printf_float+0xb6>
 8005db8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dbc:	f1ba 0f01 	cmp.w	sl, #1
 8005dc0:	dc01      	bgt.n	8005dc6 <_printf_float+0x3b6>
 8005dc2:	07db      	lsls	r3, r3, #31
 8005dc4:	d536      	bpl.n	8005e34 <_printf_float+0x424>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4642      	mov	r2, r8
 8005dca:	4631      	mov	r1, r6
 8005dcc:	4628      	mov	r0, r5
 8005dce:	47b8      	blx	r7
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	f43f ae78 	beq.w	8005ac6 <_printf_float+0xb6>
 8005dd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dda:	4631      	mov	r1, r6
 8005ddc:	4628      	mov	r0, r5
 8005dde:	47b8      	blx	r7
 8005de0:	3001      	adds	r0, #1
 8005de2:	f43f ae70 	beq.w	8005ac6 <_printf_float+0xb6>
 8005de6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005dea:	2200      	movs	r2, #0
 8005dec:	2300      	movs	r3, #0
 8005dee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005df2:	f7fa fe99 	bl	8000b28 <__aeabi_dcmpeq>
 8005df6:	b9c0      	cbnz	r0, 8005e2a <_printf_float+0x41a>
 8005df8:	4653      	mov	r3, sl
 8005dfa:	f108 0201 	add.w	r2, r8, #1
 8005dfe:	4631      	mov	r1, r6
 8005e00:	4628      	mov	r0, r5
 8005e02:	47b8      	blx	r7
 8005e04:	3001      	adds	r0, #1
 8005e06:	d10c      	bne.n	8005e22 <_printf_float+0x412>
 8005e08:	e65d      	b.n	8005ac6 <_printf_float+0xb6>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	465a      	mov	r2, fp
 8005e0e:	4631      	mov	r1, r6
 8005e10:	4628      	mov	r0, r5
 8005e12:	47b8      	blx	r7
 8005e14:	3001      	adds	r0, #1
 8005e16:	f43f ae56 	beq.w	8005ac6 <_printf_float+0xb6>
 8005e1a:	f108 0801 	add.w	r8, r8, #1
 8005e1e:	45d0      	cmp	r8, sl
 8005e20:	dbf3      	blt.n	8005e0a <_printf_float+0x3fa>
 8005e22:	464b      	mov	r3, r9
 8005e24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e28:	e6df      	b.n	8005bea <_printf_float+0x1da>
 8005e2a:	f04f 0800 	mov.w	r8, #0
 8005e2e:	f104 0b1a 	add.w	fp, r4, #26
 8005e32:	e7f4      	b.n	8005e1e <_printf_float+0x40e>
 8005e34:	2301      	movs	r3, #1
 8005e36:	4642      	mov	r2, r8
 8005e38:	e7e1      	b.n	8005dfe <_printf_float+0x3ee>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	464a      	mov	r2, r9
 8005e3e:	4631      	mov	r1, r6
 8005e40:	4628      	mov	r0, r5
 8005e42:	47b8      	blx	r7
 8005e44:	3001      	adds	r0, #1
 8005e46:	f43f ae3e 	beq.w	8005ac6 <_printf_float+0xb6>
 8005e4a:	f108 0801 	add.w	r8, r8, #1
 8005e4e:	68e3      	ldr	r3, [r4, #12]
 8005e50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e52:	1a5b      	subs	r3, r3, r1
 8005e54:	4543      	cmp	r3, r8
 8005e56:	dcf0      	bgt.n	8005e3a <_printf_float+0x42a>
 8005e58:	e6fc      	b.n	8005c54 <_printf_float+0x244>
 8005e5a:	f04f 0800 	mov.w	r8, #0
 8005e5e:	f104 0919 	add.w	r9, r4, #25
 8005e62:	e7f4      	b.n	8005e4e <_printf_float+0x43e>

08005e64 <_printf_common>:
 8005e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e68:	4616      	mov	r6, r2
 8005e6a:	4698      	mov	r8, r3
 8005e6c:	688a      	ldr	r2, [r1, #8]
 8005e6e:	690b      	ldr	r3, [r1, #16]
 8005e70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e74:	4293      	cmp	r3, r2
 8005e76:	bfb8      	it	lt
 8005e78:	4613      	movlt	r3, r2
 8005e7a:	6033      	str	r3, [r6, #0]
 8005e7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e80:	4607      	mov	r7, r0
 8005e82:	460c      	mov	r4, r1
 8005e84:	b10a      	cbz	r2, 8005e8a <_printf_common+0x26>
 8005e86:	3301      	adds	r3, #1
 8005e88:	6033      	str	r3, [r6, #0]
 8005e8a:	6823      	ldr	r3, [r4, #0]
 8005e8c:	0699      	lsls	r1, r3, #26
 8005e8e:	bf42      	ittt	mi
 8005e90:	6833      	ldrmi	r3, [r6, #0]
 8005e92:	3302      	addmi	r3, #2
 8005e94:	6033      	strmi	r3, [r6, #0]
 8005e96:	6825      	ldr	r5, [r4, #0]
 8005e98:	f015 0506 	ands.w	r5, r5, #6
 8005e9c:	d106      	bne.n	8005eac <_printf_common+0x48>
 8005e9e:	f104 0a19 	add.w	sl, r4, #25
 8005ea2:	68e3      	ldr	r3, [r4, #12]
 8005ea4:	6832      	ldr	r2, [r6, #0]
 8005ea6:	1a9b      	subs	r3, r3, r2
 8005ea8:	42ab      	cmp	r3, r5
 8005eaa:	dc26      	bgt.n	8005efa <_printf_common+0x96>
 8005eac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005eb0:	6822      	ldr	r2, [r4, #0]
 8005eb2:	3b00      	subs	r3, #0
 8005eb4:	bf18      	it	ne
 8005eb6:	2301      	movne	r3, #1
 8005eb8:	0692      	lsls	r2, r2, #26
 8005eba:	d42b      	bmi.n	8005f14 <_printf_common+0xb0>
 8005ebc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	47c8      	blx	r9
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	d01e      	beq.n	8005f08 <_printf_common+0xa4>
 8005eca:	6823      	ldr	r3, [r4, #0]
 8005ecc:	6922      	ldr	r2, [r4, #16]
 8005ece:	f003 0306 	and.w	r3, r3, #6
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	bf02      	ittt	eq
 8005ed6:	68e5      	ldreq	r5, [r4, #12]
 8005ed8:	6833      	ldreq	r3, [r6, #0]
 8005eda:	1aed      	subeq	r5, r5, r3
 8005edc:	68a3      	ldr	r3, [r4, #8]
 8005ede:	bf0c      	ite	eq
 8005ee0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ee4:	2500      	movne	r5, #0
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	bfc4      	itt	gt
 8005eea:	1a9b      	subgt	r3, r3, r2
 8005eec:	18ed      	addgt	r5, r5, r3
 8005eee:	2600      	movs	r6, #0
 8005ef0:	341a      	adds	r4, #26
 8005ef2:	42b5      	cmp	r5, r6
 8005ef4:	d11a      	bne.n	8005f2c <_printf_common+0xc8>
 8005ef6:	2000      	movs	r0, #0
 8005ef8:	e008      	b.n	8005f0c <_printf_common+0xa8>
 8005efa:	2301      	movs	r3, #1
 8005efc:	4652      	mov	r2, sl
 8005efe:	4641      	mov	r1, r8
 8005f00:	4638      	mov	r0, r7
 8005f02:	47c8      	blx	r9
 8005f04:	3001      	adds	r0, #1
 8005f06:	d103      	bne.n	8005f10 <_printf_common+0xac>
 8005f08:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f10:	3501      	adds	r5, #1
 8005f12:	e7c6      	b.n	8005ea2 <_printf_common+0x3e>
 8005f14:	18e1      	adds	r1, r4, r3
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	2030      	movs	r0, #48	@ 0x30
 8005f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f1e:	4422      	add	r2, r4
 8005f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f28:	3302      	adds	r3, #2
 8005f2a:	e7c7      	b.n	8005ebc <_printf_common+0x58>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	4622      	mov	r2, r4
 8005f30:	4641      	mov	r1, r8
 8005f32:	4638      	mov	r0, r7
 8005f34:	47c8      	blx	r9
 8005f36:	3001      	adds	r0, #1
 8005f38:	d0e6      	beq.n	8005f08 <_printf_common+0xa4>
 8005f3a:	3601      	adds	r6, #1
 8005f3c:	e7d9      	b.n	8005ef2 <_printf_common+0x8e>
	...

08005f40 <_printf_i>:
 8005f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f44:	7e0f      	ldrb	r7, [r1, #24]
 8005f46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f48:	2f78      	cmp	r7, #120	@ 0x78
 8005f4a:	4691      	mov	r9, r2
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	460c      	mov	r4, r1
 8005f50:	469a      	mov	sl, r3
 8005f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f56:	d807      	bhi.n	8005f68 <_printf_i+0x28>
 8005f58:	2f62      	cmp	r7, #98	@ 0x62
 8005f5a:	d80a      	bhi.n	8005f72 <_printf_i+0x32>
 8005f5c:	2f00      	cmp	r7, #0
 8005f5e:	f000 80d2 	beq.w	8006106 <_printf_i+0x1c6>
 8005f62:	2f58      	cmp	r7, #88	@ 0x58
 8005f64:	f000 80b9 	beq.w	80060da <_printf_i+0x19a>
 8005f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f70:	e03a      	b.n	8005fe8 <_printf_i+0xa8>
 8005f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f76:	2b15      	cmp	r3, #21
 8005f78:	d8f6      	bhi.n	8005f68 <_printf_i+0x28>
 8005f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8005f80 <_printf_i+0x40>)
 8005f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f80:	08005fd9 	.word	0x08005fd9
 8005f84:	08005fed 	.word	0x08005fed
 8005f88:	08005f69 	.word	0x08005f69
 8005f8c:	08005f69 	.word	0x08005f69
 8005f90:	08005f69 	.word	0x08005f69
 8005f94:	08005f69 	.word	0x08005f69
 8005f98:	08005fed 	.word	0x08005fed
 8005f9c:	08005f69 	.word	0x08005f69
 8005fa0:	08005f69 	.word	0x08005f69
 8005fa4:	08005f69 	.word	0x08005f69
 8005fa8:	08005f69 	.word	0x08005f69
 8005fac:	080060ed 	.word	0x080060ed
 8005fb0:	08006017 	.word	0x08006017
 8005fb4:	080060a7 	.word	0x080060a7
 8005fb8:	08005f69 	.word	0x08005f69
 8005fbc:	08005f69 	.word	0x08005f69
 8005fc0:	0800610f 	.word	0x0800610f
 8005fc4:	08005f69 	.word	0x08005f69
 8005fc8:	08006017 	.word	0x08006017
 8005fcc:	08005f69 	.word	0x08005f69
 8005fd0:	08005f69 	.word	0x08005f69
 8005fd4:	080060af 	.word	0x080060af
 8005fd8:	6833      	ldr	r3, [r6, #0]
 8005fda:	1d1a      	adds	r2, r3, #4
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6032      	str	r2, [r6, #0]
 8005fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fe8:	2301      	movs	r3, #1
 8005fea:	e09d      	b.n	8006128 <_printf_i+0x1e8>
 8005fec:	6833      	ldr	r3, [r6, #0]
 8005fee:	6820      	ldr	r0, [r4, #0]
 8005ff0:	1d19      	adds	r1, r3, #4
 8005ff2:	6031      	str	r1, [r6, #0]
 8005ff4:	0606      	lsls	r6, r0, #24
 8005ff6:	d501      	bpl.n	8005ffc <_printf_i+0xbc>
 8005ff8:	681d      	ldr	r5, [r3, #0]
 8005ffa:	e003      	b.n	8006004 <_printf_i+0xc4>
 8005ffc:	0645      	lsls	r5, r0, #25
 8005ffe:	d5fb      	bpl.n	8005ff8 <_printf_i+0xb8>
 8006000:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006004:	2d00      	cmp	r5, #0
 8006006:	da03      	bge.n	8006010 <_printf_i+0xd0>
 8006008:	232d      	movs	r3, #45	@ 0x2d
 800600a:	426d      	negs	r5, r5
 800600c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006010:	4859      	ldr	r0, [pc, #356]	@ (8006178 <_printf_i+0x238>)
 8006012:	230a      	movs	r3, #10
 8006014:	e011      	b.n	800603a <_printf_i+0xfa>
 8006016:	6821      	ldr	r1, [r4, #0]
 8006018:	6833      	ldr	r3, [r6, #0]
 800601a:	0608      	lsls	r0, r1, #24
 800601c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006020:	d402      	bmi.n	8006028 <_printf_i+0xe8>
 8006022:	0649      	lsls	r1, r1, #25
 8006024:	bf48      	it	mi
 8006026:	b2ad      	uxthmi	r5, r5
 8006028:	2f6f      	cmp	r7, #111	@ 0x6f
 800602a:	4853      	ldr	r0, [pc, #332]	@ (8006178 <_printf_i+0x238>)
 800602c:	6033      	str	r3, [r6, #0]
 800602e:	bf14      	ite	ne
 8006030:	230a      	movne	r3, #10
 8006032:	2308      	moveq	r3, #8
 8006034:	2100      	movs	r1, #0
 8006036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800603a:	6866      	ldr	r6, [r4, #4]
 800603c:	60a6      	str	r6, [r4, #8]
 800603e:	2e00      	cmp	r6, #0
 8006040:	bfa2      	ittt	ge
 8006042:	6821      	ldrge	r1, [r4, #0]
 8006044:	f021 0104 	bicge.w	r1, r1, #4
 8006048:	6021      	strge	r1, [r4, #0]
 800604a:	b90d      	cbnz	r5, 8006050 <_printf_i+0x110>
 800604c:	2e00      	cmp	r6, #0
 800604e:	d04b      	beq.n	80060e8 <_printf_i+0x1a8>
 8006050:	4616      	mov	r6, r2
 8006052:	fbb5 f1f3 	udiv	r1, r5, r3
 8006056:	fb03 5711 	mls	r7, r3, r1, r5
 800605a:	5dc7      	ldrb	r7, [r0, r7]
 800605c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006060:	462f      	mov	r7, r5
 8006062:	42bb      	cmp	r3, r7
 8006064:	460d      	mov	r5, r1
 8006066:	d9f4      	bls.n	8006052 <_printf_i+0x112>
 8006068:	2b08      	cmp	r3, #8
 800606a:	d10b      	bne.n	8006084 <_printf_i+0x144>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	07df      	lsls	r7, r3, #31
 8006070:	d508      	bpl.n	8006084 <_printf_i+0x144>
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	6861      	ldr	r1, [r4, #4]
 8006076:	4299      	cmp	r1, r3
 8006078:	bfde      	ittt	le
 800607a:	2330      	movle	r3, #48	@ 0x30
 800607c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006080:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006084:	1b92      	subs	r2, r2, r6
 8006086:	6122      	str	r2, [r4, #16]
 8006088:	f8cd a000 	str.w	sl, [sp]
 800608c:	464b      	mov	r3, r9
 800608e:	aa03      	add	r2, sp, #12
 8006090:	4621      	mov	r1, r4
 8006092:	4640      	mov	r0, r8
 8006094:	f7ff fee6 	bl	8005e64 <_printf_common>
 8006098:	3001      	adds	r0, #1
 800609a:	d14a      	bne.n	8006132 <_printf_i+0x1f2>
 800609c:	f04f 30ff 	mov.w	r0, #4294967295
 80060a0:	b004      	add	sp, #16
 80060a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	f043 0320 	orr.w	r3, r3, #32
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	4833      	ldr	r0, [pc, #204]	@ (800617c <_printf_i+0x23c>)
 80060b0:	2778      	movs	r7, #120	@ 0x78
 80060b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	6831      	ldr	r1, [r6, #0]
 80060ba:	061f      	lsls	r7, r3, #24
 80060bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80060c0:	d402      	bmi.n	80060c8 <_printf_i+0x188>
 80060c2:	065f      	lsls	r7, r3, #25
 80060c4:	bf48      	it	mi
 80060c6:	b2ad      	uxthmi	r5, r5
 80060c8:	6031      	str	r1, [r6, #0]
 80060ca:	07d9      	lsls	r1, r3, #31
 80060cc:	bf44      	itt	mi
 80060ce:	f043 0320 	orrmi.w	r3, r3, #32
 80060d2:	6023      	strmi	r3, [r4, #0]
 80060d4:	b11d      	cbz	r5, 80060de <_printf_i+0x19e>
 80060d6:	2310      	movs	r3, #16
 80060d8:	e7ac      	b.n	8006034 <_printf_i+0xf4>
 80060da:	4827      	ldr	r0, [pc, #156]	@ (8006178 <_printf_i+0x238>)
 80060dc:	e7e9      	b.n	80060b2 <_printf_i+0x172>
 80060de:	6823      	ldr	r3, [r4, #0]
 80060e0:	f023 0320 	bic.w	r3, r3, #32
 80060e4:	6023      	str	r3, [r4, #0]
 80060e6:	e7f6      	b.n	80060d6 <_printf_i+0x196>
 80060e8:	4616      	mov	r6, r2
 80060ea:	e7bd      	b.n	8006068 <_printf_i+0x128>
 80060ec:	6833      	ldr	r3, [r6, #0]
 80060ee:	6825      	ldr	r5, [r4, #0]
 80060f0:	6961      	ldr	r1, [r4, #20]
 80060f2:	1d18      	adds	r0, r3, #4
 80060f4:	6030      	str	r0, [r6, #0]
 80060f6:	062e      	lsls	r6, r5, #24
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	d501      	bpl.n	8006100 <_printf_i+0x1c0>
 80060fc:	6019      	str	r1, [r3, #0]
 80060fe:	e002      	b.n	8006106 <_printf_i+0x1c6>
 8006100:	0668      	lsls	r0, r5, #25
 8006102:	d5fb      	bpl.n	80060fc <_printf_i+0x1bc>
 8006104:	8019      	strh	r1, [r3, #0]
 8006106:	2300      	movs	r3, #0
 8006108:	6123      	str	r3, [r4, #16]
 800610a:	4616      	mov	r6, r2
 800610c:	e7bc      	b.n	8006088 <_printf_i+0x148>
 800610e:	6833      	ldr	r3, [r6, #0]
 8006110:	1d1a      	adds	r2, r3, #4
 8006112:	6032      	str	r2, [r6, #0]
 8006114:	681e      	ldr	r6, [r3, #0]
 8006116:	6862      	ldr	r2, [r4, #4]
 8006118:	2100      	movs	r1, #0
 800611a:	4630      	mov	r0, r6
 800611c:	f7fa f888 	bl	8000230 <memchr>
 8006120:	b108      	cbz	r0, 8006126 <_printf_i+0x1e6>
 8006122:	1b80      	subs	r0, r0, r6
 8006124:	6060      	str	r0, [r4, #4]
 8006126:	6863      	ldr	r3, [r4, #4]
 8006128:	6123      	str	r3, [r4, #16]
 800612a:	2300      	movs	r3, #0
 800612c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006130:	e7aa      	b.n	8006088 <_printf_i+0x148>
 8006132:	6923      	ldr	r3, [r4, #16]
 8006134:	4632      	mov	r2, r6
 8006136:	4649      	mov	r1, r9
 8006138:	4640      	mov	r0, r8
 800613a:	47d0      	blx	sl
 800613c:	3001      	adds	r0, #1
 800613e:	d0ad      	beq.n	800609c <_printf_i+0x15c>
 8006140:	6823      	ldr	r3, [r4, #0]
 8006142:	079b      	lsls	r3, r3, #30
 8006144:	d413      	bmi.n	800616e <_printf_i+0x22e>
 8006146:	68e0      	ldr	r0, [r4, #12]
 8006148:	9b03      	ldr	r3, [sp, #12]
 800614a:	4298      	cmp	r0, r3
 800614c:	bfb8      	it	lt
 800614e:	4618      	movlt	r0, r3
 8006150:	e7a6      	b.n	80060a0 <_printf_i+0x160>
 8006152:	2301      	movs	r3, #1
 8006154:	4632      	mov	r2, r6
 8006156:	4649      	mov	r1, r9
 8006158:	4640      	mov	r0, r8
 800615a:	47d0      	blx	sl
 800615c:	3001      	adds	r0, #1
 800615e:	d09d      	beq.n	800609c <_printf_i+0x15c>
 8006160:	3501      	adds	r5, #1
 8006162:	68e3      	ldr	r3, [r4, #12]
 8006164:	9903      	ldr	r1, [sp, #12]
 8006166:	1a5b      	subs	r3, r3, r1
 8006168:	42ab      	cmp	r3, r5
 800616a:	dcf2      	bgt.n	8006152 <_printf_i+0x212>
 800616c:	e7eb      	b.n	8006146 <_printf_i+0x206>
 800616e:	2500      	movs	r5, #0
 8006170:	f104 0619 	add.w	r6, r4, #25
 8006174:	e7f5      	b.n	8006162 <_printf_i+0x222>
 8006176:	bf00      	nop
 8006178:	08008b7b 	.word	0x08008b7b
 800617c:	08008b8c 	.word	0x08008b8c

08006180 <std>:
 8006180:	2300      	movs	r3, #0
 8006182:	b510      	push	{r4, lr}
 8006184:	4604      	mov	r4, r0
 8006186:	e9c0 3300 	strd	r3, r3, [r0]
 800618a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800618e:	6083      	str	r3, [r0, #8]
 8006190:	8181      	strh	r1, [r0, #12]
 8006192:	6643      	str	r3, [r0, #100]	@ 0x64
 8006194:	81c2      	strh	r2, [r0, #14]
 8006196:	6183      	str	r3, [r0, #24]
 8006198:	4619      	mov	r1, r3
 800619a:	2208      	movs	r2, #8
 800619c:	305c      	adds	r0, #92	@ 0x5c
 800619e:	f000 f8f4 	bl	800638a <memset>
 80061a2:	4b0d      	ldr	r3, [pc, #52]	@ (80061d8 <std+0x58>)
 80061a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80061a6:	4b0d      	ldr	r3, [pc, #52]	@ (80061dc <std+0x5c>)
 80061a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061aa:	4b0d      	ldr	r3, [pc, #52]	@ (80061e0 <std+0x60>)
 80061ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061ae:	4b0d      	ldr	r3, [pc, #52]	@ (80061e4 <std+0x64>)
 80061b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80061b2:	4b0d      	ldr	r3, [pc, #52]	@ (80061e8 <std+0x68>)
 80061b4:	6224      	str	r4, [r4, #32]
 80061b6:	429c      	cmp	r4, r3
 80061b8:	d006      	beq.n	80061c8 <std+0x48>
 80061ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061be:	4294      	cmp	r4, r2
 80061c0:	d002      	beq.n	80061c8 <std+0x48>
 80061c2:	33d0      	adds	r3, #208	@ 0xd0
 80061c4:	429c      	cmp	r4, r3
 80061c6:	d105      	bne.n	80061d4 <std+0x54>
 80061c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061d0:	f000 b97a 	b.w	80064c8 <__retarget_lock_init_recursive>
 80061d4:	bd10      	pop	{r4, pc}
 80061d6:	bf00      	nop
 80061d8:	08006305 	.word	0x08006305
 80061dc:	08006327 	.word	0x08006327
 80061e0:	0800635f 	.word	0x0800635f
 80061e4:	08006383 	.word	0x08006383
 80061e8:	2000046c 	.word	0x2000046c

080061ec <stdio_exit_handler>:
 80061ec:	4a02      	ldr	r2, [pc, #8]	@ (80061f8 <stdio_exit_handler+0xc>)
 80061ee:	4903      	ldr	r1, [pc, #12]	@ (80061fc <stdio_exit_handler+0x10>)
 80061f0:	4803      	ldr	r0, [pc, #12]	@ (8006200 <stdio_exit_handler+0x14>)
 80061f2:	f000 b869 	b.w	80062c8 <_fwalk_sglue>
 80061f6:	bf00      	nop
 80061f8:	20000018 	.word	0x20000018
 80061fc:	0800835d 	.word	0x0800835d
 8006200:	20000194 	.word	0x20000194

08006204 <cleanup_stdio>:
 8006204:	6841      	ldr	r1, [r0, #4]
 8006206:	4b0c      	ldr	r3, [pc, #48]	@ (8006238 <cleanup_stdio+0x34>)
 8006208:	4299      	cmp	r1, r3
 800620a:	b510      	push	{r4, lr}
 800620c:	4604      	mov	r4, r0
 800620e:	d001      	beq.n	8006214 <cleanup_stdio+0x10>
 8006210:	f002 f8a4 	bl	800835c <_fflush_r>
 8006214:	68a1      	ldr	r1, [r4, #8]
 8006216:	4b09      	ldr	r3, [pc, #36]	@ (800623c <cleanup_stdio+0x38>)
 8006218:	4299      	cmp	r1, r3
 800621a:	d002      	beq.n	8006222 <cleanup_stdio+0x1e>
 800621c:	4620      	mov	r0, r4
 800621e:	f002 f89d 	bl	800835c <_fflush_r>
 8006222:	68e1      	ldr	r1, [r4, #12]
 8006224:	4b06      	ldr	r3, [pc, #24]	@ (8006240 <cleanup_stdio+0x3c>)
 8006226:	4299      	cmp	r1, r3
 8006228:	d004      	beq.n	8006234 <cleanup_stdio+0x30>
 800622a:	4620      	mov	r0, r4
 800622c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006230:	f002 b894 	b.w	800835c <_fflush_r>
 8006234:	bd10      	pop	{r4, pc}
 8006236:	bf00      	nop
 8006238:	2000046c 	.word	0x2000046c
 800623c:	200004d4 	.word	0x200004d4
 8006240:	2000053c 	.word	0x2000053c

08006244 <global_stdio_init.part.0>:
 8006244:	b510      	push	{r4, lr}
 8006246:	4b0b      	ldr	r3, [pc, #44]	@ (8006274 <global_stdio_init.part.0+0x30>)
 8006248:	4c0b      	ldr	r4, [pc, #44]	@ (8006278 <global_stdio_init.part.0+0x34>)
 800624a:	4a0c      	ldr	r2, [pc, #48]	@ (800627c <global_stdio_init.part.0+0x38>)
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	4620      	mov	r0, r4
 8006250:	2200      	movs	r2, #0
 8006252:	2104      	movs	r1, #4
 8006254:	f7ff ff94 	bl	8006180 <std>
 8006258:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800625c:	2201      	movs	r2, #1
 800625e:	2109      	movs	r1, #9
 8006260:	f7ff ff8e 	bl	8006180 <std>
 8006264:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006268:	2202      	movs	r2, #2
 800626a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800626e:	2112      	movs	r1, #18
 8006270:	f7ff bf86 	b.w	8006180 <std>
 8006274:	200005a4 	.word	0x200005a4
 8006278:	2000046c 	.word	0x2000046c
 800627c:	080061ed 	.word	0x080061ed

08006280 <__sfp_lock_acquire>:
 8006280:	4801      	ldr	r0, [pc, #4]	@ (8006288 <__sfp_lock_acquire+0x8>)
 8006282:	f000 b922 	b.w	80064ca <__retarget_lock_acquire_recursive>
 8006286:	bf00      	nop
 8006288:	200005ad 	.word	0x200005ad

0800628c <__sfp_lock_release>:
 800628c:	4801      	ldr	r0, [pc, #4]	@ (8006294 <__sfp_lock_release+0x8>)
 800628e:	f000 b91d 	b.w	80064cc <__retarget_lock_release_recursive>
 8006292:	bf00      	nop
 8006294:	200005ad 	.word	0x200005ad

08006298 <__sinit>:
 8006298:	b510      	push	{r4, lr}
 800629a:	4604      	mov	r4, r0
 800629c:	f7ff fff0 	bl	8006280 <__sfp_lock_acquire>
 80062a0:	6a23      	ldr	r3, [r4, #32]
 80062a2:	b11b      	cbz	r3, 80062ac <__sinit+0x14>
 80062a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a8:	f7ff bff0 	b.w	800628c <__sfp_lock_release>
 80062ac:	4b04      	ldr	r3, [pc, #16]	@ (80062c0 <__sinit+0x28>)
 80062ae:	6223      	str	r3, [r4, #32]
 80062b0:	4b04      	ldr	r3, [pc, #16]	@ (80062c4 <__sinit+0x2c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1f5      	bne.n	80062a4 <__sinit+0xc>
 80062b8:	f7ff ffc4 	bl	8006244 <global_stdio_init.part.0>
 80062bc:	e7f2      	b.n	80062a4 <__sinit+0xc>
 80062be:	bf00      	nop
 80062c0:	08006205 	.word	0x08006205
 80062c4:	200005a4 	.word	0x200005a4

080062c8 <_fwalk_sglue>:
 80062c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062cc:	4607      	mov	r7, r0
 80062ce:	4688      	mov	r8, r1
 80062d0:	4614      	mov	r4, r2
 80062d2:	2600      	movs	r6, #0
 80062d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062d8:	f1b9 0901 	subs.w	r9, r9, #1
 80062dc:	d505      	bpl.n	80062ea <_fwalk_sglue+0x22>
 80062de:	6824      	ldr	r4, [r4, #0]
 80062e0:	2c00      	cmp	r4, #0
 80062e2:	d1f7      	bne.n	80062d4 <_fwalk_sglue+0xc>
 80062e4:	4630      	mov	r0, r6
 80062e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062ea:	89ab      	ldrh	r3, [r5, #12]
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d907      	bls.n	8006300 <_fwalk_sglue+0x38>
 80062f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80062f4:	3301      	adds	r3, #1
 80062f6:	d003      	beq.n	8006300 <_fwalk_sglue+0x38>
 80062f8:	4629      	mov	r1, r5
 80062fa:	4638      	mov	r0, r7
 80062fc:	47c0      	blx	r8
 80062fe:	4306      	orrs	r6, r0
 8006300:	3568      	adds	r5, #104	@ 0x68
 8006302:	e7e9      	b.n	80062d8 <_fwalk_sglue+0x10>

08006304 <__sread>:
 8006304:	b510      	push	{r4, lr}
 8006306:	460c      	mov	r4, r1
 8006308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800630c:	f000 f87e 	bl	800640c <_read_r>
 8006310:	2800      	cmp	r0, #0
 8006312:	bfab      	itete	ge
 8006314:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006316:	89a3      	ldrhlt	r3, [r4, #12]
 8006318:	181b      	addge	r3, r3, r0
 800631a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800631e:	bfac      	ite	ge
 8006320:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006322:	81a3      	strhlt	r3, [r4, #12]
 8006324:	bd10      	pop	{r4, pc}

08006326 <__swrite>:
 8006326:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800632a:	461f      	mov	r7, r3
 800632c:	898b      	ldrh	r3, [r1, #12]
 800632e:	05db      	lsls	r3, r3, #23
 8006330:	4605      	mov	r5, r0
 8006332:	460c      	mov	r4, r1
 8006334:	4616      	mov	r6, r2
 8006336:	d505      	bpl.n	8006344 <__swrite+0x1e>
 8006338:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800633c:	2302      	movs	r3, #2
 800633e:	2200      	movs	r2, #0
 8006340:	f000 f852 	bl	80063e8 <_lseek_r>
 8006344:	89a3      	ldrh	r3, [r4, #12]
 8006346:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800634a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800634e:	81a3      	strh	r3, [r4, #12]
 8006350:	4632      	mov	r2, r6
 8006352:	463b      	mov	r3, r7
 8006354:	4628      	mov	r0, r5
 8006356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800635a:	f000 b879 	b.w	8006450 <_write_r>

0800635e <__sseek>:
 800635e:	b510      	push	{r4, lr}
 8006360:	460c      	mov	r4, r1
 8006362:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006366:	f000 f83f 	bl	80063e8 <_lseek_r>
 800636a:	1c43      	adds	r3, r0, #1
 800636c:	89a3      	ldrh	r3, [r4, #12]
 800636e:	bf15      	itete	ne
 8006370:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006372:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006376:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800637a:	81a3      	strheq	r3, [r4, #12]
 800637c:	bf18      	it	ne
 800637e:	81a3      	strhne	r3, [r4, #12]
 8006380:	bd10      	pop	{r4, pc}

08006382 <__sclose>:
 8006382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006386:	f000 b81f 	b.w	80063c8 <_close_r>

0800638a <memset>:
 800638a:	4402      	add	r2, r0
 800638c:	4603      	mov	r3, r0
 800638e:	4293      	cmp	r3, r2
 8006390:	d100      	bne.n	8006394 <memset+0xa>
 8006392:	4770      	bx	lr
 8006394:	f803 1b01 	strb.w	r1, [r3], #1
 8006398:	e7f9      	b.n	800638e <memset+0x4>

0800639a <strncmp>:
 800639a:	b510      	push	{r4, lr}
 800639c:	b16a      	cbz	r2, 80063ba <strncmp+0x20>
 800639e:	3901      	subs	r1, #1
 80063a0:	1884      	adds	r4, r0, r2
 80063a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063a6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d103      	bne.n	80063b6 <strncmp+0x1c>
 80063ae:	42a0      	cmp	r0, r4
 80063b0:	d001      	beq.n	80063b6 <strncmp+0x1c>
 80063b2:	2a00      	cmp	r2, #0
 80063b4:	d1f5      	bne.n	80063a2 <strncmp+0x8>
 80063b6:	1ad0      	subs	r0, r2, r3
 80063b8:	bd10      	pop	{r4, pc}
 80063ba:	4610      	mov	r0, r2
 80063bc:	e7fc      	b.n	80063b8 <strncmp+0x1e>
	...

080063c0 <_localeconv_r>:
 80063c0:	4800      	ldr	r0, [pc, #0]	@ (80063c4 <_localeconv_r+0x4>)
 80063c2:	4770      	bx	lr
 80063c4:	20000114 	.word	0x20000114

080063c8 <_close_r>:
 80063c8:	b538      	push	{r3, r4, r5, lr}
 80063ca:	4d06      	ldr	r5, [pc, #24]	@ (80063e4 <_close_r+0x1c>)
 80063cc:	2300      	movs	r3, #0
 80063ce:	4604      	mov	r4, r0
 80063d0:	4608      	mov	r0, r1
 80063d2:	602b      	str	r3, [r5, #0]
 80063d4:	f7fc f98e 	bl	80026f4 <_close>
 80063d8:	1c43      	adds	r3, r0, #1
 80063da:	d102      	bne.n	80063e2 <_close_r+0x1a>
 80063dc:	682b      	ldr	r3, [r5, #0]
 80063de:	b103      	cbz	r3, 80063e2 <_close_r+0x1a>
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	bd38      	pop	{r3, r4, r5, pc}
 80063e4:	200005a8 	.word	0x200005a8

080063e8 <_lseek_r>:
 80063e8:	b538      	push	{r3, r4, r5, lr}
 80063ea:	4d07      	ldr	r5, [pc, #28]	@ (8006408 <_lseek_r+0x20>)
 80063ec:	4604      	mov	r4, r0
 80063ee:	4608      	mov	r0, r1
 80063f0:	4611      	mov	r1, r2
 80063f2:	2200      	movs	r2, #0
 80063f4:	602a      	str	r2, [r5, #0]
 80063f6:	461a      	mov	r2, r3
 80063f8:	f7fc f9a3 	bl	8002742 <_lseek>
 80063fc:	1c43      	adds	r3, r0, #1
 80063fe:	d102      	bne.n	8006406 <_lseek_r+0x1e>
 8006400:	682b      	ldr	r3, [r5, #0]
 8006402:	b103      	cbz	r3, 8006406 <_lseek_r+0x1e>
 8006404:	6023      	str	r3, [r4, #0]
 8006406:	bd38      	pop	{r3, r4, r5, pc}
 8006408:	200005a8 	.word	0x200005a8

0800640c <_read_r>:
 800640c:	b538      	push	{r3, r4, r5, lr}
 800640e:	4d07      	ldr	r5, [pc, #28]	@ (800642c <_read_r+0x20>)
 8006410:	4604      	mov	r4, r0
 8006412:	4608      	mov	r0, r1
 8006414:	4611      	mov	r1, r2
 8006416:	2200      	movs	r2, #0
 8006418:	602a      	str	r2, [r5, #0]
 800641a:	461a      	mov	r2, r3
 800641c:	f7fc f931 	bl	8002682 <_read>
 8006420:	1c43      	adds	r3, r0, #1
 8006422:	d102      	bne.n	800642a <_read_r+0x1e>
 8006424:	682b      	ldr	r3, [r5, #0]
 8006426:	b103      	cbz	r3, 800642a <_read_r+0x1e>
 8006428:	6023      	str	r3, [r4, #0]
 800642a:	bd38      	pop	{r3, r4, r5, pc}
 800642c:	200005a8 	.word	0x200005a8

08006430 <_sbrk_r>:
 8006430:	b538      	push	{r3, r4, r5, lr}
 8006432:	4d06      	ldr	r5, [pc, #24]	@ (800644c <_sbrk_r+0x1c>)
 8006434:	2300      	movs	r3, #0
 8006436:	4604      	mov	r4, r0
 8006438:	4608      	mov	r0, r1
 800643a:	602b      	str	r3, [r5, #0]
 800643c:	f7fc f98e 	bl	800275c <_sbrk>
 8006440:	1c43      	adds	r3, r0, #1
 8006442:	d102      	bne.n	800644a <_sbrk_r+0x1a>
 8006444:	682b      	ldr	r3, [r5, #0]
 8006446:	b103      	cbz	r3, 800644a <_sbrk_r+0x1a>
 8006448:	6023      	str	r3, [r4, #0]
 800644a:	bd38      	pop	{r3, r4, r5, pc}
 800644c:	200005a8 	.word	0x200005a8

08006450 <_write_r>:
 8006450:	b538      	push	{r3, r4, r5, lr}
 8006452:	4d07      	ldr	r5, [pc, #28]	@ (8006470 <_write_r+0x20>)
 8006454:	4604      	mov	r4, r0
 8006456:	4608      	mov	r0, r1
 8006458:	4611      	mov	r1, r2
 800645a:	2200      	movs	r2, #0
 800645c:	602a      	str	r2, [r5, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	f7fc f92c 	bl	80026bc <_write>
 8006464:	1c43      	adds	r3, r0, #1
 8006466:	d102      	bne.n	800646e <_write_r+0x1e>
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	b103      	cbz	r3, 800646e <_write_r+0x1e>
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	bd38      	pop	{r3, r4, r5, pc}
 8006470:	200005a8 	.word	0x200005a8

08006474 <__errno>:
 8006474:	4b01      	ldr	r3, [pc, #4]	@ (800647c <__errno+0x8>)
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	20000190 	.word	0x20000190

08006480 <__libc_init_array>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	4d0d      	ldr	r5, [pc, #52]	@ (80064b8 <__libc_init_array+0x38>)
 8006484:	4c0d      	ldr	r4, [pc, #52]	@ (80064bc <__libc_init_array+0x3c>)
 8006486:	1b64      	subs	r4, r4, r5
 8006488:	10a4      	asrs	r4, r4, #2
 800648a:	2600      	movs	r6, #0
 800648c:	42a6      	cmp	r6, r4
 800648e:	d109      	bne.n	80064a4 <__libc_init_array+0x24>
 8006490:	4d0b      	ldr	r5, [pc, #44]	@ (80064c0 <__libc_init_array+0x40>)
 8006492:	4c0c      	ldr	r4, [pc, #48]	@ (80064c4 <__libc_init_array+0x44>)
 8006494:	f002 fa72 	bl	800897c <_init>
 8006498:	1b64      	subs	r4, r4, r5
 800649a:	10a4      	asrs	r4, r4, #2
 800649c:	2600      	movs	r6, #0
 800649e:	42a6      	cmp	r6, r4
 80064a0:	d105      	bne.n	80064ae <__libc_init_array+0x2e>
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064a8:	4798      	blx	r3
 80064aa:	3601      	adds	r6, #1
 80064ac:	e7ee      	b.n	800648c <__libc_init_array+0xc>
 80064ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b2:	4798      	blx	r3
 80064b4:	3601      	adds	r6, #1
 80064b6:	e7f2      	b.n	800649e <__libc_init_array+0x1e>
 80064b8:	08008e40 	.word	0x08008e40
 80064bc:	08008e40 	.word	0x08008e40
 80064c0:	08008e40 	.word	0x08008e40
 80064c4:	08008e44 	.word	0x08008e44

080064c8 <__retarget_lock_init_recursive>:
 80064c8:	4770      	bx	lr

080064ca <__retarget_lock_acquire_recursive>:
 80064ca:	4770      	bx	lr

080064cc <__retarget_lock_release_recursive>:
 80064cc:	4770      	bx	lr

080064ce <memcpy>:
 80064ce:	440a      	add	r2, r1
 80064d0:	4291      	cmp	r1, r2
 80064d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80064d6:	d100      	bne.n	80064da <memcpy+0xc>
 80064d8:	4770      	bx	lr
 80064da:	b510      	push	{r4, lr}
 80064dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064e4:	4291      	cmp	r1, r2
 80064e6:	d1f9      	bne.n	80064dc <memcpy+0xe>
 80064e8:	bd10      	pop	{r4, pc}
 80064ea:	0000      	movs	r0, r0
 80064ec:	0000      	movs	r0, r0
	...

080064f0 <nan>:
 80064f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80064f8 <nan+0x8>
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	00000000 	.word	0x00000000
 80064fc:	7ff80000 	.word	0x7ff80000

08006500 <quorem>:
 8006500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006504:	6903      	ldr	r3, [r0, #16]
 8006506:	690c      	ldr	r4, [r1, #16]
 8006508:	42a3      	cmp	r3, r4
 800650a:	4607      	mov	r7, r0
 800650c:	db7e      	blt.n	800660c <quorem+0x10c>
 800650e:	3c01      	subs	r4, #1
 8006510:	f101 0814 	add.w	r8, r1, #20
 8006514:	00a3      	lsls	r3, r4, #2
 8006516:	f100 0514 	add.w	r5, r0, #20
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006520:	9301      	str	r3, [sp, #4]
 8006522:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006526:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800652a:	3301      	adds	r3, #1
 800652c:	429a      	cmp	r2, r3
 800652e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006532:	fbb2 f6f3 	udiv	r6, r2, r3
 8006536:	d32e      	bcc.n	8006596 <quorem+0x96>
 8006538:	f04f 0a00 	mov.w	sl, #0
 800653c:	46c4      	mov	ip, r8
 800653e:	46ae      	mov	lr, r5
 8006540:	46d3      	mov	fp, sl
 8006542:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006546:	b298      	uxth	r0, r3
 8006548:	fb06 a000 	mla	r0, r6, r0, sl
 800654c:	0c02      	lsrs	r2, r0, #16
 800654e:	0c1b      	lsrs	r3, r3, #16
 8006550:	fb06 2303 	mla	r3, r6, r3, r2
 8006554:	f8de 2000 	ldr.w	r2, [lr]
 8006558:	b280      	uxth	r0, r0
 800655a:	b292      	uxth	r2, r2
 800655c:	1a12      	subs	r2, r2, r0
 800655e:	445a      	add	r2, fp
 8006560:	f8de 0000 	ldr.w	r0, [lr]
 8006564:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006568:	b29b      	uxth	r3, r3
 800656a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800656e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006572:	b292      	uxth	r2, r2
 8006574:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006578:	45e1      	cmp	r9, ip
 800657a:	f84e 2b04 	str.w	r2, [lr], #4
 800657e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006582:	d2de      	bcs.n	8006542 <quorem+0x42>
 8006584:	9b00      	ldr	r3, [sp, #0]
 8006586:	58eb      	ldr	r3, [r5, r3]
 8006588:	b92b      	cbnz	r3, 8006596 <quorem+0x96>
 800658a:	9b01      	ldr	r3, [sp, #4]
 800658c:	3b04      	subs	r3, #4
 800658e:	429d      	cmp	r5, r3
 8006590:	461a      	mov	r2, r3
 8006592:	d32f      	bcc.n	80065f4 <quorem+0xf4>
 8006594:	613c      	str	r4, [r7, #16]
 8006596:	4638      	mov	r0, r7
 8006598:	f001 fc58 	bl	8007e4c <__mcmp>
 800659c:	2800      	cmp	r0, #0
 800659e:	db25      	blt.n	80065ec <quorem+0xec>
 80065a0:	4629      	mov	r1, r5
 80065a2:	2000      	movs	r0, #0
 80065a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80065a8:	f8d1 c000 	ldr.w	ip, [r1]
 80065ac:	fa1f fe82 	uxth.w	lr, r2
 80065b0:	fa1f f38c 	uxth.w	r3, ip
 80065b4:	eba3 030e 	sub.w	r3, r3, lr
 80065b8:	4403      	add	r3, r0
 80065ba:	0c12      	lsrs	r2, r2, #16
 80065bc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80065c0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065ca:	45c1      	cmp	r9, r8
 80065cc:	f841 3b04 	str.w	r3, [r1], #4
 80065d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065d4:	d2e6      	bcs.n	80065a4 <quorem+0xa4>
 80065d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065de:	b922      	cbnz	r2, 80065ea <quorem+0xea>
 80065e0:	3b04      	subs	r3, #4
 80065e2:	429d      	cmp	r5, r3
 80065e4:	461a      	mov	r2, r3
 80065e6:	d30b      	bcc.n	8006600 <quorem+0x100>
 80065e8:	613c      	str	r4, [r7, #16]
 80065ea:	3601      	adds	r6, #1
 80065ec:	4630      	mov	r0, r6
 80065ee:	b003      	add	sp, #12
 80065f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f4:	6812      	ldr	r2, [r2, #0]
 80065f6:	3b04      	subs	r3, #4
 80065f8:	2a00      	cmp	r2, #0
 80065fa:	d1cb      	bne.n	8006594 <quorem+0x94>
 80065fc:	3c01      	subs	r4, #1
 80065fe:	e7c6      	b.n	800658e <quorem+0x8e>
 8006600:	6812      	ldr	r2, [r2, #0]
 8006602:	3b04      	subs	r3, #4
 8006604:	2a00      	cmp	r2, #0
 8006606:	d1ef      	bne.n	80065e8 <quorem+0xe8>
 8006608:	3c01      	subs	r4, #1
 800660a:	e7ea      	b.n	80065e2 <quorem+0xe2>
 800660c:	2000      	movs	r0, #0
 800660e:	e7ee      	b.n	80065ee <quorem+0xee>

08006610 <_dtoa_r>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	69c7      	ldr	r7, [r0, #28]
 8006616:	b099      	sub	sp, #100	@ 0x64
 8006618:	ed8d 0b02 	vstr	d0, [sp, #8]
 800661c:	ec55 4b10 	vmov	r4, r5, d0
 8006620:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006622:	9109      	str	r1, [sp, #36]	@ 0x24
 8006624:	4683      	mov	fp, r0
 8006626:	920e      	str	r2, [sp, #56]	@ 0x38
 8006628:	9313      	str	r3, [sp, #76]	@ 0x4c
 800662a:	b97f      	cbnz	r7, 800664c <_dtoa_r+0x3c>
 800662c:	2010      	movs	r0, #16
 800662e:	f7fe fa4d 	bl	8004acc <malloc>
 8006632:	4602      	mov	r2, r0
 8006634:	f8cb 001c 	str.w	r0, [fp, #28]
 8006638:	b920      	cbnz	r0, 8006644 <_dtoa_r+0x34>
 800663a:	4ba7      	ldr	r3, [pc, #668]	@ (80068d8 <_dtoa_r+0x2c8>)
 800663c:	21ef      	movs	r1, #239	@ 0xef
 800663e:	48a7      	ldr	r0, [pc, #668]	@ (80068dc <_dtoa_r+0x2cc>)
 8006640:	f001 feb4 	bl	80083ac <__assert_func>
 8006644:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006648:	6007      	str	r7, [r0, #0]
 800664a:	60c7      	str	r7, [r0, #12]
 800664c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006650:	6819      	ldr	r1, [r3, #0]
 8006652:	b159      	cbz	r1, 800666c <_dtoa_r+0x5c>
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	604a      	str	r2, [r1, #4]
 8006658:	2301      	movs	r3, #1
 800665a:	4093      	lsls	r3, r2
 800665c:	608b      	str	r3, [r1, #8]
 800665e:	4658      	mov	r0, fp
 8006660:	f001 f970 	bl	8007944 <_Bfree>
 8006664:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	1e2b      	subs	r3, r5, #0
 800666e:	bfb9      	ittee	lt
 8006670:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006674:	9303      	strlt	r3, [sp, #12]
 8006676:	2300      	movge	r3, #0
 8006678:	6033      	strge	r3, [r6, #0]
 800667a:	9f03      	ldr	r7, [sp, #12]
 800667c:	4b98      	ldr	r3, [pc, #608]	@ (80068e0 <_dtoa_r+0x2d0>)
 800667e:	bfbc      	itt	lt
 8006680:	2201      	movlt	r2, #1
 8006682:	6032      	strlt	r2, [r6, #0]
 8006684:	43bb      	bics	r3, r7
 8006686:	d112      	bne.n	80066ae <_dtoa_r+0x9e>
 8006688:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800668a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800668e:	6013      	str	r3, [r2, #0]
 8006690:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006694:	4323      	orrs	r3, r4
 8006696:	f000 854d 	beq.w	8007134 <_dtoa_r+0xb24>
 800669a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800669c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80068f4 <_dtoa_r+0x2e4>
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 854f 	beq.w	8007144 <_dtoa_r+0xb34>
 80066a6:	f10a 0303 	add.w	r3, sl, #3
 80066aa:	f000 bd49 	b.w	8007140 <_dtoa_r+0xb30>
 80066ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066b2:	2200      	movs	r2, #0
 80066b4:	ec51 0b17 	vmov	r0, r1, d7
 80066b8:	2300      	movs	r3, #0
 80066ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80066be:	f7fa fa33 	bl	8000b28 <__aeabi_dcmpeq>
 80066c2:	4680      	mov	r8, r0
 80066c4:	b158      	cbz	r0, 80066de <_dtoa_r+0xce>
 80066c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80066c8:	2301      	movs	r3, #1
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066ce:	b113      	cbz	r3, 80066d6 <_dtoa_r+0xc6>
 80066d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80066d2:	4b84      	ldr	r3, [pc, #528]	@ (80068e4 <_dtoa_r+0x2d4>)
 80066d4:	6013      	str	r3, [r2, #0]
 80066d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80068f8 <_dtoa_r+0x2e8>
 80066da:	f000 bd33 	b.w	8007144 <_dtoa_r+0xb34>
 80066de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80066e2:	aa16      	add	r2, sp, #88	@ 0x58
 80066e4:	a917      	add	r1, sp, #92	@ 0x5c
 80066e6:	4658      	mov	r0, fp
 80066e8:	f001 fcd0 	bl	800808c <__d2b>
 80066ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80066f0:	4681      	mov	r9, r0
 80066f2:	2e00      	cmp	r6, #0
 80066f4:	d077      	beq.n	80067e6 <_dtoa_r+0x1d6>
 80066f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80066fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006700:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006704:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006708:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800670c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006710:	4619      	mov	r1, r3
 8006712:	2200      	movs	r2, #0
 8006714:	4b74      	ldr	r3, [pc, #464]	@ (80068e8 <_dtoa_r+0x2d8>)
 8006716:	f7f9 fde7 	bl	80002e8 <__aeabi_dsub>
 800671a:	a369      	add	r3, pc, #420	@ (adr r3, 80068c0 <_dtoa_r+0x2b0>)
 800671c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006720:	f7f9 ff9a 	bl	8000658 <__aeabi_dmul>
 8006724:	a368      	add	r3, pc, #416	@ (adr r3, 80068c8 <_dtoa_r+0x2b8>)
 8006726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800672a:	f7f9 fddf 	bl	80002ec <__adddf3>
 800672e:	4604      	mov	r4, r0
 8006730:	4630      	mov	r0, r6
 8006732:	460d      	mov	r5, r1
 8006734:	f7f9 ff26 	bl	8000584 <__aeabi_i2d>
 8006738:	a365      	add	r3, pc, #404	@ (adr r3, 80068d0 <_dtoa_r+0x2c0>)
 800673a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673e:	f7f9 ff8b 	bl	8000658 <__aeabi_dmul>
 8006742:	4602      	mov	r2, r0
 8006744:	460b      	mov	r3, r1
 8006746:	4620      	mov	r0, r4
 8006748:	4629      	mov	r1, r5
 800674a:	f7f9 fdcf 	bl	80002ec <__adddf3>
 800674e:	4604      	mov	r4, r0
 8006750:	460d      	mov	r5, r1
 8006752:	f7fa fa31 	bl	8000bb8 <__aeabi_d2iz>
 8006756:	2200      	movs	r2, #0
 8006758:	4607      	mov	r7, r0
 800675a:	2300      	movs	r3, #0
 800675c:	4620      	mov	r0, r4
 800675e:	4629      	mov	r1, r5
 8006760:	f7fa f9ec 	bl	8000b3c <__aeabi_dcmplt>
 8006764:	b140      	cbz	r0, 8006778 <_dtoa_r+0x168>
 8006766:	4638      	mov	r0, r7
 8006768:	f7f9 ff0c 	bl	8000584 <__aeabi_i2d>
 800676c:	4622      	mov	r2, r4
 800676e:	462b      	mov	r3, r5
 8006770:	f7fa f9da 	bl	8000b28 <__aeabi_dcmpeq>
 8006774:	b900      	cbnz	r0, 8006778 <_dtoa_r+0x168>
 8006776:	3f01      	subs	r7, #1
 8006778:	2f16      	cmp	r7, #22
 800677a:	d851      	bhi.n	8006820 <_dtoa_r+0x210>
 800677c:	4b5b      	ldr	r3, [pc, #364]	@ (80068ec <_dtoa_r+0x2dc>)
 800677e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006786:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800678a:	f7fa f9d7 	bl	8000b3c <__aeabi_dcmplt>
 800678e:	2800      	cmp	r0, #0
 8006790:	d048      	beq.n	8006824 <_dtoa_r+0x214>
 8006792:	3f01      	subs	r7, #1
 8006794:	2300      	movs	r3, #0
 8006796:	9312      	str	r3, [sp, #72]	@ 0x48
 8006798:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800679a:	1b9b      	subs	r3, r3, r6
 800679c:	1e5a      	subs	r2, r3, #1
 800679e:	bf44      	itt	mi
 80067a0:	f1c3 0801 	rsbmi	r8, r3, #1
 80067a4:	2300      	movmi	r3, #0
 80067a6:	9208      	str	r2, [sp, #32]
 80067a8:	bf54      	ite	pl
 80067aa:	f04f 0800 	movpl.w	r8, #0
 80067ae:	9308      	strmi	r3, [sp, #32]
 80067b0:	2f00      	cmp	r7, #0
 80067b2:	db39      	blt.n	8006828 <_dtoa_r+0x218>
 80067b4:	9b08      	ldr	r3, [sp, #32]
 80067b6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80067b8:	443b      	add	r3, r7
 80067ba:	9308      	str	r3, [sp, #32]
 80067bc:	2300      	movs	r3, #0
 80067be:	930a      	str	r3, [sp, #40]	@ 0x28
 80067c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067c2:	2b09      	cmp	r3, #9
 80067c4:	d864      	bhi.n	8006890 <_dtoa_r+0x280>
 80067c6:	2b05      	cmp	r3, #5
 80067c8:	bfc4      	itt	gt
 80067ca:	3b04      	subgt	r3, #4
 80067cc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80067ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067d0:	f1a3 0302 	sub.w	r3, r3, #2
 80067d4:	bfcc      	ite	gt
 80067d6:	2400      	movgt	r4, #0
 80067d8:	2401      	movle	r4, #1
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d863      	bhi.n	80068a6 <_dtoa_r+0x296>
 80067de:	e8df f003 	tbb	[pc, r3]
 80067e2:	372a      	.short	0x372a
 80067e4:	5535      	.short	0x5535
 80067e6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80067ea:	441e      	add	r6, r3
 80067ec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80067f0:	2b20      	cmp	r3, #32
 80067f2:	bfc1      	itttt	gt
 80067f4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80067f8:	409f      	lslgt	r7, r3
 80067fa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80067fe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006802:	bfd6      	itet	le
 8006804:	f1c3 0320 	rsble	r3, r3, #32
 8006808:	ea47 0003 	orrgt.w	r0, r7, r3
 800680c:	fa04 f003 	lslle.w	r0, r4, r3
 8006810:	f7f9 fea8 	bl	8000564 <__aeabi_ui2d>
 8006814:	2201      	movs	r2, #1
 8006816:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800681a:	3e01      	subs	r6, #1
 800681c:	9214      	str	r2, [sp, #80]	@ 0x50
 800681e:	e777      	b.n	8006710 <_dtoa_r+0x100>
 8006820:	2301      	movs	r3, #1
 8006822:	e7b8      	b.n	8006796 <_dtoa_r+0x186>
 8006824:	9012      	str	r0, [sp, #72]	@ 0x48
 8006826:	e7b7      	b.n	8006798 <_dtoa_r+0x188>
 8006828:	427b      	negs	r3, r7
 800682a:	930a      	str	r3, [sp, #40]	@ 0x28
 800682c:	2300      	movs	r3, #0
 800682e:	eba8 0807 	sub.w	r8, r8, r7
 8006832:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006834:	e7c4      	b.n	80067c0 <_dtoa_r+0x1b0>
 8006836:	2300      	movs	r3, #0
 8006838:	930b      	str	r3, [sp, #44]	@ 0x2c
 800683a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800683c:	2b00      	cmp	r3, #0
 800683e:	dc35      	bgt.n	80068ac <_dtoa_r+0x29c>
 8006840:	2301      	movs	r3, #1
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	9307      	str	r3, [sp, #28]
 8006846:	461a      	mov	r2, r3
 8006848:	920e      	str	r2, [sp, #56]	@ 0x38
 800684a:	e00b      	b.n	8006864 <_dtoa_r+0x254>
 800684c:	2301      	movs	r3, #1
 800684e:	e7f3      	b.n	8006838 <_dtoa_r+0x228>
 8006850:	2300      	movs	r3, #0
 8006852:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	3301      	adds	r3, #1
 800685c:	2b01      	cmp	r3, #1
 800685e:	9307      	str	r3, [sp, #28]
 8006860:	bfb8      	it	lt
 8006862:	2301      	movlt	r3, #1
 8006864:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006868:	2100      	movs	r1, #0
 800686a:	2204      	movs	r2, #4
 800686c:	f102 0514 	add.w	r5, r2, #20
 8006870:	429d      	cmp	r5, r3
 8006872:	d91f      	bls.n	80068b4 <_dtoa_r+0x2a4>
 8006874:	6041      	str	r1, [r0, #4]
 8006876:	4658      	mov	r0, fp
 8006878:	f001 f824 	bl	80078c4 <_Balloc>
 800687c:	4682      	mov	sl, r0
 800687e:	2800      	cmp	r0, #0
 8006880:	d13c      	bne.n	80068fc <_dtoa_r+0x2ec>
 8006882:	4b1b      	ldr	r3, [pc, #108]	@ (80068f0 <_dtoa_r+0x2e0>)
 8006884:	4602      	mov	r2, r0
 8006886:	f240 11af 	movw	r1, #431	@ 0x1af
 800688a:	e6d8      	b.n	800663e <_dtoa_r+0x2e>
 800688c:	2301      	movs	r3, #1
 800688e:	e7e0      	b.n	8006852 <_dtoa_r+0x242>
 8006890:	2401      	movs	r4, #1
 8006892:	2300      	movs	r3, #0
 8006894:	9309      	str	r3, [sp, #36]	@ 0x24
 8006896:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006898:	f04f 33ff 	mov.w	r3, #4294967295
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	9307      	str	r3, [sp, #28]
 80068a0:	2200      	movs	r2, #0
 80068a2:	2312      	movs	r3, #18
 80068a4:	e7d0      	b.n	8006848 <_dtoa_r+0x238>
 80068a6:	2301      	movs	r3, #1
 80068a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068aa:	e7f5      	b.n	8006898 <_dtoa_r+0x288>
 80068ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068ae:	9300      	str	r3, [sp, #0]
 80068b0:	9307      	str	r3, [sp, #28]
 80068b2:	e7d7      	b.n	8006864 <_dtoa_r+0x254>
 80068b4:	3101      	adds	r1, #1
 80068b6:	0052      	lsls	r2, r2, #1
 80068b8:	e7d8      	b.n	800686c <_dtoa_r+0x25c>
 80068ba:	bf00      	nop
 80068bc:	f3af 8000 	nop.w
 80068c0:	636f4361 	.word	0x636f4361
 80068c4:	3fd287a7 	.word	0x3fd287a7
 80068c8:	8b60c8b3 	.word	0x8b60c8b3
 80068cc:	3fc68a28 	.word	0x3fc68a28
 80068d0:	509f79fb 	.word	0x509f79fb
 80068d4:	3fd34413 	.word	0x3fd34413
 80068d8:	08008bb2 	.word	0x08008bb2
 80068dc:	08008bc9 	.word	0x08008bc9
 80068e0:	7ff00000 	.word	0x7ff00000
 80068e4:	08008b7a 	.word	0x08008b7a
 80068e8:	3ff80000 	.word	0x3ff80000
 80068ec:	08008d20 	.word	0x08008d20
 80068f0:	08008c21 	.word	0x08008c21
 80068f4:	08008bae 	.word	0x08008bae
 80068f8:	08008b79 	.word	0x08008b79
 80068fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006900:	6018      	str	r0, [r3, #0]
 8006902:	9b07      	ldr	r3, [sp, #28]
 8006904:	2b0e      	cmp	r3, #14
 8006906:	f200 80a4 	bhi.w	8006a52 <_dtoa_r+0x442>
 800690a:	2c00      	cmp	r4, #0
 800690c:	f000 80a1 	beq.w	8006a52 <_dtoa_r+0x442>
 8006910:	2f00      	cmp	r7, #0
 8006912:	dd33      	ble.n	800697c <_dtoa_r+0x36c>
 8006914:	4bad      	ldr	r3, [pc, #692]	@ (8006bcc <_dtoa_r+0x5bc>)
 8006916:	f007 020f 	and.w	r2, r7, #15
 800691a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800691e:	ed93 7b00 	vldr	d7, [r3]
 8006922:	05f8      	lsls	r0, r7, #23
 8006924:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006928:	ea4f 1427 	mov.w	r4, r7, asr #4
 800692c:	d516      	bpl.n	800695c <_dtoa_r+0x34c>
 800692e:	4ba8      	ldr	r3, [pc, #672]	@ (8006bd0 <_dtoa_r+0x5c0>)
 8006930:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006934:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006938:	f7f9 ffb8 	bl	80008ac <__aeabi_ddiv>
 800693c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006940:	f004 040f 	and.w	r4, r4, #15
 8006944:	2603      	movs	r6, #3
 8006946:	4da2      	ldr	r5, [pc, #648]	@ (8006bd0 <_dtoa_r+0x5c0>)
 8006948:	b954      	cbnz	r4, 8006960 <_dtoa_r+0x350>
 800694a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800694e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006952:	f7f9 ffab 	bl	80008ac <__aeabi_ddiv>
 8006956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800695a:	e028      	b.n	80069ae <_dtoa_r+0x39e>
 800695c:	2602      	movs	r6, #2
 800695e:	e7f2      	b.n	8006946 <_dtoa_r+0x336>
 8006960:	07e1      	lsls	r1, r4, #31
 8006962:	d508      	bpl.n	8006976 <_dtoa_r+0x366>
 8006964:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006968:	e9d5 2300 	ldrd	r2, r3, [r5]
 800696c:	f7f9 fe74 	bl	8000658 <__aeabi_dmul>
 8006970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006974:	3601      	adds	r6, #1
 8006976:	1064      	asrs	r4, r4, #1
 8006978:	3508      	adds	r5, #8
 800697a:	e7e5      	b.n	8006948 <_dtoa_r+0x338>
 800697c:	f000 80d2 	beq.w	8006b24 <_dtoa_r+0x514>
 8006980:	427c      	negs	r4, r7
 8006982:	4b92      	ldr	r3, [pc, #584]	@ (8006bcc <_dtoa_r+0x5bc>)
 8006984:	4d92      	ldr	r5, [pc, #584]	@ (8006bd0 <_dtoa_r+0x5c0>)
 8006986:	f004 020f 	and.w	r2, r4, #15
 800698a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800698e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006992:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006996:	f7f9 fe5f 	bl	8000658 <__aeabi_dmul>
 800699a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800699e:	1124      	asrs	r4, r4, #4
 80069a0:	2300      	movs	r3, #0
 80069a2:	2602      	movs	r6, #2
 80069a4:	2c00      	cmp	r4, #0
 80069a6:	f040 80b2 	bne.w	8006b0e <_dtoa_r+0x4fe>
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1d3      	bne.n	8006956 <_dtoa_r+0x346>
 80069ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80069b0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80b7 	beq.w	8006b28 <_dtoa_r+0x518>
 80069ba:	4b86      	ldr	r3, [pc, #536]	@ (8006bd4 <_dtoa_r+0x5c4>)
 80069bc:	2200      	movs	r2, #0
 80069be:	4620      	mov	r0, r4
 80069c0:	4629      	mov	r1, r5
 80069c2:	f7fa f8bb 	bl	8000b3c <__aeabi_dcmplt>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	f000 80ae 	beq.w	8006b28 <_dtoa_r+0x518>
 80069cc:	9b07      	ldr	r3, [sp, #28]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 80aa 	beq.w	8006b28 <_dtoa_r+0x518>
 80069d4:	9b00      	ldr	r3, [sp, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	dd37      	ble.n	8006a4a <_dtoa_r+0x43a>
 80069da:	1e7b      	subs	r3, r7, #1
 80069dc:	9304      	str	r3, [sp, #16]
 80069de:	4620      	mov	r0, r4
 80069e0:	4b7d      	ldr	r3, [pc, #500]	@ (8006bd8 <_dtoa_r+0x5c8>)
 80069e2:	2200      	movs	r2, #0
 80069e4:	4629      	mov	r1, r5
 80069e6:	f7f9 fe37 	bl	8000658 <__aeabi_dmul>
 80069ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069ee:	9c00      	ldr	r4, [sp, #0]
 80069f0:	3601      	adds	r6, #1
 80069f2:	4630      	mov	r0, r6
 80069f4:	f7f9 fdc6 	bl	8000584 <__aeabi_i2d>
 80069f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069fc:	f7f9 fe2c 	bl	8000658 <__aeabi_dmul>
 8006a00:	4b76      	ldr	r3, [pc, #472]	@ (8006bdc <_dtoa_r+0x5cc>)
 8006a02:	2200      	movs	r2, #0
 8006a04:	f7f9 fc72 	bl	80002ec <__adddf3>
 8006a08:	4605      	mov	r5, r0
 8006a0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006a0e:	2c00      	cmp	r4, #0
 8006a10:	f040 808d 	bne.w	8006b2e <_dtoa_r+0x51e>
 8006a14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a18:	4b71      	ldr	r3, [pc, #452]	@ (8006be0 <_dtoa_r+0x5d0>)
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f7f9 fc64 	bl	80002e8 <__aeabi_dsub>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a28:	462a      	mov	r2, r5
 8006a2a:	4633      	mov	r3, r6
 8006a2c:	f7fa f8a4 	bl	8000b78 <__aeabi_dcmpgt>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	f040 828b 	bne.w	8006f4c <_dtoa_r+0x93c>
 8006a36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a3a:	462a      	mov	r2, r5
 8006a3c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a40:	f7fa f87c 	bl	8000b3c <__aeabi_dcmplt>
 8006a44:	2800      	cmp	r0, #0
 8006a46:	f040 8128 	bne.w	8006c9a <_dtoa_r+0x68a>
 8006a4a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006a4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006a52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	f2c0 815a 	blt.w	8006d0e <_dtoa_r+0x6fe>
 8006a5a:	2f0e      	cmp	r7, #14
 8006a5c:	f300 8157 	bgt.w	8006d0e <_dtoa_r+0x6fe>
 8006a60:	4b5a      	ldr	r3, [pc, #360]	@ (8006bcc <_dtoa_r+0x5bc>)
 8006a62:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a66:	ed93 7b00 	vldr	d7, [r3]
 8006a6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	ed8d 7b00 	vstr	d7, [sp]
 8006a72:	da03      	bge.n	8006a7c <_dtoa_r+0x46c>
 8006a74:	9b07      	ldr	r3, [sp, #28]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f340 8101 	ble.w	8006c7e <_dtoa_r+0x66e>
 8006a7c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006a80:	4656      	mov	r6, sl
 8006a82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a86:	4620      	mov	r0, r4
 8006a88:	4629      	mov	r1, r5
 8006a8a:	f7f9 ff0f 	bl	80008ac <__aeabi_ddiv>
 8006a8e:	f7fa f893 	bl	8000bb8 <__aeabi_d2iz>
 8006a92:	4680      	mov	r8, r0
 8006a94:	f7f9 fd76 	bl	8000584 <__aeabi_i2d>
 8006a98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a9c:	f7f9 fddc 	bl	8000658 <__aeabi_dmul>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006aac:	f7f9 fc1c 	bl	80002e8 <__aeabi_dsub>
 8006ab0:	f806 4b01 	strb.w	r4, [r6], #1
 8006ab4:	9d07      	ldr	r5, [sp, #28]
 8006ab6:	eba6 040a 	sub.w	r4, r6, sl
 8006aba:	42a5      	cmp	r5, r4
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	f040 8117 	bne.w	8006cf2 <_dtoa_r+0x6e2>
 8006ac4:	f7f9 fc12 	bl	80002ec <__adddf3>
 8006ac8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006acc:	4604      	mov	r4, r0
 8006ace:	460d      	mov	r5, r1
 8006ad0:	f7fa f852 	bl	8000b78 <__aeabi_dcmpgt>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	f040 80f9 	bne.w	8006ccc <_dtoa_r+0x6bc>
 8006ada:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	f7fa f821 	bl	8000b28 <__aeabi_dcmpeq>
 8006ae6:	b118      	cbz	r0, 8006af0 <_dtoa_r+0x4e0>
 8006ae8:	f018 0f01 	tst.w	r8, #1
 8006aec:	f040 80ee 	bne.w	8006ccc <_dtoa_r+0x6bc>
 8006af0:	4649      	mov	r1, r9
 8006af2:	4658      	mov	r0, fp
 8006af4:	f000 ff26 	bl	8007944 <_Bfree>
 8006af8:	2300      	movs	r3, #0
 8006afa:	7033      	strb	r3, [r6, #0]
 8006afc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006afe:	3701      	adds	r7, #1
 8006b00:	601f      	str	r7, [r3, #0]
 8006b02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 831d 	beq.w	8007144 <_dtoa_r+0xb34>
 8006b0a:	601e      	str	r6, [r3, #0]
 8006b0c:	e31a      	b.n	8007144 <_dtoa_r+0xb34>
 8006b0e:	07e2      	lsls	r2, r4, #31
 8006b10:	d505      	bpl.n	8006b1e <_dtoa_r+0x50e>
 8006b12:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b16:	f7f9 fd9f 	bl	8000658 <__aeabi_dmul>
 8006b1a:	3601      	adds	r6, #1
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	1064      	asrs	r4, r4, #1
 8006b20:	3508      	adds	r5, #8
 8006b22:	e73f      	b.n	80069a4 <_dtoa_r+0x394>
 8006b24:	2602      	movs	r6, #2
 8006b26:	e742      	b.n	80069ae <_dtoa_r+0x39e>
 8006b28:	9c07      	ldr	r4, [sp, #28]
 8006b2a:	9704      	str	r7, [sp, #16]
 8006b2c:	e761      	b.n	80069f2 <_dtoa_r+0x3e2>
 8006b2e:	4b27      	ldr	r3, [pc, #156]	@ (8006bcc <_dtoa_r+0x5bc>)
 8006b30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b3a:	4454      	add	r4, sl
 8006b3c:	2900      	cmp	r1, #0
 8006b3e:	d053      	beq.n	8006be8 <_dtoa_r+0x5d8>
 8006b40:	4928      	ldr	r1, [pc, #160]	@ (8006be4 <_dtoa_r+0x5d4>)
 8006b42:	2000      	movs	r0, #0
 8006b44:	f7f9 feb2 	bl	80008ac <__aeabi_ddiv>
 8006b48:	4633      	mov	r3, r6
 8006b4a:	462a      	mov	r2, r5
 8006b4c:	f7f9 fbcc 	bl	80002e8 <__aeabi_dsub>
 8006b50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006b54:	4656      	mov	r6, sl
 8006b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b5a:	f7fa f82d 	bl	8000bb8 <__aeabi_d2iz>
 8006b5e:	4605      	mov	r5, r0
 8006b60:	f7f9 fd10 	bl	8000584 <__aeabi_i2d>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b6c:	f7f9 fbbc 	bl	80002e8 <__aeabi_dsub>
 8006b70:	3530      	adds	r5, #48	@ 0x30
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b7a:	f806 5b01 	strb.w	r5, [r6], #1
 8006b7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b82:	f7f9 ffdb 	bl	8000b3c <__aeabi_dcmplt>
 8006b86:	2800      	cmp	r0, #0
 8006b88:	d171      	bne.n	8006c6e <_dtoa_r+0x65e>
 8006b8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b8e:	4911      	ldr	r1, [pc, #68]	@ (8006bd4 <_dtoa_r+0x5c4>)
 8006b90:	2000      	movs	r0, #0
 8006b92:	f7f9 fba9 	bl	80002e8 <__aeabi_dsub>
 8006b96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006b9a:	f7f9 ffcf 	bl	8000b3c <__aeabi_dcmplt>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	f040 8095 	bne.w	8006cce <_dtoa_r+0x6be>
 8006ba4:	42a6      	cmp	r6, r4
 8006ba6:	f43f af50 	beq.w	8006a4a <_dtoa_r+0x43a>
 8006baa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006bae:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd8 <_dtoa_r+0x5c8>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f7f9 fd51 	bl	8000658 <__aeabi_dmul>
 8006bb6:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <_dtoa_r+0x5c8>)
 8006bb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bc2:	f7f9 fd49 	bl	8000658 <__aeabi_dmul>
 8006bc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bca:	e7c4      	b.n	8006b56 <_dtoa_r+0x546>
 8006bcc:	08008d20 	.word	0x08008d20
 8006bd0:	08008cf8 	.word	0x08008cf8
 8006bd4:	3ff00000 	.word	0x3ff00000
 8006bd8:	40240000 	.word	0x40240000
 8006bdc:	401c0000 	.word	0x401c0000
 8006be0:	40140000 	.word	0x40140000
 8006be4:	3fe00000 	.word	0x3fe00000
 8006be8:	4631      	mov	r1, r6
 8006bea:	4628      	mov	r0, r5
 8006bec:	f7f9 fd34 	bl	8000658 <__aeabi_dmul>
 8006bf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006bf4:	9415      	str	r4, [sp, #84]	@ 0x54
 8006bf6:	4656      	mov	r6, sl
 8006bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006bfc:	f7f9 ffdc 	bl	8000bb8 <__aeabi_d2iz>
 8006c00:	4605      	mov	r5, r0
 8006c02:	f7f9 fcbf 	bl	8000584 <__aeabi_i2d>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c0e:	f7f9 fb6b 	bl	80002e8 <__aeabi_dsub>
 8006c12:	3530      	adds	r5, #48	@ 0x30
 8006c14:	f806 5b01 	strb.w	r5, [r6], #1
 8006c18:	4602      	mov	r2, r0
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	42a6      	cmp	r6, r4
 8006c1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c22:	f04f 0200 	mov.w	r2, #0
 8006c26:	d124      	bne.n	8006c72 <_dtoa_r+0x662>
 8006c28:	4bac      	ldr	r3, [pc, #688]	@ (8006edc <_dtoa_r+0x8cc>)
 8006c2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006c2e:	f7f9 fb5d 	bl	80002ec <__adddf3>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c3a:	f7f9 ff9d 	bl	8000b78 <__aeabi_dcmpgt>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	d145      	bne.n	8006cce <_dtoa_r+0x6be>
 8006c42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c46:	49a5      	ldr	r1, [pc, #660]	@ (8006edc <_dtoa_r+0x8cc>)
 8006c48:	2000      	movs	r0, #0
 8006c4a:	f7f9 fb4d 	bl	80002e8 <__aeabi_dsub>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c56:	f7f9 ff71 	bl	8000b3c <__aeabi_dcmplt>
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	f43f aef5 	beq.w	8006a4a <_dtoa_r+0x43a>
 8006c60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006c62:	1e73      	subs	r3, r6, #1
 8006c64:	9315      	str	r3, [sp, #84]	@ 0x54
 8006c66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c6a:	2b30      	cmp	r3, #48	@ 0x30
 8006c6c:	d0f8      	beq.n	8006c60 <_dtoa_r+0x650>
 8006c6e:	9f04      	ldr	r7, [sp, #16]
 8006c70:	e73e      	b.n	8006af0 <_dtoa_r+0x4e0>
 8006c72:	4b9b      	ldr	r3, [pc, #620]	@ (8006ee0 <_dtoa_r+0x8d0>)
 8006c74:	f7f9 fcf0 	bl	8000658 <__aeabi_dmul>
 8006c78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c7c:	e7bc      	b.n	8006bf8 <_dtoa_r+0x5e8>
 8006c7e:	d10c      	bne.n	8006c9a <_dtoa_r+0x68a>
 8006c80:	4b98      	ldr	r3, [pc, #608]	@ (8006ee4 <_dtoa_r+0x8d4>)
 8006c82:	2200      	movs	r2, #0
 8006c84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006c88:	f7f9 fce6 	bl	8000658 <__aeabi_dmul>
 8006c8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c90:	f7f9 ff68 	bl	8000b64 <__aeabi_dcmpge>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	f000 8157 	beq.w	8006f48 <_dtoa_r+0x938>
 8006c9a:	2400      	movs	r4, #0
 8006c9c:	4625      	mov	r5, r4
 8006c9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	9304      	str	r3, [sp, #16]
 8006ca4:	4656      	mov	r6, sl
 8006ca6:	2700      	movs	r7, #0
 8006ca8:	4621      	mov	r1, r4
 8006caa:	4658      	mov	r0, fp
 8006cac:	f000 fe4a 	bl	8007944 <_Bfree>
 8006cb0:	2d00      	cmp	r5, #0
 8006cb2:	d0dc      	beq.n	8006c6e <_dtoa_r+0x65e>
 8006cb4:	b12f      	cbz	r7, 8006cc2 <_dtoa_r+0x6b2>
 8006cb6:	42af      	cmp	r7, r5
 8006cb8:	d003      	beq.n	8006cc2 <_dtoa_r+0x6b2>
 8006cba:	4639      	mov	r1, r7
 8006cbc:	4658      	mov	r0, fp
 8006cbe:	f000 fe41 	bl	8007944 <_Bfree>
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	4658      	mov	r0, fp
 8006cc6:	f000 fe3d 	bl	8007944 <_Bfree>
 8006cca:	e7d0      	b.n	8006c6e <_dtoa_r+0x65e>
 8006ccc:	9704      	str	r7, [sp, #16]
 8006cce:	4633      	mov	r3, r6
 8006cd0:	461e      	mov	r6, r3
 8006cd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cd6:	2a39      	cmp	r2, #57	@ 0x39
 8006cd8:	d107      	bne.n	8006cea <_dtoa_r+0x6da>
 8006cda:	459a      	cmp	sl, r3
 8006cdc:	d1f8      	bne.n	8006cd0 <_dtoa_r+0x6c0>
 8006cde:	9a04      	ldr	r2, [sp, #16]
 8006ce0:	3201      	adds	r2, #1
 8006ce2:	9204      	str	r2, [sp, #16]
 8006ce4:	2230      	movs	r2, #48	@ 0x30
 8006ce6:	f88a 2000 	strb.w	r2, [sl]
 8006cea:	781a      	ldrb	r2, [r3, #0]
 8006cec:	3201      	adds	r2, #1
 8006cee:	701a      	strb	r2, [r3, #0]
 8006cf0:	e7bd      	b.n	8006c6e <_dtoa_r+0x65e>
 8006cf2:	4b7b      	ldr	r3, [pc, #492]	@ (8006ee0 <_dtoa_r+0x8d0>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	f7f9 fcaf 	bl	8000658 <__aeabi_dmul>
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	4604      	mov	r4, r0
 8006d00:	460d      	mov	r5, r1
 8006d02:	f7f9 ff11 	bl	8000b28 <__aeabi_dcmpeq>
 8006d06:	2800      	cmp	r0, #0
 8006d08:	f43f aebb 	beq.w	8006a82 <_dtoa_r+0x472>
 8006d0c:	e6f0      	b.n	8006af0 <_dtoa_r+0x4e0>
 8006d0e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006d10:	2a00      	cmp	r2, #0
 8006d12:	f000 80db 	beq.w	8006ecc <_dtoa_r+0x8bc>
 8006d16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d18:	2a01      	cmp	r2, #1
 8006d1a:	f300 80bf 	bgt.w	8006e9c <_dtoa_r+0x88c>
 8006d1e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006d20:	2a00      	cmp	r2, #0
 8006d22:	f000 80b7 	beq.w	8006e94 <_dtoa_r+0x884>
 8006d26:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d2a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d2c:	4646      	mov	r6, r8
 8006d2e:	9a08      	ldr	r2, [sp, #32]
 8006d30:	2101      	movs	r1, #1
 8006d32:	441a      	add	r2, r3
 8006d34:	4658      	mov	r0, fp
 8006d36:	4498      	add	r8, r3
 8006d38:	9208      	str	r2, [sp, #32]
 8006d3a:	f000 ff01 	bl	8007b40 <__i2b>
 8006d3e:	4605      	mov	r5, r0
 8006d40:	b15e      	cbz	r6, 8006d5a <_dtoa_r+0x74a>
 8006d42:	9b08      	ldr	r3, [sp, #32]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	dd08      	ble.n	8006d5a <_dtoa_r+0x74a>
 8006d48:	42b3      	cmp	r3, r6
 8006d4a:	9a08      	ldr	r2, [sp, #32]
 8006d4c:	bfa8      	it	ge
 8006d4e:	4633      	movge	r3, r6
 8006d50:	eba8 0803 	sub.w	r8, r8, r3
 8006d54:	1af6      	subs	r6, r6, r3
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	9308      	str	r3, [sp, #32]
 8006d5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d5c:	b1f3      	cbz	r3, 8006d9c <_dtoa_r+0x78c>
 8006d5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f000 80b7 	beq.w	8006ed4 <_dtoa_r+0x8c4>
 8006d66:	b18c      	cbz	r4, 8006d8c <_dtoa_r+0x77c>
 8006d68:	4629      	mov	r1, r5
 8006d6a:	4622      	mov	r2, r4
 8006d6c:	4658      	mov	r0, fp
 8006d6e:	f000 ffa7 	bl	8007cc0 <__pow5mult>
 8006d72:	464a      	mov	r2, r9
 8006d74:	4601      	mov	r1, r0
 8006d76:	4605      	mov	r5, r0
 8006d78:	4658      	mov	r0, fp
 8006d7a:	f000 fef7 	bl	8007b6c <__multiply>
 8006d7e:	4649      	mov	r1, r9
 8006d80:	9004      	str	r0, [sp, #16]
 8006d82:	4658      	mov	r0, fp
 8006d84:	f000 fdde 	bl	8007944 <_Bfree>
 8006d88:	9b04      	ldr	r3, [sp, #16]
 8006d8a:	4699      	mov	r9, r3
 8006d8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d8e:	1b1a      	subs	r2, r3, r4
 8006d90:	d004      	beq.n	8006d9c <_dtoa_r+0x78c>
 8006d92:	4649      	mov	r1, r9
 8006d94:	4658      	mov	r0, fp
 8006d96:	f000 ff93 	bl	8007cc0 <__pow5mult>
 8006d9a:	4681      	mov	r9, r0
 8006d9c:	2101      	movs	r1, #1
 8006d9e:	4658      	mov	r0, fp
 8006da0:	f000 fece 	bl	8007b40 <__i2b>
 8006da4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006da6:	4604      	mov	r4, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f000 81cf 	beq.w	800714c <_dtoa_r+0xb3c>
 8006dae:	461a      	mov	r2, r3
 8006db0:	4601      	mov	r1, r0
 8006db2:	4658      	mov	r0, fp
 8006db4:	f000 ff84 	bl	8007cc0 <__pow5mult>
 8006db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dba:	2b01      	cmp	r3, #1
 8006dbc:	4604      	mov	r4, r0
 8006dbe:	f300 8095 	bgt.w	8006eec <_dtoa_r+0x8dc>
 8006dc2:	9b02      	ldr	r3, [sp, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f040 8087 	bne.w	8006ed8 <_dtoa_r+0x8c8>
 8006dca:	9b03      	ldr	r3, [sp, #12]
 8006dcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f040 8089 	bne.w	8006ee8 <_dtoa_r+0x8d8>
 8006dd6:	9b03      	ldr	r3, [sp, #12]
 8006dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ddc:	0d1b      	lsrs	r3, r3, #20
 8006dde:	051b      	lsls	r3, r3, #20
 8006de0:	b12b      	cbz	r3, 8006dee <_dtoa_r+0x7de>
 8006de2:	9b08      	ldr	r3, [sp, #32]
 8006de4:	3301      	adds	r3, #1
 8006de6:	9308      	str	r3, [sp, #32]
 8006de8:	f108 0801 	add.w	r8, r8, #1
 8006dec:	2301      	movs	r3, #1
 8006dee:	930a      	str	r3, [sp, #40]	@ 0x28
 8006df0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 81b0 	beq.w	8007158 <_dtoa_r+0xb48>
 8006df8:	6923      	ldr	r3, [r4, #16]
 8006dfa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006dfe:	6918      	ldr	r0, [r3, #16]
 8006e00:	f000 fe52 	bl	8007aa8 <__hi0bits>
 8006e04:	f1c0 0020 	rsb	r0, r0, #32
 8006e08:	9b08      	ldr	r3, [sp, #32]
 8006e0a:	4418      	add	r0, r3
 8006e0c:	f010 001f 	ands.w	r0, r0, #31
 8006e10:	d077      	beq.n	8006f02 <_dtoa_r+0x8f2>
 8006e12:	f1c0 0320 	rsb	r3, r0, #32
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	dd6b      	ble.n	8006ef2 <_dtoa_r+0x8e2>
 8006e1a:	9b08      	ldr	r3, [sp, #32]
 8006e1c:	f1c0 001c 	rsb	r0, r0, #28
 8006e20:	4403      	add	r3, r0
 8006e22:	4480      	add	r8, r0
 8006e24:	4406      	add	r6, r0
 8006e26:	9308      	str	r3, [sp, #32]
 8006e28:	f1b8 0f00 	cmp.w	r8, #0
 8006e2c:	dd05      	ble.n	8006e3a <_dtoa_r+0x82a>
 8006e2e:	4649      	mov	r1, r9
 8006e30:	4642      	mov	r2, r8
 8006e32:	4658      	mov	r0, fp
 8006e34:	f000 ff9e 	bl	8007d74 <__lshift>
 8006e38:	4681      	mov	r9, r0
 8006e3a:	9b08      	ldr	r3, [sp, #32]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	dd05      	ble.n	8006e4c <_dtoa_r+0x83c>
 8006e40:	4621      	mov	r1, r4
 8006e42:	461a      	mov	r2, r3
 8006e44:	4658      	mov	r0, fp
 8006e46:	f000 ff95 	bl	8007d74 <__lshift>
 8006e4a:	4604      	mov	r4, r0
 8006e4c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d059      	beq.n	8006f06 <_dtoa_r+0x8f6>
 8006e52:	4621      	mov	r1, r4
 8006e54:	4648      	mov	r0, r9
 8006e56:	f000 fff9 	bl	8007e4c <__mcmp>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	da53      	bge.n	8006f06 <_dtoa_r+0x8f6>
 8006e5e:	1e7b      	subs	r3, r7, #1
 8006e60:	9304      	str	r3, [sp, #16]
 8006e62:	4649      	mov	r1, r9
 8006e64:	2300      	movs	r3, #0
 8006e66:	220a      	movs	r2, #10
 8006e68:	4658      	mov	r0, fp
 8006e6a:	f000 fd8d 	bl	8007988 <__multadd>
 8006e6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e70:	4681      	mov	r9, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	f000 8172 	beq.w	800715c <_dtoa_r+0xb4c>
 8006e78:	2300      	movs	r3, #0
 8006e7a:	4629      	mov	r1, r5
 8006e7c:	220a      	movs	r2, #10
 8006e7e:	4658      	mov	r0, fp
 8006e80:	f000 fd82 	bl	8007988 <__multadd>
 8006e84:	9b00      	ldr	r3, [sp, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	4605      	mov	r5, r0
 8006e8a:	dc67      	bgt.n	8006f5c <_dtoa_r+0x94c>
 8006e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	dc41      	bgt.n	8006f16 <_dtoa_r+0x906>
 8006e92:	e063      	b.n	8006f5c <_dtoa_r+0x94c>
 8006e94:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006e96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006e9a:	e746      	b.n	8006d2a <_dtoa_r+0x71a>
 8006e9c:	9b07      	ldr	r3, [sp, #28]
 8006e9e:	1e5c      	subs	r4, r3, #1
 8006ea0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ea2:	42a3      	cmp	r3, r4
 8006ea4:	bfbf      	itttt	lt
 8006ea6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006ea8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006eaa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006eac:	1ae3      	sublt	r3, r4, r3
 8006eae:	bfb4      	ite	lt
 8006eb0:	18d2      	addlt	r2, r2, r3
 8006eb2:	1b1c      	subge	r4, r3, r4
 8006eb4:	9b07      	ldr	r3, [sp, #28]
 8006eb6:	bfbc      	itt	lt
 8006eb8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006eba:	2400      	movlt	r4, #0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bfb5      	itete	lt
 8006ec0:	eba8 0603 	sublt.w	r6, r8, r3
 8006ec4:	9b07      	ldrge	r3, [sp, #28]
 8006ec6:	2300      	movlt	r3, #0
 8006ec8:	4646      	movge	r6, r8
 8006eca:	e730      	b.n	8006d2e <_dtoa_r+0x71e>
 8006ecc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006ece:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006ed0:	4646      	mov	r6, r8
 8006ed2:	e735      	b.n	8006d40 <_dtoa_r+0x730>
 8006ed4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ed6:	e75c      	b.n	8006d92 <_dtoa_r+0x782>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	e788      	b.n	8006dee <_dtoa_r+0x7de>
 8006edc:	3fe00000 	.word	0x3fe00000
 8006ee0:	40240000 	.word	0x40240000
 8006ee4:	40140000 	.word	0x40140000
 8006ee8:	9b02      	ldr	r3, [sp, #8]
 8006eea:	e780      	b.n	8006dee <_dtoa_r+0x7de>
 8006eec:	2300      	movs	r3, #0
 8006eee:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ef0:	e782      	b.n	8006df8 <_dtoa_r+0x7e8>
 8006ef2:	d099      	beq.n	8006e28 <_dtoa_r+0x818>
 8006ef4:	9a08      	ldr	r2, [sp, #32]
 8006ef6:	331c      	adds	r3, #28
 8006ef8:	441a      	add	r2, r3
 8006efa:	4498      	add	r8, r3
 8006efc:	441e      	add	r6, r3
 8006efe:	9208      	str	r2, [sp, #32]
 8006f00:	e792      	b.n	8006e28 <_dtoa_r+0x818>
 8006f02:	4603      	mov	r3, r0
 8006f04:	e7f6      	b.n	8006ef4 <_dtoa_r+0x8e4>
 8006f06:	9b07      	ldr	r3, [sp, #28]
 8006f08:	9704      	str	r7, [sp, #16]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	dc20      	bgt.n	8006f50 <_dtoa_r+0x940>
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	dd1e      	ble.n	8006f54 <_dtoa_r+0x944>
 8006f16:	9b00      	ldr	r3, [sp, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f47f aec0 	bne.w	8006c9e <_dtoa_r+0x68e>
 8006f1e:	4621      	mov	r1, r4
 8006f20:	2205      	movs	r2, #5
 8006f22:	4658      	mov	r0, fp
 8006f24:	f000 fd30 	bl	8007988 <__multadd>
 8006f28:	4601      	mov	r1, r0
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	4648      	mov	r0, r9
 8006f2e:	f000 ff8d 	bl	8007e4c <__mcmp>
 8006f32:	2800      	cmp	r0, #0
 8006f34:	f77f aeb3 	ble.w	8006c9e <_dtoa_r+0x68e>
 8006f38:	4656      	mov	r6, sl
 8006f3a:	2331      	movs	r3, #49	@ 0x31
 8006f3c:	f806 3b01 	strb.w	r3, [r6], #1
 8006f40:	9b04      	ldr	r3, [sp, #16]
 8006f42:	3301      	adds	r3, #1
 8006f44:	9304      	str	r3, [sp, #16]
 8006f46:	e6ae      	b.n	8006ca6 <_dtoa_r+0x696>
 8006f48:	9c07      	ldr	r4, [sp, #28]
 8006f4a:	9704      	str	r7, [sp, #16]
 8006f4c:	4625      	mov	r5, r4
 8006f4e:	e7f3      	b.n	8006f38 <_dtoa_r+0x928>
 8006f50:	9b07      	ldr	r3, [sp, #28]
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8104 	beq.w	8007164 <_dtoa_r+0xb54>
 8006f5c:	2e00      	cmp	r6, #0
 8006f5e:	dd05      	ble.n	8006f6c <_dtoa_r+0x95c>
 8006f60:	4629      	mov	r1, r5
 8006f62:	4632      	mov	r2, r6
 8006f64:	4658      	mov	r0, fp
 8006f66:	f000 ff05 	bl	8007d74 <__lshift>
 8006f6a:	4605      	mov	r5, r0
 8006f6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d05a      	beq.n	8007028 <_dtoa_r+0xa18>
 8006f72:	6869      	ldr	r1, [r5, #4]
 8006f74:	4658      	mov	r0, fp
 8006f76:	f000 fca5 	bl	80078c4 <_Balloc>
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	b928      	cbnz	r0, 8006f8a <_dtoa_r+0x97a>
 8006f7e:	4b84      	ldr	r3, [pc, #528]	@ (8007190 <_dtoa_r+0xb80>)
 8006f80:	4602      	mov	r2, r0
 8006f82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f86:	f7ff bb5a 	b.w	800663e <_dtoa_r+0x2e>
 8006f8a:	692a      	ldr	r2, [r5, #16]
 8006f8c:	3202      	adds	r2, #2
 8006f8e:	0092      	lsls	r2, r2, #2
 8006f90:	f105 010c 	add.w	r1, r5, #12
 8006f94:	300c      	adds	r0, #12
 8006f96:	f7ff fa9a 	bl	80064ce <memcpy>
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	f000 fee8 	bl	8007d74 <__lshift>
 8006fa4:	f10a 0301 	add.w	r3, sl, #1
 8006fa8:	9307      	str	r3, [sp, #28]
 8006faa:	9b00      	ldr	r3, [sp, #0]
 8006fac:	4453      	add	r3, sl
 8006fae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006fb0:	9b02      	ldr	r3, [sp, #8]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	462f      	mov	r7, r5
 8006fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fba:	4605      	mov	r5, r0
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	4621      	mov	r1, r4
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	4648      	mov	r0, r9
 8006fc4:	9300      	str	r3, [sp, #0]
 8006fc6:	f7ff fa9b 	bl	8006500 <quorem>
 8006fca:	4639      	mov	r1, r7
 8006fcc:	9002      	str	r0, [sp, #8]
 8006fce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006fd2:	4648      	mov	r0, r9
 8006fd4:	f000 ff3a 	bl	8007e4c <__mcmp>
 8006fd8:	462a      	mov	r2, r5
 8006fda:	9008      	str	r0, [sp, #32]
 8006fdc:	4621      	mov	r1, r4
 8006fde:	4658      	mov	r0, fp
 8006fe0:	f000 ff50 	bl	8007e84 <__mdiff>
 8006fe4:	68c2      	ldr	r2, [r0, #12]
 8006fe6:	4606      	mov	r6, r0
 8006fe8:	bb02      	cbnz	r2, 800702c <_dtoa_r+0xa1c>
 8006fea:	4601      	mov	r1, r0
 8006fec:	4648      	mov	r0, r9
 8006fee:	f000 ff2d 	bl	8007e4c <__mcmp>
 8006ff2:	4602      	mov	r2, r0
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4658      	mov	r0, fp
 8006ff8:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ffa:	f000 fca3 	bl	8007944 <_Bfree>
 8006ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007000:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007002:	9e07      	ldr	r6, [sp, #28]
 8007004:	ea43 0102 	orr.w	r1, r3, r2
 8007008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800700a:	4319      	orrs	r1, r3
 800700c:	d110      	bne.n	8007030 <_dtoa_r+0xa20>
 800700e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007012:	d029      	beq.n	8007068 <_dtoa_r+0xa58>
 8007014:	9b08      	ldr	r3, [sp, #32]
 8007016:	2b00      	cmp	r3, #0
 8007018:	dd02      	ble.n	8007020 <_dtoa_r+0xa10>
 800701a:	9b02      	ldr	r3, [sp, #8]
 800701c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007020:	9b00      	ldr	r3, [sp, #0]
 8007022:	f883 8000 	strb.w	r8, [r3]
 8007026:	e63f      	b.n	8006ca8 <_dtoa_r+0x698>
 8007028:	4628      	mov	r0, r5
 800702a:	e7bb      	b.n	8006fa4 <_dtoa_r+0x994>
 800702c:	2201      	movs	r2, #1
 800702e:	e7e1      	b.n	8006ff4 <_dtoa_r+0x9e4>
 8007030:	9b08      	ldr	r3, [sp, #32]
 8007032:	2b00      	cmp	r3, #0
 8007034:	db04      	blt.n	8007040 <_dtoa_r+0xa30>
 8007036:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007038:	430b      	orrs	r3, r1
 800703a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800703c:	430b      	orrs	r3, r1
 800703e:	d120      	bne.n	8007082 <_dtoa_r+0xa72>
 8007040:	2a00      	cmp	r2, #0
 8007042:	dded      	ble.n	8007020 <_dtoa_r+0xa10>
 8007044:	4649      	mov	r1, r9
 8007046:	2201      	movs	r2, #1
 8007048:	4658      	mov	r0, fp
 800704a:	f000 fe93 	bl	8007d74 <__lshift>
 800704e:	4621      	mov	r1, r4
 8007050:	4681      	mov	r9, r0
 8007052:	f000 fefb 	bl	8007e4c <__mcmp>
 8007056:	2800      	cmp	r0, #0
 8007058:	dc03      	bgt.n	8007062 <_dtoa_r+0xa52>
 800705a:	d1e1      	bne.n	8007020 <_dtoa_r+0xa10>
 800705c:	f018 0f01 	tst.w	r8, #1
 8007060:	d0de      	beq.n	8007020 <_dtoa_r+0xa10>
 8007062:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007066:	d1d8      	bne.n	800701a <_dtoa_r+0xa0a>
 8007068:	9a00      	ldr	r2, [sp, #0]
 800706a:	2339      	movs	r3, #57	@ 0x39
 800706c:	7013      	strb	r3, [r2, #0]
 800706e:	4633      	mov	r3, r6
 8007070:	461e      	mov	r6, r3
 8007072:	3b01      	subs	r3, #1
 8007074:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007078:	2a39      	cmp	r2, #57	@ 0x39
 800707a:	d052      	beq.n	8007122 <_dtoa_r+0xb12>
 800707c:	3201      	adds	r2, #1
 800707e:	701a      	strb	r2, [r3, #0]
 8007080:	e612      	b.n	8006ca8 <_dtoa_r+0x698>
 8007082:	2a00      	cmp	r2, #0
 8007084:	dd07      	ble.n	8007096 <_dtoa_r+0xa86>
 8007086:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800708a:	d0ed      	beq.n	8007068 <_dtoa_r+0xa58>
 800708c:	9a00      	ldr	r2, [sp, #0]
 800708e:	f108 0301 	add.w	r3, r8, #1
 8007092:	7013      	strb	r3, [r2, #0]
 8007094:	e608      	b.n	8006ca8 <_dtoa_r+0x698>
 8007096:	9b07      	ldr	r3, [sp, #28]
 8007098:	9a07      	ldr	r2, [sp, #28]
 800709a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800709e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d028      	beq.n	80070f6 <_dtoa_r+0xae6>
 80070a4:	4649      	mov	r1, r9
 80070a6:	2300      	movs	r3, #0
 80070a8:	220a      	movs	r2, #10
 80070aa:	4658      	mov	r0, fp
 80070ac:	f000 fc6c 	bl	8007988 <__multadd>
 80070b0:	42af      	cmp	r7, r5
 80070b2:	4681      	mov	r9, r0
 80070b4:	f04f 0300 	mov.w	r3, #0
 80070b8:	f04f 020a 	mov.w	r2, #10
 80070bc:	4639      	mov	r1, r7
 80070be:	4658      	mov	r0, fp
 80070c0:	d107      	bne.n	80070d2 <_dtoa_r+0xac2>
 80070c2:	f000 fc61 	bl	8007988 <__multadd>
 80070c6:	4607      	mov	r7, r0
 80070c8:	4605      	mov	r5, r0
 80070ca:	9b07      	ldr	r3, [sp, #28]
 80070cc:	3301      	adds	r3, #1
 80070ce:	9307      	str	r3, [sp, #28]
 80070d0:	e774      	b.n	8006fbc <_dtoa_r+0x9ac>
 80070d2:	f000 fc59 	bl	8007988 <__multadd>
 80070d6:	4629      	mov	r1, r5
 80070d8:	4607      	mov	r7, r0
 80070da:	2300      	movs	r3, #0
 80070dc:	220a      	movs	r2, #10
 80070de:	4658      	mov	r0, fp
 80070e0:	f000 fc52 	bl	8007988 <__multadd>
 80070e4:	4605      	mov	r5, r0
 80070e6:	e7f0      	b.n	80070ca <_dtoa_r+0xaba>
 80070e8:	9b00      	ldr	r3, [sp, #0]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	bfcc      	ite	gt
 80070ee:	461e      	movgt	r6, r3
 80070f0:	2601      	movle	r6, #1
 80070f2:	4456      	add	r6, sl
 80070f4:	2700      	movs	r7, #0
 80070f6:	4649      	mov	r1, r9
 80070f8:	2201      	movs	r2, #1
 80070fa:	4658      	mov	r0, fp
 80070fc:	f000 fe3a 	bl	8007d74 <__lshift>
 8007100:	4621      	mov	r1, r4
 8007102:	4681      	mov	r9, r0
 8007104:	f000 fea2 	bl	8007e4c <__mcmp>
 8007108:	2800      	cmp	r0, #0
 800710a:	dcb0      	bgt.n	800706e <_dtoa_r+0xa5e>
 800710c:	d102      	bne.n	8007114 <_dtoa_r+0xb04>
 800710e:	f018 0f01 	tst.w	r8, #1
 8007112:	d1ac      	bne.n	800706e <_dtoa_r+0xa5e>
 8007114:	4633      	mov	r3, r6
 8007116:	461e      	mov	r6, r3
 8007118:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800711c:	2a30      	cmp	r2, #48	@ 0x30
 800711e:	d0fa      	beq.n	8007116 <_dtoa_r+0xb06>
 8007120:	e5c2      	b.n	8006ca8 <_dtoa_r+0x698>
 8007122:	459a      	cmp	sl, r3
 8007124:	d1a4      	bne.n	8007070 <_dtoa_r+0xa60>
 8007126:	9b04      	ldr	r3, [sp, #16]
 8007128:	3301      	adds	r3, #1
 800712a:	9304      	str	r3, [sp, #16]
 800712c:	2331      	movs	r3, #49	@ 0x31
 800712e:	f88a 3000 	strb.w	r3, [sl]
 8007132:	e5b9      	b.n	8006ca8 <_dtoa_r+0x698>
 8007134:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007136:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007194 <_dtoa_r+0xb84>
 800713a:	b11b      	cbz	r3, 8007144 <_dtoa_r+0xb34>
 800713c:	f10a 0308 	add.w	r3, sl, #8
 8007140:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	4650      	mov	r0, sl
 8007146:	b019      	add	sp, #100	@ 0x64
 8007148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800714e:	2b01      	cmp	r3, #1
 8007150:	f77f ae37 	ble.w	8006dc2 <_dtoa_r+0x7b2>
 8007154:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007156:	930a      	str	r3, [sp, #40]	@ 0x28
 8007158:	2001      	movs	r0, #1
 800715a:	e655      	b.n	8006e08 <_dtoa_r+0x7f8>
 800715c:	9b00      	ldr	r3, [sp, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	f77f aed6 	ble.w	8006f10 <_dtoa_r+0x900>
 8007164:	4656      	mov	r6, sl
 8007166:	4621      	mov	r1, r4
 8007168:	4648      	mov	r0, r9
 800716a:	f7ff f9c9 	bl	8006500 <quorem>
 800716e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007172:	f806 8b01 	strb.w	r8, [r6], #1
 8007176:	9b00      	ldr	r3, [sp, #0]
 8007178:	eba6 020a 	sub.w	r2, r6, sl
 800717c:	4293      	cmp	r3, r2
 800717e:	ddb3      	ble.n	80070e8 <_dtoa_r+0xad8>
 8007180:	4649      	mov	r1, r9
 8007182:	2300      	movs	r3, #0
 8007184:	220a      	movs	r2, #10
 8007186:	4658      	mov	r0, fp
 8007188:	f000 fbfe 	bl	8007988 <__multadd>
 800718c:	4681      	mov	r9, r0
 800718e:	e7ea      	b.n	8007166 <_dtoa_r+0xb56>
 8007190:	08008c21 	.word	0x08008c21
 8007194:	08008ba5 	.word	0x08008ba5

08007198 <_free_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4605      	mov	r5, r0
 800719c:	2900      	cmp	r1, #0
 800719e:	d041      	beq.n	8007224 <_free_r+0x8c>
 80071a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071a4:	1f0c      	subs	r4, r1, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	bfb8      	it	lt
 80071aa:	18e4      	addlt	r4, r4, r3
 80071ac:	f7fd fd40 	bl	8004c30 <__malloc_lock>
 80071b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007228 <_free_r+0x90>)
 80071b2:	6813      	ldr	r3, [r2, #0]
 80071b4:	b933      	cbnz	r3, 80071c4 <_free_r+0x2c>
 80071b6:	6063      	str	r3, [r4, #4]
 80071b8:	6014      	str	r4, [r2, #0]
 80071ba:	4628      	mov	r0, r5
 80071bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071c0:	f7fd bd3c 	b.w	8004c3c <__malloc_unlock>
 80071c4:	42a3      	cmp	r3, r4
 80071c6:	d908      	bls.n	80071da <_free_r+0x42>
 80071c8:	6820      	ldr	r0, [r4, #0]
 80071ca:	1821      	adds	r1, r4, r0
 80071cc:	428b      	cmp	r3, r1
 80071ce:	bf01      	itttt	eq
 80071d0:	6819      	ldreq	r1, [r3, #0]
 80071d2:	685b      	ldreq	r3, [r3, #4]
 80071d4:	1809      	addeq	r1, r1, r0
 80071d6:	6021      	streq	r1, [r4, #0]
 80071d8:	e7ed      	b.n	80071b6 <_free_r+0x1e>
 80071da:	461a      	mov	r2, r3
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	b10b      	cbz	r3, 80071e4 <_free_r+0x4c>
 80071e0:	42a3      	cmp	r3, r4
 80071e2:	d9fa      	bls.n	80071da <_free_r+0x42>
 80071e4:	6811      	ldr	r1, [r2, #0]
 80071e6:	1850      	adds	r0, r2, r1
 80071e8:	42a0      	cmp	r0, r4
 80071ea:	d10b      	bne.n	8007204 <_free_r+0x6c>
 80071ec:	6820      	ldr	r0, [r4, #0]
 80071ee:	4401      	add	r1, r0
 80071f0:	1850      	adds	r0, r2, r1
 80071f2:	4283      	cmp	r3, r0
 80071f4:	6011      	str	r1, [r2, #0]
 80071f6:	d1e0      	bne.n	80071ba <_free_r+0x22>
 80071f8:	6818      	ldr	r0, [r3, #0]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	6053      	str	r3, [r2, #4]
 80071fe:	4408      	add	r0, r1
 8007200:	6010      	str	r0, [r2, #0]
 8007202:	e7da      	b.n	80071ba <_free_r+0x22>
 8007204:	d902      	bls.n	800720c <_free_r+0x74>
 8007206:	230c      	movs	r3, #12
 8007208:	602b      	str	r3, [r5, #0]
 800720a:	e7d6      	b.n	80071ba <_free_r+0x22>
 800720c:	6820      	ldr	r0, [r4, #0]
 800720e:	1821      	adds	r1, r4, r0
 8007210:	428b      	cmp	r3, r1
 8007212:	bf04      	itt	eq
 8007214:	6819      	ldreq	r1, [r3, #0]
 8007216:	685b      	ldreq	r3, [r3, #4]
 8007218:	6063      	str	r3, [r4, #4]
 800721a:	bf04      	itt	eq
 800721c:	1809      	addeq	r1, r1, r0
 800721e:	6021      	streq	r1, [r4, #0]
 8007220:	6054      	str	r4, [r2, #4]
 8007222:	e7ca      	b.n	80071ba <_free_r+0x22>
 8007224:	bd38      	pop	{r3, r4, r5, pc}
 8007226:	bf00      	nop
 8007228:	20000468 	.word	0x20000468

0800722c <rshift>:
 800722c:	6903      	ldr	r3, [r0, #16]
 800722e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007232:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007236:	ea4f 1261 	mov.w	r2, r1, asr #5
 800723a:	f100 0414 	add.w	r4, r0, #20
 800723e:	dd45      	ble.n	80072cc <rshift+0xa0>
 8007240:	f011 011f 	ands.w	r1, r1, #31
 8007244:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007248:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800724c:	d10c      	bne.n	8007268 <rshift+0x3c>
 800724e:	f100 0710 	add.w	r7, r0, #16
 8007252:	4629      	mov	r1, r5
 8007254:	42b1      	cmp	r1, r6
 8007256:	d334      	bcc.n	80072c2 <rshift+0x96>
 8007258:	1a9b      	subs	r3, r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	1eea      	subs	r2, r5, #3
 800725e:	4296      	cmp	r6, r2
 8007260:	bf38      	it	cc
 8007262:	2300      	movcc	r3, #0
 8007264:	4423      	add	r3, r4
 8007266:	e015      	b.n	8007294 <rshift+0x68>
 8007268:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800726c:	f1c1 0820 	rsb	r8, r1, #32
 8007270:	40cf      	lsrs	r7, r1
 8007272:	f105 0e04 	add.w	lr, r5, #4
 8007276:	46a1      	mov	r9, r4
 8007278:	4576      	cmp	r6, lr
 800727a:	46f4      	mov	ip, lr
 800727c:	d815      	bhi.n	80072aa <rshift+0x7e>
 800727e:	1a9a      	subs	r2, r3, r2
 8007280:	0092      	lsls	r2, r2, #2
 8007282:	3a04      	subs	r2, #4
 8007284:	3501      	adds	r5, #1
 8007286:	42ae      	cmp	r6, r5
 8007288:	bf38      	it	cc
 800728a:	2200      	movcc	r2, #0
 800728c:	18a3      	adds	r3, r4, r2
 800728e:	50a7      	str	r7, [r4, r2]
 8007290:	b107      	cbz	r7, 8007294 <rshift+0x68>
 8007292:	3304      	adds	r3, #4
 8007294:	1b1a      	subs	r2, r3, r4
 8007296:	42a3      	cmp	r3, r4
 8007298:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800729c:	bf08      	it	eq
 800729e:	2300      	moveq	r3, #0
 80072a0:	6102      	str	r2, [r0, #16]
 80072a2:	bf08      	it	eq
 80072a4:	6143      	streq	r3, [r0, #20]
 80072a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072aa:	f8dc c000 	ldr.w	ip, [ip]
 80072ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80072b2:	ea4c 0707 	orr.w	r7, ip, r7
 80072b6:	f849 7b04 	str.w	r7, [r9], #4
 80072ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80072be:	40cf      	lsrs	r7, r1
 80072c0:	e7da      	b.n	8007278 <rshift+0x4c>
 80072c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80072c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80072ca:	e7c3      	b.n	8007254 <rshift+0x28>
 80072cc:	4623      	mov	r3, r4
 80072ce:	e7e1      	b.n	8007294 <rshift+0x68>

080072d0 <__hexdig_fun>:
 80072d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80072d4:	2b09      	cmp	r3, #9
 80072d6:	d802      	bhi.n	80072de <__hexdig_fun+0xe>
 80072d8:	3820      	subs	r0, #32
 80072da:	b2c0      	uxtb	r0, r0
 80072dc:	4770      	bx	lr
 80072de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80072e2:	2b05      	cmp	r3, #5
 80072e4:	d801      	bhi.n	80072ea <__hexdig_fun+0x1a>
 80072e6:	3847      	subs	r0, #71	@ 0x47
 80072e8:	e7f7      	b.n	80072da <__hexdig_fun+0xa>
 80072ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80072ee:	2b05      	cmp	r3, #5
 80072f0:	d801      	bhi.n	80072f6 <__hexdig_fun+0x26>
 80072f2:	3827      	subs	r0, #39	@ 0x27
 80072f4:	e7f1      	b.n	80072da <__hexdig_fun+0xa>
 80072f6:	2000      	movs	r0, #0
 80072f8:	4770      	bx	lr
	...

080072fc <__gethex>:
 80072fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007300:	b085      	sub	sp, #20
 8007302:	468a      	mov	sl, r1
 8007304:	9302      	str	r3, [sp, #8]
 8007306:	680b      	ldr	r3, [r1, #0]
 8007308:	9001      	str	r0, [sp, #4]
 800730a:	4690      	mov	r8, r2
 800730c:	1c9c      	adds	r4, r3, #2
 800730e:	46a1      	mov	r9, r4
 8007310:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007314:	2830      	cmp	r0, #48	@ 0x30
 8007316:	d0fa      	beq.n	800730e <__gethex+0x12>
 8007318:	eba9 0303 	sub.w	r3, r9, r3
 800731c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007320:	f7ff ffd6 	bl	80072d0 <__hexdig_fun>
 8007324:	4605      	mov	r5, r0
 8007326:	2800      	cmp	r0, #0
 8007328:	d168      	bne.n	80073fc <__gethex+0x100>
 800732a:	49a0      	ldr	r1, [pc, #640]	@ (80075ac <__gethex+0x2b0>)
 800732c:	2201      	movs	r2, #1
 800732e:	4648      	mov	r0, r9
 8007330:	f7ff f833 	bl	800639a <strncmp>
 8007334:	4607      	mov	r7, r0
 8007336:	2800      	cmp	r0, #0
 8007338:	d167      	bne.n	800740a <__gethex+0x10e>
 800733a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800733e:	4626      	mov	r6, r4
 8007340:	f7ff ffc6 	bl	80072d0 <__hexdig_fun>
 8007344:	2800      	cmp	r0, #0
 8007346:	d062      	beq.n	800740e <__gethex+0x112>
 8007348:	4623      	mov	r3, r4
 800734a:	7818      	ldrb	r0, [r3, #0]
 800734c:	2830      	cmp	r0, #48	@ 0x30
 800734e:	4699      	mov	r9, r3
 8007350:	f103 0301 	add.w	r3, r3, #1
 8007354:	d0f9      	beq.n	800734a <__gethex+0x4e>
 8007356:	f7ff ffbb 	bl	80072d0 <__hexdig_fun>
 800735a:	fab0 f580 	clz	r5, r0
 800735e:	096d      	lsrs	r5, r5, #5
 8007360:	f04f 0b01 	mov.w	fp, #1
 8007364:	464a      	mov	r2, r9
 8007366:	4616      	mov	r6, r2
 8007368:	3201      	adds	r2, #1
 800736a:	7830      	ldrb	r0, [r6, #0]
 800736c:	f7ff ffb0 	bl	80072d0 <__hexdig_fun>
 8007370:	2800      	cmp	r0, #0
 8007372:	d1f8      	bne.n	8007366 <__gethex+0x6a>
 8007374:	498d      	ldr	r1, [pc, #564]	@ (80075ac <__gethex+0x2b0>)
 8007376:	2201      	movs	r2, #1
 8007378:	4630      	mov	r0, r6
 800737a:	f7ff f80e 	bl	800639a <strncmp>
 800737e:	2800      	cmp	r0, #0
 8007380:	d13f      	bne.n	8007402 <__gethex+0x106>
 8007382:	b944      	cbnz	r4, 8007396 <__gethex+0x9a>
 8007384:	1c74      	adds	r4, r6, #1
 8007386:	4622      	mov	r2, r4
 8007388:	4616      	mov	r6, r2
 800738a:	3201      	adds	r2, #1
 800738c:	7830      	ldrb	r0, [r6, #0]
 800738e:	f7ff ff9f 	bl	80072d0 <__hexdig_fun>
 8007392:	2800      	cmp	r0, #0
 8007394:	d1f8      	bne.n	8007388 <__gethex+0x8c>
 8007396:	1ba4      	subs	r4, r4, r6
 8007398:	00a7      	lsls	r7, r4, #2
 800739a:	7833      	ldrb	r3, [r6, #0]
 800739c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80073a0:	2b50      	cmp	r3, #80	@ 0x50
 80073a2:	d13e      	bne.n	8007422 <__gethex+0x126>
 80073a4:	7873      	ldrb	r3, [r6, #1]
 80073a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80073a8:	d033      	beq.n	8007412 <__gethex+0x116>
 80073aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80073ac:	d034      	beq.n	8007418 <__gethex+0x11c>
 80073ae:	1c71      	adds	r1, r6, #1
 80073b0:	2400      	movs	r4, #0
 80073b2:	7808      	ldrb	r0, [r1, #0]
 80073b4:	f7ff ff8c 	bl	80072d0 <__hexdig_fun>
 80073b8:	1e43      	subs	r3, r0, #1
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	2b18      	cmp	r3, #24
 80073be:	d830      	bhi.n	8007422 <__gethex+0x126>
 80073c0:	f1a0 0210 	sub.w	r2, r0, #16
 80073c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073c8:	f7ff ff82 	bl	80072d0 <__hexdig_fun>
 80073cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80073d0:	fa5f fc8c 	uxtb.w	ip, ip
 80073d4:	f1bc 0f18 	cmp.w	ip, #24
 80073d8:	f04f 030a 	mov.w	r3, #10
 80073dc:	d91e      	bls.n	800741c <__gethex+0x120>
 80073de:	b104      	cbz	r4, 80073e2 <__gethex+0xe6>
 80073e0:	4252      	negs	r2, r2
 80073e2:	4417      	add	r7, r2
 80073e4:	f8ca 1000 	str.w	r1, [sl]
 80073e8:	b1ed      	cbz	r5, 8007426 <__gethex+0x12a>
 80073ea:	f1bb 0f00 	cmp.w	fp, #0
 80073ee:	bf0c      	ite	eq
 80073f0:	2506      	moveq	r5, #6
 80073f2:	2500      	movne	r5, #0
 80073f4:	4628      	mov	r0, r5
 80073f6:	b005      	add	sp, #20
 80073f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073fc:	2500      	movs	r5, #0
 80073fe:	462c      	mov	r4, r5
 8007400:	e7b0      	b.n	8007364 <__gethex+0x68>
 8007402:	2c00      	cmp	r4, #0
 8007404:	d1c7      	bne.n	8007396 <__gethex+0x9a>
 8007406:	4627      	mov	r7, r4
 8007408:	e7c7      	b.n	800739a <__gethex+0x9e>
 800740a:	464e      	mov	r6, r9
 800740c:	462f      	mov	r7, r5
 800740e:	2501      	movs	r5, #1
 8007410:	e7c3      	b.n	800739a <__gethex+0x9e>
 8007412:	2400      	movs	r4, #0
 8007414:	1cb1      	adds	r1, r6, #2
 8007416:	e7cc      	b.n	80073b2 <__gethex+0xb6>
 8007418:	2401      	movs	r4, #1
 800741a:	e7fb      	b.n	8007414 <__gethex+0x118>
 800741c:	fb03 0002 	mla	r0, r3, r2, r0
 8007420:	e7ce      	b.n	80073c0 <__gethex+0xc4>
 8007422:	4631      	mov	r1, r6
 8007424:	e7de      	b.n	80073e4 <__gethex+0xe8>
 8007426:	eba6 0309 	sub.w	r3, r6, r9
 800742a:	3b01      	subs	r3, #1
 800742c:	4629      	mov	r1, r5
 800742e:	2b07      	cmp	r3, #7
 8007430:	dc0a      	bgt.n	8007448 <__gethex+0x14c>
 8007432:	9801      	ldr	r0, [sp, #4]
 8007434:	f000 fa46 	bl	80078c4 <_Balloc>
 8007438:	4604      	mov	r4, r0
 800743a:	b940      	cbnz	r0, 800744e <__gethex+0x152>
 800743c:	4b5c      	ldr	r3, [pc, #368]	@ (80075b0 <__gethex+0x2b4>)
 800743e:	4602      	mov	r2, r0
 8007440:	21e4      	movs	r1, #228	@ 0xe4
 8007442:	485c      	ldr	r0, [pc, #368]	@ (80075b4 <__gethex+0x2b8>)
 8007444:	f000 ffb2 	bl	80083ac <__assert_func>
 8007448:	3101      	adds	r1, #1
 800744a:	105b      	asrs	r3, r3, #1
 800744c:	e7ef      	b.n	800742e <__gethex+0x132>
 800744e:	f100 0a14 	add.w	sl, r0, #20
 8007452:	2300      	movs	r3, #0
 8007454:	4655      	mov	r5, sl
 8007456:	469b      	mov	fp, r3
 8007458:	45b1      	cmp	r9, r6
 800745a:	d337      	bcc.n	80074cc <__gethex+0x1d0>
 800745c:	f845 bb04 	str.w	fp, [r5], #4
 8007460:	eba5 050a 	sub.w	r5, r5, sl
 8007464:	10ad      	asrs	r5, r5, #2
 8007466:	6125      	str	r5, [r4, #16]
 8007468:	4658      	mov	r0, fp
 800746a:	f000 fb1d 	bl	8007aa8 <__hi0bits>
 800746e:	016d      	lsls	r5, r5, #5
 8007470:	f8d8 6000 	ldr.w	r6, [r8]
 8007474:	1a2d      	subs	r5, r5, r0
 8007476:	42b5      	cmp	r5, r6
 8007478:	dd54      	ble.n	8007524 <__gethex+0x228>
 800747a:	1bad      	subs	r5, r5, r6
 800747c:	4629      	mov	r1, r5
 800747e:	4620      	mov	r0, r4
 8007480:	f000 feb1 	bl	80081e6 <__any_on>
 8007484:	4681      	mov	r9, r0
 8007486:	b178      	cbz	r0, 80074a8 <__gethex+0x1ac>
 8007488:	1e6b      	subs	r3, r5, #1
 800748a:	1159      	asrs	r1, r3, #5
 800748c:	f003 021f 	and.w	r2, r3, #31
 8007490:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007494:	f04f 0901 	mov.w	r9, #1
 8007498:	fa09 f202 	lsl.w	r2, r9, r2
 800749c:	420a      	tst	r2, r1
 800749e:	d003      	beq.n	80074a8 <__gethex+0x1ac>
 80074a0:	454b      	cmp	r3, r9
 80074a2:	dc36      	bgt.n	8007512 <__gethex+0x216>
 80074a4:	f04f 0902 	mov.w	r9, #2
 80074a8:	4629      	mov	r1, r5
 80074aa:	4620      	mov	r0, r4
 80074ac:	f7ff febe 	bl	800722c <rshift>
 80074b0:	442f      	add	r7, r5
 80074b2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074b6:	42bb      	cmp	r3, r7
 80074b8:	da42      	bge.n	8007540 <__gethex+0x244>
 80074ba:	9801      	ldr	r0, [sp, #4]
 80074bc:	4621      	mov	r1, r4
 80074be:	f000 fa41 	bl	8007944 <_Bfree>
 80074c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074c4:	2300      	movs	r3, #0
 80074c6:	6013      	str	r3, [r2, #0]
 80074c8:	25a3      	movs	r5, #163	@ 0xa3
 80074ca:	e793      	b.n	80073f4 <__gethex+0xf8>
 80074cc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80074d0:	2a2e      	cmp	r2, #46	@ 0x2e
 80074d2:	d012      	beq.n	80074fa <__gethex+0x1fe>
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d104      	bne.n	80074e2 <__gethex+0x1e6>
 80074d8:	f845 bb04 	str.w	fp, [r5], #4
 80074dc:	f04f 0b00 	mov.w	fp, #0
 80074e0:	465b      	mov	r3, fp
 80074e2:	7830      	ldrb	r0, [r6, #0]
 80074e4:	9303      	str	r3, [sp, #12]
 80074e6:	f7ff fef3 	bl	80072d0 <__hexdig_fun>
 80074ea:	9b03      	ldr	r3, [sp, #12]
 80074ec:	f000 000f 	and.w	r0, r0, #15
 80074f0:	4098      	lsls	r0, r3
 80074f2:	ea4b 0b00 	orr.w	fp, fp, r0
 80074f6:	3304      	adds	r3, #4
 80074f8:	e7ae      	b.n	8007458 <__gethex+0x15c>
 80074fa:	45b1      	cmp	r9, r6
 80074fc:	d8ea      	bhi.n	80074d4 <__gethex+0x1d8>
 80074fe:	492b      	ldr	r1, [pc, #172]	@ (80075ac <__gethex+0x2b0>)
 8007500:	9303      	str	r3, [sp, #12]
 8007502:	2201      	movs	r2, #1
 8007504:	4630      	mov	r0, r6
 8007506:	f7fe ff48 	bl	800639a <strncmp>
 800750a:	9b03      	ldr	r3, [sp, #12]
 800750c:	2800      	cmp	r0, #0
 800750e:	d1e1      	bne.n	80074d4 <__gethex+0x1d8>
 8007510:	e7a2      	b.n	8007458 <__gethex+0x15c>
 8007512:	1ea9      	subs	r1, r5, #2
 8007514:	4620      	mov	r0, r4
 8007516:	f000 fe66 	bl	80081e6 <__any_on>
 800751a:	2800      	cmp	r0, #0
 800751c:	d0c2      	beq.n	80074a4 <__gethex+0x1a8>
 800751e:	f04f 0903 	mov.w	r9, #3
 8007522:	e7c1      	b.n	80074a8 <__gethex+0x1ac>
 8007524:	da09      	bge.n	800753a <__gethex+0x23e>
 8007526:	1b75      	subs	r5, r6, r5
 8007528:	4621      	mov	r1, r4
 800752a:	9801      	ldr	r0, [sp, #4]
 800752c:	462a      	mov	r2, r5
 800752e:	f000 fc21 	bl	8007d74 <__lshift>
 8007532:	1b7f      	subs	r7, r7, r5
 8007534:	4604      	mov	r4, r0
 8007536:	f100 0a14 	add.w	sl, r0, #20
 800753a:	f04f 0900 	mov.w	r9, #0
 800753e:	e7b8      	b.n	80074b2 <__gethex+0x1b6>
 8007540:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007544:	42bd      	cmp	r5, r7
 8007546:	dd6f      	ble.n	8007628 <__gethex+0x32c>
 8007548:	1bed      	subs	r5, r5, r7
 800754a:	42ae      	cmp	r6, r5
 800754c:	dc34      	bgt.n	80075b8 <__gethex+0x2bc>
 800754e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007552:	2b02      	cmp	r3, #2
 8007554:	d022      	beq.n	800759c <__gethex+0x2a0>
 8007556:	2b03      	cmp	r3, #3
 8007558:	d024      	beq.n	80075a4 <__gethex+0x2a8>
 800755a:	2b01      	cmp	r3, #1
 800755c:	d115      	bne.n	800758a <__gethex+0x28e>
 800755e:	42ae      	cmp	r6, r5
 8007560:	d113      	bne.n	800758a <__gethex+0x28e>
 8007562:	2e01      	cmp	r6, #1
 8007564:	d10b      	bne.n	800757e <__gethex+0x282>
 8007566:	9a02      	ldr	r2, [sp, #8]
 8007568:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800756c:	6013      	str	r3, [r2, #0]
 800756e:	2301      	movs	r3, #1
 8007570:	6123      	str	r3, [r4, #16]
 8007572:	f8ca 3000 	str.w	r3, [sl]
 8007576:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007578:	2562      	movs	r5, #98	@ 0x62
 800757a:	601c      	str	r4, [r3, #0]
 800757c:	e73a      	b.n	80073f4 <__gethex+0xf8>
 800757e:	1e71      	subs	r1, r6, #1
 8007580:	4620      	mov	r0, r4
 8007582:	f000 fe30 	bl	80081e6 <__any_on>
 8007586:	2800      	cmp	r0, #0
 8007588:	d1ed      	bne.n	8007566 <__gethex+0x26a>
 800758a:	9801      	ldr	r0, [sp, #4]
 800758c:	4621      	mov	r1, r4
 800758e:	f000 f9d9 	bl	8007944 <_Bfree>
 8007592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007594:	2300      	movs	r3, #0
 8007596:	6013      	str	r3, [r2, #0]
 8007598:	2550      	movs	r5, #80	@ 0x50
 800759a:	e72b      	b.n	80073f4 <__gethex+0xf8>
 800759c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d1f3      	bne.n	800758a <__gethex+0x28e>
 80075a2:	e7e0      	b.n	8007566 <__gethex+0x26a>
 80075a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1dd      	bne.n	8007566 <__gethex+0x26a>
 80075aa:	e7ee      	b.n	800758a <__gethex+0x28e>
 80075ac:	08008a14 	.word	0x08008a14
 80075b0:	08008c21 	.word	0x08008c21
 80075b4:	08008c32 	.word	0x08008c32
 80075b8:	1e6f      	subs	r7, r5, #1
 80075ba:	f1b9 0f00 	cmp.w	r9, #0
 80075be:	d130      	bne.n	8007622 <__gethex+0x326>
 80075c0:	b127      	cbz	r7, 80075cc <__gethex+0x2d0>
 80075c2:	4639      	mov	r1, r7
 80075c4:	4620      	mov	r0, r4
 80075c6:	f000 fe0e 	bl	80081e6 <__any_on>
 80075ca:	4681      	mov	r9, r0
 80075cc:	117a      	asrs	r2, r7, #5
 80075ce:	2301      	movs	r3, #1
 80075d0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80075d4:	f007 071f 	and.w	r7, r7, #31
 80075d8:	40bb      	lsls	r3, r7
 80075da:	4213      	tst	r3, r2
 80075dc:	4629      	mov	r1, r5
 80075de:	4620      	mov	r0, r4
 80075e0:	bf18      	it	ne
 80075e2:	f049 0902 	orrne.w	r9, r9, #2
 80075e6:	f7ff fe21 	bl	800722c <rshift>
 80075ea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80075ee:	1b76      	subs	r6, r6, r5
 80075f0:	2502      	movs	r5, #2
 80075f2:	f1b9 0f00 	cmp.w	r9, #0
 80075f6:	d047      	beq.n	8007688 <__gethex+0x38c>
 80075f8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075fc:	2b02      	cmp	r3, #2
 80075fe:	d015      	beq.n	800762c <__gethex+0x330>
 8007600:	2b03      	cmp	r3, #3
 8007602:	d017      	beq.n	8007634 <__gethex+0x338>
 8007604:	2b01      	cmp	r3, #1
 8007606:	d109      	bne.n	800761c <__gethex+0x320>
 8007608:	f019 0f02 	tst.w	r9, #2
 800760c:	d006      	beq.n	800761c <__gethex+0x320>
 800760e:	f8da 3000 	ldr.w	r3, [sl]
 8007612:	ea49 0903 	orr.w	r9, r9, r3
 8007616:	f019 0f01 	tst.w	r9, #1
 800761a:	d10e      	bne.n	800763a <__gethex+0x33e>
 800761c:	f045 0510 	orr.w	r5, r5, #16
 8007620:	e032      	b.n	8007688 <__gethex+0x38c>
 8007622:	f04f 0901 	mov.w	r9, #1
 8007626:	e7d1      	b.n	80075cc <__gethex+0x2d0>
 8007628:	2501      	movs	r5, #1
 800762a:	e7e2      	b.n	80075f2 <__gethex+0x2f6>
 800762c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800762e:	f1c3 0301 	rsb	r3, r3, #1
 8007632:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007634:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0f0      	beq.n	800761c <__gethex+0x320>
 800763a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800763e:	f104 0314 	add.w	r3, r4, #20
 8007642:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007646:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800764a:	f04f 0c00 	mov.w	ip, #0
 800764e:	4618      	mov	r0, r3
 8007650:	f853 2b04 	ldr.w	r2, [r3], #4
 8007654:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007658:	d01b      	beq.n	8007692 <__gethex+0x396>
 800765a:	3201      	adds	r2, #1
 800765c:	6002      	str	r2, [r0, #0]
 800765e:	2d02      	cmp	r5, #2
 8007660:	f104 0314 	add.w	r3, r4, #20
 8007664:	d13c      	bne.n	80076e0 <__gethex+0x3e4>
 8007666:	f8d8 2000 	ldr.w	r2, [r8]
 800766a:	3a01      	subs	r2, #1
 800766c:	42b2      	cmp	r2, r6
 800766e:	d109      	bne.n	8007684 <__gethex+0x388>
 8007670:	1171      	asrs	r1, r6, #5
 8007672:	2201      	movs	r2, #1
 8007674:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007678:	f006 061f 	and.w	r6, r6, #31
 800767c:	fa02 f606 	lsl.w	r6, r2, r6
 8007680:	421e      	tst	r6, r3
 8007682:	d13a      	bne.n	80076fa <__gethex+0x3fe>
 8007684:	f045 0520 	orr.w	r5, r5, #32
 8007688:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800768a:	601c      	str	r4, [r3, #0]
 800768c:	9b02      	ldr	r3, [sp, #8]
 800768e:	601f      	str	r7, [r3, #0]
 8007690:	e6b0      	b.n	80073f4 <__gethex+0xf8>
 8007692:	4299      	cmp	r1, r3
 8007694:	f843 cc04 	str.w	ip, [r3, #-4]
 8007698:	d8d9      	bhi.n	800764e <__gethex+0x352>
 800769a:	68a3      	ldr	r3, [r4, #8]
 800769c:	459b      	cmp	fp, r3
 800769e:	db17      	blt.n	80076d0 <__gethex+0x3d4>
 80076a0:	6861      	ldr	r1, [r4, #4]
 80076a2:	9801      	ldr	r0, [sp, #4]
 80076a4:	3101      	adds	r1, #1
 80076a6:	f000 f90d 	bl	80078c4 <_Balloc>
 80076aa:	4681      	mov	r9, r0
 80076ac:	b918      	cbnz	r0, 80076b6 <__gethex+0x3ba>
 80076ae:	4b1a      	ldr	r3, [pc, #104]	@ (8007718 <__gethex+0x41c>)
 80076b0:	4602      	mov	r2, r0
 80076b2:	2184      	movs	r1, #132	@ 0x84
 80076b4:	e6c5      	b.n	8007442 <__gethex+0x146>
 80076b6:	6922      	ldr	r2, [r4, #16]
 80076b8:	3202      	adds	r2, #2
 80076ba:	f104 010c 	add.w	r1, r4, #12
 80076be:	0092      	lsls	r2, r2, #2
 80076c0:	300c      	adds	r0, #12
 80076c2:	f7fe ff04 	bl	80064ce <memcpy>
 80076c6:	4621      	mov	r1, r4
 80076c8:	9801      	ldr	r0, [sp, #4]
 80076ca:	f000 f93b 	bl	8007944 <_Bfree>
 80076ce:	464c      	mov	r4, r9
 80076d0:	6923      	ldr	r3, [r4, #16]
 80076d2:	1c5a      	adds	r2, r3, #1
 80076d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076d8:	6122      	str	r2, [r4, #16]
 80076da:	2201      	movs	r2, #1
 80076dc:	615a      	str	r2, [r3, #20]
 80076de:	e7be      	b.n	800765e <__gethex+0x362>
 80076e0:	6922      	ldr	r2, [r4, #16]
 80076e2:	455a      	cmp	r2, fp
 80076e4:	dd0b      	ble.n	80076fe <__gethex+0x402>
 80076e6:	2101      	movs	r1, #1
 80076e8:	4620      	mov	r0, r4
 80076ea:	f7ff fd9f 	bl	800722c <rshift>
 80076ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076f2:	3701      	adds	r7, #1
 80076f4:	42bb      	cmp	r3, r7
 80076f6:	f6ff aee0 	blt.w	80074ba <__gethex+0x1be>
 80076fa:	2501      	movs	r5, #1
 80076fc:	e7c2      	b.n	8007684 <__gethex+0x388>
 80076fe:	f016 061f 	ands.w	r6, r6, #31
 8007702:	d0fa      	beq.n	80076fa <__gethex+0x3fe>
 8007704:	4453      	add	r3, sl
 8007706:	f1c6 0620 	rsb	r6, r6, #32
 800770a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800770e:	f000 f9cb 	bl	8007aa8 <__hi0bits>
 8007712:	42b0      	cmp	r0, r6
 8007714:	dbe7      	blt.n	80076e6 <__gethex+0x3ea>
 8007716:	e7f0      	b.n	80076fa <__gethex+0x3fe>
 8007718:	08008c21 	.word	0x08008c21

0800771c <L_shift>:
 800771c:	f1c2 0208 	rsb	r2, r2, #8
 8007720:	0092      	lsls	r2, r2, #2
 8007722:	b570      	push	{r4, r5, r6, lr}
 8007724:	f1c2 0620 	rsb	r6, r2, #32
 8007728:	6843      	ldr	r3, [r0, #4]
 800772a:	6804      	ldr	r4, [r0, #0]
 800772c:	fa03 f506 	lsl.w	r5, r3, r6
 8007730:	432c      	orrs	r4, r5
 8007732:	40d3      	lsrs	r3, r2
 8007734:	6004      	str	r4, [r0, #0]
 8007736:	f840 3f04 	str.w	r3, [r0, #4]!
 800773a:	4288      	cmp	r0, r1
 800773c:	d3f4      	bcc.n	8007728 <L_shift+0xc>
 800773e:	bd70      	pop	{r4, r5, r6, pc}

08007740 <__match>:
 8007740:	b530      	push	{r4, r5, lr}
 8007742:	6803      	ldr	r3, [r0, #0]
 8007744:	3301      	adds	r3, #1
 8007746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800774a:	b914      	cbnz	r4, 8007752 <__match+0x12>
 800774c:	6003      	str	r3, [r0, #0]
 800774e:	2001      	movs	r0, #1
 8007750:	bd30      	pop	{r4, r5, pc}
 8007752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007756:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800775a:	2d19      	cmp	r5, #25
 800775c:	bf98      	it	ls
 800775e:	3220      	addls	r2, #32
 8007760:	42a2      	cmp	r2, r4
 8007762:	d0f0      	beq.n	8007746 <__match+0x6>
 8007764:	2000      	movs	r0, #0
 8007766:	e7f3      	b.n	8007750 <__match+0x10>

08007768 <__hexnan>:
 8007768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800776c:	680b      	ldr	r3, [r1, #0]
 800776e:	6801      	ldr	r1, [r0, #0]
 8007770:	115e      	asrs	r6, r3, #5
 8007772:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007776:	f013 031f 	ands.w	r3, r3, #31
 800777a:	b087      	sub	sp, #28
 800777c:	bf18      	it	ne
 800777e:	3604      	addne	r6, #4
 8007780:	2500      	movs	r5, #0
 8007782:	1f37      	subs	r7, r6, #4
 8007784:	4682      	mov	sl, r0
 8007786:	4690      	mov	r8, r2
 8007788:	9301      	str	r3, [sp, #4]
 800778a:	f846 5c04 	str.w	r5, [r6, #-4]
 800778e:	46b9      	mov	r9, r7
 8007790:	463c      	mov	r4, r7
 8007792:	9502      	str	r5, [sp, #8]
 8007794:	46ab      	mov	fp, r5
 8007796:	784a      	ldrb	r2, [r1, #1]
 8007798:	1c4b      	adds	r3, r1, #1
 800779a:	9303      	str	r3, [sp, #12]
 800779c:	b342      	cbz	r2, 80077f0 <__hexnan+0x88>
 800779e:	4610      	mov	r0, r2
 80077a0:	9105      	str	r1, [sp, #20]
 80077a2:	9204      	str	r2, [sp, #16]
 80077a4:	f7ff fd94 	bl	80072d0 <__hexdig_fun>
 80077a8:	2800      	cmp	r0, #0
 80077aa:	d151      	bne.n	8007850 <__hexnan+0xe8>
 80077ac:	9a04      	ldr	r2, [sp, #16]
 80077ae:	9905      	ldr	r1, [sp, #20]
 80077b0:	2a20      	cmp	r2, #32
 80077b2:	d818      	bhi.n	80077e6 <__hexnan+0x7e>
 80077b4:	9b02      	ldr	r3, [sp, #8]
 80077b6:	459b      	cmp	fp, r3
 80077b8:	dd13      	ble.n	80077e2 <__hexnan+0x7a>
 80077ba:	454c      	cmp	r4, r9
 80077bc:	d206      	bcs.n	80077cc <__hexnan+0x64>
 80077be:	2d07      	cmp	r5, #7
 80077c0:	dc04      	bgt.n	80077cc <__hexnan+0x64>
 80077c2:	462a      	mov	r2, r5
 80077c4:	4649      	mov	r1, r9
 80077c6:	4620      	mov	r0, r4
 80077c8:	f7ff ffa8 	bl	800771c <L_shift>
 80077cc:	4544      	cmp	r4, r8
 80077ce:	d952      	bls.n	8007876 <__hexnan+0x10e>
 80077d0:	2300      	movs	r3, #0
 80077d2:	f1a4 0904 	sub.w	r9, r4, #4
 80077d6:	f844 3c04 	str.w	r3, [r4, #-4]
 80077da:	f8cd b008 	str.w	fp, [sp, #8]
 80077de:	464c      	mov	r4, r9
 80077e0:	461d      	mov	r5, r3
 80077e2:	9903      	ldr	r1, [sp, #12]
 80077e4:	e7d7      	b.n	8007796 <__hexnan+0x2e>
 80077e6:	2a29      	cmp	r2, #41	@ 0x29
 80077e8:	d157      	bne.n	800789a <__hexnan+0x132>
 80077ea:	3102      	adds	r1, #2
 80077ec:	f8ca 1000 	str.w	r1, [sl]
 80077f0:	f1bb 0f00 	cmp.w	fp, #0
 80077f4:	d051      	beq.n	800789a <__hexnan+0x132>
 80077f6:	454c      	cmp	r4, r9
 80077f8:	d206      	bcs.n	8007808 <__hexnan+0xa0>
 80077fa:	2d07      	cmp	r5, #7
 80077fc:	dc04      	bgt.n	8007808 <__hexnan+0xa0>
 80077fe:	462a      	mov	r2, r5
 8007800:	4649      	mov	r1, r9
 8007802:	4620      	mov	r0, r4
 8007804:	f7ff ff8a 	bl	800771c <L_shift>
 8007808:	4544      	cmp	r4, r8
 800780a:	d936      	bls.n	800787a <__hexnan+0x112>
 800780c:	f1a8 0204 	sub.w	r2, r8, #4
 8007810:	4623      	mov	r3, r4
 8007812:	f853 1b04 	ldr.w	r1, [r3], #4
 8007816:	f842 1f04 	str.w	r1, [r2, #4]!
 800781a:	429f      	cmp	r7, r3
 800781c:	d2f9      	bcs.n	8007812 <__hexnan+0xaa>
 800781e:	1b3b      	subs	r3, r7, r4
 8007820:	f023 0303 	bic.w	r3, r3, #3
 8007824:	3304      	adds	r3, #4
 8007826:	3401      	adds	r4, #1
 8007828:	3e03      	subs	r6, #3
 800782a:	42b4      	cmp	r4, r6
 800782c:	bf88      	it	hi
 800782e:	2304      	movhi	r3, #4
 8007830:	4443      	add	r3, r8
 8007832:	2200      	movs	r2, #0
 8007834:	f843 2b04 	str.w	r2, [r3], #4
 8007838:	429f      	cmp	r7, r3
 800783a:	d2fb      	bcs.n	8007834 <__hexnan+0xcc>
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	b91b      	cbnz	r3, 8007848 <__hexnan+0xe0>
 8007840:	4547      	cmp	r7, r8
 8007842:	d128      	bne.n	8007896 <__hexnan+0x12e>
 8007844:	2301      	movs	r3, #1
 8007846:	603b      	str	r3, [r7, #0]
 8007848:	2005      	movs	r0, #5
 800784a:	b007      	add	sp, #28
 800784c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007850:	3501      	adds	r5, #1
 8007852:	2d08      	cmp	r5, #8
 8007854:	f10b 0b01 	add.w	fp, fp, #1
 8007858:	dd06      	ble.n	8007868 <__hexnan+0x100>
 800785a:	4544      	cmp	r4, r8
 800785c:	d9c1      	bls.n	80077e2 <__hexnan+0x7a>
 800785e:	2300      	movs	r3, #0
 8007860:	f844 3c04 	str.w	r3, [r4, #-4]
 8007864:	2501      	movs	r5, #1
 8007866:	3c04      	subs	r4, #4
 8007868:	6822      	ldr	r2, [r4, #0]
 800786a:	f000 000f 	and.w	r0, r0, #15
 800786e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007872:	6020      	str	r0, [r4, #0]
 8007874:	e7b5      	b.n	80077e2 <__hexnan+0x7a>
 8007876:	2508      	movs	r5, #8
 8007878:	e7b3      	b.n	80077e2 <__hexnan+0x7a>
 800787a:	9b01      	ldr	r3, [sp, #4]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d0dd      	beq.n	800783c <__hexnan+0xd4>
 8007880:	f1c3 0320 	rsb	r3, r3, #32
 8007884:	f04f 32ff 	mov.w	r2, #4294967295
 8007888:	40da      	lsrs	r2, r3
 800788a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800788e:	4013      	ands	r3, r2
 8007890:	f846 3c04 	str.w	r3, [r6, #-4]
 8007894:	e7d2      	b.n	800783c <__hexnan+0xd4>
 8007896:	3f04      	subs	r7, #4
 8007898:	e7d0      	b.n	800783c <__hexnan+0xd4>
 800789a:	2004      	movs	r0, #4
 800789c:	e7d5      	b.n	800784a <__hexnan+0xe2>

0800789e <__ascii_mbtowc>:
 800789e:	b082      	sub	sp, #8
 80078a0:	b901      	cbnz	r1, 80078a4 <__ascii_mbtowc+0x6>
 80078a2:	a901      	add	r1, sp, #4
 80078a4:	b142      	cbz	r2, 80078b8 <__ascii_mbtowc+0x1a>
 80078a6:	b14b      	cbz	r3, 80078bc <__ascii_mbtowc+0x1e>
 80078a8:	7813      	ldrb	r3, [r2, #0]
 80078aa:	600b      	str	r3, [r1, #0]
 80078ac:	7812      	ldrb	r2, [r2, #0]
 80078ae:	1e10      	subs	r0, r2, #0
 80078b0:	bf18      	it	ne
 80078b2:	2001      	movne	r0, #1
 80078b4:	b002      	add	sp, #8
 80078b6:	4770      	bx	lr
 80078b8:	4610      	mov	r0, r2
 80078ba:	e7fb      	b.n	80078b4 <__ascii_mbtowc+0x16>
 80078bc:	f06f 0001 	mvn.w	r0, #1
 80078c0:	e7f8      	b.n	80078b4 <__ascii_mbtowc+0x16>
	...

080078c4 <_Balloc>:
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	69c6      	ldr	r6, [r0, #28]
 80078c8:	4604      	mov	r4, r0
 80078ca:	460d      	mov	r5, r1
 80078cc:	b976      	cbnz	r6, 80078ec <_Balloc+0x28>
 80078ce:	2010      	movs	r0, #16
 80078d0:	f7fd f8fc 	bl	8004acc <malloc>
 80078d4:	4602      	mov	r2, r0
 80078d6:	61e0      	str	r0, [r4, #28]
 80078d8:	b920      	cbnz	r0, 80078e4 <_Balloc+0x20>
 80078da:	4b18      	ldr	r3, [pc, #96]	@ (800793c <_Balloc+0x78>)
 80078dc:	4818      	ldr	r0, [pc, #96]	@ (8007940 <_Balloc+0x7c>)
 80078de:	216b      	movs	r1, #107	@ 0x6b
 80078e0:	f000 fd64 	bl	80083ac <__assert_func>
 80078e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078e8:	6006      	str	r6, [r0, #0]
 80078ea:	60c6      	str	r6, [r0, #12]
 80078ec:	69e6      	ldr	r6, [r4, #28]
 80078ee:	68f3      	ldr	r3, [r6, #12]
 80078f0:	b183      	cbz	r3, 8007914 <_Balloc+0x50>
 80078f2:	69e3      	ldr	r3, [r4, #28]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078fa:	b9b8      	cbnz	r0, 800792c <_Balloc+0x68>
 80078fc:	2101      	movs	r1, #1
 80078fe:	fa01 f605 	lsl.w	r6, r1, r5
 8007902:	1d72      	adds	r2, r6, #5
 8007904:	0092      	lsls	r2, r2, #2
 8007906:	4620      	mov	r0, r4
 8007908:	f000 fd6e 	bl	80083e8 <_calloc_r>
 800790c:	b160      	cbz	r0, 8007928 <_Balloc+0x64>
 800790e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007912:	e00e      	b.n	8007932 <_Balloc+0x6e>
 8007914:	2221      	movs	r2, #33	@ 0x21
 8007916:	2104      	movs	r1, #4
 8007918:	4620      	mov	r0, r4
 800791a:	f000 fd65 	bl	80083e8 <_calloc_r>
 800791e:	69e3      	ldr	r3, [r4, #28]
 8007920:	60f0      	str	r0, [r6, #12]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e4      	bne.n	80078f2 <_Balloc+0x2e>
 8007928:	2000      	movs	r0, #0
 800792a:	bd70      	pop	{r4, r5, r6, pc}
 800792c:	6802      	ldr	r2, [r0, #0]
 800792e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007932:	2300      	movs	r3, #0
 8007934:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007938:	e7f7      	b.n	800792a <_Balloc+0x66>
 800793a:	bf00      	nop
 800793c:	08008bb2 	.word	0x08008bb2
 8007940:	08008c92 	.word	0x08008c92

08007944 <_Bfree>:
 8007944:	b570      	push	{r4, r5, r6, lr}
 8007946:	69c6      	ldr	r6, [r0, #28]
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	b976      	cbnz	r6, 800796c <_Bfree+0x28>
 800794e:	2010      	movs	r0, #16
 8007950:	f7fd f8bc 	bl	8004acc <malloc>
 8007954:	4602      	mov	r2, r0
 8007956:	61e8      	str	r0, [r5, #28]
 8007958:	b920      	cbnz	r0, 8007964 <_Bfree+0x20>
 800795a:	4b09      	ldr	r3, [pc, #36]	@ (8007980 <_Bfree+0x3c>)
 800795c:	4809      	ldr	r0, [pc, #36]	@ (8007984 <_Bfree+0x40>)
 800795e:	218f      	movs	r1, #143	@ 0x8f
 8007960:	f000 fd24 	bl	80083ac <__assert_func>
 8007964:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007968:	6006      	str	r6, [r0, #0]
 800796a:	60c6      	str	r6, [r0, #12]
 800796c:	b13c      	cbz	r4, 800797e <_Bfree+0x3a>
 800796e:	69eb      	ldr	r3, [r5, #28]
 8007970:	6862      	ldr	r2, [r4, #4]
 8007972:	68db      	ldr	r3, [r3, #12]
 8007974:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007978:	6021      	str	r1, [r4, #0]
 800797a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	08008bb2 	.word	0x08008bb2
 8007984:	08008c92 	.word	0x08008c92

08007988 <__multadd>:
 8007988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800798c:	690d      	ldr	r5, [r1, #16]
 800798e:	4607      	mov	r7, r0
 8007990:	460c      	mov	r4, r1
 8007992:	461e      	mov	r6, r3
 8007994:	f101 0c14 	add.w	ip, r1, #20
 8007998:	2000      	movs	r0, #0
 800799a:	f8dc 3000 	ldr.w	r3, [ip]
 800799e:	b299      	uxth	r1, r3
 80079a0:	fb02 6101 	mla	r1, r2, r1, r6
 80079a4:	0c1e      	lsrs	r6, r3, #16
 80079a6:	0c0b      	lsrs	r3, r1, #16
 80079a8:	fb02 3306 	mla	r3, r2, r6, r3
 80079ac:	b289      	uxth	r1, r1
 80079ae:	3001      	adds	r0, #1
 80079b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079b4:	4285      	cmp	r5, r0
 80079b6:	f84c 1b04 	str.w	r1, [ip], #4
 80079ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079be:	dcec      	bgt.n	800799a <__multadd+0x12>
 80079c0:	b30e      	cbz	r6, 8007a06 <__multadd+0x7e>
 80079c2:	68a3      	ldr	r3, [r4, #8]
 80079c4:	42ab      	cmp	r3, r5
 80079c6:	dc19      	bgt.n	80079fc <__multadd+0x74>
 80079c8:	6861      	ldr	r1, [r4, #4]
 80079ca:	4638      	mov	r0, r7
 80079cc:	3101      	adds	r1, #1
 80079ce:	f7ff ff79 	bl	80078c4 <_Balloc>
 80079d2:	4680      	mov	r8, r0
 80079d4:	b928      	cbnz	r0, 80079e2 <__multadd+0x5a>
 80079d6:	4602      	mov	r2, r0
 80079d8:	4b0c      	ldr	r3, [pc, #48]	@ (8007a0c <__multadd+0x84>)
 80079da:	480d      	ldr	r0, [pc, #52]	@ (8007a10 <__multadd+0x88>)
 80079dc:	21ba      	movs	r1, #186	@ 0xba
 80079de:	f000 fce5 	bl	80083ac <__assert_func>
 80079e2:	6922      	ldr	r2, [r4, #16]
 80079e4:	3202      	adds	r2, #2
 80079e6:	f104 010c 	add.w	r1, r4, #12
 80079ea:	0092      	lsls	r2, r2, #2
 80079ec:	300c      	adds	r0, #12
 80079ee:	f7fe fd6e 	bl	80064ce <memcpy>
 80079f2:	4621      	mov	r1, r4
 80079f4:	4638      	mov	r0, r7
 80079f6:	f7ff ffa5 	bl	8007944 <_Bfree>
 80079fa:	4644      	mov	r4, r8
 80079fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a00:	3501      	adds	r5, #1
 8007a02:	615e      	str	r6, [r3, #20]
 8007a04:	6125      	str	r5, [r4, #16]
 8007a06:	4620      	mov	r0, r4
 8007a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a0c:	08008c21 	.word	0x08008c21
 8007a10:	08008c92 	.word	0x08008c92

08007a14 <__s2b>:
 8007a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a18:	460c      	mov	r4, r1
 8007a1a:	4615      	mov	r5, r2
 8007a1c:	461f      	mov	r7, r3
 8007a1e:	2209      	movs	r2, #9
 8007a20:	3308      	adds	r3, #8
 8007a22:	4606      	mov	r6, r0
 8007a24:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a28:	2100      	movs	r1, #0
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	db09      	blt.n	8007a44 <__s2b+0x30>
 8007a30:	4630      	mov	r0, r6
 8007a32:	f7ff ff47 	bl	80078c4 <_Balloc>
 8007a36:	b940      	cbnz	r0, 8007a4a <__s2b+0x36>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	4b19      	ldr	r3, [pc, #100]	@ (8007aa0 <__s2b+0x8c>)
 8007a3c:	4819      	ldr	r0, [pc, #100]	@ (8007aa4 <__s2b+0x90>)
 8007a3e:	21d3      	movs	r1, #211	@ 0xd3
 8007a40:	f000 fcb4 	bl	80083ac <__assert_func>
 8007a44:	0052      	lsls	r2, r2, #1
 8007a46:	3101      	adds	r1, #1
 8007a48:	e7f0      	b.n	8007a2c <__s2b+0x18>
 8007a4a:	9b08      	ldr	r3, [sp, #32]
 8007a4c:	6143      	str	r3, [r0, #20]
 8007a4e:	2d09      	cmp	r5, #9
 8007a50:	f04f 0301 	mov.w	r3, #1
 8007a54:	6103      	str	r3, [r0, #16]
 8007a56:	dd16      	ble.n	8007a86 <__s2b+0x72>
 8007a58:	f104 0909 	add.w	r9, r4, #9
 8007a5c:	46c8      	mov	r8, r9
 8007a5e:	442c      	add	r4, r5
 8007a60:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007a64:	4601      	mov	r1, r0
 8007a66:	3b30      	subs	r3, #48	@ 0x30
 8007a68:	220a      	movs	r2, #10
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	f7ff ff8c 	bl	8007988 <__multadd>
 8007a70:	45a0      	cmp	r8, r4
 8007a72:	d1f5      	bne.n	8007a60 <__s2b+0x4c>
 8007a74:	f1a5 0408 	sub.w	r4, r5, #8
 8007a78:	444c      	add	r4, r9
 8007a7a:	1b2d      	subs	r5, r5, r4
 8007a7c:	1963      	adds	r3, r4, r5
 8007a7e:	42bb      	cmp	r3, r7
 8007a80:	db04      	blt.n	8007a8c <__s2b+0x78>
 8007a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a86:	340a      	adds	r4, #10
 8007a88:	2509      	movs	r5, #9
 8007a8a:	e7f6      	b.n	8007a7a <__s2b+0x66>
 8007a8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007a90:	4601      	mov	r1, r0
 8007a92:	3b30      	subs	r3, #48	@ 0x30
 8007a94:	220a      	movs	r2, #10
 8007a96:	4630      	mov	r0, r6
 8007a98:	f7ff ff76 	bl	8007988 <__multadd>
 8007a9c:	e7ee      	b.n	8007a7c <__s2b+0x68>
 8007a9e:	bf00      	nop
 8007aa0:	08008c21 	.word	0x08008c21
 8007aa4:	08008c92 	.word	0x08008c92

08007aa8 <__hi0bits>:
 8007aa8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007aac:	4603      	mov	r3, r0
 8007aae:	bf36      	itet	cc
 8007ab0:	0403      	lslcc	r3, r0, #16
 8007ab2:	2000      	movcs	r0, #0
 8007ab4:	2010      	movcc	r0, #16
 8007ab6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007aba:	bf3c      	itt	cc
 8007abc:	021b      	lslcc	r3, r3, #8
 8007abe:	3008      	addcc	r0, #8
 8007ac0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ac4:	bf3c      	itt	cc
 8007ac6:	011b      	lslcc	r3, r3, #4
 8007ac8:	3004      	addcc	r0, #4
 8007aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ace:	bf3c      	itt	cc
 8007ad0:	009b      	lslcc	r3, r3, #2
 8007ad2:	3002      	addcc	r0, #2
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	db05      	blt.n	8007ae4 <__hi0bits+0x3c>
 8007ad8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007adc:	f100 0001 	add.w	r0, r0, #1
 8007ae0:	bf08      	it	eq
 8007ae2:	2020      	moveq	r0, #32
 8007ae4:	4770      	bx	lr

08007ae6 <__lo0bits>:
 8007ae6:	6803      	ldr	r3, [r0, #0]
 8007ae8:	4602      	mov	r2, r0
 8007aea:	f013 0007 	ands.w	r0, r3, #7
 8007aee:	d00b      	beq.n	8007b08 <__lo0bits+0x22>
 8007af0:	07d9      	lsls	r1, r3, #31
 8007af2:	d421      	bmi.n	8007b38 <__lo0bits+0x52>
 8007af4:	0798      	lsls	r0, r3, #30
 8007af6:	bf49      	itett	mi
 8007af8:	085b      	lsrmi	r3, r3, #1
 8007afa:	089b      	lsrpl	r3, r3, #2
 8007afc:	2001      	movmi	r0, #1
 8007afe:	6013      	strmi	r3, [r2, #0]
 8007b00:	bf5c      	itt	pl
 8007b02:	6013      	strpl	r3, [r2, #0]
 8007b04:	2002      	movpl	r0, #2
 8007b06:	4770      	bx	lr
 8007b08:	b299      	uxth	r1, r3
 8007b0a:	b909      	cbnz	r1, 8007b10 <__lo0bits+0x2a>
 8007b0c:	0c1b      	lsrs	r3, r3, #16
 8007b0e:	2010      	movs	r0, #16
 8007b10:	b2d9      	uxtb	r1, r3
 8007b12:	b909      	cbnz	r1, 8007b18 <__lo0bits+0x32>
 8007b14:	3008      	adds	r0, #8
 8007b16:	0a1b      	lsrs	r3, r3, #8
 8007b18:	0719      	lsls	r1, r3, #28
 8007b1a:	bf04      	itt	eq
 8007b1c:	091b      	lsreq	r3, r3, #4
 8007b1e:	3004      	addeq	r0, #4
 8007b20:	0799      	lsls	r1, r3, #30
 8007b22:	bf04      	itt	eq
 8007b24:	089b      	lsreq	r3, r3, #2
 8007b26:	3002      	addeq	r0, #2
 8007b28:	07d9      	lsls	r1, r3, #31
 8007b2a:	d403      	bmi.n	8007b34 <__lo0bits+0x4e>
 8007b2c:	085b      	lsrs	r3, r3, #1
 8007b2e:	f100 0001 	add.w	r0, r0, #1
 8007b32:	d003      	beq.n	8007b3c <__lo0bits+0x56>
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	4770      	bx	lr
 8007b38:	2000      	movs	r0, #0
 8007b3a:	4770      	bx	lr
 8007b3c:	2020      	movs	r0, #32
 8007b3e:	4770      	bx	lr

08007b40 <__i2b>:
 8007b40:	b510      	push	{r4, lr}
 8007b42:	460c      	mov	r4, r1
 8007b44:	2101      	movs	r1, #1
 8007b46:	f7ff febd 	bl	80078c4 <_Balloc>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	b928      	cbnz	r0, 8007b5a <__i2b+0x1a>
 8007b4e:	4b05      	ldr	r3, [pc, #20]	@ (8007b64 <__i2b+0x24>)
 8007b50:	4805      	ldr	r0, [pc, #20]	@ (8007b68 <__i2b+0x28>)
 8007b52:	f240 1145 	movw	r1, #325	@ 0x145
 8007b56:	f000 fc29 	bl	80083ac <__assert_func>
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	6144      	str	r4, [r0, #20]
 8007b5e:	6103      	str	r3, [r0, #16]
 8007b60:	bd10      	pop	{r4, pc}
 8007b62:	bf00      	nop
 8007b64:	08008c21 	.word	0x08008c21
 8007b68:	08008c92 	.word	0x08008c92

08007b6c <__multiply>:
 8007b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b70:	4614      	mov	r4, r2
 8007b72:	690a      	ldr	r2, [r1, #16]
 8007b74:	6923      	ldr	r3, [r4, #16]
 8007b76:	429a      	cmp	r2, r3
 8007b78:	bfa8      	it	ge
 8007b7a:	4623      	movge	r3, r4
 8007b7c:	460f      	mov	r7, r1
 8007b7e:	bfa4      	itt	ge
 8007b80:	460c      	movge	r4, r1
 8007b82:	461f      	movge	r7, r3
 8007b84:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b88:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b8c:	68a3      	ldr	r3, [r4, #8]
 8007b8e:	6861      	ldr	r1, [r4, #4]
 8007b90:	eb0a 0609 	add.w	r6, sl, r9
 8007b94:	42b3      	cmp	r3, r6
 8007b96:	b085      	sub	sp, #20
 8007b98:	bfb8      	it	lt
 8007b9a:	3101      	addlt	r1, #1
 8007b9c:	f7ff fe92 	bl	80078c4 <_Balloc>
 8007ba0:	b930      	cbnz	r0, 8007bb0 <__multiply+0x44>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	4b44      	ldr	r3, [pc, #272]	@ (8007cb8 <__multiply+0x14c>)
 8007ba6:	4845      	ldr	r0, [pc, #276]	@ (8007cbc <__multiply+0x150>)
 8007ba8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007bac:	f000 fbfe 	bl	80083ac <__assert_func>
 8007bb0:	f100 0514 	add.w	r5, r0, #20
 8007bb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bb8:	462b      	mov	r3, r5
 8007bba:	2200      	movs	r2, #0
 8007bbc:	4543      	cmp	r3, r8
 8007bbe:	d321      	bcc.n	8007c04 <__multiply+0x98>
 8007bc0:	f107 0114 	add.w	r1, r7, #20
 8007bc4:	f104 0214 	add.w	r2, r4, #20
 8007bc8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007bcc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007bd0:	9302      	str	r3, [sp, #8]
 8007bd2:	1b13      	subs	r3, r2, r4
 8007bd4:	3b15      	subs	r3, #21
 8007bd6:	f023 0303 	bic.w	r3, r3, #3
 8007bda:	3304      	adds	r3, #4
 8007bdc:	f104 0715 	add.w	r7, r4, #21
 8007be0:	42ba      	cmp	r2, r7
 8007be2:	bf38      	it	cc
 8007be4:	2304      	movcc	r3, #4
 8007be6:	9301      	str	r3, [sp, #4]
 8007be8:	9b02      	ldr	r3, [sp, #8]
 8007bea:	9103      	str	r1, [sp, #12]
 8007bec:	428b      	cmp	r3, r1
 8007bee:	d80c      	bhi.n	8007c0a <__multiply+0x9e>
 8007bf0:	2e00      	cmp	r6, #0
 8007bf2:	dd03      	ble.n	8007bfc <__multiply+0x90>
 8007bf4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d05b      	beq.n	8007cb4 <__multiply+0x148>
 8007bfc:	6106      	str	r6, [r0, #16]
 8007bfe:	b005      	add	sp, #20
 8007c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c04:	f843 2b04 	str.w	r2, [r3], #4
 8007c08:	e7d8      	b.n	8007bbc <__multiply+0x50>
 8007c0a:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c0e:	f1ba 0f00 	cmp.w	sl, #0
 8007c12:	d024      	beq.n	8007c5e <__multiply+0xf2>
 8007c14:	f104 0e14 	add.w	lr, r4, #20
 8007c18:	46a9      	mov	r9, r5
 8007c1a:	f04f 0c00 	mov.w	ip, #0
 8007c1e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c22:	f8d9 3000 	ldr.w	r3, [r9]
 8007c26:	fa1f fb87 	uxth.w	fp, r7
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c30:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007c34:	f8d9 7000 	ldr.w	r7, [r9]
 8007c38:	4463      	add	r3, ip
 8007c3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c3e:	fb0a c70b 	mla	r7, sl, fp, ip
 8007c42:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c4c:	4572      	cmp	r2, lr
 8007c4e:	f849 3b04 	str.w	r3, [r9], #4
 8007c52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c56:	d8e2      	bhi.n	8007c1e <__multiply+0xb2>
 8007c58:	9b01      	ldr	r3, [sp, #4]
 8007c5a:	f845 c003 	str.w	ip, [r5, r3]
 8007c5e:	9b03      	ldr	r3, [sp, #12]
 8007c60:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c64:	3104      	adds	r1, #4
 8007c66:	f1b9 0f00 	cmp.w	r9, #0
 8007c6a:	d021      	beq.n	8007cb0 <__multiply+0x144>
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	f104 0c14 	add.w	ip, r4, #20
 8007c72:	46ae      	mov	lr, r5
 8007c74:	f04f 0a00 	mov.w	sl, #0
 8007c78:	f8bc b000 	ldrh.w	fp, [ip]
 8007c7c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c80:	fb09 770b 	mla	r7, r9, fp, r7
 8007c84:	4457      	add	r7, sl
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c8c:	f84e 3b04 	str.w	r3, [lr], #4
 8007c90:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c98:	f8be 3000 	ldrh.w	r3, [lr]
 8007c9c:	fb09 330a 	mla	r3, r9, sl, r3
 8007ca0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ca4:	4562      	cmp	r2, ip
 8007ca6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007caa:	d8e5      	bhi.n	8007c78 <__multiply+0x10c>
 8007cac:	9f01      	ldr	r7, [sp, #4]
 8007cae:	51eb      	str	r3, [r5, r7]
 8007cb0:	3504      	adds	r5, #4
 8007cb2:	e799      	b.n	8007be8 <__multiply+0x7c>
 8007cb4:	3e01      	subs	r6, #1
 8007cb6:	e79b      	b.n	8007bf0 <__multiply+0x84>
 8007cb8:	08008c21 	.word	0x08008c21
 8007cbc:	08008c92 	.word	0x08008c92

08007cc0 <__pow5mult>:
 8007cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cc4:	4615      	mov	r5, r2
 8007cc6:	f012 0203 	ands.w	r2, r2, #3
 8007cca:	4607      	mov	r7, r0
 8007ccc:	460e      	mov	r6, r1
 8007cce:	d007      	beq.n	8007ce0 <__pow5mult+0x20>
 8007cd0:	4c25      	ldr	r4, [pc, #148]	@ (8007d68 <__pow5mult+0xa8>)
 8007cd2:	3a01      	subs	r2, #1
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cda:	f7ff fe55 	bl	8007988 <__multadd>
 8007cde:	4606      	mov	r6, r0
 8007ce0:	10ad      	asrs	r5, r5, #2
 8007ce2:	d03d      	beq.n	8007d60 <__pow5mult+0xa0>
 8007ce4:	69fc      	ldr	r4, [r7, #28]
 8007ce6:	b97c      	cbnz	r4, 8007d08 <__pow5mult+0x48>
 8007ce8:	2010      	movs	r0, #16
 8007cea:	f7fc feef 	bl	8004acc <malloc>
 8007cee:	4602      	mov	r2, r0
 8007cf0:	61f8      	str	r0, [r7, #28]
 8007cf2:	b928      	cbnz	r0, 8007d00 <__pow5mult+0x40>
 8007cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8007d6c <__pow5mult+0xac>)
 8007cf6:	481e      	ldr	r0, [pc, #120]	@ (8007d70 <__pow5mult+0xb0>)
 8007cf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007cfc:	f000 fb56 	bl	80083ac <__assert_func>
 8007d00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d04:	6004      	str	r4, [r0, #0]
 8007d06:	60c4      	str	r4, [r0, #12]
 8007d08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d10:	b94c      	cbnz	r4, 8007d26 <__pow5mult+0x66>
 8007d12:	f240 2171 	movw	r1, #625	@ 0x271
 8007d16:	4638      	mov	r0, r7
 8007d18:	f7ff ff12 	bl	8007b40 <__i2b>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d22:	4604      	mov	r4, r0
 8007d24:	6003      	str	r3, [r0, #0]
 8007d26:	f04f 0900 	mov.w	r9, #0
 8007d2a:	07eb      	lsls	r3, r5, #31
 8007d2c:	d50a      	bpl.n	8007d44 <__pow5mult+0x84>
 8007d2e:	4631      	mov	r1, r6
 8007d30:	4622      	mov	r2, r4
 8007d32:	4638      	mov	r0, r7
 8007d34:	f7ff ff1a 	bl	8007b6c <__multiply>
 8007d38:	4631      	mov	r1, r6
 8007d3a:	4680      	mov	r8, r0
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	f7ff fe01 	bl	8007944 <_Bfree>
 8007d42:	4646      	mov	r6, r8
 8007d44:	106d      	asrs	r5, r5, #1
 8007d46:	d00b      	beq.n	8007d60 <__pow5mult+0xa0>
 8007d48:	6820      	ldr	r0, [r4, #0]
 8007d4a:	b938      	cbnz	r0, 8007d5c <__pow5mult+0x9c>
 8007d4c:	4622      	mov	r2, r4
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4638      	mov	r0, r7
 8007d52:	f7ff ff0b 	bl	8007b6c <__multiply>
 8007d56:	6020      	str	r0, [r4, #0]
 8007d58:	f8c0 9000 	str.w	r9, [r0]
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	e7e4      	b.n	8007d2a <__pow5mult+0x6a>
 8007d60:	4630      	mov	r0, r6
 8007d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d66:	bf00      	nop
 8007d68:	08008cec 	.word	0x08008cec
 8007d6c:	08008bb2 	.word	0x08008bb2
 8007d70:	08008c92 	.word	0x08008c92

08007d74 <__lshift>:
 8007d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d78:	460c      	mov	r4, r1
 8007d7a:	6849      	ldr	r1, [r1, #4]
 8007d7c:	6923      	ldr	r3, [r4, #16]
 8007d7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d82:	68a3      	ldr	r3, [r4, #8]
 8007d84:	4607      	mov	r7, r0
 8007d86:	4691      	mov	r9, r2
 8007d88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d8c:	f108 0601 	add.w	r6, r8, #1
 8007d90:	42b3      	cmp	r3, r6
 8007d92:	db0b      	blt.n	8007dac <__lshift+0x38>
 8007d94:	4638      	mov	r0, r7
 8007d96:	f7ff fd95 	bl	80078c4 <_Balloc>
 8007d9a:	4605      	mov	r5, r0
 8007d9c:	b948      	cbnz	r0, 8007db2 <__lshift+0x3e>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	4b28      	ldr	r3, [pc, #160]	@ (8007e44 <__lshift+0xd0>)
 8007da2:	4829      	ldr	r0, [pc, #164]	@ (8007e48 <__lshift+0xd4>)
 8007da4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007da8:	f000 fb00 	bl	80083ac <__assert_func>
 8007dac:	3101      	adds	r1, #1
 8007dae:	005b      	lsls	r3, r3, #1
 8007db0:	e7ee      	b.n	8007d90 <__lshift+0x1c>
 8007db2:	2300      	movs	r3, #0
 8007db4:	f100 0114 	add.w	r1, r0, #20
 8007db8:	f100 0210 	add.w	r2, r0, #16
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	4553      	cmp	r3, sl
 8007dc0:	db33      	blt.n	8007e2a <__lshift+0xb6>
 8007dc2:	6920      	ldr	r0, [r4, #16]
 8007dc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007dc8:	f104 0314 	add.w	r3, r4, #20
 8007dcc:	f019 091f 	ands.w	r9, r9, #31
 8007dd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dd8:	d02b      	beq.n	8007e32 <__lshift+0xbe>
 8007dda:	f1c9 0e20 	rsb	lr, r9, #32
 8007dde:	468a      	mov	sl, r1
 8007de0:	2200      	movs	r2, #0
 8007de2:	6818      	ldr	r0, [r3, #0]
 8007de4:	fa00 f009 	lsl.w	r0, r0, r9
 8007de8:	4310      	orrs	r0, r2
 8007dea:	f84a 0b04 	str.w	r0, [sl], #4
 8007dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8007df2:	459c      	cmp	ip, r3
 8007df4:	fa22 f20e 	lsr.w	r2, r2, lr
 8007df8:	d8f3      	bhi.n	8007de2 <__lshift+0x6e>
 8007dfa:	ebac 0304 	sub.w	r3, ip, r4
 8007dfe:	3b15      	subs	r3, #21
 8007e00:	f023 0303 	bic.w	r3, r3, #3
 8007e04:	3304      	adds	r3, #4
 8007e06:	f104 0015 	add.w	r0, r4, #21
 8007e0a:	4584      	cmp	ip, r0
 8007e0c:	bf38      	it	cc
 8007e0e:	2304      	movcc	r3, #4
 8007e10:	50ca      	str	r2, [r1, r3]
 8007e12:	b10a      	cbz	r2, 8007e18 <__lshift+0xa4>
 8007e14:	f108 0602 	add.w	r6, r8, #2
 8007e18:	3e01      	subs	r6, #1
 8007e1a:	4638      	mov	r0, r7
 8007e1c:	612e      	str	r6, [r5, #16]
 8007e1e:	4621      	mov	r1, r4
 8007e20:	f7ff fd90 	bl	8007944 <_Bfree>
 8007e24:	4628      	mov	r0, r5
 8007e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e2e:	3301      	adds	r3, #1
 8007e30:	e7c5      	b.n	8007dbe <__lshift+0x4a>
 8007e32:	3904      	subs	r1, #4
 8007e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e38:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e3c:	459c      	cmp	ip, r3
 8007e3e:	d8f9      	bhi.n	8007e34 <__lshift+0xc0>
 8007e40:	e7ea      	b.n	8007e18 <__lshift+0xa4>
 8007e42:	bf00      	nop
 8007e44:	08008c21 	.word	0x08008c21
 8007e48:	08008c92 	.word	0x08008c92

08007e4c <__mcmp>:
 8007e4c:	690a      	ldr	r2, [r1, #16]
 8007e4e:	4603      	mov	r3, r0
 8007e50:	6900      	ldr	r0, [r0, #16]
 8007e52:	1a80      	subs	r0, r0, r2
 8007e54:	b530      	push	{r4, r5, lr}
 8007e56:	d10e      	bne.n	8007e76 <__mcmp+0x2a>
 8007e58:	3314      	adds	r3, #20
 8007e5a:	3114      	adds	r1, #20
 8007e5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e6c:	4295      	cmp	r5, r2
 8007e6e:	d003      	beq.n	8007e78 <__mcmp+0x2c>
 8007e70:	d205      	bcs.n	8007e7e <__mcmp+0x32>
 8007e72:	f04f 30ff 	mov.w	r0, #4294967295
 8007e76:	bd30      	pop	{r4, r5, pc}
 8007e78:	42a3      	cmp	r3, r4
 8007e7a:	d3f3      	bcc.n	8007e64 <__mcmp+0x18>
 8007e7c:	e7fb      	b.n	8007e76 <__mcmp+0x2a>
 8007e7e:	2001      	movs	r0, #1
 8007e80:	e7f9      	b.n	8007e76 <__mcmp+0x2a>
	...

08007e84 <__mdiff>:
 8007e84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e88:	4689      	mov	r9, r1
 8007e8a:	4606      	mov	r6, r0
 8007e8c:	4611      	mov	r1, r2
 8007e8e:	4648      	mov	r0, r9
 8007e90:	4614      	mov	r4, r2
 8007e92:	f7ff ffdb 	bl	8007e4c <__mcmp>
 8007e96:	1e05      	subs	r5, r0, #0
 8007e98:	d112      	bne.n	8007ec0 <__mdiff+0x3c>
 8007e9a:	4629      	mov	r1, r5
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7ff fd11 	bl	80078c4 <_Balloc>
 8007ea2:	4602      	mov	r2, r0
 8007ea4:	b928      	cbnz	r0, 8007eb2 <__mdiff+0x2e>
 8007ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8007fa4 <__mdiff+0x120>)
 8007ea8:	f240 2137 	movw	r1, #567	@ 0x237
 8007eac:	483e      	ldr	r0, [pc, #248]	@ (8007fa8 <__mdiff+0x124>)
 8007eae:	f000 fa7d 	bl	80083ac <__assert_func>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007eb8:	4610      	mov	r0, r2
 8007eba:	b003      	add	sp, #12
 8007ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ec0:	bfbc      	itt	lt
 8007ec2:	464b      	movlt	r3, r9
 8007ec4:	46a1      	movlt	r9, r4
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ecc:	bfba      	itte	lt
 8007ece:	461c      	movlt	r4, r3
 8007ed0:	2501      	movlt	r5, #1
 8007ed2:	2500      	movge	r5, #0
 8007ed4:	f7ff fcf6 	bl	80078c4 <_Balloc>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	b918      	cbnz	r0, 8007ee4 <__mdiff+0x60>
 8007edc:	4b31      	ldr	r3, [pc, #196]	@ (8007fa4 <__mdiff+0x120>)
 8007ede:	f240 2145 	movw	r1, #581	@ 0x245
 8007ee2:	e7e3      	b.n	8007eac <__mdiff+0x28>
 8007ee4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ee8:	6926      	ldr	r6, [r4, #16]
 8007eea:	60c5      	str	r5, [r0, #12]
 8007eec:	f109 0310 	add.w	r3, r9, #16
 8007ef0:	f109 0514 	add.w	r5, r9, #20
 8007ef4:	f104 0e14 	add.w	lr, r4, #20
 8007ef8:	f100 0b14 	add.w	fp, r0, #20
 8007efc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f04:	9301      	str	r3, [sp, #4]
 8007f06:	46d9      	mov	r9, fp
 8007f08:	f04f 0c00 	mov.w	ip, #0
 8007f0c:	9b01      	ldr	r3, [sp, #4]
 8007f0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f16:	9301      	str	r3, [sp, #4]
 8007f18:	fa1f f38a 	uxth.w	r3, sl
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	b283      	uxth	r3, r0
 8007f20:	1acb      	subs	r3, r1, r3
 8007f22:	0c00      	lsrs	r0, r0, #16
 8007f24:	4463      	add	r3, ip
 8007f26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f34:	4576      	cmp	r6, lr
 8007f36:	f849 3b04 	str.w	r3, [r9], #4
 8007f3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f3e:	d8e5      	bhi.n	8007f0c <__mdiff+0x88>
 8007f40:	1b33      	subs	r3, r6, r4
 8007f42:	3b15      	subs	r3, #21
 8007f44:	f023 0303 	bic.w	r3, r3, #3
 8007f48:	3415      	adds	r4, #21
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	42a6      	cmp	r6, r4
 8007f4e:	bf38      	it	cc
 8007f50:	2304      	movcc	r3, #4
 8007f52:	441d      	add	r5, r3
 8007f54:	445b      	add	r3, fp
 8007f56:	461e      	mov	r6, r3
 8007f58:	462c      	mov	r4, r5
 8007f5a:	4544      	cmp	r4, r8
 8007f5c:	d30e      	bcc.n	8007f7c <__mdiff+0xf8>
 8007f5e:	f108 0103 	add.w	r1, r8, #3
 8007f62:	1b49      	subs	r1, r1, r5
 8007f64:	f021 0103 	bic.w	r1, r1, #3
 8007f68:	3d03      	subs	r5, #3
 8007f6a:	45a8      	cmp	r8, r5
 8007f6c:	bf38      	it	cc
 8007f6e:	2100      	movcc	r1, #0
 8007f70:	440b      	add	r3, r1
 8007f72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f76:	b191      	cbz	r1, 8007f9e <__mdiff+0x11a>
 8007f78:	6117      	str	r7, [r2, #16]
 8007f7a:	e79d      	b.n	8007eb8 <__mdiff+0x34>
 8007f7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f80:	46e6      	mov	lr, ip
 8007f82:	0c08      	lsrs	r0, r1, #16
 8007f84:	fa1c fc81 	uxtah	ip, ip, r1
 8007f88:	4471      	add	r1, lr
 8007f8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f8e:	b289      	uxth	r1, r1
 8007f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f94:	f846 1b04 	str.w	r1, [r6], #4
 8007f98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f9c:	e7dd      	b.n	8007f5a <__mdiff+0xd6>
 8007f9e:	3f01      	subs	r7, #1
 8007fa0:	e7e7      	b.n	8007f72 <__mdiff+0xee>
 8007fa2:	bf00      	nop
 8007fa4:	08008c21 	.word	0x08008c21
 8007fa8:	08008c92 	.word	0x08008c92

08007fac <__ulp>:
 8007fac:	b082      	sub	sp, #8
 8007fae:	ed8d 0b00 	vstr	d0, [sp]
 8007fb2:	9a01      	ldr	r2, [sp, #4]
 8007fb4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ff4 <__ulp+0x48>)
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	dc08      	bgt.n	8007fd2 <__ulp+0x26>
 8007fc0:	425b      	negs	r3, r3
 8007fc2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007fc6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007fca:	da04      	bge.n	8007fd6 <__ulp+0x2a>
 8007fcc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007fd0:	4113      	asrs	r3, r2
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	e008      	b.n	8007fe8 <__ulp+0x3c>
 8007fd6:	f1a2 0314 	sub.w	r3, r2, #20
 8007fda:	2b1e      	cmp	r3, #30
 8007fdc:	bfda      	itte	le
 8007fde:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007fe2:	40da      	lsrle	r2, r3
 8007fe4:	2201      	movgt	r2, #1
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	4619      	mov	r1, r3
 8007fea:	4610      	mov	r0, r2
 8007fec:	ec41 0b10 	vmov	d0, r0, r1
 8007ff0:	b002      	add	sp, #8
 8007ff2:	4770      	bx	lr
 8007ff4:	7ff00000 	.word	0x7ff00000

08007ff8 <__b2d>:
 8007ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ffc:	6906      	ldr	r6, [r0, #16]
 8007ffe:	f100 0814 	add.w	r8, r0, #20
 8008002:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008006:	1f37      	subs	r7, r6, #4
 8008008:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800800c:	4610      	mov	r0, r2
 800800e:	f7ff fd4b 	bl	8007aa8 <__hi0bits>
 8008012:	f1c0 0320 	rsb	r3, r0, #32
 8008016:	280a      	cmp	r0, #10
 8008018:	600b      	str	r3, [r1, #0]
 800801a:	491b      	ldr	r1, [pc, #108]	@ (8008088 <__b2d+0x90>)
 800801c:	dc15      	bgt.n	800804a <__b2d+0x52>
 800801e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008022:	fa22 f30c 	lsr.w	r3, r2, ip
 8008026:	45b8      	cmp	r8, r7
 8008028:	ea43 0501 	orr.w	r5, r3, r1
 800802c:	bf34      	ite	cc
 800802e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008032:	2300      	movcs	r3, #0
 8008034:	3015      	adds	r0, #21
 8008036:	fa02 f000 	lsl.w	r0, r2, r0
 800803a:	fa23 f30c 	lsr.w	r3, r3, ip
 800803e:	4303      	orrs	r3, r0
 8008040:	461c      	mov	r4, r3
 8008042:	ec45 4b10 	vmov	d0, r4, r5
 8008046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800804a:	45b8      	cmp	r8, r7
 800804c:	bf3a      	itte	cc
 800804e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008052:	f1a6 0708 	subcc.w	r7, r6, #8
 8008056:	2300      	movcs	r3, #0
 8008058:	380b      	subs	r0, #11
 800805a:	d012      	beq.n	8008082 <__b2d+0x8a>
 800805c:	f1c0 0120 	rsb	r1, r0, #32
 8008060:	fa23 f401 	lsr.w	r4, r3, r1
 8008064:	4082      	lsls	r2, r0
 8008066:	4322      	orrs	r2, r4
 8008068:	4547      	cmp	r7, r8
 800806a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800806e:	bf8c      	ite	hi
 8008070:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008074:	2200      	movls	r2, #0
 8008076:	4083      	lsls	r3, r0
 8008078:	40ca      	lsrs	r2, r1
 800807a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800807e:	4313      	orrs	r3, r2
 8008080:	e7de      	b.n	8008040 <__b2d+0x48>
 8008082:	ea42 0501 	orr.w	r5, r2, r1
 8008086:	e7db      	b.n	8008040 <__b2d+0x48>
 8008088:	3ff00000 	.word	0x3ff00000

0800808c <__d2b>:
 800808c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008090:	460f      	mov	r7, r1
 8008092:	2101      	movs	r1, #1
 8008094:	ec59 8b10 	vmov	r8, r9, d0
 8008098:	4616      	mov	r6, r2
 800809a:	f7ff fc13 	bl	80078c4 <_Balloc>
 800809e:	4604      	mov	r4, r0
 80080a0:	b930      	cbnz	r0, 80080b0 <__d2b+0x24>
 80080a2:	4602      	mov	r2, r0
 80080a4:	4b23      	ldr	r3, [pc, #140]	@ (8008134 <__d2b+0xa8>)
 80080a6:	4824      	ldr	r0, [pc, #144]	@ (8008138 <__d2b+0xac>)
 80080a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80080ac:	f000 f97e 	bl	80083ac <__assert_func>
 80080b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080b8:	b10d      	cbz	r5, 80080be <__d2b+0x32>
 80080ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80080be:	9301      	str	r3, [sp, #4]
 80080c0:	f1b8 0300 	subs.w	r3, r8, #0
 80080c4:	d023      	beq.n	800810e <__d2b+0x82>
 80080c6:	4668      	mov	r0, sp
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	f7ff fd0c 	bl	8007ae6 <__lo0bits>
 80080ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080d2:	b1d0      	cbz	r0, 800810a <__d2b+0x7e>
 80080d4:	f1c0 0320 	rsb	r3, r0, #32
 80080d8:	fa02 f303 	lsl.w	r3, r2, r3
 80080dc:	430b      	orrs	r3, r1
 80080de:	40c2      	lsrs	r2, r0
 80080e0:	6163      	str	r3, [r4, #20]
 80080e2:	9201      	str	r2, [sp, #4]
 80080e4:	9b01      	ldr	r3, [sp, #4]
 80080e6:	61a3      	str	r3, [r4, #24]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	bf0c      	ite	eq
 80080ec:	2201      	moveq	r2, #1
 80080ee:	2202      	movne	r2, #2
 80080f0:	6122      	str	r2, [r4, #16]
 80080f2:	b1a5      	cbz	r5, 800811e <__d2b+0x92>
 80080f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80080f8:	4405      	add	r5, r0
 80080fa:	603d      	str	r5, [r7, #0]
 80080fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008100:	6030      	str	r0, [r6, #0]
 8008102:	4620      	mov	r0, r4
 8008104:	b003      	add	sp, #12
 8008106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800810a:	6161      	str	r1, [r4, #20]
 800810c:	e7ea      	b.n	80080e4 <__d2b+0x58>
 800810e:	a801      	add	r0, sp, #4
 8008110:	f7ff fce9 	bl	8007ae6 <__lo0bits>
 8008114:	9b01      	ldr	r3, [sp, #4]
 8008116:	6163      	str	r3, [r4, #20]
 8008118:	3020      	adds	r0, #32
 800811a:	2201      	movs	r2, #1
 800811c:	e7e8      	b.n	80080f0 <__d2b+0x64>
 800811e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008122:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008126:	6038      	str	r0, [r7, #0]
 8008128:	6918      	ldr	r0, [r3, #16]
 800812a:	f7ff fcbd 	bl	8007aa8 <__hi0bits>
 800812e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008132:	e7e5      	b.n	8008100 <__d2b+0x74>
 8008134:	08008c21 	.word	0x08008c21
 8008138:	08008c92 	.word	0x08008c92

0800813c <__ratio>:
 800813c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008140:	b085      	sub	sp, #20
 8008142:	e9cd 1000 	strd	r1, r0, [sp]
 8008146:	a902      	add	r1, sp, #8
 8008148:	f7ff ff56 	bl	8007ff8 <__b2d>
 800814c:	9800      	ldr	r0, [sp, #0]
 800814e:	a903      	add	r1, sp, #12
 8008150:	ec55 4b10 	vmov	r4, r5, d0
 8008154:	f7ff ff50 	bl	8007ff8 <__b2d>
 8008158:	9b01      	ldr	r3, [sp, #4]
 800815a:	6919      	ldr	r1, [r3, #16]
 800815c:	9b00      	ldr	r3, [sp, #0]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	1ac9      	subs	r1, r1, r3
 8008162:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008166:	1a9b      	subs	r3, r3, r2
 8008168:	ec5b ab10 	vmov	sl, fp, d0
 800816c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008170:	2b00      	cmp	r3, #0
 8008172:	bfce      	itee	gt
 8008174:	462a      	movgt	r2, r5
 8008176:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800817a:	465a      	movle	r2, fp
 800817c:	462f      	mov	r7, r5
 800817e:	46d9      	mov	r9, fp
 8008180:	bfcc      	ite	gt
 8008182:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008186:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800818a:	464b      	mov	r3, r9
 800818c:	4652      	mov	r2, sl
 800818e:	4620      	mov	r0, r4
 8008190:	4639      	mov	r1, r7
 8008192:	f7f8 fb8b 	bl	80008ac <__aeabi_ddiv>
 8008196:	ec41 0b10 	vmov	d0, r0, r1
 800819a:	b005      	add	sp, #20
 800819c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081a0 <__copybits>:
 80081a0:	3901      	subs	r1, #1
 80081a2:	b570      	push	{r4, r5, r6, lr}
 80081a4:	1149      	asrs	r1, r1, #5
 80081a6:	6914      	ldr	r4, [r2, #16]
 80081a8:	3101      	adds	r1, #1
 80081aa:	f102 0314 	add.w	r3, r2, #20
 80081ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80081b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80081b6:	1f05      	subs	r5, r0, #4
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d30c      	bcc.n	80081d6 <__copybits+0x36>
 80081bc:	1aa3      	subs	r3, r4, r2
 80081be:	3b11      	subs	r3, #17
 80081c0:	f023 0303 	bic.w	r3, r3, #3
 80081c4:	3211      	adds	r2, #17
 80081c6:	42a2      	cmp	r2, r4
 80081c8:	bf88      	it	hi
 80081ca:	2300      	movhi	r3, #0
 80081cc:	4418      	add	r0, r3
 80081ce:	2300      	movs	r3, #0
 80081d0:	4288      	cmp	r0, r1
 80081d2:	d305      	bcc.n	80081e0 <__copybits+0x40>
 80081d4:	bd70      	pop	{r4, r5, r6, pc}
 80081d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80081da:	f845 6f04 	str.w	r6, [r5, #4]!
 80081de:	e7eb      	b.n	80081b8 <__copybits+0x18>
 80081e0:	f840 3b04 	str.w	r3, [r0], #4
 80081e4:	e7f4      	b.n	80081d0 <__copybits+0x30>

080081e6 <__any_on>:
 80081e6:	f100 0214 	add.w	r2, r0, #20
 80081ea:	6900      	ldr	r0, [r0, #16]
 80081ec:	114b      	asrs	r3, r1, #5
 80081ee:	4298      	cmp	r0, r3
 80081f0:	b510      	push	{r4, lr}
 80081f2:	db11      	blt.n	8008218 <__any_on+0x32>
 80081f4:	dd0a      	ble.n	800820c <__any_on+0x26>
 80081f6:	f011 011f 	ands.w	r1, r1, #31
 80081fa:	d007      	beq.n	800820c <__any_on+0x26>
 80081fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008200:	fa24 f001 	lsr.w	r0, r4, r1
 8008204:	fa00 f101 	lsl.w	r1, r0, r1
 8008208:	428c      	cmp	r4, r1
 800820a:	d10b      	bne.n	8008224 <__any_on+0x3e>
 800820c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008210:	4293      	cmp	r3, r2
 8008212:	d803      	bhi.n	800821c <__any_on+0x36>
 8008214:	2000      	movs	r0, #0
 8008216:	bd10      	pop	{r4, pc}
 8008218:	4603      	mov	r3, r0
 800821a:	e7f7      	b.n	800820c <__any_on+0x26>
 800821c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008220:	2900      	cmp	r1, #0
 8008222:	d0f5      	beq.n	8008210 <__any_on+0x2a>
 8008224:	2001      	movs	r0, #1
 8008226:	e7f6      	b.n	8008216 <__any_on+0x30>

08008228 <_malloc_usable_size_r>:
 8008228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800822c:	1f18      	subs	r0, r3, #4
 800822e:	2b00      	cmp	r3, #0
 8008230:	bfbc      	itt	lt
 8008232:	580b      	ldrlt	r3, [r1, r0]
 8008234:	18c0      	addlt	r0, r0, r3
 8008236:	4770      	bx	lr

08008238 <__ascii_wctomb>:
 8008238:	4603      	mov	r3, r0
 800823a:	4608      	mov	r0, r1
 800823c:	b141      	cbz	r1, 8008250 <__ascii_wctomb+0x18>
 800823e:	2aff      	cmp	r2, #255	@ 0xff
 8008240:	d904      	bls.n	800824c <__ascii_wctomb+0x14>
 8008242:	228a      	movs	r2, #138	@ 0x8a
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	f04f 30ff 	mov.w	r0, #4294967295
 800824a:	4770      	bx	lr
 800824c:	700a      	strb	r2, [r1, #0]
 800824e:	2001      	movs	r0, #1
 8008250:	4770      	bx	lr
	...

08008254 <__sflush_r>:
 8008254:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800825c:	0716      	lsls	r6, r2, #28
 800825e:	4605      	mov	r5, r0
 8008260:	460c      	mov	r4, r1
 8008262:	d454      	bmi.n	800830e <__sflush_r+0xba>
 8008264:	684b      	ldr	r3, [r1, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	dc02      	bgt.n	8008270 <__sflush_r+0x1c>
 800826a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	dd48      	ble.n	8008302 <__sflush_r+0xae>
 8008270:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008272:	2e00      	cmp	r6, #0
 8008274:	d045      	beq.n	8008302 <__sflush_r+0xae>
 8008276:	2300      	movs	r3, #0
 8008278:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800827c:	682f      	ldr	r7, [r5, #0]
 800827e:	6a21      	ldr	r1, [r4, #32]
 8008280:	602b      	str	r3, [r5, #0]
 8008282:	d030      	beq.n	80082e6 <__sflush_r+0x92>
 8008284:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008286:	89a3      	ldrh	r3, [r4, #12]
 8008288:	0759      	lsls	r1, r3, #29
 800828a:	d505      	bpl.n	8008298 <__sflush_r+0x44>
 800828c:	6863      	ldr	r3, [r4, #4]
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008292:	b10b      	cbz	r3, 8008298 <__sflush_r+0x44>
 8008294:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008296:	1ad2      	subs	r2, r2, r3
 8008298:	2300      	movs	r3, #0
 800829a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800829c:	6a21      	ldr	r1, [r4, #32]
 800829e:	4628      	mov	r0, r5
 80082a0:	47b0      	blx	r6
 80082a2:	1c43      	adds	r3, r0, #1
 80082a4:	89a3      	ldrh	r3, [r4, #12]
 80082a6:	d106      	bne.n	80082b6 <__sflush_r+0x62>
 80082a8:	6829      	ldr	r1, [r5, #0]
 80082aa:	291d      	cmp	r1, #29
 80082ac:	d82b      	bhi.n	8008306 <__sflush_r+0xb2>
 80082ae:	4a2a      	ldr	r2, [pc, #168]	@ (8008358 <__sflush_r+0x104>)
 80082b0:	410a      	asrs	r2, r1
 80082b2:	07d6      	lsls	r6, r2, #31
 80082b4:	d427      	bmi.n	8008306 <__sflush_r+0xb2>
 80082b6:	2200      	movs	r2, #0
 80082b8:	6062      	str	r2, [r4, #4]
 80082ba:	04d9      	lsls	r1, r3, #19
 80082bc:	6922      	ldr	r2, [r4, #16]
 80082be:	6022      	str	r2, [r4, #0]
 80082c0:	d504      	bpl.n	80082cc <__sflush_r+0x78>
 80082c2:	1c42      	adds	r2, r0, #1
 80082c4:	d101      	bne.n	80082ca <__sflush_r+0x76>
 80082c6:	682b      	ldr	r3, [r5, #0]
 80082c8:	b903      	cbnz	r3, 80082cc <__sflush_r+0x78>
 80082ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80082cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082ce:	602f      	str	r7, [r5, #0]
 80082d0:	b1b9      	cbz	r1, 8008302 <__sflush_r+0xae>
 80082d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082d6:	4299      	cmp	r1, r3
 80082d8:	d002      	beq.n	80082e0 <__sflush_r+0x8c>
 80082da:	4628      	mov	r0, r5
 80082dc:	f7fe ff5c 	bl	8007198 <_free_r>
 80082e0:	2300      	movs	r3, #0
 80082e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80082e4:	e00d      	b.n	8008302 <__sflush_r+0xae>
 80082e6:	2301      	movs	r3, #1
 80082e8:	4628      	mov	r0, r5
 80082ea:	47b0      	blx	r6
 80082ec:	4602      	mov	r2, r0
 80082ee:	1c50      	adds	r0, r2, #1
 80082f0:	d1c9      	bne.n	8008286 <__sflush_r+0x32>
 80082f2:	682b      	ldr	r3, [r5, #0]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d0c6      	beq.n	8008286 <__sflush_r+0x32>
 80082f8:	2b1d      	cmp	r3, #29
 80082fa:	d001      	beq.n	8008300 <__sflush_r+0xac>
 80082fc:	2b16      	cmp	r3, #22
 80082fe:	d11e      	bne.n	800833e <__sflush_r+0xea>
 8008300:	602f      	str	r7, [r5, #0]
 8008302:	2000      	movs	r0, #0
 8008304:	e022      	b.n	800834c <__sflush_r+0xf8>
 8008306:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800830a:	b21b      	sxth	r3, r3
 800830c:	e01b      	b.n	8008346 <__sflush_r+0xf2>
 800830e:	690f      	ldr	r7, [r1, #16]
 8008310:	2f00      	cmp	r7, #0
 8008312:	d0f6      	beq.n	8008302 <__sflush_r+0xae>
 8008314:	0793      	lsls	r3, r2, #30
 8008316:	680e      	ldr	r6, [r1, #0]
 8008318:	bf08      	it	eq
 800831a:	694b      	ldreq	r3, [r1, #20]
 800831c:	600f      	str	r7, [r1, #0]
 800831e:	bf18      	it	ne
 8008320:	2300      	movne	r3, #0
 8008322:	eba6 0807 	sub.w	r8, r6, r7
 8008326:	608b      	str	r3, [r1, #8]
 8008328:	f1b8 0f00 	cmp.w	r8, #0
 800832c:	dde9      	ble.n	8008302 <__sflush_r+0xae>
 800832e:	6a21      	ldr	r1, [r4, #32]
 8008330:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008332:	4643      	mov	r3, r8
 8008334:	463a      	mov	r2, r7
 8008336:	4628      	mov	r0, r5
 8008338:	47b0      	blx	r6
 800833a:	2800      	cmp	r0, #0
 800833c:	dc08      	bgt.n	8008350 <__sflush_r+0xfc>
 800833e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008346:	81a3      	strh	r3, [r4, #12]
 8008348:	f04f 30ff 	mov.w	r0, #4294967295
 800834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008350:	4407      	add	r7, r0
 8008352:	eba8 0800 	sub.w	r8, r8, r0
 8008356:	e7e7      	b.n	8008328 <__sflush_r+0xd4>
 8008358:	dfbffffe 	.word	0xdfbffffe

0800835c <_fflush_r>:
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	690b      	ldr	r3, [r1, #16]
 8008360:	4605      	mov	r5, r0
 8008362:	460c      	mov	r4, r1
 8008364:	b913      	cbnz	r3, 800836c <_fflush_r+0x10>
 8008366:	2500      	movs	r5, #0
 8008368:	4628      	mov	r0, r5
 800836a:	bd38      	pop	{r3, r4, r5, pc}
 800836c:	b118      	cbz	r0, 8008376 <_fflush_r+0x1a>
 800836e:	6a03      	ldr	r3, [r0, #32]
 8008370:	b90b      	cbnz	r3, 8008376 <_fflush_r+0x1a>
 8008372:	f7fd ff91 	bl	8006298 <__sinit>
 8008376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d0f3      	beq.n	8008366 <_fflush_r+0xa>
 800837e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008380:	07d0      	lsls	r0, r2, #31
 8008382:	d404      	bmi.n	800838e <_fflush_r+0x32>
 8008384:	0599      	lsls	r1, r3, #22
 8008386:	d402      	bmi.n	800838e <_fflush_r+0x32>
 8008388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800838a:	f7fe f89e 	bl	80064ca <__retarget_lock_acquire_recursive>
 800838e:	4628      	mov	r0, r5
 8008390:	4621      	mov	r1, r4
 8008392:	f7ff ff5f 	bl	8008254 <__sflush_r>
 8008396:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008398:	07da      	lsls	r2, r3, #31
 800839a:	4605      	mov	r5, r0
 800839c:	d4e4      	bmi.n	8008368 <_fflush_r+0xc>
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	059b      	lsls	r3, r3, #22
 80083a2:	d4e1      	bmi.n	8008368 <_fflush_r+0xc>
 80083a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083a6:	f7fe f891 	bl	80064cc <__retarget_lock_release_recursive>
 80083aa:	e7dd      	b.n	8008368 <_fflush_r+0xc>

080083ac <__assert_func>:
 80083ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083ae:	4614      	mov	r4, r2
 80083b0:	461a      	mov	r2, r3
 80083b2:	4b09      	ldr	r3, [pc, #36]	@ (80083d8 <__assert_func+0x2c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4605      	mov	r5, r0
 80083b8:	68d8      	ldr	r0, [r3, #12]
 80083ba:	b954      	cbnz	r4, 80083d2 <__assert_func+0x26>
 80083bc:	4b07      	ldr	r3, [pc, #28]	@ (80083dc <__assert_func+0x30>)
 80083be:	461c      	mov	r4, r3
 80083c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083c4:	9100      	str	r1, [sp, #0]
 80083c6:	462b      	mov	r3, r5
 80083c8:	4905      	ldr	r1, [pc, #20]	@ (80083e0 <__assert_func+0x34>)
 80083ca:	f000 f821 	bl	8008410 <fiprintf>
 80083ce:	f000 f831 	bl	8008434 <abort>
 80083d2:	4b04      	ldr	r3, [pc, #16]	@ (80083e4 <__assert_func+0x38>)
 80083d4:	e7f4      	b.n	80083c0 <__assert_func+0x14>
 80083d6:	bf00      	nop
 80083d8:	20000190 	.word	0x20000190
 80083dc:	08008e23 	.word	0x08008e23
 80083e0:	08008df5 	.word	0x08008df5
 80083e4:	08008de8 	.word	0x08008de8

080083e8 <_calloc_r>:
 80083e8:	b570      	push	{r4, r5, r6, lr}
 80083ea:	fba1 5402 	umull	r5, r4, r1, r2
 80083ee:	b93c      	cbnz	r4, 8008400 <_calloc_r+0x18>
 80083f0:	4629      	mov	r1, r5
 80083f2:	f7fc fb9d 	bl	8004b30 <_malloc_r>
 80083f6:	4606      	mov	r6, r0
 80083f8:	b928      	cbnz	r0, 8008406 <_calloc_r+0x1e>
 80083fa:	2600      	movs	r6, #0
 80083fc:	4630      	mov	r0, r6
 80083fe:	bd70      	pop	{r4, r5, r6, pc}
 8008400:	220c      	movs	r2, #12
 8008402:	6002      	str	r2, [r0, #0]
 8008404:	e7f9      	b.n	80083fa <_calloc_r+0x12>
 8008406:	462a      	mov	r2, r5
 8008408:	4621      	mov	r1, r4
 800840a:	f7fd ffbe 	bl	800638a <memset>
 800840e:	e7f5      	b.n	80083fc <_calloc_r+0x14>

08008410 <fiprintf>:
 8008410:	b40e      	push	{r1, r2, r3}
 8008412:	b503      	push	{r0, r1, lr}
 8008414:	4601      	mov	r1, r0
 8008416:	ab03      	add	r3, sp, #12
 8008418:	4805      	ldr	r0, [pc, #20]	@ (8008430 <fiprintf+0x20>)
 800841a:	f853 2b04 	ldr.w	r2, [r3], #4
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	f000 f837 	bl	8008494 <_vfiprintf_r>
 8008426:	b002      	add	sp, #8
 8008428:	f85d eb04 	ldr.w	lr, [sp], #4
 800842c:	b003      	add	sp, #12
 800842e:	4770      	bx	lr
 8008430:	20000190 	.word	0x20000190

08008434 <abort>:
 8008434:	b508      	push	{r3, lr}
 8008436:	2006      	movs	r0, #6
 8008438:	f000 fa00 	bl	800883c <raise>
 800843c:	2001      	movs	r0, #1
 800843e:	f7fa f915 	bl	800266c <_exit>

08008442 <__sfputc_r>:
 8008442:	6893      	ldr	r3, [r2, #8]
 8008444:	3b01      	subs	r3, #1
 8008446:	2b00      	cmp	r3, #0
 8008448:	b410      	push	{r4}
 800844a:	6093      	str	r3, [r2, #8]
 800844c:	da08      	bge.n	8008460 <__sfputc_r+0x1e>
 800844e:	6994      	ldr	r4, [r2, #24]
 8008450:	42a3      	cmp	r3, r4
 8008452:	db01      	blt.n	8008458 <__sfputc_r+0x16>
 8008454:	290a      	cmp	r1, #10
 8008456:	d103      	bne.n	8008460 <__sfputc_r+0x1e>
 8008458:	f85d 4b04 	ldr.w	r4, [sp], #4
 800845c:	f000 b932 	b.w	80086c4 <__swbuf_r>
 8008460:	6813      	ldr	r3, [r2, #0]
 8008462:	1c58      	adds	r0, r3, #1
 8008464:	6010      	str	r0, [r2, #0]
 8008466:	7019      	strb	r1, [r3, #0]
 8008468:	4608      	mov	r0, r1
 800846a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800846e:	4770      	bx	lr

08008470 <__sfputs_r>:
 8008470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008472:	4606      	mov	r6, r0
 8008474:	460f      	mov	r7, r1
 8008476:	4614      	mov	r4, r2
 8008478:	18d5      	adds	r5, r2, r3
 800847a:	42ac      	cmp	r4, r5
 800847c:	d101      	bne.n	8008482 <__sfputs_r+0x12>
 800847e:	2000      	movs	r0, #0
 8008480:	e007      	b.n	8008492 <__sfputs_r+0x22>
 8008482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008486:	463a      	mov	r2, r7
 8008488:	4630      	mov	r0, r6
 800848a:	f7ff ffda 	bl	8008442 <__sfputc_r>
 800848e:	1c43      	adds	r3, r0, #1
 8008490:	d1f3      	bne.n	800847a <__sfputs_r+0xa>
 8008492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008494 <_vfiprintf_r>:
 8008494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008498:	460d      	mov	r5, r1
 800849a:	b09d      	sub	sp, #116	@ 0x74
 800849c:	4614      	mov	r4, r2
 800849e:	4698      	mov	r8, r3
 80084a0:	4606      	mov	r6, r0
 80084a2:	b118      	cbz	r0, 80084ac <_vfiprintf_r+0x18>
 80084a4:	6a03      	ldr	r3, [r0, #32]
 80084a6:	b90b      	cbnz	r3, 80084ac <_vfiprintf_r+0x18>
 80084a8:	f7fd fef6 	bl	8006298 <__sinit>
 80084ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084ae:	07d9      	lsls	r1, r3, #31
 80084b0:	d405      	bmi.n	80084be <_vfiprintf_r+0x2a>
 80084b2:	89ab      	ldrh	r3, [r5, #12]
 80084b4:	059a      	lsls	r2, r3, #22
 80084b6:	d402      	bmi.n	80084be <_vfiprintf_r+0x2a>
 80084b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ba:	f7fe f806 	bl	80064ca <__retarget_lock_acquire_recursive>
 80084be:	89ab      	ldrh	r3, [r5, #12]
 80084c0:	071b      	lsls	r3, r3, #28
 80084c2:	d501      	bpl.n	80084c8 <_vfiprintf_r+0x34>
 80084c4:	692b      	ldr	r3, [r5, #16]
 80084c6:	b99b      	cbnz	r3, 80084f0 <_vfiprintf_r+0x5c>
 80084c8:	4629      	mov	r1, r5
 80084ca:	4630      	mov	r0, r6
 80084cc:	f000 f938 	bl	8008740 <__swsetup_r>
 80084d0:	b170      	cbz	r0, 80084f0 <_vfiprintf_r+0x5c>
 80084d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084d4:	07dc      	lsls	r4, r3, #31
 80084d6:	d504      	bpl.n	80084e2 <_vfiprintf_r+0x4e>
 80084d8:	f04f 30ff 	mov.w	r0, #4294967295
 80084dc:	b01d      	add	sp, #116	@ 0x74
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	89ab      	ldrh	r3, [r5, #12]
 80084e4:	0598      	lsls	r0, r3, #22
 80084e6:	d4f7      	bmi.n	80084d8 <_vfiprintf_r+0x44>
 80084e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084ea:	f7fd ffef 	bl	80064cc <__retarget_lock_release_recursive>
 80084ee:	e7f3      	b.n	80084d8 <_vfiprintf_r+0x44>
 80084f0:	2300      	movs	r3, #0
 80084f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80084f4:	2320      	movs	r3, #32
 80084f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80084fe:	2330      	movs	r3, #48	@ 0x30
 8008500:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80086b0 <_vfiprintf_r+0x21c>
 8008504:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008508:	f04f 0901 	mov.w	r9, #1
 800850c:	4623      	mov	r3, r4
 800850e:	469a      	mov	sl, r3
 8008510:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008514:	b10a      	cbz	r2, 800851a <_vfiprintf_r+0x86>
 8008516:	2a25      	cmp	r2, #37	@ 0x25
 8008518:	d1f9      	bne.n	800850e <_vfiprintf_r+0x7a>
 800851a:	ebba 0b04 	subs.w	fp, sl, r4
 800851e:	d00b      	beq.n	8008538 <_vfiprintf_r+0xa4>
 8008520:	465b      	mov	r3, fp
 8008522:	4622      	mov	r2, r4
 8008524:	4629      	mov	r1, r5
 8008526:	4630      	mov	r0, r6
 8008528:	f7ff ffa2 	bl	8008470 <__sfputs_r>
 800852c:	3001      	adds	r0, #1
 800852e:	f000 80a7 	beq.w	8008680 <_vfiprintf_r+0x1ec>
 8008532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008534:	445a      	add	r2, fp
 8008536:	9209      	str	r2, [sp, #36]	@ 0x24
 8008538:	f89a 3000 	ldrb.w	r3, [sl]
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 809f 	beq.w	8008680 <_vfiprintf_r+0x1ec>
 8008542:	2300      	movs	r3, #0
 8008544:	f04f 32ff 	mov.w	r2, #4294967295
 8008548:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800854c:	f10a 0a01 	add.w	sl, sl, #1
 8008550:	9304      	str	r3, [sp, #16]
 8008552:	9307      	str	r3, [sp, #28]
 8008554:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008558:	931a      	str	r3, [sp, #104]	@ 0x68
 800855a:	4654      	mov	r4, sl
 800855c:	2205      	movs	r2, #5
 800855e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008562:	4853      	ldr	r0, [pc, #332]	@ (80086b0 <_vfiprintf_r+0x21c>)
 8008564:	f7f7 fe64 	bl	8000230 <memchr>
 8008568:	9a04      	ldr	r2, [sp, #16]
 800856a:	b9d8      	cbnz	r0, 80085a4 <_vfiprintf_r+0x110>
 800856c:	06d1      	lsls	r1, r2, #27
 800856e:	bf44      	itt	mi
 8008570:	2320      	movmi	r3, #32
 8008572:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008576:	0713      	lsls	r3, r2, #28
 8008578:	bf44      	itt	mi
 800857a:	232b      	movmi	r3, #43	@ 0x2b
 800857c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008580:	f89a 3000 	ldrb.w	r3, [sl]
 8008584:	2b2a      	cmp	r3, #42	@ 0x2a
 8008586:	d015      	beq.n	80085b4 <_vfiprintf_r+0x120>
 8008588:	9a07      	ldr	r2, [sp, #28]
 800858a:	4654      	mov	r4, sl
 800858c:	2000      	movs	r0, #0
 800858e:	f04f 0c0a 	mov.w	ip, #10
 8008592:	4621      	mov	r1, r4
 8008594:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008598:	3b30      	subs	r3, #48	@ 0x30
 800859a:	2b09      	cmp	r3, #9
 800859c:	d94b      	bls.n	8008636 <_vfiprintf_r+0x1a2>
 800859e:	b1b0      	cbz	r0, 80085ce <_vfiprintf_r+0x13a>
 80085a0:	9207      	str	r2, [sp, #28]
 80085a2:	e014      	b.n	80085ce <_vfiprintf_r+0x13a>
 80085a4:	eba0 0308 	sub.w	r3, r0, r8
 80085a8:	fa09 f303 	lsl.w	r3, r9, r3
 80085ac:	4313      	orrs	r3, r2
 80085ae:	9304      	str	r3, [sp, #16]
 80085b0:	46a2      	mov	sl, r4
 80085b2:	e7d2      	b.n	800855a <_vfiprintf_r+0xc6>
 80085b4:	9b03      	ldr	r3, [sp, #12]
 80085b6:	1d19      	adds	r1, r3, #4
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	9103      	str	r1, [sp, #12]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	bfbb      	ittet	lt
 80085c0:	425b      	neglt	r3, r3
 80085c2:	f042 0202 	orrlt.w	r2, r2, #2
 80085c6:	9307      	strge	r3, [sp, #28]
 80085c8:	9307      	strlt	r3, [sp, #28]
 80085ca:	bfb8      	it	lt
 80085cc:	9204      	strlt	r2, [sp, #16]
 80085ce:	7823      	ldrb	r3, [r4, #0]
 80085d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80085d2:	d10a      	bne.n	80085ea <_vfiprintf_r+0x156>
 80085d4:	7863      	ldrb	r3, [r4, #1]
 80085d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80085d8:	d132      	bne.n	8008640 <_vfiprintf_r+0x1ac>
 80085da:	9b03      	ldr	r3, [sp, #12]
 80085dc:	1d1a      	adds	r2, r3, #4
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	9203      	str	r2, [sp, #12]
 80085e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085e6:	3402      	adds	r4, #2
 80085e8:	9305      	str	r3, [sp, #20]
 80085ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80086c0 <_vfiprintf_r+0x22c>
 80085ee:	7821      	ldrb	r1, [r4, #0]
 80085f0:	2203      	movs	r2, #3
 80085f2:	4650      	mov	r0, sl
 80085f4:	f7f7 fe1c 	bl	8000230 <memchr>
 80085f8:	b138      	cbz	r0, 800860a <_vfiprintf_r+0x176>
 80085fa:	9b04      	ldr	r3, [sp, #16]
 80085fc:	eba0 000a 	sub.w	r0, r0, sl
 8008600:	2240      	movs	r2, #64	@ 0x40
 8008602:	4082      	lsls	r2, r0
 8008604:	4313      	orrs	r3, r2
 8008606:	3401      	adds	r4, #1
 8008608:	9304      	str	r3, [sp, #16]
 800860a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800860e:	4829      	ldr	r0, [pc, #164]	@ (80086b4 <_vfiprintf_r+0x220>)
 8008610:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008614:	2206      	movs	r2, #6
 8008616:	f7f7 fe0b 	bl	8000230 <memchr>
 800861a:	2800      	cmp	r0, #0
 800861c:	d03f      	beq.n	800869e <_vfiprintf_r+0x20a>
 800861e:	4b26      	ldr	r3, [pc, #152]	@ (80086b8 <_vfiprintf_r+0x224>)
 8008620:	bb1b      	cbnz	r3, 800866a <_vfiprintf_r+0x1d6>
 8008622:	9b03      	ldr	r3, [sp, #12]
 8008624:	3307      	adds	r3, #7
 8008626:	f023 0307 	bic.w	r3, r3, #7
 800862a:	3308      	adds	r3, #8
 800862c:	9303      	str	r3, [sp, #12]
 800862e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008630:	443b      	add	r3, r7
 8008632:	9309      	str	r3, [sp, #36]	@ 0x24
 8008634:	e76a      	b.n	800850c <_vfiprintf_r+0x78>
 8008636:	fb0c 3202 	mla	r2, ip, r2, r3
 800863a:	460c      	mov	r4, r1
 800863c:	2001      	movs	r0, #1
 800863e:	e7a8      	b.n	8008592 <_vfiprintf_r+0xfe>
 8008640:	2300      	movs	r3, #0
 8008642:	3401      	adds	r4, #1
 8008644:	9305      	str	r3, [sp, #20]
 8008646:	4619      	mov	r1, r3
 8008648:	f04f 0c0a 	mov.w	ip, #10
 800864c:	4620      	mov	r0, r4
 800864e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008652:	3a30      	subs	r2, #48	@ 0x30
 8008654:	2a09      	cmp	r2, #9
 8008656:	d903      	bls.n	8008660 <_vfiprintf_r+0x1cc>
 8008658:	2b00      	cmp	r3, #0
 800865a:	d0c6      	beq.n	80085ea <_vfiprintf_r+0x156>
 800865c:	9105      	str	r1, [sp, #20]
 800865e:	e7c4      	b.n	80085ea <_vfiprintf_r+0x156>
 8008660:	fb0c 2101 	mla	r1, ip, r1, r2
 8008664:	4604      	mov	r4, r0
 8008666:	2301      	movs	r3, #1
 8008668:	e7f0      	b.n	800864c <_vfiprintf_r+0x1b8>
 800866a:	ab03      	add	r3, sp, #12
 800866c:	9300      	str	r3, [sp, #0]
 800866e:	462a      	mov	r2, r5
 8008670:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <_vfiprintf_r+0x228>)
 8008672:	a904      	add	r1, sp, #16
 8008674:	4630      	mov	r0, r6
 8008676:	f7fd f9cb 	bl	8005a10 <_printf_float>
 800867a:	4607      	mov	r7, r0
 800867c:	1c78      	adds	r0, r7, #1
 800867e:	d1d6      	bne.n	800862e <_vfiprintf_r+0x19a>
 8008680:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008682:	07d9      	lsls	r1, r3, #31
 8008684:	d405      	bmi.n	8008692 <_vfiprintf_r+0x1fe>
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	059a      	lsls	r2, r3, #22
 800868a:	d402      	bmi.n	8008692 <_vfiprintf_r+0x1fe>
 800868c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800868e:	f7fd ff1d 	bl	80064cc <__retarget_lock_release_recursive>
 8008692:	89ab      	ldrh	r3, [r5, #12]
 8008694:	065b      	lsls	r3, r3, #25
 8008696:	f53f af1f 	bmi.w	80084d8 <_vfiprintf_r+0x44>
 800869a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800869c:	e71e      	b.n	80084dc <_vfiprintf_r+0x48>
 800869e:	ab03      	add	r3, sp, #12
 80086a0:	9300      	str	r3, [sp, #0]
 80086a2:	462a      	mov	r2, r5
 80086a4:	4b05      	ldr	r3, [pc, #20]	@ (80086bc <_vfiprintf_r+0x228>)
 80086a6:	a904      	add	r1, sp, #16
 80086a8:	4630      	mov	r0, r6
 80086aa:	f7fd fc49 	bl	8005f40 <_printf_i>
 80086ae:	e7e4      	b.n	800867a <_vfiprintf_r+0x1e6>
 80086b0:	08008e24 	.word	0x08008e24
 80086b4:	08008e2e 	.word	0x08008e2e
 80086b8:	08005a11 	.word	0x08005a11
 80086bc:	08008471 	.word	0x08008471
 80086c0:	08008e2a 	.word	0x08008e2a

080086c4 <__swbuf_r>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	460e      	mov	r6, r1
 80086c8:	4614      	mov	r4, r2
 80086ca:	4605      	mov	r5, r0
 80086cc:	b118      	cbz	r0, 80086d6 <__swbuf_r+0x12>
 80086ce:	6a03      	ldr	r3, [r0, #32]
 80086d0:	b90b      	cbnz	r3, 80086d6 <__swbuf_r+0x12>
 80086d2:	f7fd fde1 	bl	8006298 <__sinit>
 80086d6:	69a3      	ldr	r3, [r4, #24]
 80086d8:	60a3      	str	r3, [r4, #8]
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	071a      	lsls	r2, r3, #28
 80086de:	d501      	bpl.n	80086e4 <__swbuf_r+0x20>
 80086e0:	6923      	ldr	r3, [r4, #16]
 80086e2:	b943      	cbnz	r3, 80086f6 <__swbuf_r+0x32>
 80086e4:	4621      	mov	r1, r4
 80086e6:	4628      	mov	r0, r5
 80086e8:	f000 f82a 	bl	8008740 <__swsetup_r>
 80086ec:	b118      	cbz	r0, 80086f6 <__swbuf_r+0x32>
 80086ee:	f04f 37ff 	mov.w	r7, #4294967295
 80086f2:	4638      	mov	r0, r7
 80086f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086f6:	6823      	ldr	r3, [r4, #0]
 80086f8:	6922      	ldr	r2, [r4, #16]
 80086fa:	1a98      	subs	r0, r3, r2
 80086fc:	6963      	ldr	r3, [r4, #20]
 80086fe:	b2f6      	uxtb	r6, r6
 8008700:	4283      	cmp	r3, r0
 8008702:	4637      	mov	r7, r6
 8008704:	dc05      	bgt.n	8008712 <__swbuf_r+0x4e>
 8008706:	4621      	mov	r1, r4
 8008708:	4628      	mov	r0, r5
 800870a:	f7ff fe27 	bl	800835c <_fflush_r>
 800870e:	2800      	cmp	r0, #0
 8008710:	d1ed      	bne.n	80086ee <__swbuf_r+0x2a>
 8008712:	68a3      	ldr	r3, [r4, #8]
 8008714:	3b01      	subs	r3, #1
 8008716:	60a3      	str	r3, [r4, #8]
 8008718:	6823      	ldr	r3, [r4, #0]
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	6022      	str	r2, [r4, #0]
 800871e:	701e      	strb	r6, [r3, #0]
 8008720:	6962      	ldr	r2, [r4, #20]
 8008722:	1c43      	adds	r3, r0, #1
 8008724:	429a      	cmp	r2, r3
 8008726:	d004      	beq.n	8008732 <__swbuf_r+0x6e>
 8008728:	89a3      	ldrh	r3, [r4, #12]
 800872a:	07db      	lsls	r3, r3, #31
 800872c:	d5e1      	bpl.n	80086f2 <__swbuf_r+0x2e>
 800872e:	2e0a      	cmp	r6, #10
 8008730:	d1df      	bne.n	80086f2 <__swbuf_r+0x2e>
 8008732:	4621      	mov	r1, r4
 8008734:	4628      	mov	r0, r5
 8008736:	f7ff fe11 	bl	800835c <_fflush_r>
 800873a:	2800      	cmp	r0, #0
 800873c:	d0d9      	beq.n	80086f2 <__swbuf_r+0x2e>
 800873e:	e7d6      	b.n	80086ee <__swbuf_r+0x2a>

08008740 <__swsetup_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4b29      	ldr	r3, [pc, #164]	@ (80087e8 <__swsetup_r+0xa8>)
 8008744:	4605      	mov	r5, r0
 8008746:	6818      	ldr	r0, [r3, #0]
 8008748:	460c      	mov	r4, r1
 800874a:	b118      	cbz	r0, 8008754 <__swsetup_r+0x14>
 800874c:	6a03      	ldr	r3, [r0, #32]
 800874e:	b90b      	cbnz	r3, 8008754 <__swsetup_r+0x14>
 8008750:	f7fd fda2 	bl	8006298 <__sinit>
 8008754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008758:	0719      	lsls	r1, r3, #28
 800875a:	d422      	bmi.n	80087a2 <__swsetup_r+0x62>
 800875c:	06da      	lsls	r2, r3, #27
 800875e:	d407      	bmi.n	8008770 <__swsetup_r+0x30>
 8008760:	2209      	movs	r2, #9
 8008762:	602a      	str	r2, [r5, #0]
 8008764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008768:	81a3      	strh	r3, [r4, #12]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	e033      	b.n	80087d8 <__swsetup_r+0x98>
 8008770:	0758      	lsls	r0, r3, #29
 8008772:	d512      	bpl.n	800879a <__swsetup_r+0x5a>
 8008774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008776:	b141      	cbz	r1, 800878a <__swsetup_r+0x4a>
 8008778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800877c:	4299      	cmp	r1, r3
 800877e:	d002      	beq.n	8008786 <__swsetup_r+0x46>
 8008780:	4628      	mov	r0, r5
 8008782:	f7fe fd09 	bl	8007198 <_free_r>
 8008786:	2300      	movs	r3, #0
 8008788:	6363      	str	r3, [r4, #52]	@ 0x34
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	2300      	movs	r3, #0
 8008794:	6063      	str	r3, [r4, #4]
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	89a3      	ldrh	r3, [r4, #12]
 800879c:	f043 0308 	orr.w	r3, r3, #8
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	6923      	ldr	r3, [r4, #16]
 80087a4:	b94b      	cbnz	r3, 80087ba <__swsetup_r+0x7a>
 80087a6:	89a3      	ldrh	r3, [r4, #12]
 80087a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80087ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087b0:	d003      	beq.n	80087ba <__swsetup_r+0x7a>
 80087b2:	4621      	mov	r1, r4
 80087b4:	4628      	mov	r0, r5
 80087b6:	f000 f883 	bl	80088c0 <__smakebuf_r>
 80087ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087be:	f013 0201 	ands.w	r2, r3, #1
 80087c2:	d00a      	beq.n	80087da <__swsetup_r+0x9a>
 80087c4:	2200      	movs	r2, #0
 80087c6:	60a2      	str	r2, [r4, #8]
 80087c8:	6962      	ldr	r2, [r4, #20]
 80087ca:	4252      	negs	r2, r2
 80087cc:	61a2      	str	r2, [r4, #24]
 80087ce:	6922      	ldr	r2, [r4, #16]
 80087d0:	b942      	cbnz	r2, 80087e4 <__swsetup_r+0xa4>
 80087d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80087d6:	d1c5      	bne.n	8008764 <__swsetup_r+0x24>
 80087d8:	bd38      	pop	{r3, r4, r5, pc}
 80087da:	0799      	lsls	r1, r3, #30
 80087dc:	bf58      	it	pl
 80087de:	6962      	ldrpl	r2, [r4, #20]
 80087e0:	60a2      	str	r2, [r4, #8]
 80087e2:	e7f4      	b.n	80087ce <__swsetup_r+0x8e>
 80087e4:	2000      	movs	r0, #0
 80087e6:	e7f7      	b.n	80087d8 <__swsetup_r+0x98>
 80087e8:	20000190 	.word	0x20000190

080087ec <_raise_r>:
 80087ec:	291f      	cmp	r1, #31
 80087ee:	b538      	push	{r3, r4, r5, lr}
 80087f0:	4605      	mov	r5, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	d904      	bls.n	8008800 <_raise_r+0x14>
 80087f6:	2316      	movs	r3, #22
 80087f8:	6003      	str	r3, [r0, #0]
 80087fa:	f04f 30ff 	mov.w	r0, #4294967295
 80087fe:	bd38      	pop	{r3, r4, r5, pc}
 8008800:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008802:	b112      	cbz	r2, 800880a <_raise_r+0x1e>
 8008804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008808:	b94b      	cbnz	r3, 800881e <_raise_r+0x32>
 800880a:	4628      	mov	r0, r5
 800880c:	f000 f830 	bl	8008870 <_getpid_r>
 8008810:	4622      	mov	r2, r4
 8008812:	4601      	mov	r1, r0
 8008814:	4628      	mov	r0, r5
 8008816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800881a:	f000 b817 	b.w	800884c <_kill_r>
 800881e:	2b01      	cmp	r3, #1
 8008820:	d00a      	beq.n	8008838 <_raise_r+0x4c>
 8008822:	1c59      	adds	r1, r3, #1
 8008824:	d103      	bne.n	800882e <_raise_r+0x42>
 8008826:	2316      	movs	r3, #22
 8008828:	6003      	str	r3, [r0, #0]
 800882a:	2001      	movs	r0, #1
 800882c:	e7e7      	b.n	80087fe <_raise_r+0x12>
 800882e:	2100      	movs	r1, #0
 8008830:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008834:	4620      	mov	r0, r4
 8008836:	4798      	blx	r3
 8008838:	2000      	movs	r0, #0
 800883a:	e7e0      	b.n	80087fe <_raise_r+0x12>

0800883c <raise>:
 800883c:	4b02      	ldr	r3, [pc, #8]	@ (8008848 <raise+0xc>)
 800883e:	4601      	mov	r1, r0
 8008840:	6818      	ldr	r0, [r3, #0]
 8008842:	f7ff bfd3 	b.w	80087ec <_raise_r>
 8008846:	bf00      	nop
 8008848:	20000190 	.word	0x20000190

0800884c <_kill_r>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4d07      	ldr	r5, [pc, #28]	@ (800886c <_kill_r+0x20>)
 8008850:	2300      	movs	r3, #0
 8008852:	4604      	mov	r4, r0
 8008854:	4608      	mov	r0, r1
 8008856:	4611      	mov	r1, r2
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	f7f9 fef7 	bl	800264c <_kill>
 800885e:	1c43      	adds	r3, r0, #1
 8008860:	d102      	bne.n	8008868 <_kill_r+0x1c>
 8008862:	682b      	ldr	r3, [r5, #0]
 8008864:	b103      	cbz	r3, 8008868 <_kill_r+0x1c>
 8008866:	6023      	str	r3, [r4, #0]
 8008868:	bd38      	pop	{r3, r4, r5, pc}
 800886a:	bf00      	nop
 800886c:	200005a8 	.word	0x200005a8

08008870 <_getpid_r>:
 8008870:	f7f9 bee4 	b.w	800263c <_getpid>

08008874 <__swhatbuf_r>:
 8008874:	b570      	push	{r4, r5, r6, lr}
 8008876:	460c      	mov	r4, r1
 8008878:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800887c:	2900      	cmp	r1, #0
 800887e:	b096      	sub	sp, #88	@ 0x58
 8008880:	4615      	mov	r5, r2
 8008882:	461e      	mov	r6, r3
 8008884:	da0d      	bge.n	80088a2 <__swhatbuf_r+0x2e>
 8008886:	89a3      	ldrh	r3, [r4, #12]
 8008888:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800888c:	f04f 0100 	mov.w	r1, #0
 8008890:	bf14      	ite	ne
 8008892:	2340      	movne	r3, #64	@ 0x40
 8008894:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008898:	2000      	movs	r0, #0
 800889a:	6031      	str	r1, [r6, #0]
 800889c:	602b      	str	r3, [r5, #0]
 800889e:	b016      	add	sp, #88	@ 0x58
 80088a0:	bd70      	pop	{r4, r5, r6, pc}
 80088a2:	466a      	mov	r2, sp
 80088a4:	f000 f848 	bl	8008938 <_fstat_r>
 80088a8:	2800      	cmp	r0, #0
 80088aa:	dbec      	blt.n	8008886 <__swhatbuf_r+0x12>
 80088ac:	9901      	ldr	r1, [sp, #4]
 80088ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80088b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80088b6:	4259      	negs	r1, r3
 80088b8:	4159      	adcs	r1, r3
 80088ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088be:	e7eb      	b.n	8008898 <__swhatbuf_r+0x24>

080088c0 <__smakebuf_r>:
 80088c0:	898b      	ldrh	r3, [r1, #12]
 80088c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088c4:	079d      	lsls	r5, r3, #30
 80088c6:	4606      	mov	r6, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	d507      	bpl.n	80088dc <__smakebuf_r+0x1c>
 80088cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	6123      	str	r3, [r4, #16]
 80088d4:	2301      	movs	r3, #1
 80088d6:	6163      	str	r3, [r4, #20]
 80088d8:	b003      	add	sp, #12
 80088da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088dc:	ab01      	add	r3, sp, #4
 80088de:	466a      	mov	r2, sp
 80088e0:	f7ff ffc8 	bl	8008874 <__swhatbuf_r>
 80088e4:	9f00      	ldr	r7, [sp, #0]
 80088e6:	4605      	mov	r5, r0
 80088e8:	4639      	mov	r1, r7
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7fc f920 	bl	8004b30 <_malloc_r>
 80088f0:	b948      	cbnz	r0, 8008906 <__smakebuf_r+0x46>
 80088f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f6:	059a      	lsls	r2, r3, #22
 80088f8:	d4ee      	bmi.n	80088d8 <__smakebuf_r+0x18>
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	f043 0302 	orr.w	r3, r3, #2
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	e7e2      	b.n	80088cc <__smakebuf_r+0xc>
 8008906:	89a3      	ldrh	r3, [r4, #12]
 8008908:	6020      	str	r0, [r4, #0]
 800890a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	9b01      	ldr	r3, [sp, #4]
 8008912:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008916:	b15b      	cbz	r3, 8008930 <__smakebuf_r+0x70>
 8008918:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891c:	4630      	mov	r0, r6
 800891e:	f000 f81d 	bl	800895c <_isatty_r>
 8008922:	b128      	cbz	r0, 8008930 <__smakebuf_r+0x70>
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f023 0303 	bic.w	r3, r3, #3
 800892a:	f043 0301 	orr.w	r3, r3, #1
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	431d      	orrs	r5, r3
 8008934:	81a5      	strh	r5, [r4, #12]
 8008936:	e7cf      	b.n	80088d8 <__smakebuf_r+0x18>

08008938 <_fstat_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	4d07      	ldr	r5, [pc, #28]	@ (8008958 <_fstat_r+0x20>)
 800893c:	2300      	movs	r3, #0
 800893e:	4604      	mov	r4, r0
 8008940:	4608      	mov	r0, r1
 8008942:	4611      	mov	r1, r2
 8008944:	602b      	str	r3, [r5, #0]
 8008946:	f7f9 fee1 	bl	800270c <_fstat>
 800894a:	1c43      	adds	r3, r0, #1
 800894c:	d102      	bne.n	8008954 <_fstat_r+0x1c>
 800894e:	682b      	ldr	r3, [r5, #0]
 8008950:	b103      	cbz	r3, 8008954 <_fstat_r+0x1c>
 8008952:	6023      	str	r3, [r4, #0]
 8008954:	bd38      	pop	{r3, r4, r5, pc}
 8008956:	bf00      	nop
 8008958:	200005a8 	.word	0x200005a8

0800895c <_isatty_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	@ (8008978 <_isatty_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7f9 fee0 	bl	800272c <_isatty>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_isatty_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_isatty_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	200005a8 	.word	0x200005a8

0800897c <_init>:
 800897c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800897e:	bf00      	nop
 8008980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008982:	bc08      	pop	{r3}
 8008984:	469e      	mov	lr, r3
 8008986:	4770      	bx	lr

08008988 <_fini>:
 8008988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800898a:	bf00      	nop
 800898c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800898e:	bc08      	pop	{r3}
 8008990:	469e      	mov	lr, r3
 8008992:	4770      	bx	lr
