entity RegN is
    Generic (N : positive := 8);  
    Port (
        dataIn : in std_logic_vector(N-1 downto 0);
        enable : in std_logic;
        reset : in std_logic;
        dataOut : out std_logic_vector(N-1 downto 0)
    );
end entity RegN;

architecture Behavioral of RegN is
    signal regData : std_logic_vector(N-1 downto 0);
begin
    process (reset, enable, dataIn)
    begin
        if reset = '1' then
            regData <= (others => '0');
        elsif rising_edge(enable) then
            regData <= dataIn;
        end if;
    end process;

    dataOut <= regData;
end architecture Behavioral;