<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>layer8</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>9.634</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>73855</Best-caseLatency>
<Average-caseLatency>25071553</Average-caseLatency>
<Worst-caseLatency>55372681</Worst-caseLatency>
<Interval-min>73855</Interval-min>
<Interval-max>55372681</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>66</TripCount>
<Latency>
<range>
<min>73854</min>
<max>55372680</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1119</min>
<max>838980</max>
</range>
</IterationLatency>
<Loop1.1>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.1>
<Loop1.2>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.2>
<Loop1.3>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.3>
<Loop1.4>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.4>
<Loop1.5>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.5>
<Loop1.6>
<TripCount>128</TripCount>
<Latency>128</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</Loop1.6>
<Loop1.7>
<TripCount>56</TripCount>
<Latency>
<range>
<min>336</min>
<max>52416</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6</min>
<max>936</max>
</range>
</IterationLatency>
<Loop1.7.1>
<TripCount>4</TripCount>
<Latency>536</Latency>
<IterationLatency>134</IterationLatency>
<Loop1.7.1.1>
<TripCount>66</TripCount>
<Latency>132</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.7.1.1>
</Loop1.7.1>
<Loop1.7.2>
<TripCount>64</TripCount>
<Latency>64</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.7.2>
<Loop1.7.3>
<TripCount>64</TripCount>
<Latency>64</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.7.3>
<Loop1.7.4>
<TripCount>66</TripCount>
<Latency>132</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.7.4>
<Loop1.7.5>
<TripCount>66</TripCount>
<Latency>132</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.7.5>
</Loop1.7>
<Loop1.8>
<TripCount>56</TripCount>
<Latency>
<range>
<min>473536</min>
<max>781928</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>8456</min>
<max>13963</max>
</range>
</IterationLatency>
<Loop1.8.1>
<TripCount>81</TripCount>
<Latency>162</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8.1>
<Loop1.8.2>
<TripCount>5</TripCount>
<Latency>670</Latency>
<IterationLatency>134</IterationLatency>
<Loop1.8.2.1>
<TripCount>66</TripCount>
<Latency>132</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8.2.1>
</Loop1.8.2>
<Loop1.8.3>
<TripCount>6</TripCount>
<Latency>3858</Latency>
<IterationLatency>643</IterationLatency>
<Loop1.8.3.1>
<TripCount>128</TripCount>
<Latency>256</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8.3.1>
<Loop1.8.3.2>
<TripCount>128</TripCount>
<Latency>384</Latency>
<IterationLatency>3</IterationLatency>
</Loop1.8.3.2>
</Loop1.8.3>
<Loop1.8.4>
<TripCount>2</TripCount>
<Latency>1030</Latency>
<IterationLatency>515</IterationLatency>
<Loop1.8.4.1>
<TripCount>128</TripCount>
<Latency>256</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8.4.1>
<Loop1.8.4.2>
<TripCount>128</TripCount>
<Latency>256</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.8.4.2>
</Loop1.8.4>
</Loop1.8>
<Loop1.9>
<TripCount>6</TripCount>
<Latency>3852</Latency>
<IterationLatency>642</IterationLatency>
<Loop1.9.1>
<TripCount>128</TripCount>
<Latency>640</Latency>
<IterationLatency>5</IterationLatency>
</Loop1.9.1>
</Loop1.9>
<Loop1.10>
<TripCount>2</TripCount>
<Latency>1284</Latency>
<IterationLatency>642</IterationLatency>
<Loop1.10.1>
<TripCount>128</TripCount>
<Latency>640</Latency>
<IterationLatency>5</IterationLatency>
</Loop1.10.1>
</Loop1.10>
</Loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>55</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>1907</FF>
<LUT>7347</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>layer8</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_valid_V_dout</name>
<Object>corr7_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_valid_V_empty_n</name>
<Object>corr7_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_valid_V_read</name>
<Object>corr7_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_data_V_dout</name>
<Object>corr7_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>12</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_data_V_empty_n</name>
<Object>corr7_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_data_V_read</name>
<Object>corr7_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_keep_V_dout</name>
<Object>corr7_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_keep_V_empty_n</name>
<Object>corr7_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_keep_V_read</name>
<Object>corr7_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_user_V_dout</name>
<Object>corr7_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_user_V_empty_n</name>
<Object>corr7_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_user_V_read</name>
<Object>corr7_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_last_V_dout</name>
<Object>corr7_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_last_V_empty_n</name>
<Object>corr7_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_last_V_read</name>
<Object>corr7_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_id_V_dout</name>
<Object>corr7_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_id_V_empty_n</name>
<Object>corr7_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_id_V_read</name>
<Object>corr7_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_dest_V_dout</name>
<Object>corr7_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_dest_V_empty_n</name>
<Object>corr7_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr7_out_V_dest_V_read</name>
<Object>corr7_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_valid_V_din</name>
<Object>corr8_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_valid_V_full_n</name>
<Object>corr8_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_valid_V_write</name>
<Object>corr8_out_V_valid_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_data_V_din</name>
<Object>corr8_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>12</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_data_V_full_n</name>
<Object>corr8_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_data_V_write</name>
<Object>corr8_out_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_keep_V_din</name>
<Object>corr8_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_keep_V_full_n</name>
<Object>corr8_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_keep_V_write</name>
<Object>corr8_out_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_user_V_din</name>
<Object>corr8_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_user_V_full_n</name>
<Object>corr8_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_user_V_write</name>
<Object>corr8_out_V_user_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_last_V_din</name>
<Object>corr8_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_last_V_full_n</name>
<Object>corr8_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_last_V_write</name>
<Object>corr8_out_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_id_V_din</name>
<Object>corr8_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_id_V_full_n</name>
<Object>corr8_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_id_V_write</name>
<Object>corr8_out_V_id_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_dest_V_din</name>
<Object>corr8_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_dest_V_full_n</name>
<Object>corr8_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>corr8_out_V_dest_V_write</name>
<Object>corr8_out_V_dest_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
