INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 buffer36/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Destination:            buffer46/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.890ns period=5.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.780ns  (clk rise@5.780ns - clk rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.945ns (33.011%)  route 3.947ns (66.989%))
  Logic Levels:           20  (CARRY4=8 LUT3=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.263 - 5.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1104, unset)         0.508     0.508    buffer36/clk
                         FDRE                                         r  buffer36/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer36/outs_reg[2]/Q
                         net (fo=10, unplaced)        0.431     1.165    buffer37/control/outs_reg[31]_i_3[2]
                         LUT3 (Prop_lut3_I0_O)        0.125     1.290 r  buffer37/control/a_storeAddr[5]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.000     1.290    addi5/lhs[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.574 r  addi5/a_storeAddr[5]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     1.581    addi5/a_storeAddr[5]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.631 r  addi5/a_storeAddr[8]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    addi5/a_storeAddr[8]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.681 r  addi5/Memory_reg[0][13]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.681    addi5/Memory_reg[0][13]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.731 r  addi5/Memory_reg[0][17]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.731    addi5/Memory_reg[0][17]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.781 r  addi5/Memory_reg[0][21]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.781    addi5/Memory_reg[0][21]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.831 r  addi5/Memory_reg[0][25]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.831    addi5/Memory_reg[0][25]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.985 r  addi5/Memory_reg[0][29]_i_1/O[3]
                         net (fo=4, unplaced)         0.480     2.465    buffer0/fifo/D[29]
                         LUT3 (Prop_lut3_I1_O)        0.120     2.585 r  buffer0/fifo/i__i_110/O
                         net (fo=2, unplaced)         0.255     2.840    init12/control/buffer0_outs[8]
                         LUT5 (Prop_lut5_I2_O)        0.043     2.883 r  init12/control/i__i_59/O
                         net (fo=1, unplaced)         0.244     3.127    cmpi3/i__i_14_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.170 r  cmpi3/i__i_27/O
                         net (fo=1, unplaced)         0.244     3.414    cmpi3/i__i_27_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.457 r  cmpi3/i__i_14/O
                         net (fo=1, unplaced)         0.000     3.457    cmpi3/i__i_14_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.734 r  cmpi3/i__i_7/CO[2]
                         net (fo=9, unplaced)         0.285     4.019    buffer71/fifo/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.122     4.141 r  buffer71/fifo/i__i_4/O
                         net (fo=4, unplaced)         0.268     4.409    init12/control/transmitValue_reg_38
                         LUT6 (Prop_lut6_I2_O)        0.043     4.452 r  init12/control/i__i_2__0/O
                         net (fo=5, unplaced)         0.272     4.724    init12/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     4.767 r  init12/control/Memory[0][31]_i_8/O
                         net (fo=2, unplaced)         0.255     5.022    buffer56/control/Full_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.065 f  buffer56/control/Memory[0][31]_i_3/O
                         net (fo=6, unplaced)         0.276     5.341    buffer54/control/buffer0_outs_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     5.384 r  buffer54/control/outputValid_i_2/O
                         net (fo=7, unplaced)         0.257     5.641    fork22/control/generateBlocks[3].regblock/outs_reg[2]
                         LUT5 (Prop_lut5_I1_O)        0.043     5.684 r  fork22/control/generateBlocks[3].regblock/fullReg_i_5__3/O
                         net (fo=3, unplaced)         0.395     6.079    fork22/control/generateBlocks[3].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.043     6.122 r  fork22/control/generateBlocks[3].regblock/dataReg[5]_i_1__3/O
                         net (fo=6, unplaced)         0.278     6.400    buffer46/E[0]
                         FDRE                                         r  buffer46/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.780     5.780 r  
                                                      0.000     5.780 r  clk (IN)
                         net (fo=1104, unset)         0.483     6.263    buffer46/clk
                         FDRE                                         r  buffer46/dataReg_reg[0]/C
                         clock pessimism              0.000     6.263    
                         clock uncertainty           -0.035     6.227    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.035    buffer46/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.035    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 -0.365    




