/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az96-970
+ date
Wed Sep 22 04:59:41 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1632286781
+ [ 2 = 1 ]
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Sep 22 2021 (04:29:14)
Run date:          Sep 22 2021 (04:59:41+0000)
Run host:          fv-az96-970.m4cgkdvplvgupd014rd20bgx3d.gx.internal.cloudapp.net (pid=112329)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az96-970
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7120796KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=02c65287-915e-d443-bfd7-d51b6ac516d5, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.8.0-1041-azure, OSVersion="#44~20.04.1-Ubuntu SMP Fri Aug 20 20:41:09 UTC 2021", HostName=fv-az96-970, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7120796KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00301869 sec
      iterations=10000000... time=0.0289237 sec
      iterations=100000000... time=0.28818 sec
      iterations=400000000... time=1.14399 sec
      iterations=400000000... time=0.8456 sec
      result: 2.68108 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0032159 sec
      iterations=10000000... time=0.0316961 sec
      iterations=100000000... time=0.304833 sec
      iterations=400000000... time=1.20496 sec
      result: 10.6228 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00183226 sec
      iterations=10000000... time=0.0178462 sec
      iterations=100000000... time=0.19208 sec
      iterations=600000000... time=1.13877 sec
      result: 8.43016 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000130204 sec
      iterations=10000... time=0.00129314 sec
      iterations=100000... time=0.0135326 sec
      iterations=1000000... time=0.13912 sec
      iterations=8000000... time=1.12585 sec
      result: 1.40731 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000429813 sec
      iterations=10000... time=0.00400672 sec
      iterations=100000... time=0.0412747 sec
      iterations=1000000... time=0.427879 sec
      iterations=3000000... time=1.26385 sec
      result: 4.21282 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.201e-06 sec
      iterations=100... time=2.6201e-05 sec
      iterations=1000... time=0.000256908 sec
      iterations=10000... time=0.0031323 sec
      iterations=100000... time=0.0269224 sec
      iterations=1000000... time=0.281497 sec
      iterations=4000000... time=1.12973 sec
      result: 87.0158 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.6e-06 sec
      iterations=10... time=4.7901e-05 sec
      iterations=100... time=0.000453114 sec
      iterations=1000... time=0.00467834 sec
      iterations=10000... time=0.0441648 sec
      iterations=100000... time=0.467962 sec
      iterations=200000... time=0.88631 sec
      iterations=400000... time=2.00692 sec
      result: 39.1859 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.83e-05 sec
      iterations=100000... time=0.000276809 sec
      iterations=1000000... time=0.00277479 sec
      iterations=10000000... time=0.0271131 sec
      iterations=100000000... time=0.373484 sec
      iterations=300000000... time=1.20233 sec
      result: 0.500972 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.84e-05 sec
      iterations=10000... time=0.000157905 sec
      iterations=100000... time=0.00155335 sec
      iterations=1000000... time=0.0168387 sec
      iterations=10000000... time=0.183146 sec
      iterations=60000000... time=1.4553 sec
      result: 3.03187 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.57e-05 sec
      iterations=10... time=6.1e-06 sec
      iterations=100... time=0.000128703 sec
      iterations=1000... time=0.000565017 sec
      iterations=10000... time=0.00554177 sec
      iterations=100000... time=0.0561502 sec
      iterations=1000000... time=0.68544 sec
      iterations=2000000... time=1.61672 sec
      result: 30.4023 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=7.8502e-05 sec
      iterations=100... time=0.000792424 sec
      iterations=1000... time=0.00792364 sec
      iterations=10000... time=0.15588 sec
      iterations=70000... time=0.674184 sec
      iterations=140000... time=1.42431 sec
      result: 19.3252 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.8801e-05 sec
      iterations=10... time=0.000212806 sec
      iterations=100... time=0.00218177 sec
      iterations=1000... time=0.0233521 sec
      iterations=10000... time=0.340956 sec
      iterations=30000... time=0.762615 sec
      iterations=60000... time=1.69956 sec
      result: 0.061004 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000121404 sec
      iterations=10... time=0.000759123 sec
      iterations=100... time=0.0135761 sec
      iterations=1000... time=0.151605 sec
      iterations=7000... time=0.647753 sec
      iterations=14000... time=1.28408 sec
      result: 0.132653 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00386202 sec
      iterations=10... time=0.0427257 sec
      iterations=100... time=0.606729 sec
      iterations=200... time=0.988943 sec
      iterations=400... time=2.06224 sec
      result: 0.287366 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00270948 sec
      iterations=10000000... time=0.0455199 sec
      iterations=100000000... time=0.375988 sec
      iterations=300000000... time=1.12234 sec
      iterations=300000000... time=0.834753 sec
      result: 2.08632 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00300779 sec
      iterations=10000000... time=0.0493274 sec
      iterations=100000000... time=0.42121 sec
      iterations=300000000... time=1.25052 sec
      result: 7.67681 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00190576 sec
      iterations=10000000... time=0.0231108 sec
      iterations=100000000... time=0.251509 sec
      iterations=400000000... time=1.01891 sec
      result: 6.28125 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000130154 sec
      iterations=10000... time=0.00129284 sec
      iterations=100000... time=0.0246905 sec
      iterations=1000000... time=0.201274 sec
      iterations=5000000... time=0.974709 sec
      iterations=10000000... time=1.8923 sec
      result: 1.8923 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000434613 sec
      iterations=10000... time=0.00873932 sec
      iterations=100000... time=0.0553922 sec
      iterations=1000000... time=0.613508 sec
      iterations=2000000... time=1.2296 sec
      result: 6.148 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.8001e-05 sec
      iterations=1000... time=0.000274509 sec
      iterations=10000... time=0.00274483 sec
      iterations=100000... time=0.0389331 sec
      iterations=1000000... time=0.361533 sec
      iterations=3000000... time=1.1361 sec
      result: 64.8958 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.75e-06 sec
      iterations=10... time=4.62515e-05 sec
      iterations=100... time=0.000441114 sec
      iterations=1000... time=0.00437699 sec
      iterations=10000... time=0.0654432 sec
      iterations=100000... time=0.60242 sec
      iterations=200000... time=1.19571 sec
      result: 32.8856 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.55e-06 sec
      iterations=10000... time=2.6551e-05 sec
      iterations=100000... time=0.000258908 sec
      iterations=1000000... time=0.00672896 sec
      iterations=10000000... time=0.0397383 sec
      iterations=100000000... time=0.396684 sec
      iterations=300000000... time=1.14367 sec
      result: 0.476531 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.8451e-05 sec
      iterations=10000... time=0.000158305 sec
      iterations=100000... time=0.0015528 sec
      iterations=1000000... time=0.0265049 sec
      iterations=10000000... time=0.239043 sec
      iterations=50000000... time=1.18312 sec
      result: 2.95779 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=5.85e-06 sec
      iterations=100... time=5.5052e-05 sec
      iterations=1000... time=0.000547416 sec
      iterations=10000... time=0.00998231 sec
      iterations=100000... time=0.0693443 sec
      iterations=1000000... time=0.770831 sec
      iterations=2000000... time=1.52053 sec
      result: 32.3256 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=1.50505e-05 sec
      iterations=10... time=7.7503e-05 sec
      iterations=100... time=0.000792874 sec
      iterations=1000... time=0.0122936 sec
      iterations=10000... time=0.111952 sec
      iterations=100000... time=1.11486 sec
      result: 17.6352 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*23592960 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=7.75e-06 sec
      iterations=10... time=7.4902e-05 sec
      iterations=100... time=0.000741273 sec
      iterations=1000... time=0.0135735 sec
      iterations=10000... time=0.112603 sec
      iterations=100000... time=1.01384 sec
      result: 0.0719049 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.39515e-05 sec
      iterations=10... time=0.000426263 sec
      iterations=100... time=0.00437939 sec
      iterations=1000... time=0.0443195 sec
      iterations=10000... time=0.458904 sec
      iterations=20000... time=0.896175 sec
      iterations=40000... time=1.79192 sec
      result: 0.130184 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1150 nsec
    MPI bandwidth: 4.01231 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Sep 22 05:00:37 UTC 2021
+ echo Done.
Done.
  Elapsed time: 56.6 s
