{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check.v@74:84@HdlIdDef", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check.v@71:81", "reg shift_in;\nreg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@72:82", "reg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@73:83", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@76:86", "reg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@77:87", "reg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"]], "Diff Content": {"Delete": [[79, "reg [7:0] input_axis_tdata_d3 = 0;\n"]], "Add": [[79, "reg input_axis_tvalid_d0 = 1'b0;\n"], [79, "reg input_axis_tvalid_d1 = 1'b0;\n"], [79, "reg input_axis_tvalid_d2 = 1'b0;\n"], [79, "reg input_axis_tvalid_d3 = 1'b0;\n"]]}}