Analysis & Synthesis report for top
Mon Jan 12 21:53:13 2026
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|utoss_riscv:core|ControlFSM:control_fsm|current_state
 10. State Machine - |top|uart_bus_master:u_master|state
 11. State Machine - |top|uart:u_uart|uart_rx:uart_rx_inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for memory_map:u_mem|altsyncram:M0_rtl_0|altsyncram_6lr1:auto_generated
 19. Source assignments for memory_map:u_mem|altsyncram:M1_rtl_0|altsyncram_7lr1:auto_generated
 20. Source assignments for memory_map:u_mem|altsyncram:M2_rtl_0|altsyncram_8lr1:auto_generated
 21. Source assignments for memory_map:u_mem|altsyncram:M3_rtl_0|altsyncram_9lr1:auto_generated
 22. Parameter Settings for User Entity Instance: uart:u_uart
 23. Parameter Settings for User Entity Instance: uart:u_uart|uart_tx:uart_tx_inst
 24. Parameter Settings for User Entity Instance: uart:u_uart|uart_rx:uart_rx_inst
 25. Parameter Settings for User Entity Instance: memory_map:u_mem
 26. Parameter Settings for User Entity Instance: utoss_riscv:core|ControlFSM:control_fsm
 27. Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M0_rtl_0
 28. Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M1_rtl_0
 29. Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M2_rtl_0
 30. Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M3_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "utoss_riscv:core|Instruction_Decode:instruction_decode"
 33. Port Connectivity Checks: "utoss_riscv:core|ControlFSM:control_fsm"
 34. Port Connectivity Checks: "uart:u_uart"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 12 21:53:13 2026          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; top                                            ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1551                                           ;
; Total pins                      ; 17                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 16,384                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                   ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../envs/de1-soc/poc/poc3.mem                    ; yes             ; User Unspecified File                                 ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/poc/poc3.mem                                 ;         ;
; ../envs/de1-soc/poc/poc2.mem                    ; yes             ; User Unspecified File                                 ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/poc/poc2.mem                                 ;         ;
; ../envs/de1-soc/poc/poc1.mem                    ; yes             ; User Unspecified File                                 ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/poc/poc1.mem                                 ;         ;
; ../envs/de1-soc/top.sv                          ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv                                       ;         ;
; ../envs/de1-soc/memory_map.sv                   ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv                                ;         ;
; ../src/ALU_ALUdecoder/ALUdecoder.sv             ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv                          ;         ;
; ../src/ALU_ALUdecoder/ALU.v                     ; yes             ; User Verilog HDL File                                 ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALU.v                                  ;         ;
; ../src/Instruction_Decode/MemoryLoader.sv       ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/MemoryLoader.sv                    ;         ;
; ../src/Instruction_Decode/Instruction_Decode.sv ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv              ;         ;
; ../src/utoss_riscv.sv                           ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv                                        ;         ;
; ../src/fetch.sv                                 ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv                                              ;         ;
; ../src/ControlFSM.sv                            ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv                                         ;         ;
; ../envs/de1-soc/poc/poc0.mem                    ; yes             ; User Unspecified File                                 ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/poc/poc0.mem                                 ;         ;
; uart_rx.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv                              ;         ;
; uart_tx.sv                                      ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv                              ;         ;
; uart.sv                                         ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv                                 ;         ;
; uart_bus_master.sv                              ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_bus_master.sv                      ;         ;
; RegisterFile.sv                                 ; yes             ; User SystemVerilog HDL File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/RegisterFile.sv                         ;         ;
; src/types.svh                                   ; yes             ; Auto-Found Unspecified File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/types.svh                           ;         ;
; src/params.svh                                  ; yes             ; Auto-Found Unspecified File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/params.svh                          ;         ;
; src/utils.svh                                   ; yes             ; Auto-Found Unspecified File                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/utils.svh                           ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;         ;
; aglobal221.inc                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                       ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                           ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                           ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                         ;         ;
; db/altsyncram_6lr1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_6lr1.tdf                  ;         ;
; db/top.ram0_memory_map_ee718c45.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/top.ram0_memory_map_ee718c45.hdl.mif ;         ;
; db/altsyncram_7lr1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_7lr1.tdf                  ;         ;
; db/top.ram1_memory_map_ee718c45.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/top.ram1_memory_map_ee718c45.hdl.mif ;         ;
; db/altsyncram_8lr1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_8lr1.tdf                  ;         ;
; db/top.ram2_memory_map_ee718c45.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/top.ram2_memory_map_ee718c45.hdl.mif ;         ;
; db/altsyncram_9lr1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_9lr1.tdf                  ;         ;
; db/top.ram3_memory_map_ee718c45.hdl.mif         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/top.ram3_memory_map_ee718c45.hdl.mif ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2023           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2443           ;
;     -- 7 input functions                    ; 16             ;
;     -- 6 input functions                    ; 1457           ;
;     -- 5 input functions                    ; 255            ;
;     -- 4 input functions                    ; 240            ;
;     -- <=3 input functions                  ; 475            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1551           ;
;                                             ;                ;
; I/O pins                                    ; 17             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 16384          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1583           ;
; Total fan-out                               ; 18527          ;
; Average fan-out                             ; 4.56           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Entity Name        ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                          ; 2443 (69)           ; 1551 (0)                  ; 16384             ; 0          ; 17   ; 0            ; |top                                                                                  ; top                ; work         ;
;    |memory_map:u_mem|                         ; 98 (98)             ; 10 (10)                   ; 16384             ; 0          ; 0    ; 0            ; |top|memory_map:u_mem                                                                 ; memory_map         ; work         ;
;       |altsyncram:M0_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M0_rtl_0                                             ; altsyncram         ; work         ;
;          |altsyncram_6lr1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M0_rtl_0|altsyncram_6lr1:auto_generated              ; altsyncram_6lr1    ; work         ;
;       |altsyncram:M1_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M1_rtl_0                                             ; altsyncram         ; work         ;
;          |altsyncram_7lr1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M1_rtl_0|altsyncram_7lr1:auto_generated              ; altsyncram_7lr1    ; work         ;
;       |altsyncram:M2_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M2_rtl_0                                             ; altsyncram         ; work         ;
;          |altsyncram_8lr1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M2_rtl_0|altsyncram_8lr1:auto_generated              ; altsyncram_8lr1    ; work         ;
;       |altsyncram:M3_rtl_0|                   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M3_rtl_0                                             ; altsyncram         ; work         ;
;          |altsyncram_9lr1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|memory_map:u_mem|altsyncram:M3_rtl_0|altsyncram_9lr1:auto_generated              ; altsyncram_9lr1    ; work         ;
;    |uart:u_uart|                              ; 151 (0)             ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|uart:u_uart                                                                      ; uart               ; work         ;
;       |uart_rx:uart_rx_inst|                  ; 89 (89)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart:u_uart|uart_rx:uart_rx_inst                                                 ; uart_rx            ; work         ;
;       |uart_tx:uart_tx_inst|                  ; 62 (62)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart:u_uart|uart_tx:uart_tx_inst                                                 ; uart_tx            ; work         ;
;    |uart_bus_master:u_master|                 ; 521 (521)           ; 227 (227)                 ; 0                 ; 0          ; 0    ; 0            ; |top|uart_bus_master:u_master                                                         ; uart_bus_master    ; work         ;
;    |utoss_riscv:core|                         ; 1604 (168)          ; 1233 (160)                ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core                                                                 ; utoss_riscv        ; work         ;
;       |ALU:alu|                               ; 468 (468)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|ALU:alu                                                         ; ALU                ; work         ;
;       |ControlFSM:control_fsm|                ; 52 (52)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|ControlFSM:control_fsm                                          ; ControlFSM         ; work         ;
;       |Instruction_Decode:instruction_decode| ; 107 (89)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode                           ; Instruction_Decode ; work         ;
;          |ALUdecoder:instanceALUDec|          ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec ; ALUdecoder         ; work         ;
;       |MemoryLoader:MemLoad|                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|MemoryLoader:MemLoad                                            ; MemoryLoader       ; work         ;
;       |fetch:fetch|                           ; 95 (95)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|fetch:fetch                                                     ; fetch              ; work         ;
;       |registerFile:RegFile|                  ; 680 (680)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |top|utoss_riscv:core|registerFile:RegFile                                            ; registerFile       ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                     ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+
; memory_map:u_mem|altsyncram:M0_rtl_0|altsyncram_6lr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; db/top.ram0_memory_map_ee718c45.hdl.mif ;
; memory_map:u_mem|altsyncram:M1_rtl_0|altsyncram_7lr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; db/top.ram1_memory_map_ee718c45.hdl.mif ;
; memory_map:u_mem|altsyncram:M2_rtl_0|altsyncram_8lr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; db/top.ram2_memory_map_ee718c45.hdl.mif ;
; memory_map:u_mem|altsyncram:M3_rtl_0|altsyncram_9lr1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; db/top.ram3_memory_map_ee718c45.hdl.mif ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|utoss_riscv:core|ControlFSM:control_fsm|current_state                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------+--------------------------+--------------------------+-------------------------+---------------------+-------------------+--------------------------+---------------------+-----------------------+------------------------+---------------------+----------------------+------------------------+--------------------------+------------------------+----------------------+---------------------+--------------------------+
; Name                     ; current_state.BRANCHCOMP ; current_state.JALR_STEP2 ; current_state.JALR_CALC ; current_state.AUIPC ; current_state.LUI ; current_state.BRANCHIFEQ ; current_state.MEMWB ; current_state.MEMREAD ; current_state.MEMWRITE ; current_state.ALUWB ; current_state.MEMADR ; current_state.EXECUTEI ; current_state.UNCONDJUMP ; current_state.EXECUTER ; current_state.DECODE ; current_state.FETCH ; current_state.FETCH_WAIT ;
+--------------------------+--------------------------+--------------------------+-------------------------+---------------------+-------------------+--------------------------+---------------------+-----------------------+------------------------+---------------------+----------------------+------------------------+--------------------------+------------------------+----------------------+---------------------+--------------------------+
; current_state.FETCH      ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 0                   ; 0                        ;
; current_state.DECODE     ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 1                    ; 1                   ; 0                        ;
; current_state.EXECUTER   ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 1                      ; 0                    ; 1                   ; 0                        ;
; current_state.UNCONDJUMP ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 1                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.EXECUTEI   ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 1                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.MEMADR     ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 1                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.ALUWB      ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 1                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.MEMWRITE   ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 1                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.MEMREAD    ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 1                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.MEMWB      ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 1                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.BRANCHIFEQ ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 1                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.LUI        ; 0                        ; 0                        ; 0                       ; 0                   ; 1                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.AUIPC      ; 0                        ; 0                        ; 0                       ; 1                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.JALR_CALC  ; 0                        ; 0                        ; 1                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.JALR_STEP2 ; 0                        ; 1                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.BRANCHCOMP ; 1                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 0                        ;
; current_state.FETCH_WAIT ; 0                        ; 0                        ; 0                       ; 0                   ; 0                 ; 0                        ; 0                   ; 0                     ; 0                      ; 0                   ; 0                    ; 0                      ; 0                        ; 0                      ; 0                    ; 1                   ; 1                        ;
+--------------------------+--------------------------+--------------------------+-------------------------+---------------------+-------------------+--------------------------+---------------------+-----------------------+------------------------+---------------------+----------------------+------------------------+--------------------------+------------------------+----------------------+---------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart_bus_master:u_master|state                                                                                                                                                                                                                                                                        ;
+----------------------+-----------------+------------------+--------------------+--------------------+-------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------------+
; Name                 ; state.STATE_REG ; state.STATE_SEND ; state.STATE_DO_RD1 ; state.STATE_DO_RD0 ; state.STATE_DO_WR ; state.STATE_CHK ; state.STATE_D3 ; state.STATE_D2 ; state.STATE_D1 ; state.STATE_D0 ; state.STATE_A3 ; state.STATE_A2 ; state.STATE_A1 ; state.STATE_A0 ; state.STATE_CMD ; state.STATE_WAIT_SOF ;
+----------------------+-----------------+------------------+--------------------+--------------------+-------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------------+
; state.STATE_WAIT_SOF ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0                    ;
; state.STATE_CMD      ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1               ; 1                    ;
; state.STATE_A0       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0               ; 1                    ;
; state.STATE_A1       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0               ; 1                    ;
; state.STATE_A2       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_A3       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_D0       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_D1       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_D2       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_D3       ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_CHK      ; 0               ; 0                ; 0                  ; 0                  ; 0                 ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_DO_WR    ; 0               ; 0                ; 0                  ; 0                  ; 1                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_DO_RD0   ; 0               ; 0                ; 0                  ; 1                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_DO_RD1   ; 0               ; 0                ; 1                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_SEND     ; 0               ; 1                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
; state.STATE_REG      ; 1               ; 0                ; 0                  ; 0                  ; 0                 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1                    ;
+----------------------+-----------------+------------------+--------------------+--------------------+-------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |top|uart:u_uart|uart_rx:uart_rx_inst|state                                    ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                      ; Latch Enable Signal                                                                        ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[2] ; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|Selector4 ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[3] ; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|Selector4 ; yes                    ;
; utoss_riscv:core|ControlFSM:control_fsm|ALUSrcB[1]                                              ; utoss_riscv:core|ControlFSM:control_fsm|WideOr13                                           ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[4]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|ControlFSM:control_fsm|ALUSrcB[0]                                              ; utoss_riscv:core|ControlFSM:control_fsm|WideOr13                                           ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[2]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[3]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[0]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[1]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|ControlFSM:control_fsm|ALUSrcA[0]                                              ; utoss_riscv:core|ControlFSM:control_fsm|WideOr13                                           ; yes                    ;
; utoss_riscv:core|ControlFSM:control_fsm|ALUSrcA[1]                                              ; utoss_riscv:core|ControlFSM:control_fsm|WideOr13                                           ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[31]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[30]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[29]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[28]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[27]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[26]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[25]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[24]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[23]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[22]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[21]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[20]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[19]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[18]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[17]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[16]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[15]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[14]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[13]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[12]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[11]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[10]                              ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[9]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[8]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[7]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[6]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[5]                               ; utoss_riscv:core|Instruction_Decode:instruction_decode|WideOr3                             ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[0] ; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|Selector4 ; yes                    ;
; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[1] ; utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|Selector4 ; yes                    ;
; Number of user-specified and inferred latches = 40                                              ;                                                                                            ;                        ;
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+---------------------------------------------------------+----------------------------------------+
; Register name                                           ; Reason for Removal                     ;
+---------------------------------------------------------+----------------------------------------+
; utoss_riscv:core|registerFile:RegFile|RFMem[0][0]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][1]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][2]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][3]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][4]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][5]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][6]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][7]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][8]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][9]       ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][10]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][11]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][12]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][13]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][14]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][15]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][16]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][17]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][18]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][19]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][20]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][21]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][22]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][23]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][24]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][25]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][26]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][27]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][28]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][29]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][30]      ; Stuck at GND due to stuck port data_in ;
; utoss_riscv:core|registerFile:RegFile|RFMem[0][31]      ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][0]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][1]                     ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][2]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][2]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][3]                     ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][3]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][4]                     ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][4]                     ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][5]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][5]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][6]                     ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][6]                     ; Stuck at GND due to stuck port data_in ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[9]            ; Stuck at VCC due to stuck port data_in ;
; uart_bus_master:u_master|resp[0][7]                     ; Stuck at GND due to stuck port data_in ;
; uart_bus_master:u_master|resp[1][7]                     ; Stuck at VCC due to stuck port data_in ;
; utoss_riscv:core|ControlFSM:control_fsm|current_state~2 ; Lost fanout                            ;
; utoss_riscv:core|ControlFSM:control_fsm|current_state~3 ; Lost fanout                            ;
; utoss_riscv:core|ControlFSM:control_fsm|current_state~4 ; Lost fanout                            ;
; utoss_riscv:core|ControlFSM:control_fsm|current_state~5 ; Lost fanout                            ;
; uart_bus_master:u_master|state~17                       ; Lost fanout                            ;
; uart_bus_master:u_master|state~18                       ; Lost fanout                            ;
; uart_bus_master:u_master|state~19                       ; Lost fanout                            ;
; uart_bus_master:u_master|state~20                       ; Lost fanout                            ;
; uart_bus_master:u_master|state~21                       ; Lost fanout                            ;
; uart:u_uart|uart_rx:uart_rx_inst|state~9                ; Lost fanout                            ;
; uart:u_uart|uart_rx:uart_rx_inst|state~10               ; Lost fanout                            ;
; Total Number of Removed Registers = 58                  ;                                        ;
+---------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1551  ;
; Number of registers using Synchronous Clear  ; 1303  ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1365  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[1] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[2] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[3] ; 1       ;
; uart:u_uart|uart_rx:uart_rx_inst|rxd_q1_d    ; 7       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[4] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[5] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[6] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[7] ; 1       ;
; uart:u_uart|uart_tx:uart_tx_inst|data_reg[8] ; 1       ;
; Total number of inverted registers = 9       ;         ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+------------------------------------+---------------------------+------+
; Register Name                      ; Megafunction              ; Type ;
+------------------------------------+---------------------------+------+
; memory_map:u_mem|mem_rdata[0..7]   ; memory_map:u_mem|M0_rtl_0 ; RAM  ;
; memory_map:u_mem|mem_rdata[8..15]  ; memory_map:u_mem|M1_rtl_0 ; RAM  ;
; memory_map:u_mem|mem_rdata[16..23] ; memory_map:u_mem|M2_rtl_0 ; RAM  ;
; memory_map:u_mem|mem_rdata[24..31] ; memory_map:u_mem|M3_rtl_0 ; RAM  ;
+------------------------------------+---------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |top|utoss_riscv:core|data[27]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|uart:u_uart|uart_rx:uart_rx_inst|o_data[0]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|uart_bus_master:u_master|cmd[5]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|uart_bus_master:u_master|bus_addr[13]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|uart_bus_master:u_master|bus_write_data[26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[16][15]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[8][18]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[24][4]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[4][14]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[20][26]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[12][24]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[28][8]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[2][2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[18][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[10][5]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[26][8]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[6][1]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[22][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[14][16]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[30][22]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[1][17]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[17][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[9][4]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[25][4]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[5][9]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[21][28]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[13][26]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[29][3]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[3][31]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[19][20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[11][27]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[27][1]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[7][2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[23][9]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[15][4]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|registerFile:RegFile|RFMem[31][7]               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|utoss_riscv:core|data[8]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|uart:u_uart|uart_tx:uart_tx_inst|bit_idx[3]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|uart_bus_master:u_master|resp_idx[0]                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|uart_bus_master:u_master|resp[5][5]                              ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |top|uart:u_uart|uart_tx:uart_tx_inst|timer[18]                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|uart_bus_master:u_master|tx_data[7]                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|utoss_riscv:core|data[2]                                         ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |top|utoss_riscv:core|fetch:fetch|pc_cur[18]                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top|uart_bus_master:u_master|resp[1][7]                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|dataA[18]                                       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |top|utoss_riscv:core|dataB[6]                                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|addr[1]                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|addr[11]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|addr[20]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|addr[24]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|wdata[0]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|wdata[8]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|wdata[21]                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|wdata[28]                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart:u_uart|uart_rx:uart_rx_inst|bit_idx[3]                      ;
; 9:1                ; 15 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |top|uart:u_uart|uart_rx:uart_rx_inst|timer[12]                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|uart:u_uart|uart_rx:uart_rx_inst|timer[3]                        ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|uart_bus_master:u_master|chk_calc[1]                             ;
; 261:1              ; 16 bits   ; 2784 LEs      ; 144 LEs              ; 2640 LEs               ; Yes        ; |top|uart_bus_master:u_master|resp[3][0]                              ;
; 263:1              ; 2 bits    ; 350 LEs       ; 18 LEs               ; 332 LEs                ; Yes        ; |top|uart_bus_master:u_master|resp_len[1]                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|uart:u_uart|uart_tx:uart_tx_inst|data_reg[2]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|bus_write_data[17]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|Mux6                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|Mux39                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftLeft0                              ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftRight1                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftRight0                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftRight1                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftLeft0                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftLeft0                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|ShiftLeft0                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top|uart_bus_master:u_master|resp                                    ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|bus_addr[30]                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|bus_write_data[8]                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|bus_write_data[31]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|Selector11                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode|rs2[4]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode|rd[1]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|memory_map:u_mem|Selector22                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode|rs1[4]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|bus_write_enable[0]                                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |top|uart_bus_master:u_master|Mux19                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |top|utoss_riscv:core|Instruction_Decode:instruction_decode|Selector9 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ControlFSM:control_fsm|current_state            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|utoss_riscv:core|ControlFSM:control_fsm|next_state               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|uart:u_uart|uart_rx:uart_rx_inst|state                           ;
; 22:1               ; 8 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; No         ; |top|utoss_riscv:core|ALU:alu|Mux8                                    ;
; 21:1               ; 5 bits    ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; No         ; |top|utoss_riscv:core|ALU:alu|Mux24                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|uart:u_uart|uart_rx:uart_rx_inst|state                           ;
; 21:1               ; 3 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; No         ; |top|utoss_riscv:core|ALU:alu|Mux18                                   ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|Mux21                                   ;
; 25:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|Mux2                                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|utoss_riscv:core|ALU:alu|Mux6                                    ;
; 24:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |top|utoss_riscv:core|ALU:alu|Mux29                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |top|uart_bus_master:u_master|state                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory_map:u_mem|altsyncram:M0_rtl_0|altsyncram_6lr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory_map:u_mem|altsyncram:M1_rtl_0|altsyncram_7lr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory_map:u_mem|altsyncram:M2_rtl_0|altsyncram_8lr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for memory_map:u_mem|altsyncram:M3_rtl_0|altsyncram_9lr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart ;
+----------------+----------+------------------------------+
; Parameter Name ; Value    ; Type                         ;
+----------------+----------+------------------------------+
; DATA_WIDTH     ; 8        ; Signed Integer               ;
; CLK_HZ         ; 50000000 ; Signed Integer               ;
; BAUD           ; 115200   ; Signed Integer               ;
+----------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart|uart_tx:uart_tx_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                       ;
; DIV            ; 434   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:u_uart|uart_rx:uart_rx_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                       ;
; DIV            ; 434   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_map:u_mem ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 512   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: utoss_riscv:core|ControlFSM:control_fsm ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; FETCH          ; 00000 ; Unsigned Binary                                             ;
; DECODE         ; 00001 ; Unsigned Binary                                             ;
; EXECUTER       ; 00010 ; Unsigned Binary                                             ;
; UNCONDJUMP     ; 00011 ; Unsigned Binary                                             ;
; EXECUTEI       ; 00100 ; Unsigned Binary                                             ;
; MEMADR         ; 00101 ; Unsigned Binary                                             ;
; ALUWB          ; 00110 ; Unsigned Binary                                             ;
; MEMWRITE       ; 00111 ; Unsigned Binary                                             ;
; MEMREAD        ; 01000 ; Unsigned Binary                                             ;
; MEMWB          ; 01001 ; Unsigned Binary                                             ;
; BRANCHIFEQ     ; 01010 ; Unsigned Binary                                             ;
; LUI            ; 01011 ; Unsigned Binary                                             ;
; AUIPC          ; 01100 ; Unsigned Binary                                             ;
; JALR_CALC      ; 01101 ; Unsigned Binary                                             ;
; JALR_STEP2     ; 01110 ; Unsigned Binary                                             ;
; BRANCHCOMP     ; 01111 ; Unsigned Binary                                             ;
; FETCH_WAIT     ; 10000 ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M0_rtl_0         ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                       ; Untyped        ;
; WIDTHAD_A                          ; 9                                       ; Untyped        ;
; NUMWORDS_A                         ; 512                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 8                                       ; Untyped        ;
; WIDTHAD_B                          ; 9                                       ; Untyped        ;
; NUMWORDS_B                         ; 512                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/top.ram0_memory_map_ee718c45.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6lr1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M1_rtl_0         ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                       ; Untyped        ;
; WIDTHAD_A                          ; 9                                       ; Untyped        ;
; NUMWORDS_A                         ; 512                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 8                                       ; Untyped        ;
; WIDTHAD_B                          ; 9                                       ; Untyped        ;
; NUMWORDS_B                         ; 512                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/top.ram1_memory_map_ee718c45.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_7lr1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M2_rtl_0         ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                       ; Untyped        ;
; WIDTHAD_A                          ; 9                                       ; Untyped        ;
; NUMWORDS_A                         ; 512                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 8                                       ; Untyped        ;
; WIDTHAD_B                          ; 9                                       ; Untyped        ;
; NUMWORDS_B                         ; 512                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/top.ram2_memory_map_ee718c45.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8lr1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory_map:u_mem|altsyncram:M3_rtl_0         ;
+------------------------------------+-----------------------------------------+----------------+
; Parameter Name                     ; Value                                   ; Type           ;
+------------------------------------+-----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped        ;
; WIDTH_A                            ; 8                                       ; Untyped        ;
; WIDTHAD_A                          ; 9                                       ; Untyped        ;
; NUMWORDS_A                         ; 512                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped        ;
; WIDTH_B                            ; 8                                       ; Untyped        ;
; WIDTHAD_B                          ; 9                                       ; Untyped        ;
; NUMWORDS_B                         ; 512                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped        ;
; INIT_FILE                          ; db/top.ram3_memory_map_ee718c45.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9lr1                         ; Untyped        ;
+------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 4                                    ;
; Entity Instance                           ; memory_map:u_mem|altsyncram:M0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 512                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 512                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; memory_map:u_mem|altsyncram:M1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 512                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 512                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; memory_map:u_mem|altsyncram:M2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 512                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 512                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; memory_map:u_mem|altsyncram:M3_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 512                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 512                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "utoss_riscv:core|Instruction_Decode:instruction_decode"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; funct7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "utoss_riscv:core|ControlFSM:control_fsm"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Branch   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; FSMState ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:u_uart"                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_tx_busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rx_busy          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rx_overrun_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_rx_frame_error   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1551                        ;
;     ENA               ; 146                         ;
;     ENA SCLR          ; 1209                        ;
;     ENA SCLR SLD      ; 10                          ;
;     SCLR              ; 84                          ;
;     SLD               ; 3                           ;
;     plain             ; 99                          ;
; arriav_lcell_comb     ; 2443                        ;
;     arith             ; 133                         ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 32                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 1                           ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 2294                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 231                         ;
;         4 data inputs ; 209                         ;
;         5 data inputs ; 254                         ;
;         6 data inputs ; 1457                        ;
; boundary_port         ; 17                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Jan 12 21:52:59 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/logger.sv
    Info (12023): Found entity 1: Logger File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/src/Logger.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv
    Info (12023): Found entity 1: top File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 1
Warning (10229): Verilog HDL Expression warning at memory_map.sv(114): truncated literal to match 5 bits File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv
    Info (12023): Found entity 1: memory_map File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/aludecoder.sv
    Info (12023): Found entity 1: ALUdecoder File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/alu_aludecoder/alu.v
    Info (12023): Found entity 1: ALU File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALU.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/registerfile.v
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/memoryloader.sv
    Info (12023): Found entity 1: MemoryLoader File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/MemoryLoader.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/instruction_decode/instruction_decode.sv
    Info (12023): Found entity 1: Instruction_Decode File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv
    Info (12023): Found entity 1: utoss_riscv File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv
    Info (12023): Found entity 1: fetch File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/fetch.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/controlfsm.sv
    Info (12023): Found entity 1: ControlFSM File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart.sv
    Info (12023): Found entity 1: uart File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inst_mem.v
    Info (12023): Found entity 1: inst_mem File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/inst_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_bus_master.sv
    Info (12023): Found entity 1: uart_bus_master File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_bus_master.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: registerFile File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/RegisterFile.sv Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "uart" for hierarchy "uart:u_uart" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 46
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart:u_uart|uart_tx:uart_tx_inst" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv Line: 48
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(48): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv Line: 48
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(64): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_tx.sv Line: 64
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart:u_uart|uart_rx:uart_rx_inst" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart.sv Line: 64
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(78): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv Line: 78
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(91): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv Line: 91
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(109): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv Line: 109
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(112): truncated value with size 32 to match size of target (19) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_rx.sv Line: 112
Info (12128): Elaborating entity "uart_bus_master" for hierarchy "uart_bus_master:u_master" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 74
Info (10264): Verilog HDL Case Statement information at uart_bus_master.sv(164): all case item expressions in this case statement are onehot File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/uart_bus_master.sv Line: 164
Info (12128): Elaborating entity "memory_map" for hierarchy "memory_map:u_mem" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 105
Warning (10850): Verilog HDL warning at memory_map.sv(92): number of words (20) in memory file does not match the number of elements in the address range [0:511] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 92
Warning (10850): Verilog HDL warning at memory_map.sv(93): number of words (20) in memory file does not match the number of elements in the address range [0:511] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 93
Warning (10850): Verilog HDL warning at memory_map.sv(94): number of words (20) in memory file does not match the number of elements in the address range [0:511] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 94
Warning (10850): Verilog HDL warning at memory_map.sv(95): number of words (20) in memory file does not match the number of elements in the address range [0:511] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 95
Warning (10762): Verilog HDL Case Statement warning at memory_map.sv(110): can't check case statement for completeness because the case expression has too many possible states File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 110
Warning (10762): Verilog HDL Case Statement warning at memory_map.sv(123): can't check case statement for completeness because the case expression has too many possible states File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/memory_map.sv Line: 123
Info (12128): Elaborating entity "utoss_riscv" for hierarchy "utoss_riscv:core" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 118
Info (12128): Elaborating entity "ControlFSM" for hierarchy "utoss_riscv:core|ControlFSM:control_fsm" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 78
Warning (10270): Verilog HDL Case Statement warning at ControlFSM.sv(244): incomplete case statement has no default case item File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 244
Warning (10240): Verilog HDL Always Construct warning at ControlFSM.sv(146): inferring latch(es) for variable "ALUSrcA", which holds its previous value in one or more paths through the always construct File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Warning (10240): Verilog HDL Always Construct warning at ControlFSM.sv(146): inferring latch(es) for variable "ALUSrcB", which holds its previous value in one or more paths through the always construct File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Info (10041): Inferred latch for "ALUSrcB[0]" at ControlFSM.sv(146) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Info (10041): Inferred latch for "ALUSrcB[1]" at ControlFSM.sv(146) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Info (10041): Inferred latch for "ALUSrcA[0]" at ControlFSM.sv(146) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Info (10041): Inferred latch for "ALUSrcA[1]" at ControlFSM.sv(146) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ControlFSM.sv Line: 146
Info (12128): Elaborating entity "fetch" for hierarchy "utoss_riscv:core|fetch:fetch" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 92
Info (12128): Elaborating entity "MemoryLoader" for hierarchy "utoss_riscv:core|MemoryLoader:MemLoad" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 115
Info (12128): Elaborating entity "Instruction_Decode" for hierarchy "utoss_riscv:core|Instruction_Decode:instruction_decode" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 131
Warning (10270): Verilog HDL Case Statement warning at Instruction_Decode.sv(127): incomplete case statement has no default case item File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Warning (10240): Verilog HDL Always Construct warning at Instruction_Decode.sv(127): inferring latch(es) for variable "imm_ext", which holds its previous value in one or more paths through the always construct File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[0]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[1]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[2]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[3]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[4]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[5]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[6]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[7]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[8]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[9]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[10]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[11]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[12]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[13]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[14]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[15]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[16]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[17]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[18]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[19]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[20]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[21]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[22]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[23]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[24]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[25]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[26]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[27]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[28]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[29]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[30]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (10041): Inferred latch for "imm_ext[31]" at Instruction_Decode.sv(127) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
Info (12128): Elaborating entity "ALUdecoder" for hierarchy "utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 147
Warning (10240): Verilog HDL Always Construct warning at ALUdecoder.sv(10): inferring latch(es) for variable "alu_control", which holds its previous value in one or more paths through the always construct File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
Info (10041): Inferred latch for "alu_control[0]" at ALUdecoder.sv(10) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
Info (10041): Inferred latch for "alu_control[1]" at ALUdecoder.sv(10) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
Info (10041): Inferred latch for "alu_control[2]" at ALUdecoder.sv(10) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
Info (10041): Inferred latch for "alu_control[3]" at ALUdecoder.sv(10) File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
Info (12128): Elaborating entity "registerFile" for hierarchy "utoss_riscv:core|registerFile:RegFile" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 144
Info (12128): Elaborating entity "ALU" for hierarchy "utoss_riscv:core|ALU:alu" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 152
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_map:u_mem|M0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram0_memory_map_ee718c45.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_map:u_mem|M1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram1_memory_map_ee718c45.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_map:u_mem|M2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram2_memory_map_ee718c45.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_map:u_mem|M3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top.ram3_memory_map_ee718c45.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory_map:u_mem|altsyncram:M0_rtl_0"
Info (12133): Instantiated megafunction "memory_map:u_mem|altsyncram:M0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram0_memory_map_ee718c45.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lr1.tdf
    Info (12023): Found entity 1: altsyncram_6lr1 File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_6lr1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_map:u_mem|altsyncram:M1_rtl_0"
Info (12133): Instantiated megafunction "memory_map:u_mem|altsyncram:M1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram1_memory_map_ee718c45.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lr1.tdf
    Info (12023): Found entity 1: altsyncram_7lr1 File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_7lr1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_map:u_mem|altsyncram:M2_rtl_0"
Info (12133): Instantiated megafunction "memory_map:u_mem|altsyncram:M2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram2_memory_map_ee718c45.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8lr1.tdf
    Info (12023): Found entity 1: altsyncram_8lr1 File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_8lr1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "memory_map:u_mem|altsyncram:M3_rtl_0"
Info (12133): Instantiated megafunction "memory_map:u_mem|altsyncram:M3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top.ram3_memory_map_ee718c45.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9lr1.tdf
    Info (12023): Found entity 1: altsyncram_9lr1 File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/db/altsyncram_9lr1.tdf Line: 28
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[2] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[3] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[12] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[4] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[2] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[2] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[2] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[3] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[2] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[0] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[1] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[2] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[30] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[29] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[28] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[27] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[26] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[25] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[24] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[23] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[22] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[21] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[20] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[19] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[18] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[17] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[16] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[15] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[14] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[13] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[12] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[11] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[10] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[9] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[8] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[7] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[6] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|imm_ext[5] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/Instruction_Decode/Instruction_Decode.sv Line: 127
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[0] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Warning (13012): Latch utoss_riscv:core|Instruction_Decode:instruction_decode|ALUdecoder:instanceALUDec|alu_control[1] has unsafe behavior File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/ALU_ALUdecoder/ALUdecoder.sv Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal utoss_riscv:core|instruction[0] File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/src/utoss_riscv.sv Line: 101
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/envs/de1-soc/top.sv Line: 3
Info (21057): Implemented 3736 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 3687 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4949 megabytes
    Info: Processing ended: Mon Jan 12 21:53:13 2026
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/risc-v-boris-basic-execution-environment/risc-v-boris-basic-execution-environment/quartus workspace/output_files/top.map.smsg.


