{
  "module_name": "adf_dh895xccvf_hw_data.c",
  "hash_id": "d4695a59e93311b3994cd083f8ea09107f1b1e4949e195d60c1773fe0d57bea1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_dh895xccvf/adf_dh895xccvf_hw_data.c",
  "human_readable_source": "\n \n#include <adf_accel_devices.h>\n#include <adf_common_drv.h>\n#include <adf_gen2_config.h>\n#include <adf_gen2_dc.h>\n#include <adf_gen2_hw_data.h>\n#include <adf_gen2_pfvf.h>\n#include <adf_pfvf_vf_msg.h>\n#include \"adf_dh895xccvf_hw_data.h\"\n\nstatic struct adf_hw_device_class dh895xcciov_class = {\n\t.name = ADF_DH895XCCVF_DEVICE_NAME,\n\t.type = DEV_DH895XCCVF,\n\t.instances = 0\n};\n\nstatic u32 get_accel_mask(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_ACCELERATORS_MASK;\n}\n\nstatic u32 get_ae_mask(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_ACCELENGINES_MASK;\n}\n\nstatic u32 get_num_accels(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_MAX_ACCELERATORS;\n}\n\nstatic u32 get_num_aes(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_MAX_ACCELENGINES;\n}\n\nstatic u32 get_misc_bar_id(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_PMISC_BAR;\n}\n\nstatic u32 get_etr_bar_id(struct adf_hw_device_data *self)\n{\n\treturn ADF_DH895XCCIOV_ETR_BAR;\n}\n\nstatic enum dev_sku_info get_sku(struct adf_hw_device_data *self)\n{\n\treturn DEV_SKU_VF;\n}\n\nstatic int adf_vf_int_noop(struct adf_accel_dev *accel_dev)\n{\n\treturn 0;\n}\n\nstatic void adf_vf_void_noop(struct adf_accel_dev *accel_dev)\n{\n}\n\nvoid adf_init_hw_data_dh895xcciov(struct adf_hw_device_data *hw_data)\n{\n\thw_data->dev_class = &dh895xcciov_class;\n\thw_data->num_banks = ADF_DH895XCCIOV_ETR_MAX_BANKS;\n\thw_data->num_rings_per_bank = ADF_ETR_MAX_RINGS_PER_BANK;\n\thw_data->num_accel = ADF_DH895XCCIOV_MAX_ACCELERATORS;\n\thw_data->num_logical_accel = 1;\n\thw_data->num_engines = ADF_DH895XCCIOV_MAX_ACCELENGINES;\n\thw_data->tx_rx_gap = ADF_DH895XCCIOV_RX_RINGS_OFFSET;\n\thw_data->tx_rings_mask = ADF_DH895XCCIOV_TX_RINGS_MASK;\n\thw_data->ring_to_svc_map = ADF_GEN2_DEFAULT_RING_TO_SRV_MAP;\n\thw_data->alloc_irq = adf_vf_isr_resource_alloc;\n\thw_data->free_irq = adf_vf_isr_resource_free;\n\thw_data->enable_error_correction = adf_vf_void_noop;\n\thw_data->init_admin_comms = adf_vf_int_noop;\n\thw_data->exit_admin_comms = adf_vf_void_noop;\n\thw_data->send_admin_init = adf_vf2pf_notify_init;\n\thw_data->init_arb = adf_vf_int_noop;\n\thw_data->exit_arb = adf_vf_void_noop;\n\thw_data->disable_iov = adf_vf2pf_notify_shutdown;\n\thw_data->get_accel_mask = get_accel_mask;\n\thw_data->get_ae_mask = get_ae_mask;\n\thw_data->get_num_accels = get_num_accels;\n\thw_data->get_num_aes = get_num_aes;\n\thw_data->get_etr_bar_id = get_etr_bar_id;\n\thw_data->get_misc_bar_id = get_misc_bar_id;\n\thw_data->get_sku = get_sku;\n\thw_data->enable_ints = adf_vf_void_noop;\n\thw_data->dev_class->instances++;\n\thw_data->dev_config = adf_gen2_dev_config;\n\tadf_devmgr_update_class_index(hw_data);\n\tadf_gen2_init_vf_pfvf_ops(&hw_data->pfvf_ops);\n\tadf_gen2_init_hw_csr_ops(&hw_data->csr_ops);\n\tadf_gen2_init_dc_ops(&hw_data->dc_ops);\n}\n\nvoid adf_clean_hw_data_dh895xcciov(struct adf_hw_device_data *hw_data)\n{\n\thw_data->dev_class->instances--;\n\tadf_devmgr_update_class_index(hw_data);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}