Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 38f2470b31654bb7bfc52a17470327a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_RV32I_SoC_behav xil_defaultlib.tb_RV32I_SoC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port wea [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v:43]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 12 for port Addr [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v:97]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
