// Seed: 1401010976
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  wire id_3;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    input  uwire id_6,
    output wire  id_7
);
  assign id_3 = -1 & id_4;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    input  wor  id_2,
    input  wor  id_3,
    input  tri1 id_4,
    output wire id_5,
    input  wand id_6,
    output tri  id_7
);
  id_9 :
  assert property (@(posedge id_6) id_0 ? 1 : 1)
  else $unsigned(74);
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
