

================================================================
== Vitis HLS Report for 'OutputBuffer'
================================================================
* Date:           Wed Nov  2 23:06:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85  |OutputBuffer_Pipeline_VITIS_LOOP_329_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.14>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %Wt_Y"   --->   Operation 11 'read' 'Wt_Y_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (2.10ns)   --->   "%X_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %X"   --->   Operation 12 'read' 'X_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (3.90ns)   --->   "%mul1 = mul i32 %Wt_Y_read, i32 %X_read"   --->   Operation 13 'mul' 'mul1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul1, i32 31"   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%p_neg = sub i32 0, i32 %mul1"   --->   Operation 15 'sub' 'p_neg' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_neg, i32 2, i32 31"   --->   Operation 16 'partselect' 'p_lshr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul1, i32 2, i32 31"   --->   Operation 17 'partselect' 'p_lshr_f_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %mul1, i32 2, i32 31" [FC_Layer.cpp:329]   --->   Operation 18 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.82ns)   --->   "%icmp_ln329 = icmp_sgt  i30 %tmp_83, i30 0" [FC_Layer.cpp:329]   --->   Operation 19 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast_cast = zext i30 %p_lshr_cast_cast"   --->   Operation 20 'zext' 'p_lshr_cast_cast_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.13ns)   --->   "%p_neg_t = sub i31 0, i31 %p_lshr_cast_cast_cast"   --->   Operation 21 'sub' 'p_neg_t' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast_cast = zext i30 %p_lshr_f_cast_cast"   --->   Operation 22 'zext' 'p_lshr_f_cast_cast_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.31ns)   --->   "%div = select i1 %tmp, i31 %p_neg_t, i31 %p_lshr_f_cast_cast_cast"   --->   Operation 23 'select' 'div' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 25 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln329_1 = sext i31 %div" [FC_Layer.cpp:329]   --->   Operation 28 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %._crit_edge, void %.lr.ph" [FC_Layer.cpp:329]   --->   Operation 29 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i31 %div" [FC_Layer.cpp:329]   --->   Operation 30 'trunc' 'trunc_ln329' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_read_3, i32 4, i32 63" [FC_Layer.cpp:329]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i60 %trunc_ln" [FC_Layer.cpp:329]   --->   Operation 32 'sext' 'sext_ln329' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ifc1_addr = getelementptr i128 %ifc1, i64 %sext_ln329" [FC_Layer.cpp:329]   --->   Operation 33 'getelementptr' 'ifc1_addr' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %ifc1_addr, i32 %sext_ln329_1" [FC_Layer.cpp:329]   --->   Operation 34 'writereq' 'empty' <Predicate = (icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 35 [2/2] (1.28ns)   --->   "%call_ln329 = call void @OutputBuffer_Pipeline_VITIS_LOOP_329_1, i128 %ifc1, i60 %trunc_ln, i29 %trunc_ln329, i32 %output_buf" [FC_Layer.cpp:329]   --->   Operation 35 'call' 'call_ln329' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln329 = call void @OutputBuffer_Pipeline_VITIS_LOOP_329_1, i128 %ifc1, i60 %trunc_ln, i29 %trunc_ln329, i32 %output_buf" [FC_Layer.cpp:329]   --->   Operation 36 'call' 'call_ln329' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [5/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 37 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [4/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 38 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [3/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 39 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [2/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 40 'writeresp' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 41 [1/5] (7.30ns)   --->   "%empty_268 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %ifc1_addr" [FC_Layer.cpp:337]   --->   Operation 41 'writeresp' 'empty_268' <Predicate = (icmp_ln329)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln337 = br void %._crit_edge" [FC_Layer.cpp:337]   --->   Operation 42 'br' 'br_ln337' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln337 = ret" [FC_Layer.cpp:337]   --->   Operation 43 'ret' 'ret_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifc1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Wt_Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Wt_Y_read               (read         ) [ 00000000000]
X_read                  (read         ) [ 00000000000]
mul1                    (mul          ) [ 00000000000]
tmp                     (bitselect    ) [ 00100000000]
p_neg                   (sub          ) [ 00000000000]
p_lshr_cast_cast        (partselect   ) [ 00100000000]
p_lshr_f_cast_cast      (partselect   ) [ 00100000000]
tmp_83                  (partselect   ) [ 00000000000]
icmp_ln329              (icmp         ) [ 00111111111]
p_lshr_cast_cast_cast   (zext         ) [ 00000000000]
p_neg_t                 (sub          ) [ 00000000000]
p_lshr_f_cast_cast_cast (zext         ) [ 00000000000]
div                     (select       ) [ 00010000000]
specinterface_ln0       (specinterface) [ 00000000000]
p_read_3                (read         ) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
specinterface_ln0       (specinterface) [ 00000000000]
sext_ln329_1            (sext         ) [ 00000000000]
br_ln329                (br           ) [ 00000000000]
trunc_ln329             (trunc        ) [ 00001100000]
trunc_ln                (partselect   ) [ 00001100000]
sext_ln329              (sext         ) [ 00000000000]
ifc1_addr               (getelementptr) [ 00001111111]
empty                   (writereq     ) [ 00000000000]
call_ln329              (call         ) [ 00000000000]
empty_268               (writeresp    ) [ 00000000000]
br_ln337                (br           ) [ 00000000000]
ret_ln337               (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifc1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Wt_Y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_Y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputBuffer_Pipeline_VITIS_LOOP_329_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="Wt_Y_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wt_Y_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="X_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_writeresp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="0" index="2" bw="31" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/3 empty_268/6 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="0"/>
<pin id="88" dir="0" index="2" bw="60" slack="1"/>
<pin id="89" dir="0" index="3" bw="29" slack="1"/>
<pin id="90" dir="0" index="4" bw="32" slack="0"/>
<pin id="91" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln329/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="mul1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="6" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_neg_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="p_lshr_cast_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="30" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="6" slack="0"/>
<pin id="120" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_cast_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_lshr_f_cast_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="30" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_83_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="30" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="0" index="3" bw="6" slack="0"/>
<pin id="140" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln329_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="30" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_lshr_cast_cast_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="30" slack="1"/>
<pin id="153" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_neg_t_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="30" slack="0"/>
<pin id="157" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_lshr_f_cast_cast_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="30" slack="1"/>
<pin id="162" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="div_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="31" slack="0"/>
<pin id="166" dir="0" index="2" bw="30" slack="0"/>
<pin id="167" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln329_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_1/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln329_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="31" slack="1"/>
<pin id="176" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="60" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln329_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="60" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ifc1_addr_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="128" slack="0"/>
<pin id="193" dir="0" index="1" bw="60" slack="0"/>
<pin id="194" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifc1_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="203" class="1005" name="p_lshr_cast_cast_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="30" slack="1"/>
<pin id="205" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_cast_cast "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_lshr_f_cast_cast_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="30" slack="1"/>
<pin id="210" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f_cast_cast "/>
</bind>
</comp>

<comp id="213" class="1005" name="icmp_ln329_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="217" class="1005" name="div_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="1"/>
<pin id="219" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="223" class="1005" name="trunc_ln329_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="29" slack="1"/>
<pin id="225" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln329 "/>
</bind>
</comp>

<comp id="228" class="1005" name="trunc_ln_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="60" slack="1"/>
<pin id="230" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="233" class="1005" name="ifc1_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="128" slack="3"/>
<pin id="235" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="ifc1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="92"><net_src comp="56" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="85" pin=4"/></net>

<net id="99"><net_src comp="60" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="66" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="95" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="95" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="95" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="149"><net_src comp="135" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="168"><net_src comp="154" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="72" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="50" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="190"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="201"><net_src comp="101" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="206"><net_src comp="115" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="211"><net_src comp="125" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="216"><net_src comp="145" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="163" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="226"><net_src comp="174" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="231"><net_src comp="177" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="236"><net_src comp="191" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ifc1 | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: OutputBuffer : p_read | {3 }
	Port: OutputBuffer : X | {1 }
	Port: OutputBuffer : Wt_Y | {1 }
	Port: OutputBuffer : output_buf | {4 5 }
  - Chain level:
	State 1
		tmp : 1
		p_neg : 1
		p_lshr_cast_cast : 2
		p_lshr_f_cast_cast : 1
		tmp_83 : 1
		icmp_ln329 : 2
	State 2
		p_neg_t : 1
		div : 2
	State 3
		sext_ln329 : 1
		ifc1_addr : 2
		empty : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85 |    0    | 1.08857 |   400   |   111   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    sub   |                   p_neg_fu_109                   |    0    |    0    |    0    |    39   |
|          |                  p_neg_t_fu_154                  |    0    |    0    |    0    |    37   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|  select  |                    div_fu_163                    |    0    |    0    |    0    |    31   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|    mul   |                    mul1_fu_95                    |    3    |    0    |    0    |    20   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                 icmp_ln329_fu_145                |    0    |    0    |    0    |    19   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |               Wt_Y_read_read_fu_60               |    0    |    0    |    0    |    0    |
|   read   |                 X_read_read_fu_66                |    0    |    0    |    0    |    0    |
|          |                p_read_3_read_fu_72               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_78               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
| bitselect|                    tmp_fu_101                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |              p_lshr_cast_cast_fu_115             |    0    |    0    |    0    |    0    |
|partselect|             p_lshr_f_cast_cast_fu_125            |    0    |    0    |    0    |    0    |
|          |                   tmp_83_fu_135                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln_fu_177                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   zext   |           p_lshr_cast_cast_cast_fu_151           |    0    |    0    |    0    |    0    |
|          |          p_lshr_f_cast_cast_cast_fu_160          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln329_1_fu_170               |    0    |    0    |    0    |    0    |
|          |                 sext_ln329_fu_187                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln329_fu_174                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    3    | 1.08857 |   400   |   257   |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        div_reg_217       |   31   |
|    icmp_ln329_reg_213    |    1   |
|     ifc1_addr_reg_233    |   128  |
| p_lshr_cast_cast_reg_203 |   30   |
|p_lshr_f_cast_cast_reg_208|   30   |
|        tmp_reg_198       |    1   |
|    trunc_ln329_reg_223   |   29   |
|     trunc_ln_reg_228     |   60   |
+--------------------------+--------+
|           Total          |   310  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_78 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_78 |  p1  |   2  |  128 |   256  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   258  ||   0.92  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    1   |   400  |   257  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   310  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   710  |   266  |
+-----------+--------+--------+--------+--------+
