{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:eQOLeE2rZwMC", "title": "EDLAB: A benchmark for edge deep learning accelerators", "published_by": "IEEE Design and Test, 2021", "authors": ["H Kong", "S Huai", "D Liu", "L Zhang", "H Chen", "S Zhu", "S Li", "W Liu", "M Rastogi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17730482711809357424", "cited_by": 11.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:zYLM7Y9cAGgC", "title": "Reduced worst-case communication latency using single-cycle multihop traversal network-on-chip", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2020", "authors": ["P Chen", "W Liu", "H Chen", "S Li", "M Li", "L Yang", "N Guan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5472634850935454150", "cited_by": 11.0, "year": 2020}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:LkGwnXOMwfcC", "title": "NVM-based FPGA block RAM with adaptive SLC-MLC conversion", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["L Ju", "X Sui", "S Li", "M Zhao", "CJ Xue", "J Hu", "Z Jia"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13047552418226153519", "cited_by": 10.0, "year": 2018}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:UeHWp8X0CEIC", "title": "Optimized Data Reuse via Reordering for Sparse Matrix-Vector Multiplication on FPGAs", "published_by": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-9, 2021", "authors": ["S Li", "D Liu", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=761275334289912089", "cited_by": 6.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:qjMakFHDy7sC", "title": "Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["S Li", "Y Wei", "L Ju"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7787311605684303096", "cited_by": 4.0, "year": 2019}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:IjCSPb-OGe4C", "title": "iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations", "published_by": "Proceedings of the Great Lakes Symposium on VLSI 2022, 65-70, 2022", "authors": ["S Zhu", "S Li", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3319093433029690395", "cited_by": 2.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:WF5omc3nYNoC", "title": "Accelerating Gustavson-based SpMM on Embedded FPGAs with Element-wise Parallelism and Access Pattern-aware Caches", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["S Li", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11232081238993487762", "cited_by": 1.0, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:_FxGoFyzp5QC", "title": "A comprehensive memory management framework for CPU-FPGA heterogenous SoCs", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2022", "authors": ["Z Du", "Q Zhang", "M Lin", "S Li", "X Li", "L Ju"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5050198397784608427", "cited_by": 1.0, "year": 2022}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:Tyk-4Ss8FVUC", "title": "MARCO: A High-performance Task Mapping and Routing Co-optimization Framework for Point-to-Point NoC-based Heterogeneous Computing Systems", "published_by": "ACM Transactions on Embedded Computing Systems (TECS) 20 (5s), 1-21, 2021", "authors": ["H Chen", "Z Zhang", "P Chen", "X Luo", "S Li", "W Liu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13924161945055864416", "cited_by": 1.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:ufrVoPGSRksC", "title": "Partial order based non-preemptive communication scheduling towards real-time networks-on-chip", "published_by": "Proceedings of the 36th Annual ACM Symposium on Applied Computing, 145-154, 2021", "authors": ["P Chen", "H Chen", "J Zhou", "D Liu", "S Li", "W Liu", "W Chang", "N Guan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14046092257747253841", "cited_by": 1.0, "year": 2021}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:W7OEmFMy1HYC", "title": "Efficient FPGA-based Sparse Matrix-Vector Multiplication with Data Reuse-aware Compression", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023", "authors": ["S Li", "D Liu", "W Liu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:Y0pCki6q_DkC", "title": "An Efficient Gustavson-based Sparse Matrix-matrix Multiplication Accelerator on Embedded FPGAs", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023", "authors": ["S Li", "S Huai", "W Liu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=LiO9y6EAAAAJ&citation_for_view=LiO9y6EAAAAJ:YsMSGLbcyi4C", "title": "MUGNoC: A Software-configured Multicast-Unicast-Gather NoC for Accelerating CNN Dataflows", "published_by": "Proceedings of the 28th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2023", "authors": ["H Chen", "D Liu", "S Li", "S Huai", "X Luo", "W Liu"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["48", "4", "3"], "Since 2018": ["48", "4", "3"]}, "chart": {}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=UozjxW8AAAAJ&hl=en", "name": "Weichen Liu", "ext": "School of Computer Science and Engineering, Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=3cCzJvEAAAAJ&hl=en", "name": "Hui Chen", "ext": "Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=3e9kkccAAAAJ&hl=en", "name": "Di Liu", "ext": "Associate Professor, Norwegian University of Science and Technology"}, {"link": "https://scholar.google.com/citations?user=7DZXXBQAAAAJ&hl=en", "name": "Lei Ju \uff08\u97a0\u96f7\uff09", "ext": "Shandong University"}, {"link": "https://scholar.google.com/citations?user=HWwI12YAAAAJ&hl=en", "name": "Shuo Huai", "ext": "Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=w1VKhL0AAAAJ&hl=en", "name": "Shien Zhu", "ext": "School of Computer Science and Engineering, Nanyang Technological University, Singapore"}, {"link": "https://scholar.google.com/citations?user=3C7SPAgAAAAJ&hl=en", "name": "Nan Guan", "ext": "City University of Hong Kong"}, {"link": "https://scholar.google.com/citations?user=CBLdvP4AAAAJ&hl=en", "name": "Hao Kong", "ext": "Nanyang Technological University"}, {"link": "https://scholar.google.com/citations?user=7sRcJiDSFv8C&hl=en", "name": "Mengquan Li", "ext": "Hunan University"}, {"link": "https://scholar.google.com/citations?user=UTTE_wEAAAAJ&hl=en", "name": "Lei Yang", "ext": "George Mason University"}, {"link": "https://scholar.google.com/citations?user=piIHbUAAAAAJ&hl=en", "name": "Lei Zhang", "ext": ""}, {"link": "https://scholar.google.com/citations?user=i2ziXbsAAAAJ&hl=en", "name": "Yixun Wei", "ext": "university of Minnesota"}], "interests": ["Computer Architecture", "embedded FPGAs"], "link": "https://scholar.google.com/citations?hl=en&user=LiO9y6EAAAAJ", "name": "Shiqing Li", "affiliates": [{"name": "Nanyang Technological University", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=3012140508424117850"}], "last_updated": "2023/10/31 20:28"}