module BCD(clk, rst_asyn, Q_out);
input clk;
input rst_asyn;
output [3:0] Q_out;
reg [3:0] Q_out; 

always@ (posedge clk or posedge rst_asyn)
begin
if (rst_asyn)
Q_out<=0;
else if (Q_out == 9)
 sum == 0 ;
else
 sum+=1;
end
endmoudle
