<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="SM3" solutionName="solution1" date="2021-03-14T21:21:28.059+0800"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYNCHK 200-23] SM3/src/SM3.c:212: variable-indexed range selection may cause suboptimal QoR." projectName="SM3" solutionName="solution1" date="2021-03-13T22:42:55.484+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: There is no IP libs for this version of ModelSim. If you may use cosim with IP, please make sure the IP libs have been pre-compiled.&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016&#xD;&#xA;# vmap work work &#xD;&#xA;# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini&#xD;&#xA;# Modifying modelsim.ini&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:37 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work glbl.v &#xD;&#xA;# -- Compiling module glbl&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;glbl&#xD;&#xA;# End time: 22:45:37 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:38 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work AESL_automem_digest.v &#xD;&#xA;# -- Compiling module AESL_automem_digest&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_automem_digest&#xD;&#xA;# End time: 22:45:38 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:38 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work AESL_automem_message.v &#xD;&#xA;# -- Compiling module AESL_automem_message&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;AESL_automem_message&#xD;&#xA;# End time: 22:45:39 on Mar 13,2021, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:39 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work processmessageblobkb.v &#xD;&#xA;# -- Compiling module processmessageblobkb_ram&#xD;&#xA;# -- Compiling module processmessageblobkb&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;processmessageblobkb&#xD;&#xA;# End time: 22:45:39 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:40 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work processmessageblock.v &#xD;&#xA;# -- Compiling module processmessageblock&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;processmessageblock&#xD;&#xA;# End time: 22:45:40 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:40 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work processmessageblocud.v &#xD;&#xA;# -- Compiling module processmessageblocud_ram&#xD;&#xA;# -- Compiling module processmessageblocud&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;processmessageblocud&#xD;&#xA;# End time: 22:45:40 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:41 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work SM3Calc.autotb.v &#xD;&#xA;# -- Compiling module apatb_SM3Calc_top&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;apatb_SM3Calc_top&#xD;&#xA;# End time: 22:45:41 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:41 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work SM3Calc.v &#xD;&#xA;# -- Compiling module SM3Calc&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;SM3Calc&#xD;&#xA;# End time: 22:45:41 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:42 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work SM3Calc_intermedieOg.v &#xD;&#xA;# -- Compiling module SM3Calc_intermedieOg_ram&#xD;&#xA;# -- Compiling module SM3Calc_intermedieOg&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;SM3Calc_intermedieOg&#xD;&#xA;# End time: 22:45:42 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016&#xD;&#xA;# Start time: 22:45:43 on Mar 13,2021&#xD;&#xA;# vlog -sv -work work SM3Calc_messageBldEe.v &#xD;&#xA;# -- Compiling module SM3Calc_messageBldEe_ram&#xD;&#xA;# -- Compiling module SM3Calc_messageBldEe&#xD;&#xA;# &#xD;&#xA;# Top level modules:&#xD;&#xA;# &#x9;SM3Calc_messageBldEe&#xD;&#xA;# End time: 22:45:43 on Mar 13,2021, Elapsed time: 0:00:00&#xD;&#xA;# Errors: 0, Warnings: 0&#xD;&#xA;# vsim -debugDB -t 10ps -voptargs=&quot;&quot;+acc&quot;&quot; -L work -L unisims_ver -L xpm apatb_SM3Calc_top glbl -suppress 6630 -wlf SM3Calc.wlf &#xD;&#xA;# Start time: 22:45:43 on Mar 13,2021&#xD;&#xA;# Loading sv_std.std&#xD;&#xA;# Loading work.apatb_SM3Calc_top&#xD;&#xA;# Loading work.SM3Calc&#xD;&#xA;# Loading work.SM3Calc_messageBldEe&#xD;&#xA;# Loading work.SM3Calc_messageBldEe_ram&#xD;&#xA;# Loading work.SM3Calc_intermedieOg&#xD;&#xA;# Loading work.SM3Calc_intermedieOg_ram&#xD;&#xA;# Loading work.processmessageblock&#xD;&#xA;# Loading work.processmessageblobkb&#xD;&#xA;# Loading work.processmessageblobkb_ram&#xD;&#xA;# Loading work.processmessageblocud&#xD;&#xA;# Loading work.processmessageblocud_ram&#xD;&#xA;# Loading work.AESL_automem_message&#xD;&#xA;# Loading work.AESL_automem_digest&#xD;&#xA;# Loading work.glbl&#xD;&#xA;# ** Note: (vsim-8900) Creating design debug database vsim.dbg.&#xD;&#xA;# It appears vopt was not run with -debugdb option on this design.&#xD;&#xA;# Advanced Causality and Schematic debug features will not be available.&#xD;&#xA;# Variable Constant Generic SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile&#xD;&#xA;# 1&#xD;&#xA;# 1&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;# // Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;# //&#xD;&#xA;# // RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# // RTL Simulation : 0 / 1 [0.00%] @ &quot;12500&quot;&#xD;&#xA;# // RTL Simulation : 1 / 1 [100.00%] @ &quot;625500&quot;&#xD;&#xA;# ////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;# ** Note: $finish    : SM3Calc.autotb.v(325)&#xD;&#xA;#    Time: 6295 ns  Iteration: 1  Instance: /apatb_SM3Calc_top&#xD;&#xA;# End time: 22:45:44 on Mar 13,2021, Elapsed time: 0:00:01&#xD;&#xA;# Errors: 0, Warnings: 0" projectName="SM3" solutionName="solution1" date="2021-03-13T22:45:47.580+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
