Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\main.vf" into library work
Parsing module <main>.
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\serial_gen.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <RTL> of entity <uart_tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <BUF>.
Going to vhdl side to elaborate module UART_TX

Elaborating entity <UART_TX> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\serial_gen.vhd" Line 113. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\main.vf".
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\main.vf" line 40: Output port <o_TX_Active> of the instance <XLXI_9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\main.vf" line 40: Output port <o_TX_Done> of the instance <XLXI_9> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\LastTime\serial_gen.vhd".
        g_CLKS_PER_BIT = 2048
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 11-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_6_o_add_10_OUT> created at line 82.
    Found 11-bit adder for signal <r_Clk_Count[10]_GND_6_o_add_17_OUT> created at line 97.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_6_o> created at line 72.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_6_o_LessThan_10_o> created at line 81
    Found 11-bit comparator greater for signal <r_Clk_Count[10]_PWR_6_o_LessThan_17_o> created at line 96
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 11-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 2
 11-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_9/FSM_0> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------

Optimizing unit <main> ...

Optimizing unit <UART_TX> ...
WARNING:Xst:2677 - Node <XLXI_9/o_TX_Active> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <XLXI_9/r_TX_Done> of sequential type is unconnected in block <main>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 40
#      BUF                         : 1
#      INV                         : 2
#      LUT2                        : 2
#      LUT3                        : 6
#      LUT4                        : 4
#      LUT5                        : 6
#      LUT6                        : 19
# FlipFlops/Latches                : 26
#      FD                          : 3
#      FDE                         : 23
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  11440     0%  
 Number of Slice LUTs:                   39  out of   5720     0%  
    Number used as Logic:                39  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     46
   Number with an unused Flip Flop:      20  out of     46    43%  
   Number with an unused LUT:             7  out of     46    15%  
   Number of fully used LUT-FF pairs:    19  out of     46    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_P123                         | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.720ns (Maximum Frequency: 268.835MHz)
   Minimum input arrival time before clock: 3.413ns
   Maximum output required time after clock: 4.781ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_P123'
  Clock period: 3.720ns (frequency: 268.835MHz)
  Total number of paths / destination ports: 282 / 41
-------------------------------------------------------------------------
Delay:               3.720ns (Levels of Logic = 3)
  Source:            XLXI_9/r_Clk_Count_2 (FF)
  Destination:       XLXI_9/r_Clk_Count_10 (FF)
  Source Clock:      clock_P123 rising
  Destination Clock: clock_P123 rising

  Data Path: XLXI_9/r_Clk_Count_2 to XLXI_9/r_Clk_Count_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.973  XLXI_9/r_Clk_Count_2 (XLXI_9/r_Clk_Count_2)
     LUT3:I0->O            9   0.205   0.830  XLXI_9/Mmux__n007810111 (XLXI_9/Mmux__n00781011)
     LUT6:I5->O            3   0.205   0.755  XLXI_9/Madd_r_Clk_Count[10]_GND_6_o_add_17_OUT_cy<7>11 (XLXI_9/Madd_r_Clk_Count[10]_GND_6_o_add_17_OUT_cy<7>)
     LUT6:I4->O            1   0.203   0.000  XLXI_9/Mmux__n007841 (XLXI_9/_n0078<2>)
     FDE:D                     0.102          XLXI_9/r_Clk_Count_9
    ----------------------------------------
    Total                      3.720ns (1.162ns logic, 2.558ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_P123'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.413ns (Levels of Logic = 2)
  Source:            PB1_P45 (PAD)
  Destination:       XLXI_9/r_TX_Data_7 (FF)
  Destination Clock: clock_P123 rising

  Data Path: PB1_P45 to XLXI_9/r_TX_Data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.864  PB1_P45_IBUF (PB1_P45_IBUF)
     LUT4:I0->O            8   0.203   0.802  XLXI_9/_n0112_inv1 (XLXI_9/_n0112_inv)
     FDE:CE                    0.322          XLXI_9/r_TX_Data_0
    ----------------------------------------
    Total                      3.413ns (1.747ns logic, 1.666ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_P123'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.781ns (Levels of Logic = 2)
  Source:            XLXI_9/o_TX_Serial (FF)
  Destination:       XLXN_12 (PAD)
  Source Clock:      clock_P123 rising

  Data Path: XLXI_9/o_TX_Serial to XLXN_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  XLXI_9/o_TX_Serial (XLXI_9/o_TX_Serial)
     BUF:I->O              1   0.568   0.579  XLXI_5 (XLXN_12_OBUF)
     OBUF:I->O                 2.571          XLXN_12_OBUF (XLXN_12)
    ----------------------------------------
    Total                      4.781ns (3.586ns logic, 1.195ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_P123     |    3.720|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.28 secs
 
--> 

Total memory usage is 4499444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

