
source do.tcl
Information: The current SVF directory is /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/work/pnr.svf. (SVF-3002)
[36mDesign Init(B[m
Information: User units loaded from library 'd_cells_hd' (LNK-040)
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Saving library 'dlib' as 'work/dlib'
Closing all libraries...
Opening block 'dlib:design/dp_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/dp_out.design
Design 'radiation_sensor_digital_top' was successfully linked.
Information: Saving block 'dlib:design/dp_out.design'
Information: Saving 'dlib:design/dp_out.design' to 'dlib:design/pnr_design_init.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_design_init.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_design_init.design
Design 'radiation_sensor_digital_top' was successfully linked.
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:43:01 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2296/2296
Ground net VSS                2296/2296
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mBegin building search trees for block dlib:design/pnr_design_init.design
Done building search trees for block dlib:design/pnr_design_init.design (time 0s)
Command check_pg_drc started  at Thu Mar 10 17:43:01 2022
Command check_pg_drc finished at Thu Mar 10 17:43:01 2022
CPU usage for check_pg_drc: 0.01 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_design_init.design'
Information: Saving 'dlib:design/pnr_design_init.design' to 'dlib:design/pnr_place_opt.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_place_opt.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mPlace OPT(B[m

check_design -ems_database logs/check_design.pre_placement_stage -checks pre_placement_stage
****************************************
 Report : check_design 
 Options: { pre_placement_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Thu Mar 10 17:43:02 2022
****************************************

Running mega-check 'pre_placement_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'rp_constraints'
    Running atomic-check 'timing'
    Running atomic-check 'hier_pre_placement'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   172        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 245 EMS messages : 0 errors, 244 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  NDMUI-173           1          There are no relative placement groups in the design.
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 3 non-EMS messages : 0 errors, 0 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_placement_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Mar10174302.log'.(B[m
1

****************************************
Report : check_physical_constraints
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:43:02 2022
****************************************
[33mWarning: The spacing of layer 'NWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DIFF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PWBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'POLY1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CONT' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA1' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PAD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIA3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'SBLK' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'MRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'AML' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NOPIM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'VIATP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HRES' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVGOX' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVPWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVNWELL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDD' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ISOPW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'DNWELLMV' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HVDEPL' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH23F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPM34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH34F' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'BNIMP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ULN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'UVWIN' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'ANODOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CATDOP' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'HNW' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'NDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'PDF' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH2' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[33mWarning: The spacing of layer 'CAPMH3' is greater than the difference of the pitch and width of the layer. (DCHK-105)(B[m
[36mInformation: The layer 'MET2' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET3' does not contain any PG shapes. (DCHK-104)(B[m
[36mInformation: The layer 'MET4' does not contain any PG shapes. (DCHK-104)(B[m
1

Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
Information: Reading file '/home/aparlane/fiuba_thesis/hdl/synth_pnr/synth/work/out_prop.saif'. (POW-073)
Automatic search for SAIF instance radiation_sensor_digital_top
Warning: Object for 'INSTANCE adapter_inst' not found. (POW-011)
Warning: Object for 'INSTANCE adapter_inst/signal_control_inst' not found. (POW-011)
Warning: Object for 'INSTANCE reset_synchroniser' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part4' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part2' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part2/tx_inst' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part2/tx_inst/bc_inst' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part2/tx_inst/sc_inst' not found. (POW-011)
Warning: Object for 'INSTANCE iso14443a_inst/part2/sd_inst' not found. (POW-011)
Note - message 'POW-011' limit (10) exceeded. Remainder will be suppressed.

SAIF                matched        not matched   in saif
--------------------------------------------------------
INSTANCE       638 ( 94.2%)        39 (  5.8%)       677
PORT           814 (100.0%)         0 (  0.0%)       814
NET              0 (  0.0%)         0 (  0.0%)         0
IOPATH           0 (  0.0%)         0 (  0.0%)         0
LEAKAGE          0 (  0.0%)         0 (  0.0%)         0


[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314659 ohm/um, via_r = 4.835052 ohm/cut, c = 0.139518 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.142166 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.compile.power_opt_mode = all

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

[36mInformation: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)(B[m

[36mInformation: Total 53 ICGs are unique in the design. (CTS-126)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/cached_adc_value_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_adapter_inst/status_flags_reg[error]/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch: reason - unique (CTS-127)(B[m
[36mInformation: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch: reason - unique (CTS-127)(B[m
Note - message 'CTS-127' limit (10) exceeded. Remainder will be suppressed.

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       53
    Merged                    0
    Survived                  0
    Removed                   0
    Skipped                   53
      Unique                  53
    ICG at the end            53

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Begin building search trees for block dlib:design/pnr_place_opt.design
Done building search trees for block dlib:design/pnr_place_opt.design (time 0s)
Running initial placement
----------------------------------------------------------------
running create_placement
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2335, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Info: embedded eLpp will optimize for scenario virtual_scenario
Info: embedded eLpp will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
[36mInformation: Setting the total toggle rate for net 'n3342' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3341' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3340' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3339' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3338' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3337' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3336' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3335' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Setting the total toggle rate for net 'n3334' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 7: expecting at least 7
[36mInformation: Setting the total toggle rate for net 'n3342' to 0.0 since probability has been set as '1.000000'. (POW-035)(B[m
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
[36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005)(B[m
[36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005)(B[m
*************************************************************************************
******************* ELPP Weight LITE ************************************************
-------------------------------------------------------------------------------------
                     Number of Nets: 2507
             Number of Non-Clk Nets: 2367
  Number of Nets Near 0 Toggle-Rate: 1880
                    Max Toggle Rate: 0.0241
                Average Toggle Rate: 0.0008
                       Weight Range: (0.0000, 31.9675)
 * 6 nets are filtered out.
*************************************************************************************
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2335
                         Amt factor: 0.1
                       Weight Range: (0.9, 4.09675)
************************************************************************************
Restructuring in 44 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
[36mInformation: Automatic timing control is enabled.(B[m
Using worst RC corner 'virtual_scenario' for buffer aware analysis.
DTDP placement: scenario=virtual_scenario
Selected 327 sequential cells for slack balancing.
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)(B[m
Creating placement from scratch.
coarse place 0% done.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.90922e+08(B[m
START_CMD: optimize_dft        CPU:     18 s ( 0.00 hr) ELAPSE:     18 s ( 0.00 hr) MEM-PEAK:   461 Mb Thu Mar 10 17:43:10 2022
END_CMD: optimize_dft          CPU:     18 s ( 0.00 hr) ELAPSE:     18 s ( 0.00 hr) MEM-PEAK:   461 Mb Thu Mar 10 17:43:10 2022
----------------------------------------------------------------

Running initial HFS and DRC step.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.76220', effective utilization is '0.76222'. (OPT-055)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314659 ohm/um, via_r = 4.835052 ohm/cut, c = 0.138828 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138690 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2335, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 115, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:18     0.000     0.000 55416.883     0.000     0.000         9       464         0     0.000       461 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 6 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:24     0.000     0.000 55416.883     0.000     0.000         9       464         0     0.000       551 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = 0.230765, TNHS = 23.387409, NHVP = 204

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:24     0.000     0.000 55416.883     0.000     0.000         9       464         0     0.000       553    -0.231

ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 2 buffer-tree drivers
Core Area = 14 X 14 ()

Roi-HfsDrc SN: 3403505 (3000.000000)

Processing Buffer Trees  (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            9            2
  Inverters:            5           10
------------ ------------ ------------
      Total:           14           12
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.46 sec ELAPSE 0 hr : 0 min : 0.46 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 583556 K / inuse 569732 K
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314648 ohm/um, via_r = 4.835036 ohm/cut, c = 0.137974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138552 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2333, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 111, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:25     0.000     0.000 55692.852     0.000     0.000         2       469         0     0.000       569 


    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:25     0.000     0.000 55692.852     0.000     0.000         2       469         0     0.000       569 


[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314648 ohm/um, via_r = 4.835036 ohm/cut, c = 0.137974 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138552 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.76600', effective utilization is '0.76601'. (OPT-055)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2333, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2333, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:26     0.000     0.000 55692.852     0.000     0.000         2       469         0     0.000       569 

Running initial optimization step.
npo-place-opt command begin                   CPU:    25 s (  0.01 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt timing update complete          CPU:    25 s (  0.01 hr )  ELAPSE:    26 s (  0.01 hr )  MEM-PEAK:   569 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 419139.281
    2   *        -          -        -      -        -          -      -        -          -        -     60.140
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 419139.281     55692.85       2294          2        469
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 419139.281     55692.85       2294
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-place-opt initialization complete         CPU:    29 s (  0.01 hr )  ELAPSE:    29 s (  0.01 hr )  MEM-PEAK:   569 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m

npo-place-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.056   419139.28           0.008       569

npo-place-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.056   419139.28           0.008       569

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.056   419139.28           0.008       569

npo-place-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.055   417563.88           0.008       569

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1679 
Printing options for 'route.common.*'
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        false               
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.floorplan_aware_hier_va_gr                       :        true                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            

Printing options for 'route.global.*'
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIATP
Successfully added cut lay VIATPL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
track auto-fill added 0 tracks on MET1
track auto-fill added 0 tracks on MET2
track auto-fill added 0 tracks on MET3
track auto-fill added 0 tracks on MET4
track auto-fill added 1 tracks on METTP
track auto-fill added 1 tracks on METTPL
[36mInformation: Skipping internal port IQ of LSGCPHDLLX0.frame as it is not physical. (ZRT-585)(B[m
Found 0 pin access route guide groups.
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Total number of nets = 2308, of which 0 are not extracted
Total number of open nets = 2278, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DBIn Done] Total (MB): Used   73  Alloctr   74  Proc 1679 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1679 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1679 
Net statistics:
Total number of nets     = 2308
Number of nets to route  = 2278
30 nets are fully connected,
 of which 30 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1679 
Average gCell capacity  1.61     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1679 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1679 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1711 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
53.86 % of the nets are routed.
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 
Initial. Routing result:
Initial. Both Dirs: Overflow =   158 Max = 7 GRCs =   158 (1.81%)
Initial. H routing: Overflow =    11 Max = 3 (GRCs =  1) GRCs =    18 (0.41%)
Initial. V routing: Overflow =   147 Max = 7 (GRCs =  1) GRCs =   140 (3.21%)
Initial. MET1       Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. MET2       Overflow =   147 Max = 7 (GRCs =  1) GRCs =   140 (3.21%)
Initial. MET3       Overflow =     8 Max = 3 (GRCs =  1) GRCs =    15 (0.34%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66755.69
Initial. Layer MET1 wire length = 869.17
Initial. Layer MET2 wire length = 23794.91
Initial. Layer MET3 wire length = 32659.95
Initial. Layer MET4 wire length = 9084.79
Initial. Layer METTP wire length = 346.87
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13674
Initial. Via VIA12D_R count = 7006
Initial. Via VIA23D_R count = 5944
Initial. Via VIA34D_R count = 712
Initial. Via VIA4TD_R count = 12
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 
phase1. Routing result:
phase1. Both Dirs: Overflow =    16 Max = 3 GRCs =    16 (0.18%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Overflow =    16 Max = 3 (GRCs =  2) GRCs =    15 (0.34%)
phase1. MET1       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. MET2       Overflow =    16 Max = 3 (GRCs =  2) GRCs =    15 (0.34%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66763.52
phase1. Layer MET1 wire length = 860.11
phase1. Layer MET2 wire length = 23804.15
phase1. Layer MET3 wire length = 32667.61
phase1. Layer MET4 wire length = 9084.79
phase1. Layer METTP wire length = 346.87
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13678
phase1. Via VIA12D_R count = 7005
phase1. Via VIA23D_R count = 5949
phase1. Via VIA34D_R count = 712
phase1. Via VIA4TD_R count = 12
phase1. Via VIAT6L_R count = 0
phase1. completed.
Number of multi gcell level routed nets = 0
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1711 

Congestion utilization per direction:
Average vertical track utilization   = 18.60 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 19.21 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1711 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  103  Proc   32 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1711 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1711 
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-place-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.055   415634.09           0.010       601
npo-place-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.055   415634.09           0.010       601
npo-place-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         0       0.055   415634.09           0.010       601
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         0       0.055   415634.09           0.010       627
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         0       0.055   415634.09           0.010       627

npo-place-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.055   415634.09           0.010       627

npo-place-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       0.055   415634.09           0.010       627

npo-place-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       0.055   415634.09           0.010       627
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.75730', effective utilization is '0.75732'. (OPT-055)(B[m
chip utilization before DTDP: 0.76
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Snapped 2256 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1737 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1737 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1737 
Net statistics:
Total number of nets     = 2308
Number of nets to route  = 2265
43 nets are fully connected,
 of which 43 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1737 
Average gCell capacity  2.26     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1737 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1737 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 1737 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  108  Proc 1737 
Initial. Routing result:
Initial. Both Dirs: Overflow =   224 Max = 7 GRCs =   198 (2.27%)
Initial. H routing: Overflow =    22 Max = 2 (GRCs =  5) GRCs =    34 (0.78%)
Initial. V routing: Overflow =   202 Max = 7 (GRCs =  1) GRCs =   164 (3.76%)
Initial. MET1       Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
Initial. MET2       Overflow =   202 Max = 7 (GRCs =  1) GRCs =   161 (3.70%)
Initial. MET3       Overflow =    16 Max = 2 (GRCs =  5) GRCs =    28 (0.64%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69559.38
Initial. Layer MET1 wire length = 1711.62
Initial. Layer MET2 wire length = 25221.17
Initial. Layer MET3 wire length = 31584.29
Initial. Layer MET4 wire length = 10510.48
Initial. Layer METTP wire length = 531.81
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13858
Initial. Via VIA12D_R count = 7117
Initial. Via VIA23D_R count = 5788
Initial. Via VIA34D_R count = 927
Initial. Via VIA4TD_R count = 26
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  108  Proc 1737 
phase1. Routing result:
phase1. Both Dirs: Overflow =    31 Max = 3 GRCs =    23 (0.26%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
phase1. V routing: Overflow =    24 Max = 3 (GRCs =  5) GRCs =    14 (0.32%)
phase1. MET1       Overflow =     7 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
phase1. MET2       Overflow =    24 Max = 3 (GRCs =  5) GRCs =    14 (0.32%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 69560.02
phase1. Layer MET1 wire length = 1707.14
phase1. Layer MET2 wire length = 25232.81
phase1. Layer MET3 wire length = 31588.86
phase1. Layer MET4 wire length = 10499.40
phase1. Layer METTP wire length = 531.81
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13848
phase1. Via VIA12D_R count = 7116
phase1. Via VIA23D_R count = 5784
phase1. Via VIA34D_R count = 922
phase1. Via VIA4TD_R count = 26
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  108  Proc 1737 

Congestion utilization per direction:
Average vertical track utilization   = 19.54 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 18.31 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1737 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  102  Alloctr  102  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  108  Proc 1737 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1737 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 1.03% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.65% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.76 to 0.76. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.32481e+08(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2306, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2306, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 7: expecting at least 7
eLpp: of 2306 nets, 1466 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2306 nets with range (0.9000 - 3.7162)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2306
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.71616)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.69956e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 3 
Moved 2267 out of 2267 cells, ratio = 1.000000
Total displacement = 21485.257812(um)
Max displacement = 58.556499(um), clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch (154.154694, 203.468704, 0) => (115.250000, 223.120499, 0)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314670 ohm/um, via_r = 4.835069 ohm/cut, c = 0.136969 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138328 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2306, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2306, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2275        Yes DEFAULT_VA

[33mWarning: max_legality_failures=5000 ignored.(B[m
        To use it, set limit_legality_checks to true.
[33mWarning: max_legality_check_range=500 ignored.(B[m
        To use it, set limit_legality_checks to true.
Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2275
number of references:               226
number of site rows:                 60
number of locations attempted:    55026
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2275 (21971 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.559 um ( 0.35 row height)
rms weighted cell displacement:   1.559 um ( 0.35 row height)
max cell displacement:            6.624 um ( 1.48 row height)
avg cell displacement:            1.361 um ( 0.30 row height)
avg weighted cell displacement:   1.361 um ( 0.30 row height)
number of cells moved:             2270
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2952 (INHDLLX1)
  Input location: (182.748,113.303)
  Legal location: (182.84,106.68)
  Displacement:   6.624 um ( 1.48 row height)
Cell: U2901 (NA22HDLLX1)
  Input location: (15.3281,265.875)
  Legal location: (15.4,272.44)
  Displacement:   6.566 um ( 1.47 row height)
Cell: U2023 (INHDLLX1)
  Input location: (75.4,212.042)
  Legal location: (81.48,209.72)
  Displacement:   6.508 um ( 1.45 row height)
Cell: U2452 (AN22HDLLX1)
  Input location: (247.525,230.126)
  Legal location: (247.8,236.6)
  Displacement:   6.480 um ( 1.45 row height)
Cell: U2321 (AN221HDLLX1)
  Input location: (260.389,113.08)
  Legal location: (259.56,106.68)
  Displacement:   6.454 um ( 1.44 row height)
Cell: U2628 (NO3HDLLX1)
  Input location: (132.936,23.4765)
  Legal location: (127.4,26.04)
  Displacement:   6.101 um ( 1.36 row height)
Cell: U3220 (INHDLLX1)
  Input location: (50.1875,99.8451)
  Legal location: (55.72,102.2)
  Displacement:   6.013 um ( 1.34 row height)
Cell: U3108 (INHDLLX1)
  Input location: (159.507,67.8074)
  Legal location: (160.44,61.88)
  Displacement:   6.000 um ( 1.34 row height)
Cell: U1932 (INHDLLX1)
  Input location: (213.829,257.641)
  Legal location: (213.64,263.48)
  Displacement:   5.842 um ( 1.30 row height)
Cell: U1860 (INHDLLX1)
  Input location: (71.6413,266.793)
  Legal location: (71.4,272.44)
  Displacement:   5.652 um ( 1.26 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2270 out of 2275 cells, ratio = 0.997802
Total displacement = 4077.011230(um)
Max displacement = 8.401800(um), U2023 (75.400002, 212.041794, 0) => (81.480003, 214.199997, 4)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314670 ohm/um, via_r = 4.835069 ohm/cut, c = 0.137110 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139032 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2314, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2314, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.011       627
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314670 ohm/um, via_r = 4.835069 ohm/cut, c = 0.137110 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139032 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2314, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2314, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Running final optimization step.

npo-place-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.011       627
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.013       627
npo-place-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0       0.055   426682.16           0.013       627

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.013       627
Info: place_opt CCD Max prepone offset set to 0.100000 (user unit), Max postpone offset set to 0.066667 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.230828, TNHS = -25.154476, NHVP = 207

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.230828, TNHS = -25.1545, NHVP = 207
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.230828, TNHS = -25.154477, NHVP = 207
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.211247, TNHS = -22.675592, NHVP = 202

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.211247, TNHS = -22.6756, NHVP = 202
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.211247, TNHS = -22.675592, NHVP = 202
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.99u 00:00:00.00s 00:00:01.00e: 
npo-place-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.055   426682.16           0.013       642
npo-place-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.055   426682.16           0.013       642
npo-place-opt optimization Phase 15 Iter  4         0.00        0.00      0.00         0       0.055   426682.16           0.013       642
npo-place-opt optimization Phase 15 Iter  5         0.00        0.00      0.00         0       0.055   426682.16           0.013       642
Info: place_opt CCD Max prepone offset set to 0.200000 (user unit), Max postpone offset set to 0.133333 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.211247, TNHS = -22.675592, NHVP = 202

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.211247, TNHS = -22.6756, NHVP = 202
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.211247, TNHS = -22.675592, NHVP = 202
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.211247, TNHS = -20.292852, NHVP = 201

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.211247, TNHS = -20.2929, NHVP = 201
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.211247, TNHS = -20.292853, NHVP = 201
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:01.01u 00:00:00.00s 00:00:01.02e: 
npo-place-opt optimization Phase 15 Iter  6         0.00        0.00      0.00         0       0.055   426682.16           0.014       644
npo-place-opt optimization Phase 15 Iter  7         0.00        0.00      0.00         0       0.055   426682.16           0.014       644
npo-place-opt optimization Phase 15 Iter  8         0.00        0.00      0.00         0       0.055   426682.16           0.014       644
Info: place_opt CCD Max prepone offset set to 0.300000 (user unit), Max postpone offset set to 0.200000 (user unit)

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.211247, TNHS = -20.292852, NHVP = 201

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.211247, TNHS = -20.2929, NHVP = 201
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.211247, TNHS = -20.292853, NHVP = 201
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Legalizer's PDC rule check is NOT enabled(B[m
[36mInformation: Legalizer's advanced rule check is NOT enabled(B[m
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 0.856991, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.211247, TNHS = -17.900509, NHVP = 201

    Scenario virtual_scenario (setup) WNS = 0.856991, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.211247, TNHS = -17.9005, NHVP = 201
    Scenario virtual_scenario
       Path Group **default**  WNS = 0.856991, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.577877, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.211247, TNHS = -17.900508, NHVP = 201
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.98u 00:00:00.00s 00:00:00.99e: 
npo-place-opt optimization Phase 15 Iter  9         0.00        0.00      0.00         0       0.055   426682.16           0.014       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 15 Iter 10         0.00        0.00      0.00         0       0.055   426682.16           0.014       644

npo-place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.014       644

npo-place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.014       644

npo-place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.055   426682.16           0.014       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.052   630836.12           0.014       644
npo-place-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0       0.052   630836.12           0.014       644

npo-place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.052   630836.12           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.052   630836.12           0.015       644

npo-place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.052   630599.69           0.015       644

npo-place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
npo-place-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2274        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2274
number of references:               219
number of site rows:                 60
number of locations attempted:    47275
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2274 (20524 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2450 (AO32HDX0)
  Input location: (240.52,182.84)
  Legal location: (240.52,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3436 (AO31HDX1)
  Input location: (125.72,254.52)
  Legal location: (125.72,254.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3425 (AO31HDX1)
  Input location: (144.76,245.56)
  Legal location: (144.76,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2777 (AO31HDX0)
  Input location: (69.16,48.44)
  Legal location: (69.16,48.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2595 (AN33HDX0)
  Input location: (145.32,155.96)
  Legal location: (145.32,155.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2818 (AO31HDX0)
  Input location: (101.08,97.72)
  Legal location: (101.08,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2250 (AND6HDX1)
  Input location: (44.52,120.12)
  Legal location: (44.52,120.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2144 (AND6HDX0)
  Input location: (223.16,205.24)
  Legal location: (223.16,205.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (144.2,164.92)
  Legal location: (144.2,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63,39.48)
  Legal location: (63,39.48)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.137522 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138970 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2313, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

npo-place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
npo-place-opt optimization Phase 30 Iter  2         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
npo-place-opt optimization Phase 30 Iter  3         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  4         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 30 Iter  5         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-place-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
npo-place-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
npo-place-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0       0.051   633308.62           0.015       644

npo-place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.015       644
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2274        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2274
number of references:               219
number of site rows:                 60
number of locations attempted:    47275
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2274 (20524 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2450 (AO32HDX0)
  Input location: (240.52,182.84)
  Legal location: (240.52,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3436 (AO31HDX1)
  Input location: (125.72,254.52)
  Legal location: (125.72,254.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3425 (AO31HDX1)
  Input location: (144.76,245.56)
  Legal location: (144.76,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2777 (AO31HDX0)
  Input location: (69.16,48.44)
  Legal location: (69.16,48.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2595 (AN33HDX0)
  Input location: (145.32,155.96)
  Legal location: (145.32,155.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2818 (AO31HDX0)
  Input location: (101.08,97.72)
  Legal location: (101.08,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2250 (AND6HDX1)
  Input location: (44.52,120.12)
  Legal location: (44.52,120.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2144 (AND6HDX0)
  Input location: (223.16,205.24)
  Legal location: (223.16,205.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (144.2,164.92)
  Legal location: (144.2,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63,39.48)
  Legal location: (63,39.48)
  Displacement:   0.000 um ( 0.00 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.137522 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138970 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 2313, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-place-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.016       644

npo-place-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.051   633308.62           0.016       644
Enable dominated scenarios

npo-place-opt optimization complete                 0.00        0.00      0.00         0       0.051   633308.62           0.016       644
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.145583728058  9.868998784907  6.078342364085  2.744208541123  8.318151504907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.904647069119  2.705607628937  3.840679464440  3.750206253169  7.663494742299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.375349326369  5.862168916778  7.173013785364  9.669819199761  7.591423247087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.215464866155  4.575262288500  5.624097208820  7.826857453678  4.759179318263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.427504221472  9.589068422937  2.041943087119  3.921160967338  0.650422982345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.648656664599  8.249969757748  3.504096405451  1.682716112888  7.173477018510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.680885608646  1.012537006794  5.811735366269  5.826730983342  4.349327592435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.845686876883  1.260806015481  0.417986013533  1.833872565081  6.448591037188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.593757194512  2.305010286990  0.754802530179  1.961421511696  2.781347641418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.341578303234  7.457200280478  1.902044424529  5.623407359547  7.269307308696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.229835989033  7.545913022870  0.000570817956  5.833784656721  4.754521589445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.263884143333  4.024121398517  9.406886596875  2.789964761318  0.723238714657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.098375255853  7.972662087559  5.095014559611  1.512371570128  7.396836020513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.220298392405  5.812430307372  2.343756622627  0.037326805045  0.494724540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.570232843782  6.657421992012  4.022612551365  6.796621602757  0.618506911981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.502003298514  9.249504271885  4.051818409534  5.907689319704  1.709556391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.690635728496  9.537859423769  6.656489809097  9.409795658072  6.136937413139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.745187694851  9.146770006481  1.286810302201  9.569284360313  2.585888802480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.187274389980  5.311761967621  7.270339730810  7.178452560747  1.109929151474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.605875764520  9.203503957774  1.495334146745  7.734047317127  4.721465281592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.119706456924  6.971799583883  5.921204880218  9.647382389440  1.463876753161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.373797842593  3.981482910812  1.607039796408  5.274420834112  3.831855860490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.059603276609  4.275153804215  1.384262406444  0.375020605316  9.766389184229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.396773402324  4.581809933099  2.717506838536  4.966981999976  1.759182034708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.180701610465  5.452113625233  3.562604280882  0.782685725367  8.475957641826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.701934944710  7.953595206802  6.204399138711  9.392116086733  8.065082168234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.423049188022  4.829585339383  7.350604470545  1.168271601288  8.717387671851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.027262082437  1.106842164288  3.581378366626  9.582673088334  2.434972629243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.243742109251  8.121679065157  0.041993431353  3.183387246508  1.644899073718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.118449750499  7.235199880199  5.075685903017  9.196142141169  6.278174634141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.393221871361  9.740318880547  3.190409192452  9.562340725954  7.726970600869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.981057539941  8.759189164787  5.000252731795  6.583378455672  1.475492028944

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 633308.625
    2   *        -          -        -      -   0.0000     0.0000      0        -          -        -    103.983
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 633308.625     51490.61       2274          0        443
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 633308.625     51490.61       2274

npo-place-opt command complete                CPU:    55 s (  0.02 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:   644 MB
npo-place-opt command statistics  CPU=30 sec (0.01 hr) ELAPSED=30 sec (0.01 hr) MEM-PEAK=0.629 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:56     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 

Running initial path_opt step.
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.474: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 

Running incremental (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.70820', effective utilization is '0.70821'. (OPT-055)(B[m
chip utilization before DTDP: 0.71
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1754 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1754 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1754 
Net statistics:
Total number of nets     = 2315
Number of nets to route  = 2313
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1754 
Average gCell capacity  2.39     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   75  Proc 1754 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   75  Proc 1754 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  107  Proc 1754 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 
Initial. Routing result:
Initial. Both Dirs: Overflow =   140 Max = 4 GRCs =   167 (1.92%)
Initial. H routing: Overflow =    17 Max = 3 (GRCs =  1) GRCs =    29 (0.67%)
Initial. V routing: Overflow =   122 Max = 4 (GRCs =  3) GRCs =   138 (3.17%)
Initial. MET1       Overflow =     8 Max = 3 (GRCs =  1) GRCs =     6 (0.14%)
Initial. MET2       Overflow =   122 Max = 4 (GRCs =  3) GRCs =   136 (3.12%)
Initial. MET3       Overflow =     9 Max = 2 (GRCs =  1) GRCs =    23 (0.53%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68470.29
Initial. Layer MET1 wire length = 1605.61
Initial. Layer MET2 wire length = 27622.51
Initial. Layer MET3 wire length = 29907.78
Initial. Layer MET4 wire length = 8892.59
Initial. Layer METTP wire length = 441.80
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 13949
Initial. Via VIA12D_R count = 7376
Initial. Via VIA23D_R count = 5867
Initial. Via VIA34D_R count = 688
Initial. Via VIA4TD_R count = 18
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 
phase1. Routing result:
phase1. Both Dirs: Overflow =    16 Max = 3 GRCs =    18 (0.21%)
phase1. H routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.09%)
phase1. V routing: Overflow =    10 Max = 2 (GRCs =  2) GRCs =    14 (0.32%)
phase1. MET1       Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.09%)
phase1. MET2       Overflow =    10 Max = 2 (GRCs =  2) GRCs =    14 (0.32%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 68469.31
phase1. Layer MET1 wire length = 1595.43
phase1. Layer MET2 wire length = 27616.94
phase1. Layer MET3 wire length = 29916.98
phase1. Layer MET4 wire length = 8898.16
phase1. Layer METTP wire length = 441.80
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 13957
phase1. Via VIA12D_R count = 7378
phase1. Via VIA23D_R count = 5871
phase1. Via VIA34D_R count = 690
phase1. Via VIA4TD_R count = 18
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  109  Proc 1754 

Congestion utilization per direction:
Average vertical track utilization   = 19.76 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 17.25 %
Peak    horizontal track utilization = 90.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1754 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  103  Alloctr  103  Proc    0 
[GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1754 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1754 
Using per-layer congestion maps for congestion reduction.
[36mInformation: 0.92% of design has horizontal routing density above target_routing_density of 0.80.(B[m
[36mInformation: 1.68% of design has vertical routing density above target_routing_density of 0.80.(B[m
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 100% done.
[36mInformation: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.71 to 0.71. (PLACE-030)(B[m
[36mInformation: Coarse placer weighted wire length estimate = 7.25277e+08(B[m
ORB: timingScenario virtual_scenario timingCorner virtual_scenario
INFO: Using corner virtual_scenario for worst leakage corner
ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050
eLpp: using low effort
eLpp: will optimize for scenario virtual_scenario
eLpp: will optimize for scenario virtual_scenario_bc
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 7: expecting at least 7
eLpp: of 2313 nets, 1466 have non-zero toggle rates, with a max toggle rate of 0.024
eLpp: created weights for 2313 nets with range (0.9000 - 3.4711)
Start transferring placement data.
************************************************************************************
************************ Net Weight Report *****************************************
------------------------------------------------------------------------------------
                   Weights Included: ELPP  
                     Number of Nets: 2313
                         Amt factor: 0.1
                       Weight Range: (0.9, 3.47112)
************************************************************************************
[36mInformation: Automatic timing control is enabled.(B[m
DTDP placement: scenario=virtual_scenario
Completed transferring placement data.
Running placement using 1 thread(s)
[36mInformation: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)(B[m
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
[36mInformation: Coarse placer weighted wire length estimate = 7.62994e+08(B[m
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 2274 out of 2274 cells, ratio = 1.000000
Total displacement = 18355.466797(um)
Max displacement = 64.204102(um), HFSINV_655_3 (263.480011, 187.320007, 4) => (257.309814, 129.286102, 4)
Displacement histogram:
----------------------------------------------------------------
START_CMD: optimize_dft        CPU:     64 s ( 0.02 hr) ELAPSE:     64 s ( 0.02 hr) MEM-PEAK:   644 Mb Thu Mar 10 17:43:56 2022
END_CMD: optimize_dft          CPU:     64 s ( 0.02 hr) ELAPSE:     64 s ( 0.02 hr) MEM-PEAK:   644 Mb Thu Mar 10 17:43:56 2022
Fixing logic constant
Fixing logic constant
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.137381 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138266 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 9 tie-low cells with 54 load pins
INFO: Number of nets with violations: 10
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
INFO: Removed 1 tie-hi cells
INFO: Removed 9 tie-low cells
INFO: Added 1 tie-hi cells
INFO: Added 9 tie-low cells
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2274        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2274
number of references:               219
number of site rows:                 60
number of locations attempted:    56340
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2274 (20524 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.555 um ( 0.35 row height)
rms weighted cell displacement:   1.555 um ( 0.35 row height)
max cell displacement:            6.682 um ( 1.49 row height)
avg cell displacement:            1.373 um ( 0.31 row height)
avg weighted cell displacement:   1.373 um ( 0.31 row height)
number of cells moved:             2273
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U3131 (NO2HDLLX1)
  Input location: (276.762,32.7202)
  Legal location: (276.92,26.04)
  Displacement:   6.682 um ( 1.49 row height)
Cell: HFSINV_188_6 (INHDX1)
  Input location: (181.162,225.936)
  Legal location: (181.16,232.12)
  Displacement:   6.184 um ( 1.38 row height)
Cell: U2032 (INHDLLX1)
  Input location: (277.086,270.857)
  Legal location: (276.92,276.92)
  Displacement:   6.065 um ( 1.35 row height)
Cell: U2612 (INHDLLX1)
  Input location: (171.543,184.48)
  Legal location: (167.16,187.32)
  Displacement:   5.223 um ( 1.17 row height)
Cell: U1932 (INHDLLX1)
  Input location: (214.143,258.389)
  Legal location: (214.2,263.48)
  Displacement:   5.091 um ( 1.14 row height)
Cell: U3045 (INHDLLX1)
  Input location: (36.0483,70.2929)
  Legal location: (36.12,75.32)
  Displacement:   5.028 um ( 1.12 row height)
Cell: U3000 (OR2HDLLX1)
  Input location: (35.1266,37.2967)
  Legal location: (39.48,35)
  Displacement:   4.922 um ( 1.10 row height)
Cell: U3138 (ON21HDLLX1)
  Input location: (266.673,12.6022)
  Legal location: (267.4,17.08)
  Displacement:   4.536 um ( 1.01 row height)
Cell: optlc_1047 (LOGIC0HD)
  Input location: (75.88,245.56)
  Legal location: (75.32,250.04)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2987 (OR2HDLLX1)
  Input location: (35.5881,18.0401)
  Legal location: (38.36,21.56)
  Displacement:   4.480 um ( 1.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 2273 out of 2274 cells, ratio = 0.999560
Total displacement = 4014.244385(um)
Max displacement = 7.223100(um), U2612 (173.223206, 188.960098, 2) => (168.839996, 187.320007, 6)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2313, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 106, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:05     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 

Running incremental optimization step.
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51490.609     0.000     0.000         0       443         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

------------------------
Begin tie-cell insertion
INFO: debug level = 0
INFO: max fanout = 999
INFO: max diameter (in user unit) = 89.60
INFO: Available logic one lib cells: LOGIC1HD LOGIC1HDLL 
INFO: Available logic zero lib cells: LOGIC0HD LOGIC0HDLL 
INFO: Tie cell support for abstract block enabled
INFO: Found 1 tie-hi cells with 1 load pins
INFO: Found 9 tie-low cells with 54 load pins
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2263        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2263
number of references:               219
number of site rows:                 60
number of locations attempted:    46958
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2263 (20491 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2450 (AO32HDX0)
  Input location: (242.2,182.84)
  Legal location: (242.2,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3436 (AO31HDX1)
  Input location: (131.32,254.52)
  Legal location: (131.32,254.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3425 (AO31HDX1)
  Input location: (149.24,245.56)
  Legal location: (149.24,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2777 (AO31HDX0)
  Input location: (67.48,43.96)
  Legal location: (67.48,43.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2595 (AN33HDX0)
  Input location: (144.2,155.96)
  Legal location: (144.2,155.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2818 (AO31HDX0)
  Input location: (103.88,97.72)
  Legal location: (103.88,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2250 (AND6HDX1)
  Input location: (40.6,120.12)
  Legal location: (40.6,120.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2144 (AND6HDX0)
  Input location: (223.16,205.24)
  Legal location: (223.16,205.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (148.68,169.4)
  Legal location: (148.68,169.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63.56,35)
  Legal location: (63.56,35)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2263 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2302, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:10     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:11     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.476: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 


    Processing cells 
    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2263        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2263
number of references:               219
number of site rows:                 60
number of locations attempted:    46958
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2263 (20491 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2450 (AO32HDX0)
  Input location: (242.2,182.84)
  Legal location: (242.2,182.84)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3436 (AO31HDX1)
  Input location: (131.32,254.52)
  Legal location: (131.32,254.52)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3425 (AO31HDX1)
  Input location: (149.24,245.56)
  Legal location: (149.24,245.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2777 (AO31HDX0)
  Input location: (67.48,43.96)
  Legal location: (67.48,43.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2595 (AN33HDX0)
  Input location: (144.2,155.96)
  Legal location: (144.2,155.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2818 (AO31HDX0)
  Input location: (103.88,97.72)
  Legal location: (103.88,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2250 (AND6HDX1)
  Input location: (40.6,120.12)
  Legal location: (40.6,120.12)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2144 (AND6HDX0)
  Input location: (223.16,205.24)
  Legal location: (223.16,205.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (148.68,169.4)
  Legal location: (148.68,169.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (63.56,35)
  Legal location: (63.56,35)
  Displacement:   0.000 um ( 0.00 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 0 out of 2263 cells, ratio = 0.000000
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_place_opt.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2302, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

Running final path_opt step.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:12     0.000     0.000 51407.820     0.000     0.000         0       432         0     0.000       644 

INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:05 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2263/2263
Ground net VSS                2263/2263
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
[32mCommand check_pg_drc started  at Thu Mar 10 17:44:05 2022
Command check_pg_drc finished at Thu Mar 10 17:44:05 2022
CPU usage for check_pg_drc: 0.32 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.32 seconds ( 0.00 hours)
No errors found.
(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1754 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1754 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   74  Proc 1754 
Net statistics:
Total number of nets     = 2304
Number of nets to route  = 2302
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 1754 
Average gCell capacity  3.89     on layer (1)    MET1
Average gCell capacity  31.13    on layer (2)    MET2
Average gCell capacity  29.14    on layer (3)    MET3
Average gCell capacity  29.82    on layer (4)    MET4
Average gCell capacity  11.27    on layer (5)    METTP
Average gCell capacity  2.69     on layer (6)    METTPL
Average number of tracks per gCell 30.94         on layer (1)    MET1
Average number of tracks per gCell 33.06         on layer (2)    MET2
Average number of tracks per gCell 30.94         on layer (3)    MET3
Average number of tracks per gCell 33.06         on layer (4)    MET4
Average number of tracks per gCell 15.53         on layer (5)    METTP
Average number of tracks per gCell 3.38  on layer (6)    METTPL
Number of gCells = 1632
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   74  Alloctr   75  Proc 1754 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 1754 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  115  Proc 1754 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  115  Alloctr  116  Proc 1754 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     8 (0.09%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     1 Max = 1 (GRCs =  8) GRCs =     8 (0.18%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 51471.27
Initial. Layer MET1 wire length = 4371.76
Initial. Layer MET2 wire length = 16383.64
Initial. Layer MET3 wire length = 18982.33
Initial. Layer MET4 wire length = 11414.34
Initial. Layer METTP wire length = 319.20
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 7536
Initial. Via VIA12D_R count = 3807
Initial. Via VIA23D_R count = 2667
Initial. Via VIA34D_R count = 1052
Initial. Via VIA4TD_R count = 10
Initial. Via VIAT6L_R count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   41  Alloctr   41  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  115  Alloctr  116  Proc 1754 

Congestion utilization per direction:
Average vertical track utilization   = 25.69 %
Peak    vertical track utilization   = 76.47 %
Average horizontal track utilization = 25.52 %
Peak    horizontal track utilization = 85.71 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1754 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  110  Alloctr  110  Proc    0 
[GR: Done] Total (MB): Used  115  Alloctr  116  Proc 1754 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -70  Alloctr  -70  Proc    0 
[DBOUT] Total (MB): Used   44  Alloctr   45  Proc 1754 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   39  Alloctr   39  Proc    0 
[End of Global Routing] Total (MB): Used   44  Alloctr   45  Proc 1754 
****************************************
Report : qor
        -summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:06 2022
****************************************

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
virtual_scenario   (Setup)             1.77           0.00              0
Design             (Setup)             1.77           0.00              0

virtual_scenario_bc
                   (Hold)             -0.30         -64.87            454
Design             (Hold)             -0.30         -64.87            454
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                          51407.82
Cell Area (netlist and physical only):        51407.82
Nets with DRC Violations:        0
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:06 2022
****************************************

  Startpoint: iso14443a_inst/part2/tx_inst/lm_out_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  iso14443a_inst/part2/tx_inst/lm_out_reg/C (DFRRQHDX1)
                                                   0.00      0.00 r
  iso14443a_inst/part2/tx_inst/lm_out_reg/Q (DFRRQHDX1)
                                                   3.21      3.21 r
  lm_out (out)                                     0.01      3.23 r
  data arrival time                                          3.23

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -3.23
  ------------------------------------------------------------------------
  slack (MET)                                                1.77


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:06 2022
****************************************
Information: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port C on cell reset_synchroniser/shift_reg_reg[0] for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell adc_sync/tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.213013 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port C on cell adc_sync/tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell adc_sync/tmp_reg[0] for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell adc_sync/q_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.228939 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port C on cell adc_sync/q_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell adc_sync/q_reg[0] for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell iso14443a_inst/part2/tx_inst/in_iface_req_reg for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.286274 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port C on cell iso14443a_inst/part2/tx_inst/in_iface_req_reg for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell iso14443a_inst/part2/tx_inst/in_iface_req_reg for parameter Tinp. Lowest table value = 0.019200, highest table value = 8.203200, value = 0.000000 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Rise toggles on pin iso14443a_inst/part2/sd_inst/out_iface_soc_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part3/framing_inst/s_inst/in_iface_req_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Fall toggles on pin iso14443a_inst/part3/initialisation_inst/rx_count_reg[2]/Q are impossible given input states; converted to rise toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part4/app_tx_iface_req_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part4/app_rx_iface_eoc_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin adapter_inst/signal_control_result_read_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin adapter_inst/signal_control_inst/counter_reg[14]/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Warning: Rise toggles on pin iso14443a_inst/part4/allow_pps_reg/Q are impossible given input states; converted to fall toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 1.61e+08 pW ( 81.7%)
  Net Switching Power    = 3.60e+07 pW ( 18.3%)
Total Dynamic Power      = 1.97e+08 pW (100.0%)

Cell Leakage Power       = 6.35e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
clock_network             1.52e+08               2.62e+07               2.51e+04               1.78e+08    ( 90.2%)      
register                  3.74e+06               3.77e+06               4.53e+05               7.96e+06    (  4.0%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             5.26e+06               5.99e+06               1.57e+05               1.14e+07    (  5.8%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.61e+08 pW            3.60e+07 pW            6.35e+05 pW            1.97e+08 pW
****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:07 2022
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Error: None of the specified scenarios are active for hold analysis. (UIC-057)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0



   Total number of violation(s): 0
Saving all libraries...
Information: Saving block 'dlib:design/pnr_place_opt.design'
Information: Saving 'dlib:design/pnr_place_opt.design' to 'dlib:design/pnr_cts.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_cts.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mClock Tree Synthesis(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_cts.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.
check_design -ems_database logs/check_design.pre_clock_tree_stage -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Thu Mar 10 17:44:08 2022
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   172        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 245 EMS messages : 0 errors, 244 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101             1          %s will work on the following scenarios.
  CTS-107             1          %s will work on all clocks in active scenarios, including %d mas...
  PVT-032             2          Corner %s: no PVT mismatches.
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 0 warnings, 4 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_clock_tree_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Mar10174408.log'.(B[m
1

Information: CTS will work on the following scenarios. (CTS-101)
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.power_opt_mode = all

****************************************
Report : check_clock_tree
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:44:10 2022
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.compile.power_opt_mode = all
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)(B[m
Drc Mode Option: auto
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 61 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 927 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
 Creating timing abstraction of clock tree(s)
For clock 'clk' @ corner 'virtual_scenario': latency = 0.991
For clock 'clk' @ corner 'virtual_scenario_bc': latency = 0.991
 Abstraction finished successfully
OCV derate values 1.000 (early) and 1.000 (late)
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2302, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.9907  0.9907  0.9907  0.9907   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.9907  0.9907  0.9907  0.9907   virtual_scenario_bc

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2302, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 104, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)(B[m
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Setting the local skew CTS slack threshold value to 0.050000
Using threshold of 0.050000 to filter timing paths
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
[36mInformation: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 203 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0310_054412.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)(B[m
Computing global skew target..
Setting target skew for clock: clk (mode virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc) as 14.749260
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Mark clock trees...
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314760 ohm/um, via_r = 4.835199 ohm/cut, c = 0.137520 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.138950 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2302, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
[36mInformation: Relocated the clock cell 'self_gate_adc_sync/q_reg_0' from (174.44, 223.16) to (185.08, 214.20). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch' from (223.72, 169.40) to (234.36, 88.76). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch' from (59.08, 70.84) to (46.76, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch' from (71.40, 250.04) to (70.28, 259.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch' from (237.72, 187.32) to (270.20, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/cached_adc_value_reg/latch' from (239.40, 187.32) to (252.28, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch' from (120.68, 267.96) to (72.52, 267.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch' from (51.80, 61.88) to (45.64, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/status_flags_reg[error]/latch' from (210.84, 196.28) to (218.68, 205.24). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch' from (98.84, 70.84) to (93.24, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch' from (97.16, 79.80) to (32.20, 97.72). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch' from (145.88, 106.68) to (144.20, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch' from (136.36, 106.68) to (121.24, 142.52). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch' from (89.32, 70.84) to (70.28, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch' from (66.36, 160.44) to (49.56, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch' from (61.88, 151.48) to (35.56, 115.64). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[9]/latch' from (171.08, 79.80) to (183.96, 61.88). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[8]/latch' from (167.72, 106.68) to (186.76, 124.60). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[7]/latch' from (169.96, 142.52) to (200.76, 142.52). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[6]/latch' from (163.80, 70.84) to (167.72, 26.04). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[5]/latch' from (170.52, 97.72) to (196.28, 124.60). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[4]/latch' from (169.96, 151.48) to (189.00, 169.40). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[3]/latch' from (133.00, 70.84) to (121.80, 35.00). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[2]/latch' from (136.36, 61.88) to (123.48, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[1]/latch' from (142.52, 70.84) to (120.68, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[13]/latch' from (173.32, 70.84) to (172.76, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[12]/latch' from (165.48, 61.88) to (177.24, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[11]/latch' from (170.52, 88.76) to (188.44, 106.68). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/rx_buffer_reg[0]/latch' from (144.76, 70.84) to (139.72, 43.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch' from (154.28, 223.16) to (132.44, 205.24). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch' from (68.60, 70.84) to (60.76, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch' from (135.80, 214.20) to (111.72, 196.28). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch' from (171.64, 214.20) to (175.56, 214.20). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_abort_reg/latch' from (167.72, 232.12) to (96.04, 178.36). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/our_cid_reg/latch' from (169.40, 160.44) to (167.72, 169.40). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch' from (50.68, 70.84) to (18.20, 52.92). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch' from (49.56, 70.84) to (22.12, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch' from (68.04, 205.24) to (49.56, 223.16). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch' from (255.64, 142.52) to (273.56, 133.56). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/counter_reg/latch' from (252.84, 133.56) to (261.80, 61.88). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part4/reply_reg/latch' from (92.12, 169.40) to (110.04, 169.40). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch' from (229.88, 250.04) to (251.16, 267.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch' from (251.72, 178.36) to (265.16, 178.36). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch' from (205.80, 259.00) to (206.92, 267.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0' from (139.72, 267.96) to (144.20, 267.96). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_adapter_inst/tx_iface_data_valid_reg_0' from (199.08, 232.12) to (200.20, 241.08). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part4/rx_count_reg_0' from (122.36, 70.84) to (125.72, 79.80). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part4/rx_error_flag_reg_0' from (99.96, 70.84) to (106.12, 88.76). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0' from (80.36, 241.08) to (82.60, 241.08). (CTS-106)(B[m
[36mInformation: Relocated the clock cell 'self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0' from (93.80, 250.04) to (97.16, 250.04). (CTS-106)(B[m
Note - message 'CTS-106' limit (50) exceeded. Remainder will be suppressed.
A total of 53 clock cells have been relocated
[36mInformation: The run time for clock cell relocation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
[36mInformation: The run time for enable resynthesis is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adc_sync/q_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
[36mInformation: The RC mode used is VR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 76
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 18
 Number of ignore points = 0
 Number of gates with existing phase delay = 18
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][4]/C
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0][7]/C
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][3]/C
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][4]/C
    5. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][0]/C
    6. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][4]/C
    7. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][5]/C
    8. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][1]/C
    9. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][0]/C
   10. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][3]/C
   11. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][3]/C
   12. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/C
   13. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][1]/C
   14. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][0]/C
   15. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[3][2]/C
   16. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][2]/C
   17. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][1]/C
   18. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[1][2]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[2]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[1]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[0]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[9]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[3]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[11]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[4]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[5]/C
    9. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[6]/C
   10. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[12]/C
   11. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[8]/C
   12. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[15]/C
   13. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[7]/C
   14. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[14]/C
   15. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[10]/C
   16. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_inst/cached_adc_value_reg[13]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
 Number of gates with existing phase delay = 12
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][5]/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][4]/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][3]/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][3]/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][2]/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][1]/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][4]/C
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3][0]/C
    9. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][5]/C
   10. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][1]/C
   11. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][0]/C
   12. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[2][2]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][5]/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][3]/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][4]/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][1]/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][0]/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][6]/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][7]/C
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/rx_buffer_reg[1][2]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][4]/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][1]/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][6]/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][3]/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][7]/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][0]/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][5]/C
    8. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1][2]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][7]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][0]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][2]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][3]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][4]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][1]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][5]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[9][6]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][0]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][1]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][3]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][6]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][4]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][2]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[8][7]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][1]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][0]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][3]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][5]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][2]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][6]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][4]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[7][7]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][1]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][2]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][3]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][7]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][6]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][0]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[6][4]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][6]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][7]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][3]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][1]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][0]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][4]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[5][2]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][0]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][4]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][1]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][6]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][7]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][2]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[4][3]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][2]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][7]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][1]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][5]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][3]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][0]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][4]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[13][6]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][6]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][7]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][2]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][1]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][3]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][0]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[12][4]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 8
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][6]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][7]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][5]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][2]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][1]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][3]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][0]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[11][4]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
 Number of gates with existing phase delay = 7
    1. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][1]/C
    2. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][2]/C
    3. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][0]/C
    4. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][7]/C
    5. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][5]/C
    6. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][6]/C
    7. Phase delay = (max r/f: -0.020000/__ min r/f: -0.020000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][4]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
 Number of gates with existing phase delay = 55
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[10][0]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[1]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/rx_buffer_reg[14][0]/C
    4. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[2]/C
    5. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[4]/C
    6. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[0]/C
    7. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[6]/C
    8. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[0]/C
    9. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[1]/C
   10. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[4]/C
   11. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[7]/C
   12. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[1]/C
   13. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[0]/C
   14. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[2]/C
   15. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/seq_reg[1]/C
   16. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[6]/C
   17. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[5]/C
   18. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/out_iface_data_reg/C
   19. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[2]/C
   20. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[2]/C
   21. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/app_rx_iface_data_reg[3]/C
   22. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/seq_reg[0]/C
   23. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[5]/C
   24. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[7]/C
   25. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_reg[3]/C
   26. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[1]/C
   27. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[8]/C
   28. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[1]/C
   29. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_start_reg/C
   30. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining_reg[0]/C
   31. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/uid_matching_reg/C
   32. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/parity_reg/C
   33. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[0]/C
   34. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[7]/C
   35. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[6]/C
   36. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us_reg/C
   37. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : adapter_inst/signal_control_abort_reg/C
   38. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fe_inst/crc_byte_reg/C
   39. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[5]/C
   40. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/tx_buffer_reg[0][3]/C
   41. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[2]/C
   42. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[4]/C
   43. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part2/sd_inst/counter_reg[3]/C
   44. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part4/check_need_to_forward_to_app_reg/C
   45. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[2]/C
   46. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[1]/C
   47. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/ds_inst/seen_error_reg/C
   48. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fd_inst/out_iface_data_reg/C
   49. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fd_inst/bit_count_reg[0]/C
   50. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/crc_inst/crc_data_reg/C
   51. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/fd_inst/error_detected_reg/C
   52. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/s_inst/cache_data_reg/C
   53. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[2]/C
   54. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[1]/C
   55. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/framing_inst/s_inst/bit_count_reg[0]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part4/our_cid_reg[2]/C
    2. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part4/our_cid_reg[3]/C
    3. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part4/our_cid_reg[0]/C
    4. Phase delay = (max r/f: -0.060000/__ min r/f: -0.060000/__) : skew = 0.000000 : iso14443a_inst/part4/our_cid_reg[1]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/C
    2. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/C
    3. Phase delay = (max r/f: -0.180000/__ min r/f: -0.180000/__) : skew = 0.000000 : iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][1]/C
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 27
 Number of ignore points = 0
 Number of gates with existing phase delay = 53
    1. Phase delay = (max r/f: 1.254311/__ min r/f: 1.249104/__) : skew = 0.005207 : clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
    2. Phase delay = (max r/f: 0.926949/__ min r/f: 0.914379/__) : skew = 0.012569 : clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK
    3. Phase delay = (max r/f: 0.738583/__ min r/f: 0.736084/__) : skew = 0.002499 : clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK
    4. Phase delay = (max r/f: 0.656261/__ min r/f: 0.655327/__) : skew = 0.000935 : clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK
    5. Phase delay = (max r/f: 0.641193/__ min r/f: 0.640316/__) : skew = 0.000877 : clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK
    6. Phase delay = (max r/f: 0.638866/__ min r/f: 0.636463/__) : skew = 0.002403 : clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK
    7. Phase delay = (max r/f: 0.623613/__ min r/f: 0.621572/__) : skew = 0.002041 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK
    8. Phase delay = (max r/f: 0.615273/__ min r/f: 0.614471/__) : skew = 0.000801 : clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK
    9. Phase delay = (max r/f: 0.596886/__ min r/f: 0.596142/__) : skew = 0.000744 : clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK
   10. Phase delay = (max r/f: 0.594349/__ min r/f: 0.593605/__) : skew = 0.000744 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK
   11. Phase delay = (max r/f: 0.574578/__ min r/f: 0.573834/__) : skew = 0.000744 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK
   12. Phase delay = (max r/f: 0.574551/__ min r/f: 0.574226/__) : skew = 0.000324 : clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK
   13. Phase delay = (max r/f: 0.571384/__ min r/f: 0.571041/__) : skew = 0.000343 : self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/CLK
   14. Phase delay = (max r/f: 0.560246/__ min r/f: 0.560246/__) : skew = 0.000000 : self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/CLK
   15. Phase delay = (max r/f: 0.554733/__ min r/f: 0.554047/__) : skew = 0.000687 : self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/CLK
   16. Phase delay = (max r/f: 0.552273/__ min r/f: 0.551815/__) : skew = 0.000458 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK
   17. Phase delay = (max r/f: 0.551739/__ min r/f: 0.550957/__) : skew = 0.000782 : clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK
   18. Phase delay = (max r/f: 0.550785/__ min r/f: 0.550404/__) : skew = 0.000381 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK
   19. Phase delay = (max r/f: 0.550556/__ min r/f: 0.549812/__) : skew = 0.000744 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK
   20. Phase delay = (max r/f: 0.549889/__ min r/f: 0.549469/__) : skew = 0.000420 : clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK
   21. Phase delay = (max r/f: 0.549488/__ min r/f: 0.548840/__) : skew = 0.000648 : clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK
   22. Phase delay = (max r/f: 0.547199/__ min r/f: 0.546761/__) : skew = 0.000439 : clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK
   23. Phase delay = (max r/f: 0.545540/__ min r/f: 0.545254/__) : skew = 0.000286 : self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/CLK
   24. Phase delay = (max r/f: 0.545444/__ min r/f: 0.545177/__) : skew = 0.000267 : self_gate_iso14443a_inst/part4/rx_count_reg_0/CLK
   25. Phase delay = (max r/f: 0.542736/__ min r/f: 0.542355/__) : skew = 0.000381 : clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK
   26. Phase delay = (max r/f: 0.540314/__ min r/f: 0.540028/__) : skew = 0.000286 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK
   27. Phase delay = (max r/f: 0.540295/__ min r/f: 0.539799/__) : skew = 0.000496 : clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK
   28. Phase delay = (max r/f: 0.533981/__ min r/f: 0.533466/__) : skew = 0.000515 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK
   29. Phase delay = (max r/f: 0.525341/__ min r/f: 0.524979/__) : skew = 0.000362 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK
   30. Phase delay = (max r/f: 0.522946/__ min r/f: 0.522793/__) : skew = 0.000153 : clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK
   31. Phase delay = (max r/f: 0.522202/__ min r/f: 0.521840/__) : skew = 0.000362 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK
   32. Phase delay = (max r/f: 0.517349/__ min r/f: 0.517159/__) : skew = 0.000191 : clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK
   33. Phase delay = (max r/f: 0.509079/__ min r/f: 0.508774/__) : skew = 0.000305 : clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK
   34. Phase delay = (max r/f: 0.509052/__ min r/f: 0.508823/__) : skew = 0.000229 : self_gate_adc_sync/q_reg_0/CLK
   35. Phase delay = (max r/f: 0.505524/__ min r/f: 0.505257/__) : skew = 0.000267 : self_gate_adapter_inst/tx_iface_data_valid_reg_0/CLK
   36. Phase delay = (max r/f: 0.502243/__ min r/f: 0.502110/__) : skew = 0.000134 : self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/CLK
   37. Phase delay = (max r/f: 0.494099/__ min r/f: 0.494022/__) : skew = 0.000076 : self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/CLK
   38. Phase delay = (max r/f: 0.492229/__ min r/f: 0.491791/__) : skew = 0.000439 : clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK
   39. Phase delay = (max r/f: 0.488472/__ min r/f: 0.488300/__) : skew = 0.000172 : self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/CLK
   40. Phase delay = (max r/f: 0.479088/__ min r/f: 0.478935/__) : skew = 0.000153 : clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK
   41. Phase delay = (max r/f: 0.478115/__ min r/f: 0.477905/__) : skew = 0.000210 : clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK
   42. Phase delay = (max r/f: 0.450398/__ min r/f: 0.449539/__) : skew = 0.000858 : clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK
   43. Phase delay = (max r/f: 0.431238/__ min r/f: 0.430971/__) : skew = 0.000267 : clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK
   44. Phase delay = (max r/f: 0.374581/__ min r/f: 0.373799/__) : skew = 0.000782 : clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK
   45. Phase delay = (max r/f: 0.368172/__ min r/f: 0.367848/__) : skew = 0.000324 : clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK
   46. Phase delay = (max r/f: 0.367981/__ min r/f: 0.367600/__) : skew = 0.000381 : clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK
   47. Phase delay = (max r/f: 0.365120/__ min r/f: 0.364567/__) : skew = 0.000553 : clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK
   48. Phase delay = (max r/f: 0.364033/__ min r/f: 0.363938/__) : skew = 0.000095 : clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK
   49. Phase delay = (max r/f: 0.362984/__ min r/f: 0.362469/__) : skew = 0.000515 : clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK
   50. Phase delay = (max r/f: 0.362927/__ min r/f: 0.362431/__) : skew = 0.000496 : clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK
   51. Phase delay = (max r/f: 0.361363/__ min r/f: 0.361058/__) : skew = 0.000305 : clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK
   52. Phase delay = (max r/f: 0.356213/__ min r/f: 0.356022/__) : skew = 0.000191 : clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK
   53. Phase delay = (max r/f: 0.298096/__ min r/f: 0.298058/__) : skew = 0.000038 : clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
 Added 11 Repeaters. Built 4 Repeater Levels
 Phase delay: clk : (2.597 2.288) : skew = 0.309
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 4.42 sec, cpu time is 0 hr : 0 min : 4.41 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
clk           2.5975    1.4864    11        27        53        clk       clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
--------------------------------------------------------------------------------
[36mInformation: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 11 inverters added (total area 296.04) by Clock Tree Synthesis.
[36mInformation: 0 out of 64l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
[33mWarning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
[33mWarning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)(B[m
Note - message 'ZRT-042' limit (5) exceeded. Remainder will be suppressed.
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Total number of global routed clock nets: 65
[36mInformation: The run time for clock net global routing is 0 hr : 0 min : 0.25 sec, cpu time is 0 hr : 0 min : 0.25 sec. (CTS-104)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2315 nets, 65 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2313, routed nets = 65, across physical hierarchy nets = 0, parasitics cached nets = 65, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.54 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 1.1326            0.0000          cts_inv_6352037/A
  (1) 1.3587            0.2261          cts_inv_6352037/Q
  (2) 1.3620            0.0033          cts_inv_6312033/A
  (3) 1.4865            0.1246          cts_inv_6312033/Q
  (4) 1.4927            0.0062          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 2.6117            1.1190          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 2.6277            0.0160          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
Shortest path:
  (0) 1.1324            0.0000          cts_inv_6112013/A
  (1) 1.5329            0.4005          cts_inv_6112013/Q
  (2) 1.5375            0.0046          cts_inv_6062008/A
  (3) 1.9615            0.4240          cts_inv_6062008/Q
  (4) 1.9925            0.0310          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 2.4672            0.4747          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 2.4677            0.0004          iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/C
  (7) 2.2877            -0.1800         iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 296.0384; ClockCellArea = 2779.7505; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.5190            0.0000          cts_inv_6352037/A
  (1) 0.5725            0.0535          cts_inv_6352037/Q
  (2) 0.5737            0.0012          cts_inv_6312033/A
  (3) 0.6164            0.0427          cts_inv_6312033/Q
  (4) 0.6182            0.0018          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 1.0583            0.4402          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 1.0631            0.0048          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
Shortest path:
  (0) 0.5189            0.0000          cts_inv_6112013/A
  (1) 0.6421            0.1232          cts_inv_6112013/Q
  (2) 0.6437            0.0016          cts_inv_6062008/A
  (3) 0.8088            0.1651          cts_inv_6062008/Q
  (4) 0.8182            0.0094          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 0.9822            0.1640          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 0.9823            0.0002          iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/C
  (7) 0.9153            -0.0671         iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/C

Begin Area Recovery Buffer Removal:
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
AR: deleted 2 cell(s)
Ran incremental ZGR 2 time(s) for 2 net(s) and restored ZGR 1 time(s) for 4 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.4240; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 250.8800; ClockCellArea = 2734.5920; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.1888; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 250.8800; ClockCellArea = 2734.5920; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Area Recovery Resizing:
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
AR: resized 23 out of 62 cell(s)
Ran incremental ZGR 3 time(s) for 26 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Area Recovery: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for area recovery is 0 hr : 0 min : 0.38 sec, cpu time is 0 hr : 0 min : 0.38 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.95 sec, cpu time is 0 hr : 0 min : 0.94 sec.
[36mInformation: The run time for skew latency optimization is 0 hr : 0 min : 0.95 sec, cpu time is 0 hr : 0 min : 0.94 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.3400; ID = 2.6277; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1479; ID = 1.0631; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
[36mInformation: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)(B[m
All together, ran incremental ZGR 5 time(s) for 28 net(s) and restoring ZGR invoked 1 time(s) for 4 net(s)
Setting target skew for clock: clk (mode virtual_scenario corner virtual_scenario) as 14.749260
Setting target skew for clock: clk (mode virtual_scenario_bc corner virtual_scenario_bc) as 14.749260
There are 0 buffers added and 2 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 63 flat clock tree nets.
There are 62 non-sink instances (total area 2616.68) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 9 inverters (total area 245.86).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.59u 00:00:00.03s 00:00:07.64e: 

No clock balance group was found, so skip the balance
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Mode:virtual_scenario   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     1.6873  1.6873  2.5169  2.5169   virtual_scenario

Mode:virtual_scenario_bc   Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.6663  0.6663  1.0062  1.0062   virtual_scenario_bc

Info: clearing CTS-GR option
Info: clearinf CTO-GR option

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2313 nets, 63 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:    85 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:   644 MB

npo-clock-opt timing update complete          CPU:    85 s (  0.02 hr )  ELAPSE:    86 s (  0.02 hr )  MEM-PEAK:   644 MB
INFO: Propagating Switching Activities
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
[36mInformation: Doing activity propagation for mode 'virtual_scenario_bc' and corner 'virtual_scenario_bc' with effort level 'medium'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario_bc (POW-052)(B[m
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6562   225.4906    574
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 667406.188
    2   *        -          -        -      -   0.6562   225.4904    574        -          -        -    111.427
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6562   225.4904    574        0     0.0000        0 667406.188     51764.07       2272          0        441
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6562   225.4904    574        0        0 667406.188     51764.07       2272
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:    92 s (  0.03 hr )  ELAPSE:    94 s (  0.03 hr )  MEM-PEAK:   644 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:34     0.000     0.000 51764.070     0.000     0.000         0       441         0     0.000       644 

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.468: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.052   667406.19           0.027       644
Core Area = 14 X 14 ()
Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         0       0.052   667406.19           0.028       667

Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (67/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Drc Mode Option: auto
ABF: Best buffer=BUHDX12: best inverter=INHDX12: useInverter=true: effort=low: 5.468: virtual_scenario: 0
ABF: Core Area = 14 X 14 ()
npo-clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  8          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter  9          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 10          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 11          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 12          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 13          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 14          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 15          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 16          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 17          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 18          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
npo-clock-opt optimization Phase 3 Iter 19          0.00        0.00      0.00         0       0.052   667406.19           0.028       667
Core Area = 14 X 14 ()
Layer name: MET1, Mask name: metal1, Layer number: 16
Layer name: MET2, Mask name: metal2, Layer number: 18
Layer name: MET3, Mask name: metal3, Layer number: 28
Layer name: MET4, Mask name: metal4, Layer number: 31
Layer name: METTP, Mask name: metal5, Layer number: 33
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 3 Iter 20          0.00        0.00      0.00         0       0.052   667406.19           0.028       667

npo-clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.052   667406.19           0.028       667

npo-clock-opt optimization Phase 5 Iter  1          0.00        0.00    260.22         0       0.052   667406.19           0.028       667
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614933, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656242, TNHS = -225.490448, NHVP = 574

    Scenario virtual_scenario (setup) WNS = 1.61493, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.656242, TNHS = -225.49, NHVP = 574
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614933, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.488663, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656242, TNHS = -225.490453, NHVP = 574
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614933, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656123, TNHS = -224.308350, NHVP = 574

    Scenario virtual_scenario (setup) WNS = 1.61493, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.656123, TNHS = -224.308, NHVP = 574
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614933, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.488663, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656123, TNHS = -224.308351, NHVP = 574
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.70u 00:00:00.00s 00:00:00.70e: 
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The run time for compute useful skew is 0 hr : 0 min : 1.26 sec, cpu time is 0 hr : 0 min : 1.26 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 373 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 3168 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Collected 365 pin(s) for clock balance points on the primary corenr
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
The exception settings can be found in file "clock_auto_exceptions_0310_054434.tcl"
[36mInformation: The run time for clock tree initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)(B[m
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
CONG:: clock NDRs defined on this design: 0 rules:
Created 1 new NDRs to be used for SI prevention:
   NDR: default_rule_equivalent_ndr_double_spacing ... (width-mult: 1.00, spacing-mult: 1.00)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
UserGateCheck: root term: clk; CUS data: 1; ValidError: 0
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656180 TNHS = 224.569656
Considering all sinks for restricted CUS
Data: PreCusTNS/WNS: 0.000000/0.000000 PostCusTNS/WNS: 0.000000/0.000000 tnsRedution: 0.000000, wnsReduction: 0.000000
Data: Prepone-only CUS does not help much.
Keeping the buffered net n3425 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
Keeping the buffered net n3256 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
Keeping the buffered net n3551 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_adc_sync/q_reg_0/GCLK
Keeping the buffered net n3434 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
Keeping the buffered net n3128 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
Keeping the buffered net n3131 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
Keeping the buffered net n3134 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
Keeping the buffered net n3147 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
Keeping the buffered net n3171 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3198 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3233 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3254 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
Keeping the buffered net n3331 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
Keeping the buffered net n3369 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3162 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
Keeping the buffered net n3211 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
Keeping the buffered net n3258 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
Keeping the buffered net n3209 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
Keeping the buffered net n3245 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
Keeping the buffered net n3240 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
Keeping the buffered net n3207 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
Keeping the buffered net n3427 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
Keeping the buffered net n3505 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
Keeping the buffered net n3463 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
Keeping the buffered net n3518 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
Keeping the buffered net n3450 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
Keeping the buffered net n3476 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
Keeping the buffered net n3150 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
Keeping the buffered net n3154 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3156 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
Keeping the buffered net n3180 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
Keeping the buffered net n3189 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
Keeping the buffered net n3205 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3213 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3219 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3223 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3265 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3270 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3279 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3291 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3300 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
Keeping the buffered net n3305 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
Keeping the buffered net n3317 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
Keeping the buffered net n3347 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
Keeping the buffered net n3483 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
Keeping the buffered net n3531 as-is because trial-cts buffering already meets the requirements. Driver: self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
Keeping the buffered net n3137 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
Keeping the buffered net n3169 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
Keeping the buffered net n3407 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
Keeping the buffered net n3387 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
Keeping the buffered net n3367 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
Keeping the buffered net n3364 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
Keeping the buffered net n3144 as-is because trial-cts buffering already meets the requirements. Driver: clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
Keeping the buffered net clk as-is because trial-cts buffering already meets the requirements. Driver: clk
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656240 TNHS = 225.490250
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Global route buffer aware mode is ON.
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 76
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3425
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK with PD: lp: 1.137070, sp: 1.131748
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[8]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3256
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[8]/latch/CLK with PD: lp: 0.488680, sp: 0.488318
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adc_sync/q_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3551
Preserved pin self_gate_adc_sync/q_reg_0/CLK with PD: lp: 0.569664, sp: 0.569550
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_adapter_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 5
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3434
Preserved pin self_gate_adapter_inst/tx_iface_data_valid_reg_0/CLK with PD: lp: 0.560473, sp: 0.560378
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3128
Preserved pin clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg/latch/CLK with PD: lp: 0.598532, sp: 0.598341
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3131
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_enable]/latch/CLK with PD: lp: 0.637583, sp: 0.636572
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 10
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3134
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg/latch/CLK with PD: lp: 0.651781, sp: 0.651781
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3147
Preserved pin clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]/latch/CLK with PD: lp: 0.469054, sp: 0.469016
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 6
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3171
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.655283, sp: 0.655283
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3198
Preserved pin clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]/latch/CLK with PD: lp: 0.622513, sp: 0.621159
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3233
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[4]/latch/CLK with PD: lp: 0.512441, sp: 0.510877
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[7]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3254
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[7]/latch/CLK with PD: lp: 0.522089, sp: 0.520487
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/status_flags_reg[error]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3331
Preserved pin clk_gate_adapter_inst/status_flags_reg[error]/latch/CLK with PD: lp: 0.564038, sp: 0.562551
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3369
Preserved pin clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg/latch/CLK with PD: lp: 0.586713, sp: 0.586713
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/our_cid_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3162
Preserved pin clk_gate_iso14443a_inst/part4/our_cid_reg/latch/CLK with PD: lp: 0.460571, sp: 0.460418
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[13]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3211
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[13]/latch/CLK with PD: lp: 0.519518, sp: 0.517916
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[9]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3258
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[9]/latch/CLK with PD: lp: 0.509104, sp: 0.507559
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[12]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3209
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[12]/latch/CLK with PD: lp: 0.506834, sp: 0.506834
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[6]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3245
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[6]/latch/CLK with PD: lp: 0.498050, sp: 0.496543
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[5]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3240
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[5]/latch/CLK with PD: lp: 0.535349, sp: 0.535349
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[11]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3207
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[11]/latch/CLK with PD: lp: 0.502848, sp: 0.501322
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3427
Preserved pin self_gate_pause_n_latch_sync/sync_inst/tmp_reg_0/CLK with PD: lp: 0.533082, sp: 0.532968
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3505
Preserved pin self_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_valid_reg_0/CLK with PD: lp: 0.547440, sp: 0.546601
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3463
Preserved pin self_gate_iso14443a_inst/part4/rx_error_flag_reg_0/CLK with PD: lp: 0.530993, sp: 0.530536
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3518
Preserved pin self_gate_iso14443a_inst/part3/initialisation_inst/rx_count_reg_0/CLK with PD: lp: 0.534839, sp: 0.534515
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part4/rx_count_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3450
Preserved pin self_gate_iso14443a_inst/part4/rx_count_reg_0/CLK with PD: lp: 0.519199, sp: 0.518913
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3476
Preserved pin self_gate_iso14443a_inst/part3/framing_inst/fdt_inst/trigger_reg_0/CLK with PD: lp: 0.551071, sp: 0.550747
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3150
Preserved pin clk_gate_iso14443a_inst/part2/sd_inst/prev_reg/latch/CLK with PD: lp: 0.531097, sp: 0.530945
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3154
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK with PD: lp: 0.297911, sp: 0.297872
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 3
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3156
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]/latch/CLK with PD: lp: 0.503462, sp: 0.503443
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3180
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg/latch/CLK with PD: lp: 0.523051, sp: 0.522612
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 7
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3189
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0/latch/CLK with PD: lp: 0.529891, sp: 0.528690
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3205
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.523210, sp: 0.522924
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3213
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.530437, sp: 0.529541
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3219
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.531173, sp: 0.529971
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/rx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3223
Preserved pin clk_gate_adapter_inst/rx_buffer_reg[3]/latch/CLK with PD: lp: 0.524738, sp: 0.524433
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3265
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.520008, sp: 0.519722
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3270
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.529765, sp: 0.529459
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3279
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]/latch/CLK with PD: lp: 0.499491, sp: 0.498767
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3291
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]/latch/CLK with PD: lp: 0.530686, sp: 0.530381
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3300
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]/latch/CLK with PD: lp: 0.502291, sp: 0.502005
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3305
Preserved pin clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]/latch/CLK with PD: lp: 0.519203, sp: 0.518917
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3317
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface_data_bits_reg/latch/CLK with PD: lp: 0.573948, sp: 0.573586
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 12
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3347
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]/latch/CLK with PD: lp: 0.552709, sp: 0.551603
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 8
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3483
Preserved pin self_gate_iso14443a_inst/part3/framing_inst/fe_inst/state_reg_0/CLK with PD: lp: 0.520918, sp: 0.520632
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 4
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3531
Preserved pin self_gate_iso14443a_inst/part2/tx_inst/state_reg_0/CLK with PD: lp: 0.547551, sp: 0.547360
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part4/reply_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 13
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3137
Preserved pin clk_gate_iso14443a_inst/part4/reply_reg/latch/CLK with PD: lp: 0.880982, sp: 0.879704
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 55
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3169
Preserved pin clk_gate_adapter_inst/signal_control_abort_reg/latch/CLK with PD: lp: 0.850642, sp: 0.843451
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 18
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3407
Preserved pin clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]/latch/CLK with PD: lp: 0.748760, sp: 0.747387
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3387
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg/latch/CLK with PD: lp: 0.767011, sp: 0.766611
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/cached_adc_value_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3367
Preserved pin clk_gate_adapter_inst/cached_adc_value_reg/latch/CLK with PD: lp: 0.944363, sp: 0.944363
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 16
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3364
Preserved pin clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg/latch/CLK with PD: lp: 0.770217, sp: 0.770217
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/GCLK
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 24
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: n3144
Preserved pin clk_gate_adapter_inst/signal_control_inst/counter_reg/latch/CLK with PD: lp: 0.914532, sp: 0.913407
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (virtual_scenario), clk (virtual_scenario_bc)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 0.600000
 Number of load sinks = 27
 Number of ignore points = 0
Skipping the net because trial-cts buffering already meets the requirements: clk
Preserved pin clk with PD: lp: 1.501621, sp: 1.161882
[36mInformation: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.08 sec, cpu time is 0 hr : 0 min : 3.08 sec. (CTS-104)(B[m
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
[36mInformation: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)(B[m
There are 0 buffers and 9 inverters added (total area 245.86) by Clock Tree Synthesis.
Turning off global route buffer aware mode.
[36mInformation: 0 out of 0l clock cells have been moved due to NDR or via ladder related legalization rules.(B[m
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
-------------------------------------------------------------
Fixing clock: clk mode: virtual_scenario_bc root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
[36mInformation: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Pre-Opt preprocessing:
Pre-Opt preprocessing cpu time 00:00:00.59u 00:00:00.00s 00:00:00.59e: 
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Pre-Opt preprocessing:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 1.1325            0.0000          cts_inv_6352037/A
  (1) 1.3586            0.2261          cts_inv_6352037/Q
  (2) 1.3619            0.0033          cts_inv_6312033/A
  (3) 1.4865            0.1246          cts_inv_6312033/Q
  (4) 1.4927            0.0062          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 2.6116            1.1189          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 2.6276            0.0160          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
  (7) 2.6298            0.0022          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
Shortest path:
  (0) 1.1323            0.0000          cts_inv_6112013/A
  (1) 1.5327            0.4004          cts_inv_6112013/Q
  (2) 1.5373            0.0046          cts_inv_6062008/A
  (3) 1.9612            0.4238          cts_inv_6062008/Q
  (4) 1.9922            0.0310          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 2.4669            0.4747          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 2.4673            0.0004          iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/C
  (7) 2.2901            -0.1773         iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][0]/C
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Longest path:
  (0) 0.5190            0.0000          cts_inv_6352037/A
  (1) 0.5725            0.0535          cts_inv_6352037/Q
  (2) 0.5737            0.0012          cts_inv_6312033/A
  (3) 0.6164            0.0427          cts_inv_6312033/Q
  (4) 0.6181            0.0018          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK
  (5) 1.0583            0.4401          clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK
  (6) 1.0631            0.0048          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
  (7) 1.0639            0.0008          adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
Shortest path:
  (0) 0.5189            0.0000          cts_inv_6112013/A
  (1) 0.6421            0.1232          cts_inv_6112013/Q
  (2) 0.6437            0.0016          cts_inv_6062008/A
  (3) 0.8087            0.1650          cts_inv_6062008/Q
  (4) 0.8181            0.0094          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/CLK
  (5) 0.9821            0.1640          clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]/latch/GCLK
  (6) 0.9823            0.0002          iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/C
  (7) 0.9162            -0.0661         iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4][2]/C
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.62 sec, cpu time is 0 hr : 0 min : 0.62 sec.
[33mWarning: NDR promotion is not supported in new build clock CCD flow(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
-------------------------------------------------------------
Optimizing clock tree local skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre Local Skew Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m

Begin Network Flow Based Optimization:
AR: local skew for area recovery by removal and sizing
Loading parastics information to the router ...
parastics information loaded to the router.
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
AR: deleted 0 cell(s)
Network Flow Optimization cpu time 00:00:00.33u 00:00:00.01s 00:00:00.34e: 
Ran incremental ZGR 1 time(s) for 1 net(s) and restored ZGR 1 time(s) for 4 net(s)
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post Local Skew Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec.
-------------------------------------------------------------
Optimizing clock tree with useful skew
clock: clk mode: virtual_scenario root: clk
clock: clk mode: virtual_scenario_bc root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.3397; ID = 2.6298; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Pre CCD Optimization: GlobalSkew = 0.1477; ID = 1.0639; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

************************************************************
* CTS STEP: Useful skew computation
************************************************************

Initial QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614933, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656242, TNHS = -225.490448, NHVP = 574

    Scenario virtual_scenario (setup) WNS = 1.61493, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.656242, TNHS = -225.49, NHVP = 574
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614933, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.488663, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656242, TNHS = -225.490453, NHVP = 574
---------------------------------------------------------------------------------------------

CCD-Info: Computing Useful Skew For All Scenarios...
CCD-Info: Optimizing Useful Skew For All Scenarios...

Final QoR
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614933, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.656045, TNHS = -222.033524, NHVP = 571

    Scenario virtual_scenario (setup) WNS = 1.61493, TNS = 0, NVP = 0
    Scenario virtual_scenario_bc (hold) WNHS = -0.656045, TNHS = -222.034, NHVP = 571
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614933, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.488663, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.656045, TNHS = -222.033523, NHVP = 571
---------------------------------------------------------------------------------------------

CCD-Info: Useful Skew Computation found predictable timing improvement after CTS
CCD-Info: Useful Skew Optimization committed
CTS: CPUTIME for useful skew computation: 00:00:00.68u 00:00:00.00s 00:00:00.68e: 
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2313 nets, 63 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CTSSC route status detected: clock (VR 0, GR 1355, DR 0), data (VR 2248, GR 0, DR 0); stage = auto, isPostRoute = FALSE
[36mInformation: Doing activity propagation for mode 'virtual_scenario' and corner 'virtual_scenario' with effort level 'low'. (POW-024)(B[m
[36mInformation: Timer-derived activity data is cached on scenario virtual_scenario (POW-052)(B[m
Scenario virtual_scenario, iteration 1: expecting at least 4
Scenario virtual_scenario, iteration 2: expecting at least 4
Scenario virtual_scenario, iteration 3: expecting at least 4
Scenario virtual_scenario, iteration 4: expecting at least 4
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Scenario virtual_scenario_bc, iteration 1: expecting at least 4
Scenario virtual_scenario_bc, iteration 2: expecting at least 4
Scenario virtual_scenario_bc, iteration 3: expecting at least 4
Scenario virtual_scenario_bc, iteration 4: expecting at least 4
Total power = 0.601254, Leakage = 0.000668, Internal = 0.398662, Switching = 0.201925
BGT_HEART_BEAT: Budget implemented Initial qor: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -225.490448
 Top undershoots
 Top overshoots
Big sub-main mismatch (0.017281) detected for clock arrival, iso14443a_inst/part3/framing_inst/ds_inst/out_iface_data_bits_reg[0]/C, skip budget pointin ML
Big sub-main mismatch (0.013466) detected for clock arrival, clk_gate_adapter_inst/signal_control_abort_reg/latch/GCLK, skip budget pointin ML
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656240 TNHS = 222.741379
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656240 TNHS = 208.378479
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -225.490448
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.570168, cmpoWns=1.570168, cmpoHold -209.423645
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -225.490448
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656179 TNHS = 224.646393
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656240 TNHS = 224.764084
Final best QoR
    Scenario virtual_scenario_bc WNHS = 0.656240 TNHS = 204.083847
BGT_HEART_BEAT: Budget implemented before commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -225.490448
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after commit: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -206.174881
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots
BGT_HEART_BEAT: Accepted 3 out of 3 problems
BGT_HEART_BEAT: Budget implemented after revert all: icg (under 0.000000, over 0.000000);  register (under 0.000000, over 0.000000), cmpoTns=0.000000, wns=1.614933, cmpoWns=1.614933, cmpoHold -225.490448
BGT_HEART_BEAT: ==================================================================================
 Top undershoots
 Top overshoots

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          5
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          2
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.6000
        # Sg2Main acceptance ratio in percent      =     0.3333
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9937
        # Sg CPU time                     = 00h:00m:01s
        # Sg elapsed time                 = 00h:00m:01s
        # Sg speed up                     =     0.9994
        # The rest of flow speed up       =     0.9992

-------------------------------------------------

[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
CUS Based Optimization cpu time 00:00:04.52u 00:00:00.02s 00:00:04.55e: 
Clock Qor After Optimization:
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.3276; ID = 2.7362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.1326; ID = 1.0904; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1877 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1877 
Net statistics:
Total number of nets     = 2313
Number of nets to route  = 63
65 nets are fully connected,
 of which 2 are detail routed and 63 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1877 
Average gCell capacity  2.48     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   75  Alloctr   76  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10269.80
Initial. Layer MET1 wire length = 350.61
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 4461.93
Initial. Layer MET4 wire length = 5393.43
Initial. Layer METTP wire length = 63.84
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2241
Initial. Via VIA12D_R count = 719
Initial. Via VIA23D_R count = 719
Initial. Via VIA34D_R count = 794
Initial. Via VIA4TD_R count = 9
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10269.80
phase1. Layer MET1 wire length = 350.61
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 4461.93
phase1. Layer MET4 wire length = 5393.43
phase1. Layer METTP wire length = 63.84
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2241
phase1. Via VIA12D_R count = 719
phase1. Via VIA23D_R count = 719
phase1. Via VIA34D_R count = 794
phase1. Via VIA4TD_R count = 9
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 10269.80
phase2. Layer MET1 wire length = 350.61
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 4461.93
phase2. Layer MET4 wire length = 5393.43
phase2. Layer METTP wire length = 63.84
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2241
phase2. Via VIA12D_R count = 719
phase2. Via VIA23D_R count = 719
phase2. Via VIA34D_R count = 794
phase2. Via VIA4TD_R count = 9
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   =  3.11 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  2.76 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1877 
Skip track assign
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Clock Qor After Patch GR:
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2313 nets, 63 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Clock: clk, Mode: virtual_scenario, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.3276; ID = 2.7362; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario; Corner = virtual_scenario; ClockRoot = clk. (CTS-037)(B[m
Clock: clk, Mode: virtual_scenario_bc, Root: clk
[36mInformation: CTS QoR Post CCD Optimization: GlobalSkew = 0.1326; ID = 1.0904; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 245.8624; ClockCellArea = 2616.6785; Clock = clk; Mode = virtual_scenario_bc; Corner = virtual_scenario_bc; ClockRoot = clk. (CTS-037)(B[m
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.09 sec, cpu time is 0 hr : 0 min : 5.08 sec.
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 373 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 122 vias out of 3168 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2272        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2272
number of references:               225
number of site rows:                 60
number of locations attempted:    43907
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2210 (19590 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.723 um ( 0.16 row height)
rms weighted cell displacement:   0.723 um ( 0.16 row height)
max cell displacement:            5.953 um ( 1.33 row height)
avg cell displacement:            0.181 um ( 0.04 row height)
avg weighted cell displacement:   0.181 um ( 0.04 row height)
number of cells moved:              282
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2620 (INHDLLX1)
  Input location: (145.88,39.48)
  Legal location: (149.8,35)
  Displacement:   5.953 um ( 1.33 row height)
Cell: U2439 (INHDLLX1)
  Input location: (212.52,272.44)
  Legal location: (215.88,267.96)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2577 (NA4HDLLX1)
  Input location: (27.16,84.28)
  Legal location: (32.76,84.28)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2733 (INHDLLX1)
  Input location: (41.16,115.64)
  Legal location: (46.76,115.64)
  Displacement:   5.600 um ( 1.25 row height)
Cell: U2750 (EO2HDLLX1)
  Input location: (52.36,227.64)
  Legal location: (49.56,232.12)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U2214 (AN32HDLLX1)
  Input location: (238.84,88.76)
  Legal location: (241.64,84.28)
  Displacement:   5.283 um ( 1.18 row height)
Cell: U2725 (INHDLLX1)
  Input location: (124.6,142.52)
  Legal location: (119.56,142.52)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U3088 (NA2HDLLX1)
  Input location: (266.28,61.88)
  Legal location: (271.32,61.88)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U3042 (INHDLLX1)
  Input location: (120.68,182.84)
  Legal location: (125.72,182.84)
  Displacement:   5.040 um ( 1.12 row height)
Cell: U3321 (INHDLLX1)
  Input location: (68.04,57.4)
  Legal location: (63,57.4)
  Displacement:   5.040 um ( 1.12 row height)

 Successfully legalize placement.
[36mInformation: The run time for postlude is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec. (CTS-104)(B[m
************************************************************
* CTS STEP: Summary report
************************************************************
There are 63 flat clock tree nets.
There are 62 non-sink instances (total area 2616.68) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 9 inverters (total area 245.86).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:12.24u 00:00:00.03s 00:00:12.30e: 
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Current block utilization is '0.71200', effective utilization is '0.71197'. (OPT-055)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

    Scenario virtual_scenario  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:53     0.000     0.000 51764.070     0.000     0.000         0       441         0     0.000       767 


npo-clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.052   667413.31           0.032       767

Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.052   667413.31           0.032       767
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.167900662433  9.868578569788  6.078340364085  2.744208341123  8.318159904907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429461283  0.968774228909  6.613137123294  4.146578793224  7.876358918112  2.191135103696  0.929474759744  2.705214840812  3.840677264440  3.750206053169  7.663492942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.390176016994  5.862775138653  7.173011585364  9.669819999761  7.591421447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.230458197305  4.575812050094  5.624095008820  7.826857253678  4.759177518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474087019  0.513678235666  5.027527018562  6.119813446103  6.181472312107  1.581675365776  7.442781430857  9.589638866787  2.041944587119  3.921160867338  0.650422782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.663834596474  8.249539191598  3.504097905451  1.682716012888  7.173477818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.605063530521  1.012107440544  5.811736866269  5.826730883342  4.349327392435
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2313 nets, 63 global routed, 0 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6562   225.4406    574
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 667413.312
    2   *        -          -        -      -   0.6562   225.4406    574        -          -        -    111.409
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6562   225.4406    574        0     0.0000        0 667413.312     51764.07       2272          0        441
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.6562   225.4406    574        0        0 667413.312     51764.07       2272

npo-clock-opt command complete                CPU:   113 s (  0.03 hr )  ELAPSE:   114 s (  0.03 hr )  MEM-PEAK:   767 MB
npo-clock-opt command statistics  CPU=28 sec (0.01 hr) ELAPSED=28 sec (0.01 hr) MEM-PEAK=0.749 GB

npo-clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       0.052   667413.31           0.032       767
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1877 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1877 
Net statistics:
Total number of nets     = 2313
Number of nets to route  = 63
28 nets are partially connected,
 of which 0 are detail routed and 28 are global routed.
37 nets are fully connected,
 of which 2 are detail routed and 35 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1877 
Average gCell capacity  2.40     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =     9 Max = 1 GRCs =     9 (0.10%)
Initial. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10267.19
Initial. Layer MET1 wire length = 324.55
Initial. Layer MET2 wire length = 10.72
Initial. Layer MET3 wire length = 4474.65
Initial. Layer MET4 wire length = 5393.43
Initial. Layer METTP wire length = 63.84
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 2238
Initial. Via VIA12D_R count = 719
Initial. Via VIA23D_R count = 717
Initial. Via VIA34D_R count = 793
Initial. Via VIA4TD_R count = 9
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     9 Max = 1 GRCs =     9 (0.10%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10267.19
phase1. Layer MET1 wire length = 324.55
phase1. Layer MET2 wire length = 10.72
phase1. Layer MET3 wire length = 4474.65
phase1. Layer MET4 wire length = 5393.43
phase1. Layer METTP wire length = 63.84
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 2238
phase1. Via VIA12D_R count = 719
phase1. Via VIA23D_R count = 717
phase1. Via VIA34D_R count = 793
phase1. Via VIA4TD_R count = 9
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 10267.19
phase2. Layer MET1 wire length = 324.55
phase2. Layer MET2 wire length = 10.72
phase2. Layer MET3 wire length = 4474.65
phase2. Layer MET4 wire length = 5393.43
phase2. Layer METTP wire length = 63.84
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 2238
phase2. Via VIA12D_R count = 719
phase2. Via VIA23D_R count = 717
phase2. Via VIA34D_R count = 793
phase2. Via VIA4TD_R count = 9
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   =  3.11 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  2.78 %
Peak    horizontal track utilization = 45.45 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1877 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1877 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 256 of 2383


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1877 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1877 

Number of wires with overlap after iteration 1 = 24 of 1372


Wire length and via report:
---------------------------
Number of MET1 wires: 0                   : 0
Number of MET2 wires: 79                 VIA12D_R: 719
Number of MET3 wires: 695                VIA23D_R: 722
Number of MET4 wires: 590                VIA34D_R: 823
Number of METTP wires: 8                 VIA4TD_R: 13
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 1372              vias: 2277

Total MET1 wire length: 0.0
Total MET2 wire length: 100.6
Total MET3 wire length: 4568.0
Total MET4 wire length: 5273.6
Total METTP wire length: 66.6
Total METTPL wire length: 0.0
Total wire length: 10008.8

Longest MET1 wire length: 0.0
Longest MET2 wire length: 2.8
Longest MET3 wire length: 121.1
Longest MET4 wire length: 186.5
Longest METTP wire length: 12.3
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1877 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   74  Proc 1877 
Total number of nets = 2313, of which 0 are not extracted
Total number of open nets = 2248, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   1
Routed  2/49 Partitions, Violations =   1
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   1
Routed  5/49 Partitions, Violations =   1
Routed  6/49 Partitions, Violations =   4
Routed  7/49 Partitions, Violations =   4
Routed  8/49 Partitions, Violations =   4
Routed  9/49 Partitions, Violations =   1
Routed  10/49 Partitions, Violations =  2
Routed  11/49 Partitions, Violations =  1
Routed  12/49 Partitions, Violations =  1
Routed  13/49 Partitions, Violations =  1
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  1
Routed  16/49 Partitions, Violations =  1
Routed  17/49 Partitions, Violations =  1
Routed  18/49 Partitions, Violations =  1
Routed  19/49 Partitions, Violations =  5
Routed  20/49 Partitions, Violations =  4
Routed  21/49 Partitions, Violations =  4
Routed  22/49 Partitions, Violations =  4
Routed  23/49 Partitions, Violations =  4
Routed  24/49 Partitions, Violations =  4
Routed  25/49 Partitions, Violations =  1
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  1
Routed  31/49 Partitions, Violations =  1
Routed  32/49 Partitions, Violations =  1
Routed  33/49 Partitions, Violations =  1
Routed  34/49 Partitions, Violations =  1
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  1
Routed  42/49 Partitions, Violations =  1
Routed  43/49 Partitions, Violations =  1
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   90  Alloctr   90  Proc 1877 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   69  Alloctr   70  Proc 1877 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   69  Alloctr   70  Proc 1877 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    10320 micron
Total Number of Contacts =             2173
Total Number of Wires =                1367
Total Number of PtConns =              778
Total Number of Routed Wires =       1367
Total Routed Wire Length =           10014 micron
Total Number of Routed Contacts =       2173
        Layer     MET1 :          1 micron
        Layer     MET2 :        680 micron
        Layer     MET3 :       4612 micron
        Layer     MET4 :       4961 micron
        Layer    METTP :         67 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :         13
        Via   VIA34D_R :        737
        Via   VIA23D_R :        704
        Via   VIA12D_R :        274
        Via   VIA12D_A :        445

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2173 vias)
 
    Layer VIA1       =  0.00% (0      / 719     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (719     vias)
    Layer VIA2       =  0.00% (0      / 704     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (704     vias)
    Layer VIA3       =  0.00% (0      / 737     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (737     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2173 vias)
 
    Layer VIA1       =  0.00% (0      / 719     vias)
    Layer VIA2       =  0.00% (0      / 704     vias)
    Layer VIA3       =  0.00% (0      / 737     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2173 vias)
 
    Layer VIA1       =  0.00% (0      / 719     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (719     vias)
    Layer VIA2       =  0.00% (0      / 704     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (704     vias)
    Layer VIA3       =  0.00% (0      / 737     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (737     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 

Total number of nets = 2313
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}

[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2313 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
npo-clock-opt command begin                   CPU:   115 s (  0.03 hr )  ELAPSE:   116 s (  0.03 hr )  MEM-PEAK:   767 MB
[36mInformation: Removed 0 routing shapes from 2334 signal nets(B[m

npo-clock-opt timing update complete          CPU:   115 s (  0.03 hr )  ELAPSE:   116 s (  0.03 hr )  MEM-PEAK:   767 MB
INFO: Propagating Switching Activities
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
Scenario virtual_scenario_bc, iteration 1: expecting at least 5
Scenario virtual_scenario_bc, iteration 2: expecting at least 6
Scenario virtual_scenario_bc, iteration 3: expecting at least 6
Scenario virtual_scenario_bc, iteration 4: expecting at least 6
Scenario virtual_scenario_bc, iteration 5: expecting at least 6
Scenario virtual_scenario_bc, iteration 6: expecting at least 6
Scenario virtual_scenario_bc, iteration 7: expecting at least 7
INFO: Switching Activity propagation took     0.00001 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.6562   225.5917    574
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 667406.188
    2   *        -          -        -      -   0.6562   225.5917    574        -          -        -    111.427
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.6562   225.5917    574        0     0.0000        0 667406.188     51764.07       2272          0        441
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.6562   225.5917    574        0        0 667406.188     51764.07       2272
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:   122 s (  0.03 hr )  ELAPSE:   123 s (  0.03 hr )  MEM-PEAK:   767 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

Running post-clock optimization step.
Turning on CRPR.

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       0.052   667406.19           0.036       767
npo-clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0       0.052   667406.19           0.036       767
npo-clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         0       0.052   667406.19           0.036       767

npo-clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       0.052   667406.19           0.036       767
Running post-clock timing-driven placement.
[36mInformation: Current block utilization is '0.71200', effective utilization is '0.71197'. (OPT-055)(B[m
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
[36mInformation: Current block utilization is '0.71200', effective utilization is '0.71197'. (OPT-055)(B[m
chip utilization before DTDP: 0.71
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Completed transferring placement data.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1877 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Read DB] Total (MB): Used   73  Alloctr   74  Proc 1877 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1877 
Net statistics:
Total number of nets     = 2313
Number of nets to route  = 2248
65 nets are fully connected,
 of which 65 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1877 
Average gCell capacity  2.40     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  108  Alloctr  109  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =   154 Max = 6 GRCs =   161 (1.85%)
Initial. H routing: Overflow =    11 Max = 3 (GRCs =  1) GRCs =    23 (0.53%)
Initial. V routing: Overflow =   142 Max = 6 (GRCs =  1) GRCs =   138 (3.17%)
Initial. MET1       Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET2       Overflow =   141 Max = 6 (GRCs =  1) GRCs =   134 (3.08%)
Initial. MET3       Overflow =     9 Max = 3 (GRCs =  1) GRCs =    21 (0.48%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65143.09
Initial. Layer MET1 wire length = 1442.48
Initial. Layer MET2 wire length = 25118.58
Initial. Layer MET3 wire length = 29877.58
Initial. Layer MET4 wire length = 8420.14
Initial. Layer METTP wire length = 284.30
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 12768
Initial. Via VIA12D_R count = 6646
Initial. Via VIA23D_R count = 5413
Initial. Via VIA34D_R count = 685
Initial. Via VIA4TD_R count = 24
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  108  Alloctr  109  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     9 Max = 3 GRCs =     8 (0.09%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     9 Max = 3 (GRCs =  1) GRCs =     8 (0.18%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     9 Max = 3 (GRCs =  1) GRCs =     8 (0.18%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 65149.99
phase1. Layer MET1 wire length = 1441.37
phase1. Layer MET2 wire length = 25122.70
phase1. Layer MET3 wire length = 29885.60
phase1. Layer MET4 wire length = 8416.01
phase1. Layer METTP wire length = 284.30
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 12773
phase1. Via VIA12D_R count = 6646
phase1. Via VIA23D_R count = 5416
phase1. Via VIA34D_R count = 687
phase1. Via VIA4TD_R count = 24
phase1. Via VIAT6L_R count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  108  Alloctr  109  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   = 21.55 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization = 19.77 %
Peak    horizontal Information: track utilization = 100.00 % 
             
            Current Stage stats: 
            [GR: Done] Elapsed real time: 0:00:00  
            [GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00 
            [GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0  
            [GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1877  
            GR Total stats: 
            [GR: Done] Elapsed real time: 0:00:00  
            [GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00 
            [GR: Done] Stage (MB): Used  103  Alloctr  103  Proc    0  
            [GR: Done] Total (MB): Used  108  Alloctr  108  Proc 1877  
            Writing out congestion map... 
            Updating congestion ... 
            Updating congestion ... 
            Final total stats: 
            [End of Global Routing] Elapsed real time: 0:00:00  
            [End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00 
            [End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0  
            [End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 1877  
            Using per-layer congestion maps for congestion reduction. 
             [36mInformation: 1.19% of design has horizontal routing density above target_routing_density of 0.80. (B [m 
             [36mInformation: 1.81% of design has vertical routing density above target_routing_density of 0.80. (B [m 
            Running placement using 1 thread(s) 
             [36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027) (B [m 
            coarse place 100% done. 
             [36mInformation: Reducing cell density for 3.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.71 to 0.71. (PLACE-030) (B [m 
             [36mInformation: Coarse placer weighted wire length estimate = 7.91469e+08 (B [m 
            ORB: timingScenario virtual_scenario timingCorner virtual_scenario 
            INFO: Using corner virtual_scenario for worst leakage corner 
            ORB: Nominal = 0.223072  Design MT = inf  Target = 1.151266 (5.161 nominal)  MaxRC = 0.752050 
            eLpp: using low effort 
            eLpp: will optimize for scenario virtual_scenario 
            eLpp: will optimize for scenario virtual_scenario_bc 
             [36mInformation: Activity for scenario virtual_scenario was cached, no propagation required. (POW-005) (B [m 
             [36mInformation: Activity for scenario virtual_scenario_bc was cached, no propagation required. (POW-005) (B [m 
            eLpp: of 2311 nets, 1464 have non-zero toggle rates, with a max toggle rate of 0.024 
            eLpp: created weights for 2311 nets with range (0.9000 - 2.3440) 
            Start transferring placement data. 
            ************************************************************************************ 
            ************************ Net Weight Report ***************************************** 
            ------------------------------------------------------------------------------------ 
                   Weights Included: ELPP   
                     Number of Nets: 2311 
                         Amt factor: 0.1 
                       Weight Range: (0.9, 2.34401) 
            ************************************************************************************ 
             [36mInformation: Automatic timing control is enabled. (B [m 
            DTDP placement: scenario=virtual_scenario 
            Completed transferring placement data. 
            Running placement using 1 thread(s) 
             [36mInformation: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027) (B [m 
            coarse place 40% done. 
            coarse place 60% done. 
            coarse place 80% done. 
            coarse place 100% done. 
             [36mInformation: Coarse placer weighted wire length estimate = 8.64072e+08 (B [m 
            Completed Timing-driven placement, Elapsed time =   0: 0: 1  
            Moved 1615 out of 2272 cells, ratio = 0.710827 
            Total displacement = 13266.130859(um) 
            Max displacement = 43.535500(um), U2918 (234.919998, 169.399994, 2) => (240.623199, 133.247696, 4) 
            Displacement histogram: 
            ---------------------------------------------------------------- 
            Fixing logic constant 
            Fixing logic constant 
             [36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125) (B [m 
             [36mInformation: Design design has 2313 nets, 0 global routed, 63 detail routed. (NEX-024)
(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2311, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2311, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 62 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3100 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2278        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2278
number of references:               225
number of site rows:                 60
number of locations attempted:    45414
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2216 (19608 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.742 um ( 0.17 row height)
rms weighted cell displacement:   0.742 um ( 0.17 row height)
max cell displacement:            5.040 um ( 1.12 row height)
avg cell displacement:            0.394 um ( 0.09 row height)
avg weighted cell displacement:   0.394 um ( 0.09 row height)
number of cells moved:             1623
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_2651 (LOGIC0HD)
  Input location: (266.84,214.2)
  Legal location: (271.88,214.2)
  Displacement:   5.040 um ( 1.12 row height)
Cell: optlc_2642 (LOGIC0HD)
  Input location: (182.84,272.44)
  Legal location: (183.96,267.96)
  Displacement:   4.618 um ( 1.03 row height)
Cell: optlc_2644 (LOGIC0HD)
  Input location: (183.4,48.44)
  Legal location: (182.84,52.92)
  Displacement:   4.515 um ( 1.01 row height)
Cell: optlc_2658 (LOGIC0HD)
  Input location: (143.08,138.04)
  Legal location: (143.08,142.52)
  Displacement:   4.480 um ( 1.00 row height)
Cell: optlc_2654 (LOGIC0HD)
  Input location: (200.76,129.08)
  Legal location: (200.76,133.56)
  Displacement:   4.480 um ( 1.00 row height)
Cell: U3465 (AN21HDLLX1)
  Input location: (233.595,265.881)
  Legal location: (235.48,267.96)
  Displacement:   2.807 um ( 0.63 row height)
Cell: U1908 (INHDLLX1)
  Input location: (113.808,229.752)
  Legal location: (112.28,227.64)
  Displacement:   2.607 um ( 0.58 row height)
Cell: U2029 (INHDLLX1)
  Input location: (238.063,269.865)
  Legal location: (237.72,272.44)
  Displacement:   2.597 um ( 0.58 row height)
Cell: U2102 (NA2HDLLX1)
  Input location: (127.337,252.041)
  Legal location: (127.96,254.52)
  Displacement:   2.556 um ( 0.57 row height)
Cell: U2601 (NA4HDLLX1)
  Input location: (124.122,149.385)
  Legal location: (123.48,147)
  Displacement:   2.470 um ( 0.55 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1623 out of 2278 cells, ratio = 0.712467
Total displacement = 1820.592773(um)
Max displacement = 5.600000(um), optlc_2642 (182.839996, 276.920013, 4) => (183.960007, 267.959991, 0)
Displacement histogram:
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Legalization succeeded.
----------------------------------------------------------------
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2319 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2317, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2317, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       0.052   664254.38           0.037       767
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0       0.052   664254.38           0.038       767
npo-clock-opt optimization Phase 15 Iter  2         0.00        0.00      0.00         0       0.052   664254.38           0.038       767
npo-clock-opt optimization Phase 15 Iter  3         0.00        0.00      0.00         0       0.052   664254.38           0.038       767

npo-clock-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0       0.052   664254.38           0.038       767
Running CCD-tns prior to Phase III of datapath opto
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 62 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3100 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.122982, elapsed 0.123716, speed up 0.994067.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2145), data (VR 2254, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.601982, Leakage = 0.000664, Internal = 0.398337, Switching = 0.202981

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614494, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.655710, TNHS = -225.715103, NHVP = 576

    Scenario virtual_scenario  WNS = 1.614494, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614494, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.574123, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.614, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -225.715, NHVP = 576
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 28841.16 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.601985, Leakage = 0.000668, Internal = 0.398337, Switching = 0.202981

CCD: Before drc optimization


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9714

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614494, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.655710, TNHS = -225.715103, NHVP = 576

    Scenario virtual_scenario  WNS = 1.614494, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614494, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.574123, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.614, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -225.715, NHVP = 576
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 28841.16 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.601985, Leakage = 0.000668, Internal = 0.398337, Switching = 0.202981


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9526

-------------------------------------------------


CCD: After Fast mode setup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614494, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.655710, TNHS = -225.715103, NHVP = 576

    Scenario virtual_scenario  WNS = 1.614494, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614494, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.574123, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.614, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -225.715, NHVP = 576
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 28841.16 (595), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9647

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.614494, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.655710, TNHS = -225.715103, NHVP = 576

    Scenario virtual_scenario  WNS = 1.614494, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.614494, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 39.574123, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.655710, TNHS = -225.715098, NHVP = 576
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.614, TNS = 0.000, NVP = 0, WNHS = -0.656, TNHS = -225.715, NHVP = 576
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 28841.16 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.601985, Leakage = 0.000668, Internal = 0.398337, Switching = 0.202981
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 1.042840, elapsed 1.043869, speed up 0.999014.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 62 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3100 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2278        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2278
number of references:               225
number of site rows:                 60
number of locations attempted:    43450
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2216 (19608 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2450 (AO32HDX0)
  Input location: (240.52,178.36)
  Legal location: (240.52,178.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3436 (AO31HDX1)
  Input location: (117.88,250.04)
  Legal location: (117.88,250.04)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U3425 (AO31HDX1)
  Input location: (140.84,241.08)
  Legal location: (140.84,241.08)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2777 (AO31HDX0)
  Input location: (69.72,43.96)
  Legal location: (69.72,43.96)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2595 (AN33HDX0)
  Input location: (150.36,151.48)
  Legal location: (150.36,151.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2818 (AO31HDX0)
  Input location: (91.56,97.72)
  Legal location: (91.56,97.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2250 (AND6HDX1)
  Input location: (40.6,124.6)
  Legal location: (40.6,124.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2144 (AND6HDX0)
  Input location: (215.88,191.8)
  Legal location: (215.88,191.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2597 (AN33HDX1)
  Input location: (147.56,164.92)
  Legal location: (147.56,164.92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U2763 (AO32HDX0)
  Input location: (64.12,39.48)
  Legal location: (64.12,39.48)
  Displacement:   0.000 um ( 0.00 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   73  Alloctr   74  Proc 1877 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   74  Proc 1877 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2319
Number of nets to route  = 63
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
63 nets are fully connected,
 of which 63 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   75  Alloctr   75  Proc 1877 
Average gCell capacity  2.24     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   75  Alloctr   76  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   75  Alloctr   76  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12D_R count = 0
Initial. Via VIA23D_R count = 0
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12D_R count = 0
phase1. Via VIA23D_R count = 0
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12D_R count = 0
phase2. Via VIA23D_R count = 0
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   =  3.24 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  2.88 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  107  Alloctr  107  Proc 1877 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  105  Alloctr  106  Proc 1877 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   70  Alloctr   70  Proc 1877 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 0 of 4


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   70  Alloctr   71  Proc 1877 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   70  Alloctr   71  Proc 1877 

Number of wires with overlap after iteration 1 = 0 of 2


Wire length and via report:
---------------------------
Number of MET1 wires: 1                   : 0
Number of MET2 wires: 0                  VIA12D_R: 2
Number of MET3 wires: 1                  VIA23D_R: 2
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 2                 vias: 4

Total MET1 wire length: 0.5
Total MET2 wire length: 0.0
Total MET3 wire length: 1.1
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 1.7

Longest MET1 wire length: 0.5
Longest MET2 wire length: 0.0
Longest MET3 wire length: 1.1
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   69  Alloctr   70  Proc 1877 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-tns prior to Phase III of datapath opto
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2319 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314748 ohm/um, via_r = 4.835184 ohm/cut, c = 0.138645 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.139851 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2317, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2317, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.040       767
npo-clock-opt optimization Phase 17 Iter  2         0.00        0.00      0.00         0       0.052   667406.62           0.040       767
npo-clock-opt optimization Phase 17 Iter  3         0.00        0.00      0.00         0       0.052   667406.62           0.040       767

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
npo-clock-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  4         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  5         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  6         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  7         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  8         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter  9         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 10         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 11         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 12         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 13         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 14         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 15         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 16         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 17         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 18         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 19         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 20         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 21         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
npo-clock-opt optimization Phase 18 Iter 22         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3103 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

npo-clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

npo-clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

npo-clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       0.052   667406.62           0.041       767

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3103 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
npo-clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       0.052   667470.94           0.041       767
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

npo-clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       0.053   628838.19           0.042       767
npo-clock-opt optimization Phase 26 Iter  2         0.00        0.00      0.00         0       0.053   651226.56           0.042       767

npo-clock-opt optimization Phase 27 Iter  1         0.00        0.00    223.59         0       0.053   630588.12           0.043       767
npo-clock-opt optimization Phase 27 Iter  2         0.00        0.00    223.59         0       0.053   630588.12           0.043       767
npo-clock-opt optimization Phase 27 Iter  3         0.00        0.00      0.66         0       0.067   740651.00           0.046       767
npo-clock-opt optimization Phase 27 Iter  4         0.00        0.00      0.23         0       0.067   741082.94           0.046       767

npo-clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.046       767

npo-clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.046       767

npo-clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3103 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2861        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2861
number of references:               331
number of site rows:                 60
number of locations attempted:   138358
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2799 (25794 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            2.869 um ( 0.64 row height)
rms weighted cell displacement:   2.869 um ( 0.64 row height)
max cell displacement:           13.545 um ( 3.02 row height)
avg cell displacement:            2.080 um ( 0.46 row height)
avg weighted cell displacement:   2.080 um ( 0.46 row height)
number of cells moved:             2236
number of large displacements:        3
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2856 (INHDLLX0)
  Input location: (38.36,57.4)
  Legal location: (40.04,70.84)
  Displacement:  13.545 um ( 3.02 row height)
Cell: U2279 (INHDLLX0)
  Input location: (51.8,254.52)
  Legal location: (51.24,241.08)
  Displacement:  13.452 um ( 3.00 row height)
Cell: U2036 (INHDLLX0)
  Input location: (273,263.48)
  Legal location: (273,250.04)
  Displacement:  13.440 um ( 3.00 row height)
Cell: U2275 (INHDLLX2)
  Input location: (59.08,259)
  Legal location: (66.36,250.04)
  Displacement:  11.545 um ( 2.58 row height)
Cell: copt_h_inst_3048 (BUHDLLX0)
  Input location: (74.505,46.2)
  Legal location: (83.72,52.92)
  Displacement:  11.405 um ( 2.55 row height)
Cell: copt_h_inst_3221 (BUHDLLX0)
  Input location: (19.065,274.68)
  Legal location: (17.08,263.48)
  Displacement:  11.375 um ( 2.54 row height)
Cell: optlc_2662 (LOGIC0HD)
  Input location: (56.28,52.92)
  Legal location: (62.44,61.88)
  Displacement:  10.873 um ( 2.43 row height)
Cell: optlc_2654 (LOGIC0HD)
  Input location: (200.76,133.56)
  Legal location: (194.6,124.6)
  Displacement:  10.873 um ( 2.43 row height)
Cell: U2976 (INHDLLX0)
  Input location: (87.64,263.48)
  Legal location: (93.24,254.52)
  Displacement:  10.566 um ( 2.36 row height)
Cell: U3205 (INHDLLX3)
  Input location: (204.68,133.56)
  Legal location: (209.72,142.52)
  Displacement:  10.280 um ( 2.29 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2902 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314391 ohm/um, via_r = 4.834658 ohm/cut, c = 0.139927 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.142018 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2900, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2900, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  2         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  3         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  4         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter  5         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  6         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  7         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  8         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter  9         0.00        0.00      0.00         0       0.067   741082.94           0.046       767
npo-clock-opt optimization Phase 31 Iter 10         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 11         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 12         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 13         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 14         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 15         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 16         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 31 Iter 17         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
npo-clock-opt optimization Phase 31 Iter 18         0.00        0.00      0.00         0       0.067   741082.94           0.047       767

npo-clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.047       767

npo-clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0       0.067   741082.94           0.047       767
Running CCD-wnsh_power_latch_phase2
[36mInformation: CTS will work on the following scenarios. (CTS-101)(B[m
   virtual_scenario     (Mode: virtual_scenario; Corner: virtual_scenario)
   virtual_scenario_bc  (Mode: virtual_scenario_bc; Corner: virtual_scenario_bc)
[36mInformation: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)(B[m
[36mInformation: Clock derating is enabled(B[m

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.power_opt_mode = all

Buffer/Inverter reference list for clock tree synthesis:
   d_cells_hd/BUHDX0
   d_cells_hd/BUHDX12
   d_cells_hd/BUHDX1
   d_cells_hd/BUHDX2
   d_cells_hd/BUHDX3
   d_cells_hd/BUHDX4
   d_cells_hd/BUHDX6
   d_cells_hd/BUHDX8
   d_cells_hd/DLY1HDX0
   d_cells_hd/DLY1HDX1
   d_cells_hd/DLY2HDX0
   d_cells_hd/DLY2HDX1
   d_cells_hd/DLY4HDX0
   d_cells_hd/DLY4HDX1
   d_cells_hd/DLY8HDX0
   d_cells_hd/DLY8HDX1
   d_cells_hdll/BUHDLLX0
   d_cells_hdll/BUHDLLX12
   d_cells_hdll/BUHDLLX1
   d_cells_hdll/BUHDLLX2
   d_cells_hdll/BUHDLLX3
   d_cells_hdll/BUHDLLX4
   d_cells_hdll/BUHDLLX6
   d_cells_hdll/BUHDLLX8
   d_cells_hdll/DLY1HDLLX0
   d_cells_hdll/DLY1HDLLX1
   d_cells_hdll/DLY2HDLLX0
   d_cells_hdll/DLY2HDLLX1
   d_cells_hdll/DLY4HDLLX0
   d_cells_hdll/DLY4HDLLX1
   d_cells_hdll/DLY8HDLLX0
   d_cells_hdll/DLY8HDLLX1
   d_cells_hd/INHDX0
   d_cells_hd/INHDX12
   d_cells_hd/INHDX1
   d_cells_hd/INHDX2
   d_cells_hd/INHDX3
   d_cells_hd/INHDX4
   d_cells_hd/INHDX6
   d_cells_hd/INHDX8
   d_cells_hdll/INHDLLX0
   d_cells_hdll/INHDLLX12
   d_cells_hdll/INHDLLX1
   d_cells_hdll/INHDLLX2
   d_cells_hdll/INHDLLX3
   d_cells_hdll/INHDLLX4
   d_cells_hdll/INHDLLX6
   d_cells_hdll/INHDLLX8

ICG reference list:
   d_cells_hd/LGCNHDX0
   d_cells_hd/LGCNHDX1
   d_cells_hd/LGCNHDX2
   d_cells_hd/LGCNHDX4
   d_cells_hdll/LGCNHDLLX0
   d_cells_hdll/LGCNHDLLX1
   d_cells_hdll/LGCNHDLLX2
   d_cells_hdll/LGCNHDLLX4
   d_cells_hd/LGCPHDX0
   d_cells_hd/LGCPHDX1
   d_cells_hd/LGCPHDX2
   d_cells_hd/LGCPHDX4
   d_cells_hdll/LGCPHDLLX0
   d_cells_hdll/LGCPHDLLX1
   d_cells_hdll/LGCPHDLLX2
   d_cells_hdll/LGCPHDLLX4
   d_cells_hd/LSGCNHDX0
   d_cells_hd/LSGCNHDX1
   d_cells_hd/LSGCNHDX2
   d_cells_hd/LSGCNHDX4
   d_cells_hdll/LSGCNHDLLX0
   d_cells_hdll/LSGCNHDLLX1
   d_cells_hdll/LSGCNHDLLX2
   d_cells_hdll/LSGCNHDLLX4
   d_cells_hd/LSGCPHDX0
   d_cells_hd/LSGCPHDX1
   d_cells_hd/LSGCPHDX2
   d_cells_hd/LSGCPHDX4
   d_cells_hdll/LSGCPHDLLX0
   d_cells_hdll/LSGCPHDLLX1
   d_cells_hdll/LSGCPHDLLX2
   d_cells_hdll/LSGCPHDLLX4
   d_cells_hd/LSOGCNHDX0
   d_cells_hd/LSOGCNHDX1
   d_cells_hd/LSOGCNHDX2
   d_cells_hd/LSOGCNHDX4
   d_cells_hdll/LSOGCNHDLLX0
   d_cells_hdll/LSOGCNHDLLX1
   d_cells_hdll/LSOGCNHDLLX2
   d_cells_hdll/LSOGCNHDLLX4
   d_cells_hd/LSOGCPHDX0
   d_cells_hd/LSOGCPHDX1
   d_cells_hd/LSOGCPHDX2
   d_cells_hd/LSOGCPHDX4
   d_cells_hdll/LSOGCPHDLLX0
   d_cells_hdll/LSOGCPHDLLX1
   d_cells_hdll/LSOGCPHDLLX2
   d_cells_hdll/LSOGCPHDLLX4


register reference list:
   d_cells_hd/DFFHDX0
   d_cells_hd/DFFHDX1
   d_cells_hd/DFFHDX2
   d_cells_hd/DFFHDX4
   d_cells_hdll/DFFHDLLX0
   d_cells_hdll/DFFHDLLX1
   d_cells_hdll/DFFHDLLX2
   d_cells_hdll/DFFHDLLX4
   d_cells_hd/DFFQHDX0
   d_cells_hd/DFFQHDX1
   d_cells_hd/DFFQHDX2
   d_cells_hd/DFFQHDX4
   d_cells_hdll/DFFQHDLLX0
   d_cells_hdll/DFFQHDLLX1
   d_cells_hdll/DFFQHDLLX2
   d_cells_hdll/DFFQHDLLX4
   d_cells_hd/DFFRHDX0
   d_cells_hd/DFFRHDX1
   d_cells_hd/DFFRHDX2
   d_cells_hd/DFFRHDX4
   d_cells_hdll/DFFRHDLLX0
   d_cells_hdll/DFFRHDLLX1
   d_cells_hdll/DFFRHDLLX2
   d_cells_hdll/DFFRHDLLX4
   d_cells_hd/DFFRQHDX0
   d_cells_hd/DFFRQHDX1
   d_cells_hd/DFFRQHDX2
   d_cells_hd/DFFRQHDX4
   d_cells_hdll/DFFRQHDLLX0
   d_cells_hdll/DFFRQHDLLX1
   d_cells_hdll/DFFRQHDLLX2
   d_cells_hdll/DFFRQHDLLX4
   d_cells_hd/DFFRSHDX0
   d_cells_hd/DFFRSHDX1
   d_cells_hd/DFFRSHDX2
   d_cells_hd/DFFRSHDX4
   d_cells_hdll/DFFRSHDLLX0
   d_cells_hdll/DFFRSHDLLX1
   d_cells_hdll/DFFRSHDLLX2
   d_cells_hdll/DFFRSHDLLX4
   d_cells_hd/DFFRSQHDX0
   d_cells_hd/DFFRSQHDX1
   d_cells_hd/DFFRSQHDX2
   d_cells_hd/DFFRSQHDX4
   d_cells_hdll/DFFRSQHDLLX0
   d_cells_hdll/DFFRSQHDLLX1
   d_cells_hdll/DFFRSQHDLLX2
   d_cells_hdll/DFFRSQHDLLX4
   d_cells_hd/DFFSHDX0
   d_cells_hd/DFFSHDX1
   d_cells_hd/DFFSHDX2
   d_cells_hd/DFFSHDX4
   d_cells_hdll/DFFSHDLLX0
   d_cells_hdll/DFFSHDLLX1
   d_cells_hdll/DFFSHDLLX2
   d_cells_hdll/DFFSHDLLX4
   d_cells_hd/DFFSQHDX0
   d_cells_hd/DFFSQHDX1
   d_cells_hd/DFFSQHDX2
   d_cells_hd/DFFSQHDX4
   d_cells_hdll/DFFSQHDLLX0
   d_cells_hdll/DFFSQHDLLX1
   d_cells_hdll/DFFSQHDLLX2
   d_cells_hdll/DFFSQHDLLX4
   d_cells_hd/DFRHDX0
   d_cells_hd/DFRHDX1
   d_cells_hd/DFRHDX2
   d_cells_hd/DFRHDX4
   d_cells_hdll/DFRHDLLX0
   d_cells_hdll/DFRHDLLX1
   d_cells_hdll/DFRHDLLX2
   d_cells_hdll/DFRHDLLX4
   d_cells_hd/DFRQHDX0
   d_cells_hd/DFRQHDX1
   d_cells_hd/DFRQHDX2
   d_cells_hd/DFRQHDX4
   d_cells_hdll/DFRQHDLLX0
   d_cells_hdll/DFRQHDLLX1
   d_cells_hdll/DFRQHDLLX2
   d_cells_hdll/DFRQHDLLX4
   d_cells_hd/DFRRHDX0
   d_cells_hd/DFRRHDX1
   d_cells_hd/DFRRHDX2
   d_cells_hd/DFRRHDX4
   d_cells_hdll/DFRRHDLLX0
   d_cells_hdll/DFRRHDLLX1
   d_cells_hdll/DFRRHDLLX2
   d_cells_hdll/DFRRHDLLX4
   d_cells_hd/DFRRQHDX0
   d_cells_hd/DFRRQHDX1
   d_cells_hd/DFRRQHDX2
   d_cells_hd/DFRRQHDX4
   d_cells_hdll/DFRRQHDLLX0
   d_cells_hdll/DFRRQHDLLX1
   d_cells_hdll/DFRRQHDLLX2
   d_cells_hdll/DFRRQHDLLX4
   d_cells_hd/DFRRSHDX0
   d_cells_hd/DFRRSHDX1
   d_cells_hd/DFRRSHDX2
   d_cells_hd/DFRRSHDX4
   d_cells_hdll/DFRRSHDLLX0
   d_cells_hdll/DFRRSHDLLX1
   d_cells_hdll/DFRRSHDLLX2
   d_cells_hdll/DFRRSHDLLX4
   d_cells_hd/DFRRSQHDX0
   d_cells_hd/DFRRSQHDX1
   d_cells_hd/DFRRSQHDX2
   d_cells_hd/DFRRSQHDX4
   d_cells_hdll/DFRRSQHDLLX0
   d_cells_hdll/DFRRSQHDLLX1
   d_cells_hdll/DFRRSQHDLLX2
   d_cells_hdll/DFRRSQHDLLX4
   d_cells_hd/DFRSHDX0
   d_cells_hd/DFRSHDX1
   d_cells_hd/DFRSHDX2
   d_cells_hd/DFRSHDX4
   d_cells_hdll/DFRSHDLLX0
   d_cells_hdll/DFRSHDLLX1
   d_cells_hdll/DFRSHDLLX2
   d_cells_hdll/DFRSHDLLX4
   d_cells_hd/DFRSQHDX0
   d_cells_hd/DFRSQHDX1
   d_cells_hd/DFRSQHDX2
   d_cells_hd/DFRSQHDX4
   d_cells_hdll/DFRSQHDLLX0
   d_cells_hdll/DFRSQHDLLX1
   d_cells_hdll/DFRSQHDLLX2
   d_cells_hdll/DFRSQHDLLX4
   d_cells_hd/DLHHDX0
   d_cells_hd/DLHHDX1
   d_cells_hd/DLHHDX2
   d_cells_hd/DLHHDX4
   d_cells_hdll/DLHHDLLX0
   d_cells_hdll/DLHHDLLX1
   d_cells_hdll/DLHHDLLX2
   d_cells_hdll/DLHHDLLX4
   d_cells_hd/DLHQHDX0
   d_cells_hd/DLHQHDX1
   d_cells_hd/DLHQHDX2
   d_cells_hd/DLHQHDX4
   d_cells_hdll/DLHQHDLLX0
   d_cells_hdll/DLHQHDLLX1
   d_cells_hdll/DLHQHDLLX2
   d_cells_hdll/DLHQHDLLX4
   d_cells_hd/DLHRHDX0
   d_cells_hd/DLHRHDX1
   d_cells_hd/DLHRHDX2
   d_cells_hd/DLHRHDX4
   d_cells_hdll/DLHRHDLLX0
   d_cells_hdll/DLHRHDLLX1
   d_cells_hdll/DLHRHDLLX2
   d_cells_hdll/DLHRHDLLX4
   d_cells_hd/DLHRQHDX0
   d_cells_hd/DLHRQHDX1
   d_cells_hd/DLHRQHDX2
   d_cells_hd/DLHRQHDX4
   d_cells_hdll/DLHRQHDLLX0
   d_cells_hdll/DLHRQHDLLX1
   d_cells_hdll/DLHRQHDLLX2
   d_cells_hdll/DLHRQHDLLX4
   d_cells_hd/DLHRSHDX0
   d_cells_hd/DLHRSHDX1
   d_cells_hd/DLHRSHDX2
   d_cells_hd/DLHRSHDX4
   d_cells_hdll/DLHRSHDLLX0
   d_cells_hdll/DLHRSHDLLX1
   d_cells_hdll/DLHRSHDLLX2
   d_cells_hdll/DLHRSHDLLX4
   d_cells_hd/DLHRSQHDX0
   d_cells_hd/DLHRSQHDX1
   d_cells_hd/DLHRSQHDX2
   d_cells_hd/DLHRSQHDX4
   d_cells_hdll/DLHRSQHDLLX0
   d_cells_hdll/DLHRSQHDLLX1
   d_cells_hdll/DLHRSQHDLLX2
   d_cells_hdll/DLHRSQHDLLX4
   d_cells_hd/DLHRTHDX1
   d_cells_hdll/DLHRTHDLLX1
   d_cells_hd/DLHSHDX0
   d_cells_hd/DLHSHDX1
   d_cells_hd/DLHSHDX2
   d_cells_hd/DLHSHDX4
   d_cells_hdll/DLHSHDLLX0
   d_cells_hdll/DLHSHDLLX1
   d_cells_hdll/DLHSHDLLX2
   d_cells_hdll/DLHSHDLLX4
   d_cells_hd/DLHSQHDX0
   d_cells_hd/DLHSQHDX1
   d_cells_hd/DLHSQHDX2
   d_cells_hd/DLHSQHDX4
   d_cells_hdll/DLHSQHDLLX0
   d_cells_hdll/DLHSQHDLLX1
   d_cells_hdll/DLHSQHDLLX2
   d_cells_hdll/DLHSQHDLLX4
   d_cells_hd/DLHSTHDX1
   d_cells_hdll/DLHSTHDLLX1
   d_cells_hd/DLHTHDX1
   d_cells_hdll/DLHTHDLLX1
   d_cells_hd/DLLHDX0
   d_cells_hd/DLLHDX1
   d_cells_hd/DLLHDX2
   d_cells_hd/DLLHDX4
   d_cells_hdll/DLLHDLLX0
   d_cells_hdll/DLLHDLLX1
   d_cells_hdll/DLLHDLLX2
   d_cells_hdll/DLLHDLLX4
   d_cells_hd/DLLQHDX0
   d_cells_hd/DLLQHDX1
   d_cells_hd/DLLQHDX2
   d_cells_hd/DLLQHDX4
   d_cells_hdll/DLLQHDLLX0
   d_cells_hdll/DLLQHDLLX1
   d_cells_hdll/DLLQHDLLX2
   d_cells_hdll/DLLQHDLLX4
   d_cells_hd/DLLRHDX0
   d_cells_hd/DLLRHDX1
   d_cells_hd/DLLRHDX2
   d_cells_hd/DLLRHDX4
   d_cells_hdll/DLLRHDLLX0
   d_cells_hdll/DLLRHDLLX1
   d_cells_hdll/DLLRHDLLX2
   d_cells_hdll/DLLRHDLLX4
   d_cells_hd/DLLRQHDX0
   d_cells_hd/DLLRQHDX1
   d_cells_hd/DLLRQHDX2
   d_cells_hd/DLLRQHDX4
   d_cells_hdll/DLLRQHDLLX0
   d_cells_hdll/DLLRQHDLLX1
   d_cells_hdll/DLLRQHDLLX2
   d_cells_hdll/DLLRQHDLLX4
   d_cells_hd/DLLRSHDX0
   d_cells_hd/DLLRSHDX1
   d_cells_hd/DLLRSHDX2
   d_cells_hd/DLLRSHDX4
   d_cells_hdll/DLLRSHDLLX0
   d_cells_hdll/DLLRSHDLLX1
   d_cells_hdll/DLLRSHDLLX2
   d_cells_hdll/DLLRSHDLLX4
   d_cells_hd/DLLRSQHDX0
   d_cells_hd/DLLRSQHDX1
   d_cells_hd/DLLRSQHDX2
   d_cells_hd/DLLRSQHDX4
   d_cells_hdll/DLLRSQHDLLX0
   d_cells_hdll/DLLRSQHDLLX1
   d_cells_hdll/DLLRSQHDLLX2
   d_cells_hdll/DLLRSQHDLLX4
   d_cells_hd/DLLRTHDX1
   d_cells_hdll/DLLRTHDLLX1
   d_cells_hd/DLLSHDX0
   d_cells_hd/DLLSHDX1
   d_cells_hd/DLLSHDX2
   d_cells_hd/DLLSHDX4
   d_cells_hdll/DLLSHDLLX0
   d_cells_hdll/DLLSHDLLX1
   d_cells_hdll/DLLSHDLLX2
   d_cells_hdll/DLLSHDLLX4
   d_cells_hd/DLLSQHDX0
   d_cells_hd/DLLSQHDX1
   d_cells_hd/DLLSQHDX2
   d_cells_hd/DLLSQHDX4
   d_cells_hdll/DLLSQHDLLX0
   d_cells_hdll/DLLSQHDLLX1
   d_cells_hdll/DLLSQHDLLX2
   d_cells_hdll/DLLSQHDLLX4
   d_cells_hd/DLLSTHDX1
   d_cells_hdll/DLLSTHDLLX1
   d_cells_hd/DLLTHDX1
   d_cells_hdll/DLLTHDLLX1
   d_cells_hd/SDFFHDX0
   d_cells_hd/SDFFHDX1
   d_cells_hd/SDFFHDX2
   d_cells_hd/SDFFHDX4
   d_cells_hdll/SDFFHDLLX0
   d_cells_hdll/SDFFHDLLX1
   d_cells_hdll/SDFFHDLLX2
   d_cells_hdll/SDFFHDLLX4
   d_cells_hd/SDFFQHDX0
   d_cells_hd/SDFFQHDX1
   d_cells_hd/SDFFQHDX2
   d_cells_hd/SDFFQHDX4
   d_cells_hdll/SDFFQHDLLX0
   d_cells_hdll/SDFFQHDLLX1
   d_cells_hdll/SDFFQHDLLX2
   d_cells_hdll/SDFFQHDLLX4
   d_cells_hd/SDFFRHDX0
   d_cells_hd/SDFFRHDX1
   d_cells_hd/SDFFRHDX2
   d_cells_hd/SDFFRHDX4
   d_cells_hdll/SDFFRHDLLX0
   d_cells_hdll/SDFFRHDLLX1
   d_cells_hdll/SDFFRHDLLX2
   d_cells_hdll/SDFFRHDLLX4
   d_cells_hd/SDFFRQHDX0
   d_cells_hd/SDFFRQHDX1
   d_cells_hd/SDFFRQHDX2
   d_cells_hd/SDFFRQHDX4
   d_cells_hdll/SDFFRQHDLLX0
   d_cells_hdll/SDFFRQHDLLX1
   d_cells_hdll/SDFFRQHDLLX2
   d_cells_hdll/SDFFRQHDLLX4
   d_cells_hd/SDFFRSHDX0
   d_cells_hd/SDFFRSHDX1
   d_cells_hd/SDFFRSHDX2
   d_cells_hd/SDFFRSHDX4
   d_cells_hdll/SDFFRSHDLLX0
   d_cells_hdll/SDFFRSHDLLX1
   d_cells_hdll/SDFFRSHDLLX2
   d_cells_hdll/SDFFRSHDLLX4
   d_cells_hd/SDFFRSQHDX0
   d_cells_hd/SDFFRSQHDX1
   d_cells_hd/SDFFRSQHDX2
   d_cells_hd/SDFFRSQHDX4
   d_cells_hdll/SDFFRSQHDLLX0
   d_cells_hdll/SDFFRSQHDLLX1
   d_cells_hdll/SDFFRSQHDLLX2
   d_cells_hdll/SDFFRSQHDLLX4
   d_cells_hd/SDFFSHDX0
   d_cells_hd/SDFFSHDX1
   d_cells_hd/SDFFSHDX2
   d_cells_hd/SDFFSHDX4
   d_cells_hdll/SDFFSHDLLX0
   d_cells_hdll/SDFFSHDLLX1
   d_cells_hdll/SDFFSHDLLX2
   d_cells_hdll/SDFFSHDLLX4
   d_cells_hd/SDFFSQHDX0
   d_cells_hd/SDFFSQHDX1
   d_cells_hd/SDFFSQHDX2
   d_cells_hd/SDFFSQHDX4
   d_cells_hdll/SDFFSQHDLLX0
   d_cells_hdll/SDFFSQHDLLX1
   d_cells_hdll/SDFFSQHDLLX2
   d_cells_hdll/SDFFSQHDLLX4
   d_cells_hd/SDFRHDX0
   d_cells_hd/SDFRHDX1
   d_cells_hd/SDFRHDX2
   d_cells_hd/SDFRHDX4
   d_cells_hdll/SDFRHDLLX0
   d_cells_hdll/SDFRHDLLX1
   d_cells_hdll/SDFRHDLLX2
   d_cells_hdll/SDFRHDLLX4
   d_cells_hd/SDFRQHDX0
   d_cells_hd/SDFRQHDX1
   d_cells_hd/SDFRQHDX2
   d_cells_hd/SDFRQHDX4
   d_cells_hdll/SDFRQHDLLX0
   d_cells_hdll/SDFRQHDLLX1
   d_cells_hdll/SDFRQHDLLX2
   d_cells_hdll/SDFRQHDLLX4
   d_cells_hd/SDFRRHDX0
   d_cells_hd/SDFRRHDX1
   d_cells_hd/SDFRRHDX2
   d_cells_hd/SDFRRHDX4
   d_cells_hdll/SDFRRHDLLX0
   d_cells_hdll/SDFRRHDLLX1
   d_cells_hdll/SDFRRHDLLX2
   d_cells_hdll/SDFRRHDLLX4
   d_cells_hd/SDFRRQHDX0
   d_cells_hd/SDFRRQHDX1
   d_cells_hd/SDFRRQHDX2
   d_cells_hd/SDFRRQHDX4
   d_cells_hdll/SDFRRQHDLLX0
   d_cells_hdll/SDFRRQHDLLX1
   d_cells_hdll/SDFRRQHDLLX2
   d_cells_hdll/SDFRRQHDLLX4
   d_cells_hd/SDFRRSHDX0
   d_cells_hd/SDFRRSHDX1
   d_cells_hd/SDFRRSHDX2
   d_cells_hd/SDFRRSHDX4
   d_cells_hdll/SDFRRSHDLLX0
   d_cells_hdll/SDFRRSHDLLX1
   d_cells_hdll/SDFRRSHDLLX2
   d_cells_hdll/SDFRRSHDLLX4
   d_cells_hd/SDFRRSQHDX0
   d_cells_hd/SDFRRSQHDX1
   d_cells_hd/SDFRRSQHDX2
   d_cells_hd/SDFRRSQHDX4
   d_cells_hdll/SDFRRSQHDLLX0
   d_cells_hdll/SDFRRSQHDLLX1
   d_cells_hdll/SDFRRSQHDLLX2
   d_cells_hdll/SDFRRSQHDLLX4
   d_cells_hd/SDFRSHDX0
   d_cells_hd/SDFRSHDX1
   d_cells_hd/SDFRSHDX2
   d_cells_hd/SDFRSHDX4
   d_cells_hdll/SDFRSHDLLX0
   d_cells_hdll/SDFRSHDLLX1
   d_cells_hdll/SDFRSHDLLX2
   d_cells_hdll/SDFRSHDLLX4
   d_cells_hd/SDFRSQHDX0
   d_cells_hd/SDFRSQHDX1
   d_cells_hd/SDFRSQHDX2
   d_cells_hd/SDFRSQHDX4
   d_cells_hdll/SDFRSQHDLLX0
   d_cells_hdll/SDFRSQHDLLX1
   d_cells_hdll/SDFRSQHDLLX2
   d_cells_hdll/SDFRSQHDLLX4

[36mInformation: 'virtual_scenario' is identified as primary corner for initial clock tree building. (CTS-103)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[33mWarning: No clock routing rule is specified. (CTS-038)(B[m

Clock cell spacing rule list:
   No clock cell spacing rule is found.
[36mInformation: Creating classic rule checker.(B[m
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3103 total vias.
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Legalizer's PDC rule check is enabled(B[m
[36mInformation: Legalizer's advanced rule check is enabled(B[m
CCD initialization runtime: cpu 0.142978, elapsed 0.142373, speed up 1.004250.

CCD-Info: App options set by user
   No CCD app option is set.
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 2147), data (VR 2837, GR 0, DR 0); stage = preroute, isPostRoute = FALSE
Total power = 0.610102, Leakage = 0.000741, Internal = 0.408463, Switching = 0.200898

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.610102, Leakage = 0.000741, Internal = 0.408463, Switching = 0.200898

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9405

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.610102, Leakage = 0.000741, Internal = 0.408463, Switching = 0.200898

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9955

-------------------------------------------------


CCD: After SC THS sizedown optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0048

-------------------------------------------------


CCD: After SC THS sizeup optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)

CCD: After SC THS cluster-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0062

-------------------------------------------------


CCD: After SC THS partial-buffer optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.613159, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.220109, TNHS = -0.222505, NHVP = 3

    Scenario virtual_scenario  WNS = 1.613159, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.613159, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.538750, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.220109, TNHS = -0.222505, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.613, TNS = 0.000, NVP = 0, WNHS = -0.220, TNHS = -0.223, NHVP = 3
CCD-QoR: Area: Clock Repeater Area (count) = 245.86 (9), Clock std Cell Area (count) = 2616.68 (62), Flop Area (count) = 29603.84 (595), Latch Area (count) = 0.00 (0)
42,42|40,40|37,37|32,32|27,27|25,25|24,24|21,21|14,14|14,14|13,13|12,12|9,9|10,10|9,9|10,10|9,9|6,6|6,6|6,6|6,6|7,7|6,6|4,4|5,5|4,4|4,4|3,3|3,3|3,3|3,3|3,3|3,3|3,3|3,3|3,3|3,3|2,2|3,3|3,3|3,3|3,3|2,2|3,3|2,2|1,1|2,2|1,1|2,2|
1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|0,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        528
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         58
        # Failed main graph committ          =          1
        # Successful main graph commit      =        469
        # Subgraph evaluation success rate in percent =     0.8902
        # Sg2Main acceptance ratio in percent      =     0.9979
        # NumCTCells changed               =          0

        # Number of cells sized                =        470
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:12s
        # Total elapsed time              = 00h:00m:12s
        # Flow total speed up             =     0.9986
        # Commit CPU time                 = 00h:00m:06s
        # Commit elapsed time             = 00h:00m:06s
        # Commit speed up                 =     0.9976
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9956
        # Filter CPU time                 = 00h:00m:01s
        # Filter elapsed time             = 00h:00m:01s
        # Filter speed up                 =     0.9951
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     1.0007
        # The rest of flow speed up       =     0.9995

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
    Design (setup) WNS = 1.616096, TNS = 0.000000, NVP = 0
    Design (hold) WNHS = -0.031896, TNHS = -0.031896, NHVP = 1

    Scenario virtual_scenario  WNS = 1.616096, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc  WNHS = -0.031896, TNHS = -0.031896, NHVP = 1
    Scenario virtual_scenario
       Path Group **default**  WNS = 1.616096, TNS = 0.000000, NVP = 0
       Path Group clk  WNS = 28.725994, TNS = 0.000000, NVP = 0
    Scenario virtual_scenario_bc
       Path Group clk  WNHS = -0.031896, TNHS = -0.031896, NHVP = 1
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 1.616, TNS = 0.000, NVP = 0, WNHS = -0.032, TNHS = -0.032, NHVP = 1
CCD-QoR: Area: Clock Repeater Area (count) = 190.67 (9), Clock std Cell Area (count) = 2405.94 (62), Flop Area (count) = 31026.33 (595), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.569349, Leakage = 0.000653, Internal = 0.379193, Switching = 0.189503
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 14.519794, elapsed 14.539492, speed up 0.998645.
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 63 total shapes.
Layer MET2: cached 0 shapes out of 719 total shapes.
Cached 122 vias out of 3103 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2861        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2861
number of references:               337
number of site rows:                 60
number of locations attempted:    82277
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2799 (26361 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            1.413 um ( 0.32 row height)
rms weighted cell displacement:   1.413 um ( 0.32 row height)
max cell displacement:           18.137 um ( 4.05 row height)
avg cell displacement:            0.801 um ( 0.18 row height)
avg weighted cell displacement:   0.801 um ( 0.18 row height)
number of cells moved:             1475
number of large displacements:        4
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2853 (INHDLLX0)
  Input location: (35.56,48.44)
  Legal location: (32.76,30.52)
  Displacement:  18.137 um ( 4.05 row height)
Cell: U3437 (INHDLLX0)
  Input location: (126.28,272.44)
  Legal location: (142.52,272.44)
  Displacement:  16.240 um ( 3.62 row height)
Cell: U2068 (INHDLLX0)
  Input location: (63,263.48)
  Legal location: (67.48,250.04)
  Displacement:  14.167 um ( 3.16 row height)
Cell: U2858 (INHDLLX0)
  Input location: (39.48,39.48)
  Legal location: (38.36,26.04)
  Displacement:  13.487 um ( 3.01 row height)
Cell: U1924 (INHDLLX0)
  Input location: (193.48,160.44)
  Legal location: (197.96,169.4)
  Displacement:  10.018 um ( 2.24 row height)
Cell: U3438 (NO2HDLLX0)
  Input location: (124.04,263.48)
  Legal location: (128.52,254.52)
  Displacement:  10.018 um ( 2.24 row height)
Cell: U2955 (INHDLLX0)
  Input location: (165.48,120.12)
  Legal location: (168.28,111.16)
  Displacement:   9.387 um ( 2.10 row height)
Cell: U2574 (INHDLLX0)
  Input location: (35.56,84.28)
  Legal location: (33.32,93.24)
  Displacement:   9.236 um ( 2.06 row height)
Cell: U2944 (INHDLLX0)
  Input location: (210.28,155.96)
  Legal location: (208.6,147)
  Displacement:   9.116 um ( 2.03 row height)
Cell: U3512 (INHDLLX0)
  Input location: (81.48,84.28)
  Legal location: (83.16,75.32)
  Displacement:   9.116 um ( 2.03 row height)

 CCD using TA only patch routing
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   76  Proc 1877 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   76  Alloctr   76  Proc 1877 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2902
Number of nets to route  = 63
60 nets are partially connected,
 of which 60 are detail routed and 0 are global routed.
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   77  Alloctr   77  Proc 1877 
Average gCell capacity  1.42     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   78  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   78  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  110  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 655.36
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 229.88
Initial. Layer MET3 wire length = 425.48
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 413
Initial. Via VIA12D_R count = 223
Initial. Via VIA23D_R count = 189
Initial. Via VIA34D_R count = 1
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 655.36
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 229.88
phase1. Layer MET3 wire length = 425.48
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 413
phase1. Via VIA12D_R count = 223
phase1. Via VIA23D_R count = 189
phase1. Via VIA34D_R count = 1
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 655.36
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 229.88
phase2. Layer MET3 wire length = 425.48
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 413
phase2. Via VIA12D_R count = 223
phase2. Via VIA23D_R count = 189
phase2. Via VIA34D_R count = 1
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   =  3.24 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  3.16 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1877 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1877 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   72  Alloctr   72  Proc 1877 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 69 of 1197


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   73  Alloctr   73  Proc 1877 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   73  Alloctr   73  Proc 1877 

Number of wires with overlap after iteration 1 = 44 of 806


Wire length and via report:
---------------------------
Number of MET1 wires: 98                  : 0
Number of MET2 wires: 314                VIA12D_R: 671
Number of MET3 wires: 393                VIA23D_R: 562
Number of MET4 wires: 1                  VIA34D_R: 1
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 806               vias: 1234

Total MET1 wire length: 50.2
Total MET2 wire length: 406.8
Total MET3 wire length: 826.0
Total MET4 wire length: 0.3
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 1283.3

Longest MET1 wire length: 1.8
Longest MET2 wire length: 17.9
Longest MET3 wire length: 14.6
Longest MET4 wire length: 0.3
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1877 
Skip detail route
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
Done with CCD-wnsh_power_latch_phase2
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2902 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (126000 126000) (2830800 2814000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314358 ohm/um, via_r = 4.834608 ohm/cut, c = 0.140088 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.142101 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2900, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2900, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
npo-clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  3         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  4         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter  5         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  6         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  7         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  8         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter  9         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 10         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 11         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 12         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 13         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 14         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 15         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 16         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 34 Iter 17         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 34 Iter 18         0.00        0.00      0.00         0       0.069   653392.50           0.053       767

npo-clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 35 Iter  3         0.00        0.00      0.00         0       0.069   653392.50           0.053       767

npo-clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0       0.069   653392.50           0.053       767
npo-clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0       0.069   653392.50           0.054       767

npo-clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       0.069   653392.50           0.054       767

npo-clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       0.066   628710.81           0.054       767
npo-clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         0       0.066   628710.81           0.054       767
npo-clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         0       0.066   628793.00           0.054       767
npo-clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         0       0.066   628793.00           0.054       767

npo-clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       0.066   628793.00           0.054       767
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 161 total shapes.
Layer MET2: cached 0 shapes out of 793 total shapes.
Cached 122 vias out of 3704 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2662        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2662
number of references:               335
number of site rows:                 60
number of locations attempted:    43448
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2600 (25169 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.049 um ( 0.01 row height)
rms weighted cell displacement:   0.049 um ( 0.01 row height)
max cell displacement:            0.560 um ( 0.12 row height)
avg cell displacement:            0.004 um ( 0.00 row height)
avg weighted cell displacement:   0.004 um ( 0.00 row height)
number of cells moved:               25
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_h_inst_3256 (DLY4HDLLX0)
  Input location: (84.28,111.16)
  Legal location: (84.84,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_3174 (DLY4HDLLX0)
  Input location: (77.56,111.16)
  Legal location: (78.12,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_2928 (DLY4HDLLX0)
  Input location: (69.16,111.16)
  Legal location: (68.6,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: copt_h_inst_2936 (DLY1HDLLX0)
  Input location: (91,111.16)
  Legal location: (91.56,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2300 (AN22HDLLX0)
  Input location: (47.32,111.16)
  Legal location: (46.76,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][1] (DFRQHDLLX0)
  Input location: (26.6,111.16)
  Legal location: (26.04,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0][3] (DFRQHDLLX0)
  Input location: (14.84,111.16)
  Legal location: (14.28,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: iso14443a_inst/part3/initialisation_inst/tx_append_crc_reg (DFRQHDLLX0)
  Input location: (95.48,111.16)
  Legal location: (96.04,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2805 (AN22HDLLX2)
  Input location: (63,111.16)
  Legal location: (62.44,111.16)
  Displacement:   0.560 um ( 0.12 row height)
Cell: U2247 (INHDLLX0)
  Input location: (43.96,111.16)
  Legal location: (43.4,111.16)
  Displacement:   0.560 um ( 0.12 row height)

[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
[36mInformation: Design design has 2703 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314425 ohm/um, via_r = 4.834707 ohm/cut, c = 0.139768 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141935 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2701, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2701, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0       0.066   628793.00           0.054       767

npo-clock-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0       0.066   628793.00           0.054       767
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   75  Alloctr   76  Proc 1877 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.export_soft_congestion_maps                      :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   76  Alloctr   76  Proc 1877 
Net statistics:
Total number of nets     = 2703
Number of nets to route  = 63
2 nets are partially connected,
 of which 2 are detail routed and 0 are global routed.
63 nets are fully connected,
 of which 63 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   76  Alloctr   77  Proc 1877 
Average gCell capacity  1.53     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   77  Alloctr   78  Proc 1877 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   78  Proc 1877 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  109  Alloctr  110  Proc 1877 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12D_R count = 0
Initial. Via VIA23D_R count = 0
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12D_R count = 0
phase1. Via VIA23D_R count = 0
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12D_R count = 0
phase2. Via VIA23D_R count = 0
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  109  Alloctr  110  Proc 1877 

Congestion utilization per direction:
Average vertical track utilization   =  3.12 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  3.18 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1877 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  109  Alloctr  109  Proc 1877 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  107  Alloctr  108  Proc 1877 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   71  Alloctr   72  Proc 1877 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 0 of 4


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   72  Alloctr   73  Proc 1877 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   72  Alloctr   73  Proc 1877 

Number of wires with overlap after iteration 1 = 0 of 2


Wire length and via report:
---------------------------
Number of MET1 wires: 2                   : 0
Number of MET2 wires: 0                  VIA12D_R: 0
Number of MET3 wires: 0                  VIA23D_R: 0
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 2                 vias: 0

Total MET1 wire length: 0.8
Total MET2 wire length: 0.0
Total MET3 wire length: 0.0
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 0.8

Longest MET1 wire length: 0.5
Longest MET2 wire length: 0.0
Longest MET3 wire length: 0.0
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   71  Alloctr   72  Proc 1877 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   76  Proc 1877 
Total number of nets = 2703, of which 0 are not extracted
Total number of open nets = 2638, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   17
Routed  2/49 Partitions, Violations =   1
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   0
Routed  8/49 Partitions, Violations =   0
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  7
Routed  20/49 Partitions, Violations =  10
Routed  21/49 Partitions, Violations =  10
Routed  22/49 Partitions, Violations =  10
Routed  23/49 Partitions, Violations =  10
Routed  24/49 Partitions, Violations =  10
Routed  25/49 Partitions, Violations =  3
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  2
Routed  32/49 Partitions, Violations =  2
Routed  33/49 Partitions, Violations =  2
Routed  34/49 Partitions, Violations =  2
Routed  35/49 Partitions, Violations =  2
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    2 
[Iter 0] Total (MB): Used   91  Alloctr   92  Proc 1880 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR] Total (MB): Used   71  Alloctr   72  Proc 1880 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    2 
[DR: Done] Total (MB): Used   71  Alloctr   72  Proc 1880 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    11016 micron
Total Number of Contacts =             2239
Total Number of Wires =                1816
Total Number of PtConns =              561
Total Number of Routed Wires =       1816
Total Routed Wire Length =           10796 micron
Total Number of Routed Contacts =       2239
        Layer     MET1 :          5 micron
        Layer     MET2 :        992 micron
        Layer     MET3 :       5131 micron
        Layer     MET4 :       4821 micron
        Layer    METTP :         67 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :         13
        Via   VIA34D_R :        687
        Via   VIA23D_R :        818
        Via   VIA12D_R :        546
        Via   VIA12D_A :        175

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 

Total number of nets = 2703
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_cts.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_cts.design
Done building search trees for block dlib:design/pnr_cts.design (time 0s)
[36mInformation: Design design has 2703 nets, 0 global routed, 63 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is CTO for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
[36mInformation: Design Average RC for design design  (NEX-011)(B[m
[36mInformation: r = 0.314425 ohm/um, via_r = 4.834707 ohm/cut, c = 0.139768 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)(B[m
[36mInformation: r = 0.364315 ohm/um, via_r = 4.351588 ohm/cut, c = 0.141935 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2701, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 2701, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

npo-clock-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0       0.066   628793.00           0.055       770
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00        0.00      0.00         0       0.066   628793.00           0.055       770
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050065962  3.179587377745  5.567261154587  2.894454387461  6.565921217863  9.017937505874  3.160311131183  9.868505906882  6.078340164085  2.744208341123  8.318159704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429461278  0.968774223925  6.613137123294  4.146578793224  7.876358918112  2.191135103696  0.929475472244  2.705214840812  3.840677264440  3.750206053169  7.663492942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.390177739494  5.862775138653  7.173011585364  9.669819999761  7.591421447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072308146  1.226292586485  7.050407894780  2.403928173631  6.139852544054  4.100210066110  1.230458197305  4.575812050094  5.624095008820  7.826857253678  4.759177518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.442781430857  9.589638866787  2.041944587119  3.921160867338  0.650422782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.663833873974  8.249539191598  3.504097905451  1.682716012888  7.173477818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.605747636871  1.012111966550  5.811736466269  5.826730883342  4.349327392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.860548804018  1.260480975247  0.417987113533  1.833872465081  6.448591837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.517514316497  2.305688125662  0.754802830179  1.961421411696  2.781347441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.365650750119  7.457878129140  1.902044724529  5.623407259547  7.269307108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.243917336918  7.545581961542  0.000570117956  5.833784556721  4.754521389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.287966590218  4.024799237289  9.406886896875  2.789964661318  0.723238514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.012457602738  7.972230926221  5.095014859611  1.512371470128  7.396836820513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622772850  4.385386437371  9.999718359148  7.347087763210  6.393266767907  8.063326983131  4.244370749380  5.812008246044  2.343756922627  0.037326705045  0.494724340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.594314290667  6.657099831784  4.022612851365  6.796621502757  0.618506711981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.505760248514  9.249532123057  4.051818709534  5.907689219704  1.709556191590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.693392778496  9.537887375931  6.656489109097  9.409795558072  6.136937213139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.748841075001  9.146708606481  1.286810602201  9.569284260313  2.585888602480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.186008239980  5.311866839115  7.270339130810  7.178452560747  1.109929951474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.605593714520  9.203644419003  1.495334546745  7.734047317127  4.721465081592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103155175  7.924541811346  7.259594926936  3.008696336740  3.103784709364  1.515702741133  6.119424406924  6.971830045112  5.921204280218  9.647382389440  1.463876553161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505022513  3.317956505856  4.556721575458  7.289445438746  1.656592121786  3.901793750587  4.384565273743  3.982075716381  1.607098496408  5.274478134112  3.831855660490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.060471607859  4.276746600784  1.384221106444  0.375078905316  9.766389984229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.307541833574  4.582492739568  2.717565538536  4.966939299976  1.759182834708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.191579041615  5.453706421702  3.562663980882  0.782633025367  8.475957441826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.712702375960  7.954188002371  6.204358838711  9.392164386733  8.065082968234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.434817519272  4.820178135852  7.350663170545  1.168229901288  8.717387471851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665096  2.309097940349  5.558072713699  3.113139776351  0.072170962525  4.751594741769  0.029261470937  1.107557145757  3.581337066626  9.582621388334  2.434972429243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.245741597751  8.122384046626  0.041952131353  3.183335546508  1.644899873718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.110448148999  7.236804861668  5.075644603017  9.196190441169  6.278174434141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.395220269861  9.741023861016  3.190468892452  9.562398025954  7.726970400869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592578  7.480218964108  2.389440246383  2.453161041934  2.160515565780  3.817373024796  3.980598758691  8.750594594475  5.000291531795  6.583306855672  1.475492828944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160151  2.396408527812  0.834112483181  1.560490796992  2.502608324646  2.395006413823  7.084993674021  8.408415321049  2.940822109687  5.278924866131  8.072363541465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.367440004023  8.793269992287  4.509745905961  1.151265547012  8.739623372051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.480632318788  0.587246724269  7.234519112262  7.003760070504  5.049412124039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.215636763816  7.661745883733  7.402405705136  5.679690550275  7.061890361198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620486  2.738711939206  6.086733006504  8.868234594724  5.890240933684  8.439499448971  1.116771368601  4.920999112960  0.405325390953  4.590796321970  4.170995309159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735017  7.070545116812  1.601288071734  3.371851099395  6.270837336178  5.277268389467  7.225534511699  6.959724637158  4.665882430909  7.940907955807  2.613633411313

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0008     0.0010      2
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0 628793.000
    2   *        -          -        -      -   0.0008     0.0010      2        -          -        -     99.386
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0008     0.0010      2        0     0.0000        0 628793.000     65549.93       2662        384        441
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0008     0.0010      2        0        0 628793.000     65549.93       2662

npo-clock-opt command complete                CPU:   196 s (  0.05 hr )  ELAPSE:   198 s (  0.05 hr )  MEM-PEAK:   770 MB
npo-clock-opt command statistics  CPU=81 sec (0.02 hr) ELAPSED=82 sec (0.02 hr) MEM-PEAK=0.752 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:10 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2662/2662
Ground net VSS                2662/2662
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 8 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   91  Alloctr   92  Proc 1880 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    11016 micron
Total Number of Contacts =             2239
Total Number of Wires =                1816
Total Number of PtConns =              561
Total Number of Routed Wires =       1816
Total Routed Wire Length =           10796 micron
Total Number of Routed Contacts =       2239
        Layer     MET1 :          5 micron
        Layer     MET2 :        992 micron
        Layer     MET3 :       5131 micron
        Layer     MET4 :       4821 micron
        Layer    METTP :         67 micron
        Layer   METTPL :          0 micron
        Via   VIA4TD_R :         13
        Via   VIA34D_R :        687
        Via   VIA23D_R :        818
        Via   VIA12D_R :        546
        Via   VIA12D_A :        175

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2239 vias)
 
    Layer VIA1       =  0.00% (0      / 721     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (721     vias)
    Layer VIA2       =  0.00% (0      / 818     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (818     vias)
    Layer VIA3       =  0.00% (0      / 687     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (687     vias)
    Layer VIATP      =  0.00% (0      / 13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (13      vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:10 2022
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner virtual_scenario ====
=======================================================

============================================ Summary Table for Corner virtual_scenario =============================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario, Scenario: virtual_scenario
clk                                     M,D       595      5        9    190.67   2405.94      3.49      1.62         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        595      5        9    190.67   2405.94      3.49      1.62         0         0


Warning: The scenario virtual_scenario_bc has max transition DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
Warning: The scenario virtual_scenario_bc has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
==========================================================
==== Summary Reporting for Corner virtual_scenario_bc ====
==========================================================

=========================================== Summary Table for Corner virtual_scenario_bc ===========================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: virtual_scenario_bc, Scenario: virtual_scenario_bc
clk                                     M,D       595      5        9    190.67   2405.94      1.39      0.65         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        595      5        9    190.67   2405.94      1.39      0.65         0         0


****************************************
Report : clock timing
        -type summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:10 2022
****************************************

  Mode: virtual_scenario
  Clock: clk
                                                                                 Corner
------------------------------------------------------------------------------------------
  Maximum setup launch latency:
      adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/C
                                                               3.49       rp-+   virtual_scenario

  Minimum setup capture latency:
      reset_synchroniser/shift_reg_reg[0]/C                    1.31       rp-+   virtual_scenario

  Minimum hold launch latency:
      reset_synchroniser/shift_reg_reg[0]/C                    1.31       rp-+   virtual_scenario

  Maximum hold capture latency:
      adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/C
                                                               3.49       rp-+   virtual_scenario

  Maximum active transition:
      iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[2][5]/C
                                                               2.40       rp-+   virtual_scenario

  Minimum active transition:
      iso14443a_inst/part4/rx_count_reg[0]/C                   0.15       rp-+   virtual_scenario

  Maximum setup skew:
      adapter_inst/signal_control_inst/cached_auto_read_timing2_reg[13]/C rp-+   virtual_scenario
      adapter_inst/signal_control_inst/state_reg[2]/C          2.17       rp-+   virtual_scenario

  Maximum hold skew:
      adapter_inst/signal_control_inst/signals_reg[sens_config][0]/C      rp-+   virtual_scenario
      adapter_inst/signal_control_inst/new_signals_reg[sens_config][0]/C
                                                               2.12       rp-+   virtual_scenario


****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:10 2022
****************************************

   late_timing
   -----------

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
iso14443a_inst/part3/initialisation_inst/rx_count_reg[1]/D (DFRRQHDX0)
                                   1.28 r         1.28           0.00    -0.00   clk      virtual_scenario_bc
adapter_inst/signal_control_inst/starts_adc_read_reg/D (DFRQHDLLX0)
                                   1.92 r         1.92           0.00    -0.00   clk      virtual_scenario_bc

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   n2095                        0.17           0.13           0.04  (MET)      

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: virtual_scenario_bc Corner: virtual_scenario_bc
   Scenario: virtual_scenario_bc
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
Saving all libraries...
Information: Saving block 'dlib:design/pnr_cts.design'
Information: Saving 'dlib:design/pnr_cts.design' to 'dlib:design/pnr_route.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_route.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mRouting(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_route.design
Design 'radiation_sensor_digital_top' was successfully linked.
Scenario virtual_scenario (mode virtual_scenario corner virtual_scenario) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario virtual_scenario_bc (mode virtual_scenario_bc corner virtual_scenario_bc) is active for hold/leakage_power/dynamic_power/min_capacitance analysis.

Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
check_design -ems_database logs/check_design.pre_route_stage -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : radiation_sensor_digital_top
 Version: P-2019.03
 Date   : Thu Mar 10 17:46:11 2022
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'design_extraction'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  TCK-001      Warn   172        The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   72         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 245 EMS messages : 0 errors, 244 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  PVT-032             2          Corner %s: no PVT mismatches.
  ZRT-026             2          Layer %s pitch %.3f may be too small: wire/via-down %.3f, wire/v...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

[36mInformation: EMS database is saved to file 'logs/check_design.pre_route_stage.ems'.(B[m
[36mInformation: Non-EMS messages are saved into file 'check_design2022Mar10174611.log'.(B[m
1

Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 656

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

End of check_routability
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 1880 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   78  Alloctr   78  Proc 1880 
Net statistics:
Total number of nets     = 2703
Number of nets to route  = 2638
65 nets are fully connected,
 of which 65 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   79  Proc 1880 
Average gCell capacity  1.53     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 1880 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   80  Proc 1880 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  111  Alloctr  112  Proc 1880 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
Initial. Routing result:
Initial. Both Dirs: Overflow =   178 Max = 7 GRCs =   203 (2.33%)
Initial. H routing: Overflow =    20 Max = 2 (GRCs =  1) GRCs =    33 (0.76%)
Initial. V routing: Overflow =   158 Max = 7 (GRCs =  1) GRCs =   170 (3.90%)
Initial. MET1       Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.21%)
Initial. MET2       Overflow =   157 Max = 7 (GRCs =  1) GRCs =   169 (3.88%)
Initial. MET3       Overflow =    11 Max = 2 (GRCs =  1) GRCs =    24 (0.55%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 71437.88
Initial. Layer MET1 wire length = 714.75
Initial. Layer MET2 wire length = 27379.08
Initial. Layer MET3 wire length = 33130.97
Initial. Layer MET4 wire length = 9748.31
Initial. Layer METTP wire length = 464.76
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 14808
Initial. Via VIA12D_R count = 7500
Initial. Via VIA23D_R count = 6465
Initial. Via VIA34D_R count = 827
Initial. Via VIA4TD_R count = 16
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
phase1. Routing result:
phase1. Both Dirs: Overflow =   135 Max = 7 GRCs =   116 (1.33%)
phase1. H routing: Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase1. V routing: Overflow =   129 Max = 7 (GRCs =  1) GRCs =   109 (2.50%)
phase1. MET1       Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase1. MET2       Overflow =   129 Max = 7 (GRCs =  1) GRCs =   109 (2.50%)
phase1. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 71504.68
phase1. Layer MET1 wire length = 715.82
phase1. Layer MET2 wire length = 26368.44
phase1. Layer MET3 wire length = 32931.54
phase1. Layer MET4 wire length = 10819.97
phase1. Layer METTP wire length = 668.92
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 14962
phase1. Via VIA12D_R count = 7497
phase1. Via VIA23D_R count = 6492
phase1. Via VIA34D_R count = 938
phase1. Via VIA4TD_R count = 35
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
phase2. Routing result:
phase2. Both Dirs: Overflow =    25 Max = 3 GRCs =    20 (0.23%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase2. V routing: Overflow =    21 Max = 3 (GRCs =  5) GRCs =    15 (0.34%)
phase2. MET1       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase2. MET2       Overflow =    21 Max = 3 (GRCs =  5) GRCs =    15 (0.34%)
phase2. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 71506.36
phase2. Layer MET1 wire length = 709.75
phase2. Layer MET2 wire length = 26368.44
phase2. Layer MET3 wire length = 32939.29
phase2. Layer MET4 wire length = 10819.97
phase2. Layer METTP wire length = 668.92
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 14960
phase2. Via VIA12D_R count = 7495
phase2. Via VIA23D_R count = 6492
phase2. Via VIA34D_R count = 938
phase2. Via VIA4TD_R count = 35
phase2. Via VIAT6L_R count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
phase3. Routing result:
phase3. Both Dirs: Overflow =    25 Max = 3 GRCs =    20 (0.23%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase3. V routing: Overflow =    21 Max = 3 (GRCs =  5) GRCs =    15 (0.34%)
phase3. MET1       Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase3. MET2       Overflow =    21 Max = 3 (GRCs =  5) GRCs =    15 (0.34%)
phase3. MET3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MET4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTP      Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 71506.36
phase3. Layer MET1 wire length = 709.75
phase3. Layer MET2 wire length = 26368.44
phase3. Layer MET3 wire length = 32939.29
phase3. Layer MET4 wire length = 10819.97
phase3. Layer METTP wire length = 668.92
phase3. Layer METTPL wire length = 0.00
phase3. Total Number of Contacts = 14960
phase3. Via VIA12D_R count = 7495
phase3. Via VIA23D_R count = 6492
phase3. Via VIA34D_R count = 938
phase3. Via VIA4TD_R count = 35
phase3. Via VIAT6L_R count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 

Congestion utilization per direction:
Average vertical track utilization   = 24.08 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 23.33 %
Peak    horizontal track utilization = 87.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  113  Proc 1880 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   34  Alloctr   34  Proc    0 
[GR: Done] Total (MB): Used  112  Alloctr  113  Proc 1880 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Global Routing] Total (MB): Used  110  Alloctr  111  Proc 1880 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   75  Alloctr   76  Proc 1880 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 5347 of 19912


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   76  Alloctr   77  Proc 1880 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   76  Alloctr   77  Proc 1880 

Number of wires with overlap after iteration 1 = 1670 of 14495


Wire length and via report:
---------------------------
Number of MET1 wires: 644                 : 0
Number of MET2 wires: 8131               VIA12D_R: 8044
Number of MET3 wires: 5148               VIA23D_R: 8185
Number of MET4 wires: 552                VIA34D_R: 1001
Number of METTP wires: 20                VIA4TD_R: 37
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 14495             vias: 17267

Total MET1 wire length: 701.9
Total MET2 wire length: 27345.5
Total MET3 wire length: 34758.5
Total MET4 wire length: 10494.0
Total METTP wire length: 663.6
Total METTPL wire length: 0.0
Total wire length: 73963.5

Longest MET1 wire length: 20.2
Longest MET2 wire length: 99.7
Longest MET3 wire length: 123.2
Longest MET4 wire length: 185.4
Longest METTP wire length: 113.7
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   75  Alloctr   76  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   79  Alloctr   80  Proc 1880 
Total number of nets = 2703, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   1
Routed  2/49 Partitions, Violations =   4
Routed  3/49 Partitions, Violations =   3
Routed  4/49 Partitions, Violations =   4
Routed  5/49 Partitions, Violations =   4
Routed  6/49 Partitions, Violations =   4
Routed  7/49 Partitions, Violations =   9
Routed  8/49 Partitions, Violations =   6
Routed  9/49 Partitions, Violations =   10
Routed  10/49 Partitions, Violations =  14
Routed  11/49 Partitions, Violations =  14
Routed  12/49 Partitions, Violations =  15
Routed  13/49 Partitions, Violations =  12
Routed  14/49 Partitions, Violations =  7
Routed  15/49 Partitions, Violations =  15
Routed  16/49 Partitions, Violations =  9
Routed  17/49 Partitions, Violations =  12
Routed  18/49 Partitions, Violations =  18
Routed  19/49 Partitions, Violations =  29
Routed  20/49 Partitions, Violations =  33
Routed  21/49 Partitions, Violations =  53
Routed  22/49 Partitions, Violations =  53
Routed  23/49 Partitions, Violations =  56
Routed  24/49 Partitions, Violations =  60
Routed  25/49 Partitions, Violations =  49
Routed  26/49 Partitions, Violations =  43
Routed  27/49 Partitions, Violations =  24
Routed  28/49 Partitions, Violations =  24
Routed  29/49 Partitions, Violations =  24
Routed  30/49 Partitions, Violations =  14
Routed  31/49 Partitions, Violations =  14
Routed  32/49 Partitions, Violations =  16
Routed  33/49 Partitions, Violations =  21
Routed  34/49 Partitions, Violations =  25
Routed  35/49 Partitions, Violations =  25
Routed  36/49 Partitions, Violations =  22
Routed  37/49 Partitions, Violations =  26
Routed  38/49 Partitions, Violations =  19
Routed  39/49 Partitions, Violations =  11
Routed  40/49 Partitions, Violations =  10
Routed  41/49 Partitions, Violations =  5
Routed  42/49 Partitions, Violations =  10
Routed  43/49 Partitions, Violations =  9
Routed  44/49 Partitions, Violations =  9
Routed  45/49 Partitions, Violations =  7
Routed  46/49 Partitions, Violations =  3
Routed  47/49 Partitions, Violations =  3
Routed  48/49 Partitions, Violations =  3
Routed  49/49 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        @@@@ Total number of instance ports with antenna violations =   50

        Less than minimum area : 2
        Internal-only types : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 1880 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/15 Partitions, Violations =   3
Routed  2/15 Partitions, Violations =   3
Routed  3/15 Partitions, Violations =   3
Routed  4/15 Partitions, Violations =   15
Routed  5/15 Partitions, Violations =   15
Routed  6/15 Partitions, Violations =   15
Routed  7/15 Partitions, Violations =   15
Routed  8/15 Partitions, Violations =   15
Routed  9/15 Partitions, Violations =   15
Routed  10/15 Partitions, Violations =  15
Routed  11/15 Partitions, Violations =  15
Routed  12/15 Partitions, Violations =  15
Routed  13/15 Partitions, Violations =  14
Routed  14/15 Partitions, Violations =  13
Routed  15/15 Partitions, Violations =  12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        @@@@ Total number of instance ports with antenna violations =   4

        Internal-only types : 12

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 1880 

End DR iteration 1 with 15 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   1


[Iter 2] Elapsed real time: 0:00:03 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 2] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 1880 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Less than minimum area : 1

[Iter 3] Elapsed real time: 0:00:03 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 3] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 1880 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 4] Elapsed real time: 0:00:03 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 4] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 4] Total (MB): Used   95  Alloctr   96  Proc 1880 

End DR iteration 4 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   75  Alloctr   76  Proc 1880 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 1880 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85814 micron
Total Number of Contacts =             19293
Total Number of Wires =                16361
Total Number of PtConns =              2737
Total Number of Routed Wires =       16361
Total Routed Wire Length =           84756 micron
Total Number of Routed Contacts =       19293
        Layer          MET1 :       1164 micron
        Layer          MET2 :      28368 micron
        Layer          MET3 :      39417 micron
        Layer          MET4 :      15903 micron
        Layer         METTP :        961 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8761
        Via        VIA12D_R :       4026
        Via   VIA12D_R(rot) :         39
        Via        VIA12D_A :       4451
        Via   VIA12D_A(rot) :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2703
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   96  Proc 1880 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   78  Alloctr   78  Proc    0 
[Dr init] Total (MB): Used   79  Alloctr   80  Proc 1880 
Total number of nets = 2703, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Routing in incremental mode, starting from iteration 5

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   74  Alloctr   74  Proc    0 
[DR] Total (MB): Used   75  Alloctr   76  Proc 1880 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   74  Alloctr   74  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 1880 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85815 micron
Total Number of Contacts =             19293
Total Number of Wires =                16360
Total Number of PtConns =              2737
Total Number of Routed Wires =       16360
Total Routed Wire Length =           84757 micron
Total Number of Routed Contacts =       19293
        Layer          MET1 :       1165 micron
        Layer          MET2 :      28368 micron
        Layer          MET3 :      39417 micron
        Layer          MET4 :      15903 micron
        Layer         METTP :        961 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1873
        Via        VIA23D_R :       8761
        Via        VIA12D_R :       4026
        Via   VIA12D_R(rot) :         39
        Via        VIA12D_A :       4451
        Via   VIA12D_A(rot) :         10

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19293 vias)
 
    Layer VIA1       =  0.00% (0      / 8526    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8526    vias)
    Layer VIA2       =  0.00% (0      / 8761    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8761    vias)
    Layer VIA3       =  0.00% (0      / 1873    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1873    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2703
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...

Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
Route-opt command begin                   CPU:   206 s (  0.06 hr )  ELAPSE:   208 s (  0.06 hr )  MEM-PEAK:   770 MB
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
[36mInformation: Design design has 2703 nets, 0 global routed, 2701 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2701 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2701, routed nets = 2701, across physical hierarchy nets = 0, parasitics cached nets = 2701, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************

Route-opt timing update complete          CPU:   207 s (  0.06 hr )  ELAPSE:   209 s (  0.06 hr )  MEM-PEAK:   770 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0212     0.0519      5
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 610692.875
    2   *        -          -        -      -   0.0212     0.0519      5        -        -    100.191
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0212     0.0519      5        0        0 610692.875     65549.93       2662
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0212     0.0519      5        0        0 610692.875     65549.93       2662
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
Route-opt initialization complete         CPU:   211 s (  0.06 hr )  ELAPSE:   213 s (  0.06 hr )  MEM-PEAK:   770 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)

Route-opt optimization Phase 1 Iter  1          0.00        0.00      0.06         -       0.066   610692.88           0.059       770

Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.065   610260.94           0.059       770

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.065   610260.94           0.059       770
Route-opt optimization Phase 3 Iter  2          0.00        0.00      0.00         0       0.065   610260.94           0.059       770
Route-opt optimization Phase 3 Iter  3          0.00        0.00      0.00         0       0.065   610260.94           0.059       770
Route-opt optimization Phase 3 Iter  4          0.00        0.00      0.00         0       0.065   610260.94           0.060       770
Route-opt optimization Phase 3 Iter  5          0.00        0.00      0.00         0       0.065   610260.94           0.060       770
Route-opt optimization Phase 3 Iter  6          0.00        0.00      0.00         0       0.065   610260.94           0.060       770
Route-opt optimization Phase 3 Iter  7          0.00        0.00      0.00         0       0.065   610260.94           0.060       770

INFO: Enable clock_slack updates.
[36mInformation: Creating classic rule checker.(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 0 total shapes.
Layer MET2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.065   610260.94           0.060       770
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0       0.065   610260.94           0.060       770

Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       0.063   595176.81           0.060       770

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       0.063   594557.56           0.060       770
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       0.064   603218.88           0.060       770

Route-opt optimization complete                 0.00        0.00      0.00         0       0.064   603218.88           0.060       770
[36mInformation: Serialized np data(B[m
INFO: timer data saved to /tmp/design_16288_329932800.timdat

Route-opt route preserve complete         CPU:   215 s (  0.06 hr )  ELAPSE:   217 s (  0.06 hr )  MEM-PEAK:   770 MB
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1245 total shapes.
Layer MET2: cached 0 shapes out of 10358 total shapes.
Cached 122 vias out of 20230 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2662        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2662
number of references:               326
number of site rows:                 60
number of locations attempted:    47077
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2600 (24418 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.374 um ( 0.08 row height)
rms weighted cell displacement:   0.374 um ( 0.08 row height)
max cell displacement:            5.009 um ( 1.12 row height)
avg cell displacement:            0.064 um ( 0.01 row height)
avg weighted cell displacement:   0.064 um ( 0.01 row height)
number of cells moved:              167
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U2695 (INHDLLX0)
  Input location: (26.04,155.96)
  Legal location: (28.28,151.48)
  Displacement:   5.009 um ( 1.12 row height)
Cell: copt_h_inst_3330 (BUHDLLX0)
  Input location: (38.92,164.92)
  Legal location: (37.8,160.44)
  Displacement:   4.618 um ( 1.03 row height)
Cell: U3526 (NO2HDLLX0)
  Input location: (84.28,120.12)
  Legal location: (83.16,124.6)
  Displacement:   4.618 um ( 1.03 row height)
Cell: U2205 (INHDLLX0)
  Input location: (215.88,236.6)
  Legal location: (217,232.12)
  Displacement:   4.618 um ( 1.03 row height)
Cell: ropt_h_inst_3473 (BUHDX0)
  Input location: (257.147,75.6)
  Legal location: (259,79.8)
  Displacement:   4.591 um ( 1.02 row height)
Cell: U2016 (INHDLLX1)
  Input location: (18.2,155.96)
  Legal location: (18.76,160.44)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2659 (MU2IHDLLX1)
  Input location: (64.68,205.24)
  Legal location: (64.12,209.72)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2698 (ON222HDX0)
  Input location: (24.36,160.44)
  Legal location: (24.92,155.96)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2017 (INHDLLX0)
  Input location: (19.88,155.96)
  Legal location: (20.44,160.44)
  Displacement:   4.515 um ( 1.01 row height)
Cell: U2092 (NO2HDLLX0)
  Input location: (124.04,236.6)
  Legal location: (124.04,241.08)
  Displacement:   4.480 um ( 1.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.411
----------------------------------------------------------------

Route-opt legalization complete           CPU:   216 s (  0.06 hr )  ELAPSE:   218 s (  0.06 hr )  MEM-PEAK:   770 MB
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:29 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2646/2662
Ground net VSS                2646/2662
--------------------------------------------------------------------------------
[36mInformation: connections of 32 power/ground pin(s) are created or changed.(B[m
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   76  Proc 1880 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Analysis] Total (MB): Used   75  Alloctr   76  Proc 1880 
Num of eco nets = 2703
Num of open eco nets = 680
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   76  Proc 1880 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   81  Proc 1880 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   81  Proc 1880 
Net statistics:
Total number of nets     = 2703
Number of nets to route  = 680
675 nets are partially connected,
 of which 675 are detail routed and 8 are global routed.
2023 nets are fully connected,
 of which 2017 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 1880 
Average gCell capacity  1.59     on layer (1)    MET1
Average gCell capacity  7.76     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   82  Proc 1880 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   82  Proc 1880 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  114  Proc 1880 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  114  Alloctr  115  Proc 1880 
Initial. Routing result:
Initial. Both Dirs: Overflow =    45 Max = 3 GRCs =    64 (0.73%)
Initial. H routing: Overflow =    27 Max = 2 (GRCs =  4) GRCs =    37 (0.85%)
Initial. V routing: Overflow =    17 Max = 3 (GRCs =  1) GRCs =    27 (0.62%)
Initial. MET1       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
Initial. MET2       Overflow =    17 Max = 3 (GRCs =  1) GRCs =    22 (0.51%)
Initial. MET3       Overflow =     9 Max = 2 (GRCs =  4) GRCs =    19 (0.44%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
Initial. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 716.44
Initial. Layer MET1 wire length = 141.41
Initial. Layer MET2 wire length = 279.19
Initial. Layer MET3 wire length = 295.83
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 404
Initial. Via VIA12D_R count = 232
Initial. Via VIA23D_R count = 172
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  114  Alloctr  115  Proc 1880 
phase1. Routing result:
phase1. Both Dirs: Overflow =    43 Max = 3 GRCs =    61 (0.70%)
phase1. H routing: Overflow =    25 Max = 2 (GRCs =  3) GRCs =    34 (0.78%)
phase1. V routing: Overflow =    17 Max = 3 (GRCs =  1) GRCs =    27 (0.62%)
phase1. MET1       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase1. MET2       Overflow =    17 Max = 3 (GRCs =  1) GRCs =    22 (0.51%)
phase1. MET3       Overflow =     7 Max = 2 (GRCs =  3) GRCs =    16 (0.37%)
phase1. MET4       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase1. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 741.75
phase1. Layer MET1 wire length = 141.41
phase1. Layer MET2 wire length = 303.39
phase1. Layer MET3 wire length = 296.95
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 404
phase1. Via VIA12D_R count = 232
phase1. Via VIA23D_R count = 172
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  114  Alloctr  115  Proc 1880 
phase2. Routing result:
phase2. Both Dirs: Overflow =    43 Max = 3 GRCs =    61 (0.70%)
phase2. H routing: Overflow =    25 Max = 2 (GRCs =  3) GRCs =    34 (0.78%)
phase2. V routing: Overflow =    17 Max = 3 (GRCs =  1) GRCs =    27 (0.62%)
phase2. MET1       Overflow =     7 Max = 1 (GRCs =  7) GRCs =     7 (0.16%)
phase2. MET2       Overflow =    17 Max = 3 (GRCs =  1) GRCs =    22 (0.51%)
phase2. MET3       Overflow =     7 Max = 2 (GRCs =  3) GRCs =    16 (0.37%)
phase2. MET4       Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.11%)
phase2. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 741.75
phase2. Layer MET1 wire length = 141.41
phase2. Layer MET2 wire length = 303.39
phase2. Layer MET3 wire length = 296.95
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 404
phase2. Via VIA12D_R count = 232
phase2. Via VIA23D_R count = 172
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  114  Alloctr  115  Proc 1880 

Congestion utilization per direction:
Average vertical track utilization   = 24.55 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization = 26.05 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  114  Proc 1880 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  114  Alloctr  114  Proc 1880 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  112  Alloctr  113  Proc 1880 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 1880 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1378 of 2550


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   77  Alloctr   78  Proc 1880 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   77  Alloctr   78  Proc 1880 

Number of wires with overlap after iteration 1 = 944 of 1916


Wire length and via report:
---------------------------
Number of MET1 wires: 760                 : 0
Number of MET2 wires: 755                VIA12D_R: 995
Number of MET3 wires: 383                VIA23D_R: 636
Number of MET4 wires: 18                 VIA34D_R: 28
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 1916              vias: 1659

Total MET1 wire length: 493.2
Total MET2 wire length: 745.3
Total MET3 wire length: 795.1
Total MET4 wire length: 71.8
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 2105.3

Longest MET1 wire length: 6.1
Longest MET2 wire length: 7.8
Longest MET3 wire length: 24.6
Longest MET4 wire length: 8.4
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   76  Alloctr   77  Proc 1880 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   76  Alloctr   77  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total number of nets = 2703, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   7
Routed  3/49 Partitions, Violations =   8
Routed  4/49 Partitions, Violations =   2
Routed  5/49 Partitions, Violations =   1
Routed  6/49 Partitions, Violations =   1
Routed  7/49 Partitions, Violations =   1
Routed  8/49 Partitions, Violations =   1
Routed  9/49 Partitions, Violations =   10
Routed  10/49 Partitions, Violations =  24
Routed  11/49 Partitions, Violations =  24
Routed  12/49 Partitions, Violations =  24
Routed  13/49 Partitions, Violations =  17
Routed  14/49 Partitions, Violations =  4
Routed  15/49 Partitions, Violations =  13
Routed  16/49 Partitions, Violations =  13
Routed  17/49 Partitions, Violations =  13
Routed  18/49 Partitions, Violations =  13
Routed  19/49 Partitions, Violations =  13
Routed  20/49 Partitions, Violations =  15
Routed  21/49 Partitions, Violations =  15
Routed  22/49 Partitions, Violations =  15
Routed  23/49 Partitions, Violations =  15
Routed  24/49 Partitions, Violations =  15
Routed  25/49 Partitions, Violations =  18
Routed  26/49 Partitions, Violations =  7
Routed  27/49 Partitions, Violations =  7
Routed  28/49 Partitions, Violations =  7
Routed  29/49 Partitions, Violations =  7
Routed  30/49 Partitions, Violations =  7
Routed  31/49 Partitions, Violations =  4
Routed  32/49 Partitions, Violations =  4
Routed  33/49 Partitions, Violations =  4
Routed  34/49 Partitions, Violations =  4
Routed  35/49 Partitions, Violations =  4
Routed  36/49 Partitions, Violations =  4
Routed  37/49 Partitions, Violations =  4
Routed  38/49 Partitions, Violations =  11
Routed  39/49 Partitions, Violations =  11
Routed  40/49 Partitions, Violations =  11
Routed  41/49 Partitions, Violations =  11
Routed  42/49 Partitions, Violations =  6
Routed  43/49 Partitions, Violations =  6
Routed  44/49 Partitions, Violations =  6
Routed  45/49 Partitions, Violations =  6
Routed  46/49 Partitions, Violations =  4
Routed  47/49 Partitions, Violations =  4
Routed  48/49 Partitions, Violations =  4
Routed  49/49 Partitions, Violations =  4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   0

        Internal-only types : 4

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 1880 

End DR iteration 0 with 49 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 1880 

End DR iteration 1 with 3 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = lm_out
Net 2 = adc_read
Net 3 = pause_n_synchronised
Net 4 = app_resend_last
Net 5 = iso14443a_inst/part2_to_part3_rx_iface.error
Net 6 = iso14443a_inst/part2_to_part3_rx_iface.data_valid
Net 7 = iso14443a_inst/part2_to_part3_rx_iface.data[0]
Net 8 = iso14443a_inst/part2/sd_inst/N102
Net 9 = iso14443a_inst/part2/sd_inst/N98
Net 10 = iso14443a_inst/part2/tx_inst/N28
Net 11 = iso14443a_inst/part2/tx_inst/N25
Net 12 = iso14443a_inst/part2/tx_inst/sc_inst/N11
Net 13 = iso14443a_inst/part2/tx_inst/bc_inst/N25
Net 14 = iso14443a_inst/part2/tx_inst/bc_inst/N24
Net 15 = iso14443a_inst/part2/tx_inst/bc_inst/N22
Net 16 = iso14443a_inst/part3/tx_iface_from_init.data_valid
Net 17 = iso14443a_inst/part3/rx_iface_bytes_to_init.eoc
Net 18 = iso14443a_inst/part3/tx_iface_from_routing.req
Net 19 = iso14443a_inst/part3/rx_iface_bits_to_init.data[0]
Net 20 = iso14443a_inst/part3/rx_iface_bits_to_init.eoc
Net 21 = iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid
Net 22 = iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc
Net 23 = iso14443a_inst/part3/rx_iface_bytes_to_routing.soc
Net 24 = iso14443a_inst/part3/framing_inst/tx_iface_bits.req
Net 25 = iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0]
Net 26 = iso14443a_inst/part3/framing_inst/last_rx_bit
Net 27 = iso14443a_inst/part3/framing_inst/fd_inst/N55
Net 28 = iso14443a_inst/part3/framing_inst/fd_inst/N50
Net 29 = iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity
Net 30 = iso14443a_inst/part3/framing_inst/s_inst/cache_data
Net 31 = iso14443a_inst/part3/framing_inst/crc_inst/N8
Net 32 = iso14443a_inst/part3/framing_inst/crc_inst/crc_type
Net 33 = iso14443a_inst/part3/framing_inst/crc_inst/crc_data
Net 34 = iso14443a_inst/part3/framing_inst/crc_inst/crc_start
Net 35 = iso14443a_inst/part3/initialisation_inst/tx_buffer[4][1]
Net 36 = iso14443a_inst/part3/initialisation_inst/tx_buffer[4][2]
Net 37 = iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2]
Net 38 = iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3]
Net 39 = iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5]
Net 40 = iso14443a_inst/part3/initialisation_inst/tx_buffer[1][6]
Net 41 = iso14443a_inst/part3/initialisation_inst/N61
Net 42 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7]
Net 43 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4]
Net 44 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3]
Net 45 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2]
Net 46 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2]
Net 47 = iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1]
Net 48 = iso14443a_inst/part3/initialisation_inst/rx_buffer[1][3]
Net 49 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0]
Net 50 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1]
Net 51 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][2]
Net 52 = iso14443a_inst/part3/initialisation_inst/rx_buffer[0][7]
Net 53 = iso14443a_inst/part3/initialisation_inst/pkt_received
Net 54 = iso14443a_inst/part3/initialisation_inst/rx_error_flag
Net 55 = iso14443a_inst/part4/N211
Net 56 = iso14443a_inst/part4/forward_from_app
Net 57 = iso14443a_inst/part4/N186
Net 58 = iso14443a_inst/part4/send_reply
Net 59 = iso14443a_inst/part4/N130
Net 60 = iso14443a_inst/part4/rx_buffer[1][0]
Net 61 = iso14443a_inst/part4/rx_buffer[0][3]
Net 62 = iso14443a_inst/part4/rx_buffer[0][6]
Net 63 = iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte
Net 64 = iso14443a_inst/part4/pkt_received
Net 65 = adapter_inst/last_rx_had_invalid_magic
Net 66 = adapter_inst/signal_control_inst/pause_n_synchronised_old
Net 67 = n1235
Net 68 = n1236
Net 69 = n1255
Net 70 = n1261
Net 71 = n1262
Net 72 = n1303
Net 73 = n1308
Net 74 = n1309
Net 75 = n1310
Net 76 = n1311
Net 77 = n1314
Net 78 = n1323
Net 79 = n1325
Net 80 = n1326
Net 81 = n1332
Net 82 = n1334
Net 83 = n1352
Net 84 = n1361
Net 85 = n1365
Net 86 = n1366
Net 87 = n1367
Net 88 = n1368
Net 89 = n1369
Net 90 = n1390
Net 91 = n1407
Net 92 = n1408
Net 93 = n1409
Net 94 = n1410
Net 95 = n1428
Net 96 = n1442
Net 97 = n1451
Net 98 = n1536
Net 99 = n1542
Net 100 = n1543
.... and 663 other nets
Total number of changed nets = 763 (out of 2703)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   76  Alloctr   77  Proc 1880 
[ECO: DR] Elapsed real time: 0:00:03 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   76  Alloctr   77  Proc 1880 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86669 micron
Total Number of Contacts =             19421
Total Number of Wires =                17089
Total Number of PtConns =              2686
Total Number of Routed Wires =       17089
Total Routed Wire Length =           85638 micron
Total Number of Routed Contacts =       19421
        Layer          MET1 :       1526 micron
        Layer          MET2 :      28504 micron
        Layer          MET3 :      39547 micron
        Layer          MET4 :      16128 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1946
        Via        VIA23D_R :       8810
        Via        VIA12D_R :       4098
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4373
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2703
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Total Wire Length =                    86669 micron
Total Number of Contacts =             19421
Total Number of Wires =                17089
Total Number of PtConns =              2686
Total Number of Routed Wires =       17089
Total Routed Wire Length =           85638 micron
Total Number of Routed Contacts =       19421
        Layer          MET1 :       1526 micron
        Layer          MET2 :      28504 micron
        Layer          MET3 :      39547 micron
        Layer          MET4 :      16128 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1946
        Via        VIA23D_R :       8810
        Via        VIA12D_R :       4098
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4373
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19421 vias)
 
    Layer VIA1       =  0.00% (0      / 8532    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8532    vias)
    Layer VIA2       =  0.00% (0      / 8810    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8810    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 763 nets
[ECO: End] Elapsed real time: 0:00:03 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1880 

Route-opt ECO routing complete            CPU:   219 s (  0.06 hr )  ELAPSE:   222 s (  0.06 hr )  MEM-PEAK:   770 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000322  3.179565833779  5.567214954587  2.894454387461  6.565921217863  9.017937505874  3.166449100933  9.869983491710  6.078389164085  2.744236741123  8.318159704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429408777  0.968752784043  6.613180223294  4.146578793224  7.876358918112  2.152194380196  0.969288033953  2.700304643881
3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.762203389542  7.201675104637  8.278516498268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.839821800678  3.236512935007  1.226435137326
7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.460043919027  2.605363244302  0.626307638674
6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.002743370869  3.927600459806  0.650643782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.191107636033  4.603400313718  8.244628894567
3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.539171882143  1.137694037729  0.721963225254
7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730801854  4.349383590297  0.216210418317  9.612142422527  7.311156782104  0.872964897878  0.352468550802  8.022273169284
2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.808694999048  2.932167536674  8.671650324225
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[36mInformation: Design design has 2703 nets, 0 global routed, 2701 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2701 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2701, routed nets = 2701, across physical hierarchy nets = 0, parasitics cached nets = 2701, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Route-opt final QoR
___________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0047     0.0103      4
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 603218.875
    2   *        -          -        -      -   0.0047     0.0103      4        -        -    102.454
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0047     0.0103      4        0        0 603218.875     63665.82       2662
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0047     0.0103      4        0        0 603218.875     63665.82       2662

Route-opt command complete                CPU:   220 s (  0.06 hr )  ELAPSE:   223 s (  0.06 hr )  MEM-PEAK:   770 MB
Route-opt command statistics  CPU=15 sec (0.00 hr) ELAPSED=15 sec (0.00 hr) MEM-PEAK=0.752 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
[36mroute_opt 1/5 - min setup slack 1.620502, min hold slack -0.004685(B[m
[36mroute_opt - negative slack, re-running route_opt(B[m
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m
Route-opt command begin                   CPU:   220 s (  0.06 hr )  ELAPSE:   223 s (  0.06 hr )  MEM-PEAK:   770 MB
[33mWarning: SI analysis is not enabled for post-route optimization. (ROPT-002)(B[m

Route-opt timing update complete          CPU:   220 s (  0.06 hr )  ELAPSE:   223 s (  0.06 hr )  MEM-PEAK:   770 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0047     0.0103      4
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 603218.875
    2   *        -          -        -      -   0.0047     0.0103      4        -        -    102.454
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0047     0.0103      4        0        0 603218.875     63665.82       2662
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0047     0.0103      4        0        0 603218.875     63665.82       2662
[36mInformation: The netlist change observers are disabled for incremental timing updates. (TIM-119)(B[m
[36mInformation: The netlist change observers are disabled for incremental extraction. (TIM-126)(B[m
INFO: using 1 threads
Route-opt initialization complete         CPU:   224 s (  0.06 hr )  ELAPSE:   226 s (  0.06 hr )  MEM-PEAK:   770 MB
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA       POWER       ELAPSE (hr)  MEM (MB)

Route-opt optimization Phase 1 Iter  1          0.00        0.00      0.00         0       0.064   603218.88           0.063       770

Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  2          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  3          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  4          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  5          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  6          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  7          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 2 Iter  8          0.00        0.00      0.00         0       0.064   603218.88           0.063       770

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         0       0.064   603218.88           0.063       770

Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       0.064   603218.88           0.063       770
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       0.064   603963.38           0.063       770

Route-opt optimization complete                 0.00        0.00      0.00         0       0.064   603963.38           0.063       770
[36mInformation: Serialized np data(B[m
INFO: timer data saved to /tmp/design_16288_329932800.timdat

Route-opt route preserve complete         CPU:   225 s (  0.06 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:   770 MB
[36mInformation: The netlist change observers are enabled for incremental timing updates. (TIM-120)(B[m
[36mInformation: The netlist change observers are enabled for incremental extraction. (TIM-127)(B[m
----------------------------------------------------------------
running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1597 total shapes.
Layer MET2: cached 0 shapes out of 10532 total shapes.
Cached 122 vias out of 20348 total vias.

Legalizing Top Level Design radiation_sensor_digital_top ... 
[36mInformation: Initializing classic cellmap without advanced rules enabled(B[m
[36mInformation: Creating classic rule checker.(B[m

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
       72705         2665        Yes DEFAULT_VA

Starting legalizer.
[33mWarning: Exclusive bound 'DEFAULT' has no cells.(B[m
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : hd
****************************************

number of cells:                   2665
number of references:               326
number of site rows:                 60
number of locations attempted:    46071
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2603 (24434 total sites)
avg row height over cells:        4.480 um
rms cell displacement:            0.076 um ( 0.02 row height)
rms weighted cell displacement:   0.076 um ( 0.02 row height)
max cell displacement:            2.755 um ( 0.61 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weight
Warning: ed cell displacement:   0.003 um ( 0.00 row height) 
        number of cells moved:                9 
        number of large displacements:        0 
        large displacement threshold:     3.000 row height 
         
        Displacements of worst 10 cells: 
        Cell: ropt_h_inst_3483 (BUHDX0) 
        Input location: (80.03,109.175) 
        Legal location: (78.12,111.16) 
        Displacement:   2.755 um ( 0.61 row height) 
        Cell: ropt_h_inst_3481 (BUHDX0) 
        Input location: (18.455,176.375) 
        Legal location: (17.64,173.88) 
        Displacement:   2.625 um ( 0.59 row height) 
        Cell: copt_h_inst_3358 (BUHDLLX0) 
        Input location: (17.64,173.88) 
        Legal location: (15.4,173.88) 
        Displacement:   2.240 um ( 0.50 row height) 
        Cell: ropt_h_inst_3482 (BUHDX0) 
        Input location: (240.24,269.945) 
        Legal location: (241.08,267.96) 
        Displacement:   2.155 um ( 0.48 row height) 
        Cell: copt_h_inst_3146 (DLY4HDLLX0) 
        Input location: (94.92,133.56) 
        Legal location: (96.04,133.56) 
        Displacement:   1.120 um ( 0.25 row height) 
        Cell: U2721 (ON211HDLLX0) 
        Input location: (87.64,133.56) 
        Legal location: (86.52,133.56) 
        Displacement:   1.120 um ( 0.25 row height) 
        Cell: U2719 (AN22HDLLX0) 
        Input location: (84.28,133.56) 
        Legal location: (83.16,133.56) 
        Displacement:   1.120 um ( 0.25 row height) 
        Cell: U2731 (ON31HDLLX2) 
        Input location: (91,133.56) 
        Legal location: (89.88,133.56) 
        Displacement:   1.120 um ( 0.25 row height) 
        Cell: U3048 (ON31HDX0) 
        Input location: (102.2,133.56) 
        Legal location: (102.76,133.56) 
        Displacement:   0.560 um ( 0.12 row height) 
        Cell: U3463 (AN211HDX0) 
        Input location: (219.24,263.48) 
        Legal location: (219.24,263.48) 
        Displacement:   0.000 um ( 0.00 row height) 
         
        Legalization succeeded. 
        Total Legalizer CPU: 0.395 
        ---------------------------------------------------------------- 
         
        Route-opt legalization complete           CPU:   226 s (  0.06 hr )  ELAPSE:   228 s (  0.06 hr )  MEM-PEAK:   770 MB 
        **************************************** 
        Report : Power/Ground Connection Summary 
        Design : radiation_sensor_digital_top 
        Version: P-2019.03 
        Date   : Thu Mar 10 17:46:40 2022 
        **************************************** 
        P/G net name                  P/G pin count(previous/current) 
        -------------------------------------------------------------------------------- 
        Power net VDD                 2662/2665 
        Ground net VSS                2662/2665 
        -------------------------------------------------------------------------------- 
         [36mInformation: connections of 6 power/ground pin(s) are created or changed. (B [m 
        Found antenna rule mode 1, diode mode 4: 
                layer MET1: , diode ratio {0 0 1 0 0}  
                layer MET2: , diode ratio {0 0 1 0 0}  
                layer MET3: , diode ratio {0 0 1 0 0}  
                layer MET4: , diode ratio {0 0 1 0 0}  
                layer METTP: , diode ratio {0 0 1 0 0}  
                layer METTPL: , diode ratio {0 0 1 0 0}  
                layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07}  
                layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07}  
                layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07}  
                layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07}  
                layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07}  
        Found antenna rule mode 4, diode mode 4: 
                layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07}  
                layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07}  
                layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07}  
                layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07}  
                layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07}  
                layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07}  
                layer VIA1: , diode ratio {0 0 1 0 0}  
                layer VIA2: , diode ratio {0 0 1 0 0}  
                layer VIA3: , diode ratio {0 0 1 0 0}  
                layer VIATP: , diode ratio {0 0 1 0 0}  
                layer VIATPL: , diode ratio {0 0 1 0 0}  
        Cell Min-Routing-Layer = MET1 
        Cell Max-Routing-Layer = METTP 
        Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names. 
        Info: number of net_type_blockage: 0  
        Via on layer (VIATP) needs more than one tracks 
         [33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   75  Alloctr   76  Proc 1880 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: Analysis] Total (MB): Used   75  Alloctr   76  Proc 1880 
Num of eco nets = 2706
Num of open eco nets = 26
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   76  Proc 1880 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   81  Proc 1880 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   80  Alloctr   81  Proc 1880 
[33mWarning: No existing global route is available for reuse in incremental global routing. (ZRT-586)(B[m
Net statistics:
Total number of nets     = 2706
Number of nets to route  = 26
26 nets are partially connected,
 of which 26 are detail routed and 0 are global routed.
2680 nets are fully connected,
 of which 2680 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   81  Alloctr   82  Proc 1880 
Average gCell capacity  1.58     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   82  Proc 1880 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   82  Proc 1880 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  114  Alloctr  114  Proc 1880 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  114  Alloctr  114  Proc 1880 
Initial. Routing result:
Initial. Both Dirs: Overflow =    22 Max = 2 GRCs =    32 (0.37%)
Initial. H routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    24 (0.55%)
Initial. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     8 (0.18%)
Initial. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     7 (0.16%)
Initial. MET3       Overflow =     4 Max = 2 (GRCs =  1) GRCs =    11 (0.25%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 16.08
Initial. Layer MET1 wire length = 5.45
Initial. Layer MET2 wire length = 4.29
Initial. Layer MET3 wire length = 6.34
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 12
Initial. Via VIA12D_R count = 7
Initial. Via VIA23D_R count = 5
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  114  Alloctr  114  Proc 1880 
phase1. Routing result:
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    32 (0.37%)
phase1. H routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    24 (0.55%)
phase1. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     8 (0.18%)
phase1. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     7 (0.16%)
phase1. MET3       Overflow =     4 Max = 2 (GRCs =  1) GRCs =    11 (0.25%)
phase1. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 16.08
phase1. Layer MET1 wire length = 5.45
phase1. Layer MET2 wire length = 4.29
phase1. Layer MET3 wire length = 6.34
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 12
phase1. Via VIA12D_R count = 7
phase1. Via VIA23D_R count = 5
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  114  Alloctr  114  Proc 1880 
phase2. Routing result:
phase2. Both Dirs: Overflow =    22 Max = 2 GRCs =    32 (0.37%)
phase2. H routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    24 (0.55%)
phase2. V routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =     8 (0.18%)
phase2. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. MET2       Overflow =     6 Max = 2 (GRCs =  2) GRCs =     7 (0.16%)
phase2. MET3       Overflow =     4 Max = 2 (GRCs =  1) GRCs =    11 (0.25%)
phase2. MET4       Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. METTP      Overflow =    11 Max = 1 (GRCs = 11) GRCs =    11 (0.25%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 16.08
phase2. Layer MET1 wire length = 5.45
phase2. Layer MET2 wire length = 4.29
phase2. Layer MET3 wire length = 6.34
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 12
phase2. Via VIA12D_R count = 7
phase2. Via VIA23D_R count = 5
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  114  Alloctr  114  Proc 1880 

Congestion utilization per direction:
Average vertical track utilization   = 21.80 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 24.52 %
Peak    horizontal track utilization = 112.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1880 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  113  Alloctr  114  Proc 1880 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used  112  Alloctr  113  Proc 1880 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used  111  Alloctr  111  Proc    0 
[ECO: GR] Total (MB): Used  112  Alloctr  113  Proc 1880 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 1880 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 46 of 79


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   77  Alloctr   78  Proc 1880 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   77  Alloctr   78  Proc 1880 

Number of wires with overlap after iteration 1 = 31 of 59


Wire length and via report:
---------------------------
Number of MET1 wires: 21                  : 0
Number of MET2 wires: 20                 VIA12D_R: 33
Number of MET3 wires: 18                 VIA23D_R: 33
Number of MET4 wires: 0                  VIA34D_R: 0
Number of METTP wires: 0                 VIA4TD_R: 0
Number of METTPL wires: 0                VIAT6L_R: 0
Total number of wires: 59                vias: 66

Total MET1 wire length: 11.6
Total MET2 wire length: 15.8
Total MET3 wire length: 33.6
Total MET4 wire length: 0.0
Total METTP wire length: 0.0
Total METTPL wire length: 0.0
Total wire length: 61.0

Longest MET1 wire length: 1.1
Longest MET2 wire length: 2.8
Longest MET3 wire length: 3.4
Longest MET4 wire length: 0.0
Longest METTP wire length: 0.0
Longest METTPL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   76  Alloctr   77  Proc 1880 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: CDR] Total (MB): Used   76  Alloctr   77  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    145
Checked 2/4 Partitions, Violations =    145
Checked 3/4 Partitions, Violations =    145
Checked 4/4 Partitions, Violations =    146

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      146

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 1880 

Total Wire Length =                    86699 micron
Total Number of Contacts =             19446
Total Number of Wires =                17103
Total Number of PtConns =              2683
Total Number of Routed Wires =       17103
Total Routed Wire Length =           85668 micron
Total Number of Routed Contacts =       19446
        Layer          MET1 :       1535 micron
        Layer          MET2 :      28507 micron
        Layer          MET3 :      39565 micron
        Layer          MET4 :      16128 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1946
        Via        VIA23D_R :       8822
        Via        VIA12D_R :       4108
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4376
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19446 vias)
 
    Layer VIA1       =  0.00% (0      / 8545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8545    vias)
    Layer VIA2       =  0.00% (0      / 8822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8822    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19446 vias)
 
    Layer VIA1       =  0.00% (0      / 8545    vias)
    Layer VIA2       =  0.00% (0      / 8822    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19446 vias)
 
    Layer VIA1       =  0.00% (0      / 8545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8545    vias)
    Layer VIA2       =  0.00% (0      / 8822    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8822    vias)
    Layer VIA3       =  0.00% (0      / 1946    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1946    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/3 Partitions, Violations =    18
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 1880 

End DR iteration 0 with 3 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   20  Alloctr   20  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 1880 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = iso14443a_inst/part3/rx_iface_bytes_to_routing.soc
Net 2 = iso14443a_inst/part3/initialisation_inst/N61
Net 3 = iso14443a_inst/part3/initialisation_inst/pkt_received
Net 4 = n1571
Net 5 = n1771
Net 6 = n2138
Net 7 = n2229
Net 8 = n2234
Net 9 = n2236
Net 10 = n2237
Net 11 = n2241
Net 12 = n2242
Net 13 = n2243
Net 14 = n2255
Net 15 = n2258
Net 16 = n2260
Net 17 = n2407
Net 18 = n2408
Net 19 = n2409
Net 20 = n2892
Net 21 = n2949
Net 22 = iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits[0]
Net 23 = iso14443a_inst/part3/framing_inst/fdt_inst/count[4]
Net 24 = ropt_net_646
Net 25 = ropt_net_647
Net 26 = ropt_net_648
Net 27 = copt_net_335
Net 28 = copt_net_418
Net 29 = copt_net_619
Total number of changed nets = 29 (out of 2706)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   76  Alloctr   77  Proc 1880 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   76  Alloctr   77  Proc 1880 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86687 micron
Total Number of Contacts =             19425
Total Number of Wires =                17108
Total Number of PtConns =              2683
Total Number of Routed Wires =       17108
Total Routed Wire Length =           85656 micron
Total Number of Routed Contacts =       19425
        Layer          MET1 :       1535 micron
        Layer          MET2 :      28532 micron
        Layer          MET3 :      39552 micron
        Layer          MET4 :      16104 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1944
        Via        VIA23D_R :       8815
        Via        VIA12D_R :       4107
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4365
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Total Wire Length =                    86687 micron
Total Number of Contacts =             19425
Total Number of Wires =                17108
Total Number of PtConns =              2683
Total Number of Routed Wires =       17108
Total Routed Wire Length =           85656 micron
Total Number of Routed Contacts =       19425
        Layer          MET1 :       1535 micron
        Layer          MET2 :      28532 micron
        Layer          MET3 :      39552 micron
        Layer          MET4 :      16104 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1944
        Via        VIA23D_R :       8815
        Via        VIA12D_R :       4107
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4365
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 29 nets
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 1880 

Route-opt ECO routing complete            CPU:   228 s (  0.06 hr )  ELAPSE:   230 s (  0.06 hr )  MEM-PEAK:   770 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000712  3.179565834719  5.567214154587  2.894454387461  6.565921217863  9.077258382374  3.100936381574  9.863695709851
6.078123964085  2.744208341123  8.318115604907  9.699225026083  2.464623950423  1.382370222251  9.387184429619  3.142429406669  0.968752789964  6.673401500794  4.142834274865  7.876514118112
2.191135103696  0.963734141094  2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.462608754650  0.038101576438  0.596377712371
4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.692427170766  7.675334544967  9.831570488630
1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.684199685320  7.822113734219  4.759399618263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022854  0.513656797656  5.027570018562  6.119813446103  6.181472312107  1.541996142276  7.482307303748  9.584728669756
2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.157337036012  0.911270552146  5.466258808426
[36mInformation: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)(B[m
[36mInformation: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_route.design'. (TIM-125)(B[m
Begin building search trees for block dlib:design/pnr_route.design
Done building search trees for block dlib:design/pnr_route.design (time 0s)
[36mInformation: Design design has 2706 nets, 0 global routed, 2704 detail routed. (NEX-024)(B[m
[36mInformation: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)(B[m
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
[36mInformation: coupling capacitance is lumped to ground. (NEX-030)(B[m
[36mInformation: 2704 nets are successfully extracted. (NEX-028)(B[m
[33mWarning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)(B[m
[36mInformation: Update timing completed net estimation for all the timing graph nets (TIM-111)(B[m
[36mInformation: Net estimation statistics: timing graph nets = 2704, routed nets = 2704, across physical hierarchy nets = 0, parasitics cached nets = 2704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)(B[m

Route-opt final QoR
___________________
Scenario Mapping Table
1: virtual_scenario
2: virtual_scenario_bc

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0        0 603963.375
    2   *        -          -        -      -   0.0000     0.0000      0        -        -    102.585
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 603963.375     63705.96       2665
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 603963.375     63705.96       2665

Route-opt command complete                CPU:   229 s (  0.06 hr )  ELAPSE:   231 s (  0.06 hr )  MEM-PEAK:   770 MB
Route-opt command statistics  CPU=8 sec (0.00 hr) ELAPSED=8 sec (0.00 hr) MEM-PEAK=0.752 GB
[36mInformation: Running auto PG connection. (NDM-099)(B[m
1

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
[36mroute_opt 2/5 - min setup slack 1.620502, min hold slack 0.004471(B[m
[36mroute_opt - positive slack, routing done(B[m
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:43 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2665/2665
Ground net VSS                2665/2665
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 2, old = 0


Start checking for open nets ... 

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2706 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   75  Alloctr   76  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 1880 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 1880 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86687 micron
Total Number of Contacts =             19425
Total Number of Wires =                17108
Total Number of PtConns =              2683
Total Number of Routed Wires =       17108
Total Routed Wire Length =           85656 micron
Total Number of Routed Contacts =       19425
        Layer          MET1 :       1535 micron
        Layer          MET2 :      28532 micron
        Layer          MET3 :      39552 micron
        Layer          MET4 :      16104 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1944
        Via        VIA23D_R :       8815
        Via        VIA12D_R :       4107
        Via   VIA12D_R(rot) :         46
        Via        VIA12D_A :       4365
        Via   VIA12D_A(rot) :         15

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19425 vias)
 
    Layer VIA1       =  0.00% (0      / 8533    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8533    vias)
    Layer VIA2       =  0.00% (0      / 8815    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8815    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 


Verify Summary:

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2706.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:45 2022
****************************************

  Startpoint: iso14443a_inst/part2/tx_inst/lm_out_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  iso14443a_inst/part2/tx_inst/lm_out_reg/C (DFRRQHDX1)
                                                   0.00      0.00 r
  iso14443a_inst/part2/tx_inst/lm_out_reg/Q (DFRRQHDX1)
                                                   3.36      3.36 r
  lm_out (out)                                     0.02      3.38 r
  data arrival time                                          3.38

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -3.38
  ------------------------------------------------------------------------
  slack (MET)                                                1.62


Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:45 2022
****************************************

  Startpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Mode: virtual_scenario_bc
  Corner: virtual_scenario_bc
  Scenario: virtual_scenario_bc
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.56      0.56

  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/C (DFRRQHDX0)
                                                   0.00      0.56 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_start_reg/Q (DFRRQHDX0)
                                                   0.51      1.07 f
  U2936/Q (NO2I1HDLLX0)                            0.18      1.26 r
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/D (DFRRQHDX0)
                                                   0.00      1.26 r
  data arrival time                                          1.26

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.74      0.74
  iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg[3]/C (DFRRQHDX0)
                                                   0.00      0.74 r
  clock uncertainty                                0.50      1.24
  library hold time                                0.01      1.25
  data required time                                         1.25
  ------------------------------------------------------------------------
  data required time                                         1.25
  data arrival time                                         -1.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


****************************************
Report : constraint
        -all_violators
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:46:45 2022
****************************************

   late_timing
   -----------

Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: virtual_scenario Corner: virtual_scenario
   Scenario: virtual_scenario
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   n2113                        0.17           0.11           0.06  (MET)      

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: virtual_scenario_bc Corner: virtual_scenario_bc
   Scenario: virtual_scenario_bc
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
[32mCommand check_pg_drc started  at Thu Mar 10 17:46:45 2022
Command check_pg_drc finished at Thu Mar 10 17:46:45 2022
CPU usage for check_pg_drc: 0.42 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.42 seconds ( 0.00 hours)
No errors found.
(B[m
Saving all libraries...
Information: Saving block 'dlib:design/pnr_route.design'
Information: Saving 'dlib:design/pnr_route.design' to 'dlib:design/pnr_finishing.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_finishing.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mFinishing(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_finishing.design
Design 'radiation_sensor_digital_top' was successfully linked.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Contact VIA12's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Dr init] Total (MB): Used   76  Alloctr   77  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 7 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Technology Processing] Total (MB): Used   79  Alloctr   80  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86644 micron
Total Number of Contacts =             19419
Total Number of Wires =                17525
Total Number of PtConns =              2367
Total Number of Routed Wires =       17525
Total Routed Wire Length =           85776 micron
Total Number of Routed Contacts =       19419
        Layer          MET1 :       1467 micron
        Layer          MET2 :      28560 micron
        Layer          MET3 :      39550 micron
        Layer          MET4 :      16104 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1944
        Via        VIA23D_R :       8811
        Via           VIA12 :         22
        Via        VIA12D_R :        284
        Via   VIA12D_R(rot) :          5
        Via        VIA12D_A :       4363
        Via   VIA12D_A(rot) :         15
        Via     VIA1_CV1_so :        665
        Via     VIA1_CV1_eo :        116
        Via     VIA1_CH2_so :         40
        Via   VIA1_CH2m2_eo :         62
        Via   VIA1_CV1m2_eo :         78
        Via     VIA1_CV1_hd :        151
        Via     VIA1_CH2_hd :        123
        Via   VIA1_CV1e_beo :       1202
        Via   VIA1_CH1m2_eo :        705
        Via   VIA1_CH2s_beo :        700

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.90% (3864 / 19419 vias)
 
    Layer VIA1       = 45.29% (3864   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.36% (201     vias)
        Weight 10    =  8.26% (705     vias)
        Weight 5     =  1.77% (151     vias)
        Weight 2     =  0.26% (22      vias)
        Un-optimized =  3.39% (289     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 19.78% (3842 / 19419 vias)
 
    Layer VIA1       = 45.04% (3842   / 8531    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 19.90% (3864 / 19419 vias)
 
    Layer VIA1       = 45.29% (3864   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.36% (201     vias)
        Weight 10    =  8.26% (705     vias)
        Weight 5     =  1.77% (151     vias)
        Weight 2     =  0.26% (22      vias)
        Un-optimized =  3.39% (289     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   24  Alloctr   24  Proc    0 
[RedundantVia] Total (MB): Used   96  Alloctr   97  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86644 micron
Total Number of Contacts =             19419
Total Number of Wires =                17525
Total Number of PtConns =              2367
Total Number of Routed Wires =       17525
Total Routed Wire Length =           85776 micron
Total Number of Routed Contacts =       19419
        Layer          MET1 :       1467 micron
        Layer          MET2 :      28560 micron
        Layer          MET3 :      39550 micron
        Layer          MET4 :      16104 micron
        Layer         METTP :        964 micron
        Layer        METTPL :          0 micron
        Via        VIA4TD_R :        133
        Via        VIA34D_R :       1944
        Via        VIA23D_R :       8811
        Via           VIA12 :         22
        Via        VIA12D_R :        284
        Via   VIA12D_R(rot) :          5
        Via        VIA12D_A :       4363
        Via   VIA12D_A(rot) :         15
        Via     VIA1_CV1_so :        665
        Via     VIA1_CV1_eo :        116
        Via     VIA1_CH2_so :         40
        Via   VIA1_CH2m2_eo :         62
        Via   VIA1_CV1m2_eo :         78
        Via     VIA1_CV1_hd :        151
        Via     VIA1_CH2_hd :        123
        Via   VIA1_CV1e_beo :       1202
        Via   VIA1_CH1m2_eo :        705
        Via   VIA1_CH2s_beo :        700

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.90% (3864 / 19419 vias)
 
    Layer VIA1       = 45.29% (3864   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.36% (201     vias)
        Weight 10    =  8.26% (705     vias)
        Weight 5     =  1.77% (151     vias)
        Weight 2     =  0.26% (22      vias)
        Un-optimized =  3.39% (289     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 19.78% (3842 / 19419 vias)
 
    Layer VIA1       = 45.04% (3842   / 8531    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 19.90% (3864 / 19419 vias)
 
    Layer VIA1       = 45.29% (3864   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.36% (201     vias)
        Weight 10    =  8.26% (705     vias)
        Weight 5     =  1.77% (151     vias)
        Weight 2     =  0.26% (22      vias)
        Un-optimized =  3.39% (289     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   77  Alloctr   78  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Technology Processing] Total (MB): Used   81  Alloctr   82  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86645 micron
Total Number of Contacts =             19419
Total Number of Wires =                17494
Total Number of PtConns =              2391
Total Number of Routed Wires =       17494
Total Routed Wire Length =           85774 micron
Total Number of Routed Contacts =       19419
        Layer            MET1 :       1466 micron
        Layer            MET2 :      28561 micron
        Layer            MET3 :      39550 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8811
        Via             VIA12 :         23
        Via          VIA12D_R :        271
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :       4363
        Via     VIA12D_A(rot) :         15
        Via       VIA1_CV1_so :        669
        Via       VIA1_CV1_eo :        116
        Via       VIA1_CH2_so :         41
        Via     VIA1_CH2m2_eo :         62
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :         78
        Via       VIA1_CV1_hd :        152
        Via       VIA1_CH2_hd :        124
        Via     VIA1_CV1e_beo :       1202
        Via     VIA1_CH1m2_eo :        705
        Via     VIA1_CH2s_beo :        700
        Via   VIA1_CH2_so_hd2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.98% (3879 / 19419 vias)
 
    Layer VIA1       = 45.47% (3879   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.37% (202     vias)
        Weight 10    =  8.32% (710     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.83% (156     vias)
        Weight 2     =  0.27% (23      vias)
        Un-optimized =  3.21% (274     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 19.86% (3856 / 19419 vias)
 
    Layer VIA1       = 45.20% (3856   / 8531    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 19.98% (3879 / 19419 vias)
 
    Layer VIA1       = 45.47% (3879   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.37% (202     vias)
        Weight 10    =  8.32% (710     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.83% (156     vias)
        Weight 2     =  0.27% (23      vias)
        Un-optimized =  3.21% (274     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   25  Alloctr   25  Proc    0 
[RedundantVia] Total (MB): Used   97  Alloctr   98  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Dr init] Total (MB): Used   97  Alloctr   98  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   92  Alloctr   93  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86645 micron
Total Number of Contacts =             19419
Total Number of Wires =                17494
Total Number of PtConns =              2391
Total Number of Routed Wires =       17494
Total Routed Wire Length =           85774 micron
Total Number of Routed Contacts =       19419
        Layer            MET1 :       1466 micron
        Layer            MET2 :      28561 micron
        Layer            MET3 :      39550 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8811
        Via             VIA12 :         23
        Via          VIA12D_R :        271
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :       4363
        Via     VIA12D_A(rot) :         15
        Via       VIA1_CV1_so :        669
        Via       VIA1_CV1_eo :        116
        Via       VIA1_CH2_so :         41
        Via     VIA1_CH2m2_eo :         62
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :         78
        Via       VIA1_CV1_hd :        152
        Via       VIA1_CH2_hd :        124
        Via     VIA1_CV1e_beo :       1202
        Via     VIA1_CH1m2_eo :        705
        Via     VIA1_CH2s_beo :        700
        Via   VIA1_CH2_so_hd2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 19.98% (3879 / 19419 vias)
 
    Layer VIA1       = 45.47% (3879   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.37% (202     vias)
        Weight 10    =  8.32% (710     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.83% (156     vias)
        Weight 2     =  0.27% (23      vias)
        Un-optimized =  3.21% (274     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 19.86% (3856 / 19419 vias)
 
    Layer VIA1       = 45.20% (3856   / 8531    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 19.98% (3879 / 19419 vias)
 
    Layer VIA1       = 45.47% (3879   / 8531    vias)
        Weight 20    = 22.30% (1902    vias)
        Weight 17    = 10.35% (883     vias)
        Weight 13    =  2.37% (202     vias)
        Weight 10    =  8.32% (710     vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     =  1.83% (156     vias)
        Weight 2     =  0.27% (23      vias)
        Un-optimized =  3.21% (274     vias)
        Un-mapped    = 51.32% (4378    vias)
    Layer VIA2       =  0.00% (0      / 8811    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8811    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   81  Alloctr   82  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Technology Processing] Total (MB): Used   85  Alloctr   86  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    6
Routed  3/4 Partitions, Violations =    6
Routed  4/4 Partitions, Violations =    6

RedundantVia finished with 6 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Same net spacing : 6


Total Wire Length =                    86616 micron
Total Number of Contacts =             19394
Total Number of Wires =                17806
Total Number of PtConns =              1629
Total Number of Routed Wires =       17806
Total Routed Wire Length =           86037 micron
Total Number of Routed Contacts =       19394
        Layer            MET1 :       1485 micron
        Layer            MET2 :      28524 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         46
        Via          VIA12D_R :        268
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        229
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         71
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        163
        Via     VIA1_CV1e_beo :       2727
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1358
        Via   VIA1_CH2_so_hd2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.34% (8017 / 19394 vias)
 
    Layer VIA1       = 94.09% (8017   / 8521    vias)
        Weight 20    = 47.94% (4085    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.43% (292     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.37% (1054    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.91% (504     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.10% (7971 / 19394 vias)
 
    Layer VIA1       = 93.55% (7971   / 8521    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.34% (8017 / 19394 vias)
 
    Layer VIA1       = 94.09% (8017   / 8521    vias)
        Weight 20    = 47.94% (4085    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.43% (292     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.37% (1054    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.91% (504     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  102  Alloctr  103  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   46  Alloctr   46  Proc    0 
[Iter 1] Total (MB): Used  118  Alloctr  119  Proc 1880 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86617 micron
Total Number of Contacts =             19393
Total Number of Wires =                17802
Total Number of PtConns =              1629
Total Number of Routed Wires =       17802
Total Routed Wire Length =           86037 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1486 micron
        Layer            MET2 :      28524 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         46
        Via          VIA12D_R :        269
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        229
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         71
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          3
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        163
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1358
        Via   VIA1_CH2_so_hd2 :          4

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.33% (8015 / 19393 vias)
 
    Layer VIA1       = 94.07% (8015   / 8520    vias)
        Weight 20    = 47.92% (4083    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.43% (292     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.37% (1054    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.93% (505     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.09% (7969 / 19393 vias)
 
    Layer VIA1       = 93.53% (7969   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.33% (8015 / 19393 vias)
 
    Layer VIA1       = 94.07% (8015   / 8520    vias)
        Weight 20    = 47.92% (4083    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.43% (292     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.04% (3       vias)
        Weight 5     = 12.37% (1054    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.93% (505     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   83  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Technology Processing] Total (MB): Used   86  Alloctr   87  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86625 micron
Total Number of Contacts =             19393
Total Number of Wires =                17746
Total Number of PtConns =              1672
Total Number of Routed Wires =       17746
Total Routed Wire Length =           86038 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1485 micron
        Layer            MET2 :      28533 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         46
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         71
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1359
        Via   VIA1_CH2_so_hd2 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 47.93% (4084    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.44% (293     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.17% (7985 / 19393 vias)
 
    Layer VIA1       = 93.72% (7985   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 47.93% (4084    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.44% (293     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   30  Alloctr   30  Proc    0 
[RedundantVia] Total (MB): Used  103  Alloctr  103  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  103  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86625 micron
Total Number of Contacts =             19393
Total Number of Wires =                17746
Total Number of PtConns =              1672
Total Number of Routed Wires =       17746
Total Routed Wire Length =           86038 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1485 micron
        Layer            MET2 :      28533 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         46
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         71
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1359
        Via   VIA1_CH2_so_hd2 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 47.93% (4084    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.44% (293     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.17% (7985 / 19393 vias)
 
    Layer VIA1       = 93.72% (7985   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 47.93% (4084    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.44% (293     vias)
        Weight 10    = 16.28% (1387    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.54% (46      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Technology Processing] Total (MB): Used   90  Alloctr   91  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86627 micron
Total Number of Contacts =             19393
Total Number of Wires =                17763
Total Number of PtConns =              1673
Total Number of Routed Wires =       17763
Total Routed Wire Length =           86039 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1485 micron
        Layer            MET2 :      28535 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         35
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         72
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        165
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.23% (7996 / 19393 vias)
 
    Layer VIA1       = 93.85% (7996   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   34  Alloctr   34  Proc    0 
[RedundantVia] Total (MB): Used  106  Alloctr  107  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86627 micron
Total Number of Contacts =             19393
Total Number of Wires =                17763
Total Number of PtConns =              1673
Total Number of Routed Wires =       17763
Total Routed Wire Length =           86039 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1485 micron
        Layer            MET2 :      28535 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         35
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         72
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :          8
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        165
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.23% (7996 / 19393 vias)
 
    Layer VIA1       = 93.85% (7996   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.09% (8       vias)
        Weight 5     = 12.48% (1063    vias)
        Weight 2     =  0.41% (35      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   87  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Technology Processing] Total (MB): Used   91  Alloctr   91  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    86626 micron
Total Number of Contacts =             19393
Total Number of Wires =                17760
Total Number of PtConns =              1675
Total Number of Routed Wires =       17760
Total Routed Wire Length =           86038 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1486 micron
        Layer            MET2 :      28534 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         20
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         72
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         13
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        165
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.59% (1073    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.31% (8011 / 19393 vias)
 
    Layer VIA1       = 94.03% (8011   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.59% (1073    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   35  Alloctr   35  Proc    0 
[RedundantVia] Total (MB): Used  107  Alloctr  108  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   35  Alloctr   35  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   93  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    86626 micron
Total Number of Contacts =             19393
Total Number of Wires =                17760
Total Number of PtConns =              1675
Total Number of Routed Wires =       17760
Total Routed Wire Length =           86038 micron
Total Number of Routed Contacts =       19393
        Layer            MET1 :       1486 micron
        Layer            MET2 :      28534 micron
        Layer            MET3 :      39539 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via          VIA23D_R :       8796
        Via             VIA12 :         20
        Via          VIA12D_R :        267
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        215
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1316
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         72
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         13
        Via     VIA1_CV1m2_eo :        129
        Via       VIA1_CV1_hd :       1050
        Via       VIA1_CH2_hd :        165
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        788
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         23

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.59% (1073    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 41.31% (8011 / 19393 vias)
 
    Layer VIA1       = 94.03% (8011   / 8520    vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 41.41% (8031 / 19393 vias)
 
    Layer VIA1       = 94.26% (8031   / 8520    vias)
        Weight 20    = 48.04% (4093    vias)
        Weight 17    = 13.50% (1150    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.29% (1388    vias)
        Weight 7     =  0.15% (13      vias)
        Weight 5     = 12.59% (1073    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.74% (489     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       =  0.00% (0      / 8796    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8796    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   23  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   95  Alloctr   96  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    8
Routed  3/4 Partitions, Violations =    9
Routed  4/4 Partitions, Violations =    10

RedundantVia finished with 10 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      10
        Same net spacing : 10


Total Wire Length =                    85345 micron
Total Number of Contacts =             19386
Total Number of Wires =                18635
Total Number of PtConns =              1109
Total Number of Routed Wires =       18635
Total Routed Wire Length =           84983 micron
Total Number of Routed Contacts =       19386
        Layer            MET1 :       1486 micron
        Layer            MET2 :      27664 micron
        Layer            MET3 :      39128 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         55
        Via          VIA23D_R :        476
        Via       VIA2_CH1_hd :        759
        Via       VIA2_CH2_so :        319
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         42
        Via     VIA2_CV1e_beo :       4273
        Via     VIA2_CH2s_beo :       1880
        Via       VIA2_CV1_so :        934
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        165
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.39% (16360 / 19386 vias)
 
    Layer VIA1       = 94.45% (8046   / 8519    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.46% (295     vias)
        Weight 10    = 16.36% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.58% (8314   / 8790    vias)
        Weight 20    = 70.00% (6153    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.63% (759     vias)
        Weight 10    = 14.25% (1253    vias)
        Weight 5     =  0.48% (42      vias)
        Weight 2     =  0.63% (55      vias)
        Un-optimized =  5.42% (476     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.00% (16285 / 19386 vias)
 
    Layer VIA1       = 94.21% (8026   / 8519    vias)
    Layer VIA2       = 93.96% (8259   / 8790    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.39% (16360 / 19386 vias)
 
    Layer VIA1       = 94.45% (8046   / 8519    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.46% (295     vias)
        Weight 10    = 16.36% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.58% (8314   / 8790    vias)
        Weight 20    = 70.00% (6153    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.63% (759     vias)
        Weight 10    = 14.25% (1253    vias)
        Weight 5     =  0.48% (42      vias)
        Weight 2     =  0.63% (55      vias)
        Un-optimized =  5.42% (476     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:03 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   40  Alloctr   40  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   40  Alloctr   40  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/7 Partitions, Violations =    8
Routed  2/7 Partitions, Violations =    6
Routed  3/7 Partitions, Violations =    4
Routed  4/7 Partitions, Violations =    3
Routed  5/7 Partitions, Violations =    2
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   56  Alloctr   56  Proc    0 
[Iter 1] Total (MB): Used  128  Alloctr  129  Proc 1880 

End DR iteration 1 with 7 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   21  Alloctr   21  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85352 micron
Total Number of Contacts =             19381
Total Number of Wires =                18638
Total Number of PtConns =              1110
Total Number of Routed Wires =       18638
Total Routed Wire Length =           84990 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27668 micron
        Layer            MET3 :      39130 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         55
        Via          VIA23D_R :        480
        Via       VIA2_CH1_hd :        758
        Via       VIA2_CH2_so :        319
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         42
        Via     VIA2_CV1e_beo :       4272
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        933
        Via       VIA2_CV1_eo :         26
        Via             VIA12 :         20
        Via          VIA12D_R :        262
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1319
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         89
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.35% (16348 / 19381 vias)
 
    Layer VIA1       = 94.41% (8042   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.51% (1151    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.34% (1392    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.59% (476     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.54% (8306   / 8786    vias)
        Weight 20    = 69.97% (6148    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.63% (758     vias)
        Weight 10    = 14.25% (1252    vias)
        Weight 5     =  0.48% (42      vias)
        Weight 2     =  0.63% (55      vias)
        Un-optimized =  5.46% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 83.96% (16273 / 19381 vias)
 
    Layer VIA1       = 94.18% (8022   / 8518    vias)
    Layer VIA2       = 93.91% (8251   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.35% (16348 / 19381 vias)
 
    Layer VIA1       = 94.41% (8042   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.51% (1151    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.34% (1392    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.59% (476     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.54% (8306   / 8786    vias)
        Weight 20    = 69.97% (6148    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.63% (758     vias)
        Weight 10    = 14.25% (1252    vias)
        Weight 5     =  0.48% (42      vias)
        Weight 2     =  0.63% (55      vias)
        Un-optimized =  5.46% (480     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_R 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   92  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   23  Alloctr   22  Proc    0 
[Technology Processing] Total (MB): Used   96  Alloctr   96  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    2
Routed  3/4 Partitions, Violations =    3
Routed  4/4 Partitions, Violations =    3

RedundantVia finished with 3 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Same net spacing : 3


Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18522
Total Number of PtConns =              1205
Total Number of Routed Wires =       18522
Total Routed Wire Length =           85014 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27673 micron
        Layer            MET3 :      39157 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        320
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1878
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         26
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.02% (6152    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.31% (1257    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.17% (16313 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.33% (8288   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.02% (6152    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.31% (1257    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   39  Alloctr   39  Proc    0 
[RedundantVia] Total (MB): Used  112  Alloctr  113  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Dr init] Total (MB): Used  112  Alloctr  113  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    1
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   55  Alloctr   55  Proc    0 
[Iter 1] Total (MB): Used  128  Alloctr  129  Proc 1880 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18521
Total Number of PtConns =              1205
Total Number of Routed Wires =       18521
Total Routed Wire Length =           85013 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1488 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39158 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        443
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        320
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         26
        Via             VIA12 :         20
        Via          VIA12D_R :        261
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1320
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1367
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.55% (16386 / 19381 vias)
 
    Layer VIA1       = 94.42% (8043   / 8518    vias)
        Weight 20    = 48.04% (4092    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.35% (1393    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.58% (475     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.96% (8343   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.31% (1257    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.04% (443     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.15% (16309 / 19381 vias)
 
    Layer VIA1       = 94.19% (8023   / 8518    vias)
    Layer VIA2       = 94.31% (8286   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.55% (16386 / 19381 vias)
 
    Layer VIA1       = 94.42% (8043   / 8518    vias)
        Weight 20    = 48.04% (4092    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.35% (1393    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.58% (475     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.96% (8343   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.31% (1257    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.04% (443     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  101  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85384 micron
Total Number of Contacts =             19381
Total Number of Wires =                18518
Total Number of PtConns =              1207
Total Number of Routed Wires =       18518
Total Routed Wire Length =           85012 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39158 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.17% (16313 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.33% (8288   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85384 micron
Total Number of Contacts =             19381
Total Number of Wires =                18518
Total Number of PtConns =              1207
Total Number of Routed Wires =       18518
Total Routed Wire Length =           85012 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39158 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.17% (16313 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.33% (8288   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23D_A 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   27  Alloctr   27  Proc    0 
[Technology Processing] Total (MB): Used  100  Alloctr  101  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85384 micron
Total Number of Contacts =             19381
Total Number of Wires =                18518
Total Number of PtConns =              1207
Total Number of Routed Wires =       18518
Total Routed Wire Length =           85012 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39158 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.17% (16313 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.33% (8288   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   43  Alloctr   43  Proc    0 
[RedundantVia] Total (MB): Used  116  Alloctr  117  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   43  Alloctr   43  Proc    0 
[Dr init] Total (MB): Used  116  Alloctr  117  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85384 micron
Total Number of Contacts =             19381
Total Number of Wires =                18518
Total Number of PtConns =              1207
Total Number of Routed Wires =       18518
Total Routed Wire Length =           85012 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39158 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         57
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        776
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4274
        Via     VIA2_CH2s_beo :       1876
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.17% (16313 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.33% (8288   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.00% (6150    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.83% (776     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.65% (57      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  100  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  104  Alloctr  104  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    1
Routed  2/4 Partitions, Violations =    1
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net spacing : 1


Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18544
Total Number of PtConns =              1202
Total Number of Routed Wires =       18544
Total Routed Wire Length =           85015 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27670 micron
        Layer            MET3 :      39160 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         46
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        777
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4283
        Via     VIA2_CH2s_beo :       1877
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.11% (6160    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.52% (46      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.23% (16324 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.46% (8299   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.11% (6160    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.52% (46      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  137  Proc 1880 

End DR iteration 1 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18545
Total Number of PtConns =              1202
Total Number of Routed Wires =       18545
Total Routed Wire Length =           85014 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27670 micron
        Layer            MET3 :      39160 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         46
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        777
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4283
        Via     VIA2_CH2s_beo :       1877
        Via       VIA2_CV1_so :        937
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.11% (6160    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.52% (46      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.23% (16324 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.46% (8299   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.11% (6160    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.32% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.52% (46      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH1_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Warning: Via mapping from 'VIA23 1x1' to 'VIA2_CH2_so 1x1' already exists. Duplicated definition is ignored. (NDMUI-092)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Dr init] Total (MB): Used  100  Alloctr  100  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   30  Alloctr   30  Proc    0 
[Technology Processing] Total (MB): Used  104  Alloctr  104  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18544
Total Number of PtConns =              1205
Total Number of Routed Wires =       18544
Total Routed Wire Length =           85014 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39160 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         44
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        777
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4284
        Via     VIA2_CH2s_beo :       1877
        Via       VIA2_CV1_so :        938
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.33% (1259    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.50% (44      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.24% (16326 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.48% (8301   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.33% (1259    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.50% (44      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   47  Alloctr   47  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   47  Alloctr   47  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   20  Alloctr   20  Proc    0 
[DR] Total (MB): Used   93  Alloctr   94  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85385 micron
Total Number of Contacts =             19381
Total Number of Wires =                18544
Total Number of PtConns =              1205
Total Number of Routed Wires =       18544
Total Routed Wire Length =           85014 micron
Total Number of Routed Contacts =       19381
        Layer            MET1 :       1487 micron
        Layer            MET2 :      27671 micron
        Layer            MET3 :      39160 micron
        Layer            MET4 :      16104 micron
        Layer           METTP :        964 micron
        Layer          METTPL :          0 micron
        Via          VIA4TD_R :        133
        Via          VIA34D_R :       1944
        Via             VIA23 :         44
        Via          VIA23D_R :        441
        Via       VIA2_CH1_hd :        777
        Via       VIA2_CH2_so :        321
        Via       VIA2_CH2_eo :         25
        Via       VIA2_CV1_hd :         52
        Via     VIA2_CV1e_beo :       4284
        Via     VIA2_CH2s_beo :       1877
        Via       VIA2_CV1_so :        938
        Via       VIA2_CV1_eo :         27
        Via             VIA12 :         20
        Via          VIA12D_R :        259
        Via     VIA12D_R(rot) :          3
        Via          VIA12D_A :        207
        Via     VIA12D_A(rot) :          4
        Via       VIA1_CV1_so :       1321
        Via       VIA1_CV1_eo :        272
        Via       VIA1_CH2_so :         73
        Via     VIA1_CH2m2_eo :         90
        Via      VIA1_CH1_so2 :         15
        Via     VIA1_CV1m2_eo :        130
        Via       VIA1_CV1_hd :       1051
        Via       VIA1_CH2_hd :        164
        Via     VIA1_CV1e_beo :       2725
        Via     VIA1_CH1m2_eo :        790
        Via     VIA1_CH2s_beo :       1368
        Via   VIA1_CH2_so_hd2 :         26

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.33% (1259    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.50% (44      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 
  Total double via conversion rate    = 84.24% (16326 / 19381 vias)
 
    Layer VIA1       = 94.21% (8025   / 8518    vias)
    Layer VIA2       = 94.48% (8301   / 8786    vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 84.57% (16390 / 19381 vias)
 
    Layer VIA1       = 94.45% (8045   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Un-optimized =  5.55% (473     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.33% (1259    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.50% (44      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       =  0.00% (0      / 1944    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1944    vias)
    Layer VIATP      =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
add_via_mapping -from "VIA12D_R 1x1" -to "VIA12D_R 1x2"
add_via_mapping -from "VIA23D_R 1x1" -to "VIA23D_R 1x2"
add_via_mapping -from "VIA34D_R 1x1" -to "VIA34D_R 1x2"
add_via_mapping -from "VIA4TD_R 1x1" -to "VIA4TD_R 1x2"
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 1880 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

       VIA12    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

       VIA12    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

       VIA12    -> VIA1_CH2_so    VIA1_CV1_so   

       VIA12    -> VIA1_CH1_so2   

       VIA12    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R    -> VIA1_CH1_so2   

    VIA12D_R    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R    ->      VIA12   

    VIA12D_R    -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_R(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_R(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_R(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_R(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_R(r) -> VIA1_CH1_so2   

    VIA12D_R(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_R(r) ->      VIA12   

    VIA12D_R(r) -> VIA12D_R_2x1    VIA12D_R_2x1(r) VIA12D_R_1x2    VIA12D_R_1x2(r)

    VIA12D_A    -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A    -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A    -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A    -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A    -> VIA1_CH1_so2   

    VIA12D_A    -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A    ->      VIA12   

    VIA12D_A(r) -> VIA1_CH2s_beo    VIA1_CV1e_beo   

    VIA12D_A(r) -> VIA1_CH1m2_eo    VIA1_CH2m2_eo    VIA1_CV1_eo   

    VIA12D_A(r) -> VIA1_CH2_hd    VIA1_CV1m2_eo   

    VIA12D_A(r) -> VIA1_CH2_so    VIA1_CV1_so   

    VIA12D_A(r) -> VIA1_CH1_so2   

    VIA12D_A(r) -> VIA1_CH2_so_hd2    VIA1_CV1_hd   

    VIA12D_A(r) ->      VIA12   

       VIA23    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

       VIA23    -> VIA2_CV1_eo    VIA2_CH2_eo   

       VIA23    -> VIA2_CH1_hd   

       VIA23    -> VIA2_CV1_so    VIA2_CH2_so   

       VIA23    -> VIA2_CV1_hd   

    VIA23D_R    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R    -> VIA2_CH1_hd   

    VIA23D_R    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R    -> VIA2_CV1_hd   

    VIA23D_R    ->      VIA23   

    VIA23D_R    -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_R(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_R(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_R(r) -> VIA2_CH1_hd   

    VIA23D_R(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_R(r) -> VIA2_CV1_hd   

    VIA23D_R(r) ->      VIA23   

    VIA23D_R(r) -> VIA23D_R_1x2    VIA23D_R_1x2(r) VIA23D_R_2x1    VIA23D_R_2x1(r)

    VIA23D_A    -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A    -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A    -> VIA2_CH1_hd   

    VIA23D_A    -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A    -> VIA2_CV1_hd   

    VIA23D_A    ->      VIA23   

    VIA23D_A(r) -> VIA2_CV1e_beo    VIA2_CH2s_beo   

    VIA23D_A(r) -> VIA2_CV1_eo    VIA2_CH2_eo   

    VIA23D_A(r) -> VIA2_CH1_hd   

    VIA23D_A(r) -> VIA2_CV1_so    VIA2_CH2_so   

    VIA23D_A(r) -> VIA2_CV1_hd   

    VIA23D_A(r) ->      VIA23   

    VIA34D_R    -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA34D_R(r) -> VIA34D_R_2x1    VIA34D_R_2x1(r) VIA34D_R_1x2    VIA34D_R_1x2(r)

    VIA4TD_R    -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)

    VIA4TD_R(r) -> VIA4TD_R_1x2    VIA4TD_R_1x2(r) VIA4TD_R_2x1    VIA4TD_R_2x1(r)



        There were 0 out of 8722 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Technology Processing] Total (MB): Used  108  Alloctr  108  Proc 1880 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85329 micron
Total Number of Contacts =             19381
Total Number of Wires =                18787
Total Number of PtConns =              1025
Total Number of Routed Wires =       18787
Total Routed Wire Length =           85011 micron
Total Number of Routed Contacts =       19381
        Layer              MET1 :       1487 micron
        Layer              MET2 :      27671 micron
        Layer              MET3 :      39103 micron
        Layer              MET4 :      16116 micron
        Layer             METTP :        951 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          3
        Via        VIA4TD_R_1x2 :         87
        Via   VIA4TD_R(rot)_2x1 :          5
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         33
        Via            VIA34D_R :         33
        Via        VIA34D_R_1x2 :        391
        Via   VIA34D_R(rot)_2x1 :          1
        Via        VIA34D_R_2x1 :       1519
        Via               VIA23 :         43
        Via            VIA23D_R :        441
        Via         VIA2_CH1_hd :        777
        Via         VIA2_CH2_so :        321
        Via         VIA2_CH2_eo :         25
        Via         VIA2_CV1_hd :         52
        Via       VIA2_CV1e_beo :       4284
        Via       VIA2_CH2s_beo :       1877
        Via         VIA2_CV1_so :        939
        Via         VIA2_CV1_eo :         27
        Via               VIA12 :         20
        Via            VIA12D_R :        257
        Via       VIA12D_R(rot) :          3
        Via            VIA12D_A :        207
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1321
        Via         VIA1_CV1_eo :        272
        Via         VIA1_CH2_so :         73
        Via       VIA1_CH2m2_eo :         90
        Via        VIA1_CH1_so2 :         15
        Via       VIA1_CV1m2_eo :        130
        Via         VIA1_CV1_hd :       1051
        Via         VIA1_CH2_hd :        164
        Via       VIA1_CV1e_beo :       2725
        Via       VIA1_CH1m2_eo :        790
        Via       VIA1_CH2s_beo :       1368
        Via     VIA1_CH2_so_hd2 :         26
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.11% (18433 / 19381 vias)
 
    Layer VIA1       = 94.47% (8047   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.34% (1260    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.78% (18370 / 19381 vias)
 
    Layer VIA1       = 94.24% (8027   / 8518    vias)
    Layer VIA2       = 94.49% (8302   / 8786    vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 95.11% (18433 / 19381 vias)
 
    Layer VIA1       = 94.47% (8047   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.34% (1260    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   51  Alloctr   51  Proc    0 
[RedundantVia] Total (MB): Used  124  Alloctr  125  Proc 1880 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:01 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   51  Alloctr   51  Proc    0 
[Dr init] Total (MB): Used  124  Alloctr  125  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   22  Alloctr   22  Proc    0 
[DR] Total (MB): Used   95  Alloctr   96  Proc 1880 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85329 micron
Total Number of Contacts =             19381
Total Number of Wires =                18787
Total Number of PtConns =              1025
Total Number of Routed Wires =       18787
Total Routed Wire Length =           85011 micron
Total Number of Routed Contacts =       19381
        Layer              MET1 :       1487 micron
        Layer              MET2 :      27671 micron
        Layer              MET3 :      39103 micron
        Layer              MET4 :      16116 micron
        Layer             METTP :        951 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          3
        Via        VIA4TD_R_1x2 :         87
        Via   VIA4TD_R(rot)_2x1 :          5
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         33
        Via            VIA34D_R :         33
        Via        VIA34D_R_1x2 :        391
        Via   VIA34D_R(rot)_2x1 :          1
        Via        VIA34D_R_2x1 :       1519
        Via               VIA23 :         43
        Via            VIA23D_R :        441
        Via         VIA2_CH1_hd :        777
        Via         VIA2_CH2_so :        321
        Via         VIA2_CH2_eo :         25
        Via         VIA2_CV1_hd :         52
        Via       VIA2_CV1e_beo :       4284
        Via       VIA2_CH2s_beo :       1877
        Via         VIA2_CV1_so :        939
        Via         VIA2_CV1_eo :         27
        Via               VIA12 :         20
        Via            VIA12D_R :        257
        Via       VIA12D_R(rot) :          3
        Via            VIA12D_A :        207
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1321
        Via         VIA1_CV1_eo :        272
        Via         VIA1_CH2_so :         73
        Via       VIA1_CH2m2_eo :         90
        Via        VIA1_CH1_so2 :         15
        Via       VIA1_CV1m2_eo :        130
        Via         VIA1_CV1_hd :       1051
        Via         VIA1_CH2_hd :        164
        Via       VIA1_CV1e_beo :       2725
        Via       VIA1_CH1m2_eo :        790
        Via       VIA1_CH2s_beo :       1368
        Via     VIA1_CH2_so_hd2 :         26
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.11% (18433 / 19381 vias)
 
    Layer VIA1       = 94.47% (8047   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.34% (1260    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.78% (18370 / 19381 vias)
 
    Layer VIA1       = 94.24% (8027   / 8518    vias)
    Layer VIA2       = 94.49% (8302   / 8786    vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 95.11% (18433 / 19381 vias)
 
    Layer VIA1       = 94.47% (8047   / 8518    vias)
        Weight 20    = 48.05% (4093    vias)
        Weight 17    = 13.52% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.64% (1077    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 94.98% (8345   / 8786    vias)
        Weight 20    = 70.12% (6161    vias)
        Weight 17    =  0.59% (52      vias)
        Weight 13    =  8.84% (777     vias)
        Weight 10    = 14.34% (1260    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.02% (441     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: 5013 out of 5018 ZRT-042 messages were not printed due to limit 5 (after 'source' at pnr.tcl:376) (MSG-3913)
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master DECAP25HDLL has site hd
master DECAP15HDLL has site hd
master DECAP10HDLL has site hd
master DECAP7HDLL has site hd
master DECAP5HDLL has site hd
master DECAP3HDLL has site hd
 Use site hd (5600)
Warning: Specified no 2x but no 3x, 4x, and 5x filler ref cells provided.. (CHF-009)
Warning: Smallest filler provided is greater than specified in option place.rules.min_vt_filler_size (CHF-073)
Begin building search trees for block dlib:design/pnr_finishing.design
Done building search trees for block dlib:design/pnr_finishing.design (time 0s)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1913 total shapes.
Layer MET2: cached 0 shapes out of 9699 total shapes.
Cached 122 vias out of 20308 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): DECAP25HDLL (25 x 1), DECAP15HDLL (15 x 1), DECAP10HDLL (10 x 1), DECAP7HDLL (7 x 1), DECAP5HDLL (5 x 1), DECAP3HDLL (3 x 1), 
        10% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 7 of regular filler DECAP25HDLL inserted
... 14 of regular filler DECAP15HDLL inserted
... 44 of regular filler DECAP10HDLL inserted
... 69 of regular filler DECAP7HDLL inserted
... 156 of regular filler DECAP5HDLL inserted
... 181 of regular filler DECAP3HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:47:16 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2665/3136
Ground net VSS                2665/3136
--------------------------------------------------------------------------------
Information: connections of 942 power/ground pin(s) are created or changed.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used  102  Alloctr  103  Proc 1880 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 141
Partition 2, Fillers with Violations = 50
Partition 3, Fillers with Violations = 89
Partition 4, Fillers with Violations = 52
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used  -13  Alloctr  -13  Proc    0 
[End Removing Filler Cells] Total (MB): Used   89  Alloctr   90  Proc 1880 
Updating the database ...
Delete xofiller!DECAP5HDLL!x848400y170800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x1055600y170800 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x1167600y170800 due to Short violation
Delete xofiller!DECAP10HDLL!x1223600y170800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1279600y170800 due to Short violation
Delete xofiller!DECAP5HDLL!x1330000y170800 due to Diff net spacing violation
Delete xofiller!DECAP15HDLL!x2349200y170800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2433200y170800 due to Short violation
Delete xofiller!DECAP10HDLL!x826000y215600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x898800y215600 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x277200y260400 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x635600y260400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x674800y260400 due to Short violation
Delete xofiller!DECAP10HDLL!x792400y260400 due to Short violation
Delete xofiller!DECAP3HDLL!x848400y260400 due to Short violation
Delete xofiller!DECAP3HDLL!x865200y260400 due to Short violation
Delete xofiller!DECAP5HDLL!x999600y260400 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1027600y260400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x910000y305200 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x932400y350000 due to Short violation
Delete xofiller!DECAP7HDLL!x1307600y350000 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x2416400y394800 due to Short violation
Delete xofiller!DECAP5HDLL!x2690800y394800 due to Short violation
Delete xofiller!DECAP5HDLL!x2802800y394800 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x277200y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x333200y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x557200y439600 due to Short violation
Delete xofiller!DECAP5HDLL!x663600y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x977200y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x1380400y439600 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2063600y439600 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2416400y439600 due to Short violation
Delete xofiller!DECAP5HDLL!x2203600y484400 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2690800y484400 due to Short violation
Delete xofiller!DECAP3HDLL!x2718800y484400 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x501200y529200 due to Short violation
Delete xofiller!DECAP3HDLL!x2422000y529200 due to Diff net spacing violation
Delete xofiller!DECAP7HDLL!x1223600y574000 due to Short violation
Delete xofiller!DECAP3HDLL!x1425200y574000 due to Short violation
Delete xofiller!DECAP3HDLL!x1442000y574000 due to Diff net spacing violation
Delete xofiller!DECAP15HDLL!x512400y618800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x596400y618800 due to Short violation
Delete xofiller!DECAP10HDLL!x848400y618800 due to Short violation
Delete xofiller!DECAP3HDLL!x904400y618800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x1078000y618800 due to Short violation
Delete xofiller!DECAP10HDLL!x1178800y618800 due to Diff net spacing violation
Delete xofiller!DECAP10HDLL!x1251600y618800 due to Diff net spacing violation
Delete xofiller!DECAP5HDLL!x2528400y618800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x2556400y618800 due to Diff net spacing violation
Delete xofiller!DECAP3HDLL!x574000y663600 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 332 cell instances
Effort 5
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master FEED25HDLL has site hd
master FEED15HDLL has site hd
master FEED10HDLL has site hd
master FEED7HDLL has site hd
master FEED5HDLL has site hd
master FEED3HDLL has site hd
master FEED2HDLL has site hd
master FEED1HDLL has site hd
 Use site hd (5600)
INFO:: process regular filler master min-vth type: 
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1913 total shapes.
Layer MET2: cached 0 shapes out of 9699 total shapes.
Cached 122 vias out of 20308 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): FEED25HDLL (25 x 1), FEED15HDLL (15 x 1), FEED10HDLL (10 x 1), FEED7HDLL (7 x 1), FEED5HDLL (5 x 1), FEED3HDLL (3 x 1), FEED2HDLL (2 x 1), FEED1HDLL (1 x 1), 
        10% complete ...
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        80% complete ...
Regular Filler Insertion Complete
... 4 of regular filler FEED25HDLL inserted
... 7 of regular filler FEED15HDLL inserted
... 46 of regular filler FEED10HDLL inserted
... 56 of regular filler FEED7HDLL inserted
... 88 of regular filler FEED5HDLL inserted
... 212 of regular filler FEED3HDLL inserted
... 144 of regular filler FEED2HDLL inserted
... 306 of regular filler FEED1HDLL inserted
****************************************
Report : Power/Ground Connection Summary
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:47:17 2022
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2804/3667
Ground net VSS                2804/3667
--------------------------------------------------------------------------------
Information: connections of 1726 power/ground pin(s) are created or changed.

************************

running check_legality

PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer MET1: cached 0 shapes out of 1913 total shapes.
Layer MET2: cached 0 shapes out of 9699 total shapes.
Cached 122 vias out of 20308 total vias.

check_legality for block design radiation_sensor_digital_top ... 
Information: Initializing classic cellmap without advanced rules enabled
Information: Creating classic rule checker.
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design radiation_sensor_digital_top succeeded!


check_legality succeeded.

**************************

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
[33mWarning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)(B[m
Via on layer (VIATPL) needs more than one tracks
[33mWarning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)(B[m
Transition layer name: MET4(3)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 1880 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,295.68,294.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.23, min space = 0.23 pitch = 0.56
layer MET2, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET3, dir Hor, min width = 0.28, min space = 0.28 pitch = 0.56
layer MET4, dir Ver, min width = 0.28, min space = 0.28 pitch = 0.56
layer METTP, dir Hor, min width = 0.44, min space = 0.46 pitch = 1.12
layer METTPL, dir Ver, min width = 3, min space = 2.5 pitch = 5.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   78  Alloctr   79  Proc 1880 
Net statistics:
Total number of nets     = 2706
Number of nets to route  = 0
2706 nets are fully connected,
 of which 2706 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   79  Proc 1880 
Average gCell capacity  1.46     on layer (1)    MET1
Average gCell capacity  7.77     on layer (2)    MET2
Average gCell capacity  7.78     on layer (3)    MET3
Average gCell capacity  7.76     on layer (4)    MET4
Average gCell capacity  3.24     on layer (5)    METTP
Average gCell capacity  0.65     on layer (6)    METTPL
Average number of tracks per gCell 7.97  on layer (1)    MET1
Average number of tracks per gCell 8.02  on layer (2)    MET2
Average number of tracks per gCell 7.97  on layer (3)    MET3
Average number of tracks per gCell 8.02  on layer (4)    MET4
Average number of tracks per gCell 4.00  on layer (5)    METTP
Average number of tracks per gCell 0.82  on layer (6)    METTPL
Number of gCells = 26136
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   79  Alloctr   80  Proc 1880 
[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   79  Alloctr   80  Proc 1880 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   79  Alloctr   80  Proc 1880 
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  111  Alloctr  112  Proc 1880 
Initial. Routing result:
Initial. Both Dirs: Overflow =    15 Max = 2 GRCs =    28 (0.32%)
Initial. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.51%)
Initial. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
Initial. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. MET2       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.09%)
Initial. MET3       Overflow =     1 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
Initial. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer MET1 wire length = 0.00
Initial. Layer MET2 wire length = 0.00
Initial. Layer MET3 wire length = 0.00
Initial. Layer MET4 wire length = 0.00
Initial. Layer METTP wire length = 0.00
Initial. Layer METTPL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12D_R count = 0
Initial. Via VIA23D_R count = 0
Initial. Via VIA34D_R count = 0
Initial. Via VIA4TD_R count = 0
Initial. Via VIAT6L_R count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  111  Alloctr  112  Proc 1880 
phase1. Routing result:
phase1. Both Dirs: Overflow =    15 Max = 2 GRCs =    28 (0.32%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.51%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
phase1. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. MET2       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.09%)
phase1. MET3       Overflow =     1 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase1. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase1. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase1. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer MET1 wire length = 0.00
phase1. Layer MET2 wire length = 0.00
phase1. Layer MET3 wire length = 0.00
phase1. Layer MET4 wire length = 0.00
phase1. Layer METTP wire length = 0.00
phase1. Layer METTPL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12D_R count = 0
phase1. Via VIA23D_R count = 0
phase1. Via VIA34D_R count = 0
phase1. Via VIA4TD_R count = 0
phase1. Via VIAT6L_R count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  111  Alloctr  112  Proc 1880 
phase2. Routing result:
phase2. Both Dirs: Overflow =    15 Max = 2 GRCs =    28 (0.32%)
phase2. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.51%)
phase2. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.14%)
phase2. MET1       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. MET2       Overflow =     3 Max = 2 (GRCs =  1) GRCs =     4 (0.09%)
phase2. MET3       Overflow =     1 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase2. MET4       Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.05%)
phase2. METTP      Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
phase2. METTPL     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer MET1 wire length = 0.00
phase2. Layer MET2 wire length = 0.00
phase2. Layer MET3 wire length = 0.00
phase2. Layer MET4 wire length = 0.00
phase2. Layer METTP wire length = 0.00
phase2. Layer METTPL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12D_R count = 0
phase2. Via VIA23D_R count = 0
phase2. Via VIA34D_R count = 0
phase2. Via VIA4TD_R count = 0
phase2. Via VIAT6L_R count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   33  Alloctr   33  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  111  Alloctr  112  Proc 1880 

Congestion utilization per direction:
Average vertical track utilization   = 19.74 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 24.18 %
Peak    horizontal track utilization = 112.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1880 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   33  Alloctr   33  Proc    0 
[GR: Done] Total (MB): Used  111  Alloctr  112  Proc 1880 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Global Routing] Total (MB): Used  109  Alloctr  110  Proc 1880 

Start track assignment

Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   73  Alloctr   74  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

[36mInformation: RC layer preference is turned off for this design. (ZRT-613)(B[m
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used  103  Alloctr  104  Proc 1880 
Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
[36mInformation: Using 1 threads for routing. (ZRT-444)(B[m
Start DR iteration 0: uniform partition
Routed  1/49 Partitions, Violations =   0
Routed  2/49 Partitions, Violations =   0
Routed  3/49 Partitions, Violations =   0
Routed  4/49 Partitions, Violations =   0
Routed  5/49 Partitions, Violations =   0
Routed  6/49 Partitions, Violations =   0
Routed  7/49 Partitions, Violations =   0
Routed  8/49 Partitions, Violations =   0
Routed  9/49 Partitions, Violations =   0
Routed  10/49 Partitions, Violations =  0
Routed  11/49 Partitions, Violations =  0
Routed  12/49 Partitions, Violations =  0
Routed  13/49 Partitions, Violations =  0
Routed  14/49 Partitions, Violations =  0
Routed  15/49 Partitions, Violations =  0
Routed  16/49 Partitions, Violations =  0
Routed  17/49 Partitions, Violations =  0
Routed  18/49 Partitions, Violations =  0
Routed  19/49 Partitions, Violations =  0
Routed  20/49 Partitions, Violations =  0
Routed  21/49 Partitions, Violations =  0
Routed  22/49 Partitions, Violations =  0
Routed  23/49 Partitions, Violations =  0
Routed  24/49 Partitions, Violations =  0
Routed  25/49 Partitions, Violations =  0
Routed  26/49 Partitions, Violations =  0
Routed  27/49 Partitions, Violations =  0
Routed  28/49 Partitions, Violations =  0
Routed  29/49 Partitions, Violations =  0
Routed  30/49 Partitions, Violations =  0
Routed  31/49 Partitions, Violations =  0
Routed  32/49 Partitions, Violations =  0
Routed  33/49 Partitions, Violations =  0
Routed  34/49 Partitions, Violations =  0
Routed  35/49 Partitions, Violations =  0
Routed  36/49 Partitions, Violations =  0
Routed  37/49 Partitions, Violations =  0
Routed  38/49 Partitions, Violations =  0
Routed  39/49 Partitions, Violations =  0
Routed  40/49 Partitions, Violations =  0
Routed  41/49 Partitions, Violations =  0
Routed  42/49 Partitions, Violations =  0
Routed  43/49 Partitions, Violations =  0
Routed  44/49 Partitions, Violations =  0
Routed  45/49 Partitions, Violations =  0
Routed  46/49 Partitions, Violations =  0
Routed  47/49 Partitions, Violations =  0
Routed  48/49 Partitions, Violations =  0
Routed  49/49 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   45  Alloctr   46  Proc    0 
[Iter 0] Total (MB): Used  119  Alloctr  120  Proc 1880 

End DR iteration 0 with 49 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   73  Alloctr   74  Proc 1880 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   73  Alloctr   74  Proc 1880 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    85303 micron
Total Number of Contacts =             19372
Total Number of Wires =                18748
Total Number of PtConns =              1029
Total Number of Routed Wires =       18748
Total Routed Wire Length =           84984 micron
Total Number of Routed Contacts =       19372
        Layer              MET1 :       1484 micron
        Layer              MET2 :      27663 micron
        Layer              MET3 :      39087 micron
        Layer              MET4 :      16118 micron
        Layer             METTP :        951 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          3
        Via        VIA4TD_R_1x2 :         87
        Via   VIA4TD_R(rot)_2x1 :          5
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         33
        Via            VIA34D_R :         33
        Via        VIA34D_R_2x1 :       1519
        Via   VIA34D_R(rot)_2x1 :          1
        Via        VIA34D_R_1x2 :        391
        Via               VIA23 :         43
        Via            VIA23D_R :        439
        Via         VIA2_CH1_hd :        777
        Via         VIA2_CH2_so :        320
        Via         VIA2_CH2_eo :         24
        Via         VIA2_CV1_hd :         52
        Via       VIA2_CV1e_beo :       4282
        Via       VIA2_CH2s_beo :       1876
        Via         VIA2_CV1_so :        938
        Via         VIA2_CV1_eo :         27
        Via               VIA12 :         20
        Via            VIA12D_R :        257
        Via       VIA12D_R(rot) :          3
        Via            VIA12D_A :        207
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1321
        Via         VIA1_CV1_eo :        272
        Via         VIA1_CH2_so :         73
        Via       VIA1_CH2m2_eo :         90
        Via        VIA1_CH1_so2 :         15
        Via       VIA1_CV1m2_eo :        130
        Via         VIA1_CV1_hd :       1050
        Via         VIA1_CH2_hd :        164
        Via       VIA1_CV1e_beo :       2725
        Via       VIA1_CH1m2_eo :        790
        Via       VIA1_CH2s_beo :       1368
        Via     VIA1_CH2_so_hd2 :         26
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.12% (18426 / 19372 vias)
 
    Layer VIA1       = 94.47% (8046   / 8517    vias)
        Weight 20    = 48.06% (4093    vias)
        Weight 17    = 13.53% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.63% (1076    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.00% (8339   / 8778    vias)
        Weight 20    = 70.15% (6158    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.85% (777     vias)
        Weight 10    = 14.33% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.00% (439     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.79% (18363 / 19372 vias)
 
    Layer VIA1       = 94.24% (8026   / 8517    vias)
    Layer VIA2       = 94.51% (8296   / 8778    vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 95.12% (18426 / 19372 vias)
 
    Layer VIA1       = 94.47% (8046   / 8517    vias)
        Weight 20    = 48.06% (4093    vias)
        Weight 17    = 13.53% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.63% (1076    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.00% (8339   / 8778    vias)
        Weight 20    = 70.15% (6158    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.85% (777     vias)
        Weight 10    = 14.33% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.00% (439     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 2706
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
[36mInformation: Routes in non-preferred voltage areas = 0 (ZRT-559)(B[m

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...


Rule name               
Antenna mode            Diode-mode value        Area Threshold   Layer Area Threshold   
------------            ----------------        --------------  ----------------------  
  1                       4                       0             
  4                       4                       0             

Column information:
-------------------
    A - Layer name
    B - Layer type
    C - Antenna mode
    D - Ratio
    E - P Ratio
    F - N Ratio
    G - Gate diffusion length
    H - P Gate diffusion length
    I - N Gate diffusion length
    J - Layer scale
    K - Accumulate scale
    L - Protected scale
    M - Diode ratio
    N - Scale factor

     A           B       C       D          E          F          G          H          I          J          K          L            M                 N      
---------- ------------ --- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------- ---------------- ---------------
      MET1 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA1      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET2 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA2      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET3 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      VIA3      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

      MET4 INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     METTP INTERCONNECT   4     400.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    METTPL INTERCONNECT   4     200.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

    VIATPL      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

     VIATP      VIA_CUT   1      20.00        --         --         --         --         --         --         --         --  {0.0 0.0 0.0 10000000.0}              -- 

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Found antenna rule mode 1, diode mode 4:
        layer MET1: , diode ratio {0 0 1 0 0} 
        layer MET2: , diode ratio {0 0 1 0 0} 
        layer MET3: , diode ratio {0 0 1 0 0} 
        layer MET4: , diode ratio {0 0 1 0 0} 
        layer METTP: , diode ratio {0 0 1 0 0} 
        layer METTPL: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA2:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIA3:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATP:  max ratio 20, diode ratio {0 0 0 1e+07} 
        layer VIATPL:  max ratio 20, diode ratio {0 0 0 1e+07} 
Found antenna rule mode 4, diode mode 4:
        layer MET1:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET2:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET3:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer MET4:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTP:  max ratio 400, diode ratio {0 0 0 1e+07} 
        layer METTPL:  max ratio 200, diode ratio {0 0 0 1e+07} 
        layer VIA1: , diode ratio {0 0 1 0 0} 
        layer VIA2: , diode ratio {0 0 1 0 0} 
        layer VIA3: , diode ratio {0 0 1 0 0} 
        layer VIATP: , diode ratio {0 0 1 0 0} 
        layer VIATPL: , diode ratio {0 0 1 0 0} 
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = METTP
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIATP) needs more than one tracks
Warning: Layer MET4 pitch 0.560 may be too small: wire/via-down 0.560, wire/via-up 0.610. (ZRT-026)
Via on layer (VIATPL) needs more than one tracks
Warning: Layer METTP pitch 1.120 may be too small: wire/via-down 0.950, wire/via-up 1.430. (ZRT-026)
Transition layer name: MET4(3)
Hier-ant-prop: new = 1, old = 0


Start checking for open nets ... 

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2706 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   76  Alloctr   77  Proc 1880 
Printing options for 'route.common.*'
common.debug_remove_extension_floating_shapes           :        false               
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.antenna                                          :        true                
detail.default_port_external_gate_size                  :        0                   
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                
detail.force_end_on_preferred_grid                      :        true                
detail.port_antenna_mode                                :        jump                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (MET1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (MET4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATP)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIATPL)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Metal lay (METTPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 4; diode mode 4
      Metal lay (MET1)0; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET2)1; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET3)2; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (MET4)3; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATP)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTP)4; maxRatio 400.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
      Cut lay (VIATPL)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (METTPL)5; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 0.000 10000000.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == jump
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  122  Alloctr  123  Proc 1880 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  122  Alloctr  123  Proc 1880 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    85303 micron
Total Number of Contacts =             19372
Total Number of Wires =                18748
Total Number of PtConns =              1029
Total Number of Routed Wires =       18748
Total Routed Wire Length =           84984 micron
Total Number of Routed Contacts =       19372
        Layer              MET1 :       1484 micron
        Layer              MET2 :      27663 micron
        Layer              MET3 :      39087 micron
        Layer              MET4 :      16118 micron
        Layer             METTP :        951 micron
        Layer            METTPL :          0 micron
        Via            VIA4TD_R :          3
        Via        VIA4TD_R_1x2 :         87
        Via   VIA4TD_R(rot)_2x1 :          5
        Via   VIA4TD_R(rot)_1x2 :          5
        Via        VIA4TD_R_2x1 :         33
        Via            VIA34D_R :         33
        Via        VIA34D_R_2x1 :       1519
        Via   VIA34D_R(rot)_2x1 :          1
        Via        VIA34D_R_1x2 :        391
        Via               VIA23 :         43
        Via            VIA23D_R :        439
        Via         VIA2_CH1_hd :        777
        Via         VIA2_CH2_so :        320
        Via         VIA2_CH2_eo :         24
        Via         VIA2_CV1_hd :         52
        Via       VIA2_CV1e_beo :       4282
        Via       VIA2_CH2s_beo :       1876
        Via         VIA2_CV1_so :        938
        Via         VIA2_CV1_eo :         27
        Via               VIA12 :         20
        Via            VIA12D_R :        257
        Via       VIA12D_R(rot) :          3
        Via            VIA12D_A :        207
        Via       VIA12D_A(rot) :          4
        Via         VIA1_CV1_so :       1321
        Via         VIA1_CV1_eo :        272
        Via         VIA1_CH2_so :         73
        Via       VIA1_CH2m2_eo :         90
        Via        VIA1_CH1_so2 :         15
        Via       VIA1_CV1m2_eo :        130
        Via         VIA1_CV1_hd :       1050
        Via         VIA1_CH2_hd :        164
        Via       VIA1_CV1e_beo :       2725
        Via       VIA1_CH1m2_eo :        790
        Via       VIA1_CH2s_beo :       1368
        Via     VIA1_CH2_so_hd2 :         26
        Via   VIA12D_R(rot)_1x2 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.12% (18426 / 19372 vias)
 
    Layer VIA1       = 94.47% (8046   / 8517    vias)
        Weight 20    = 48.06% (4093    vias)
        Weight 17    = 13.53% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.63% (1076    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.00% (8339   / 8778    vias)
        Weight 20    = 70.15% (6158    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.85% (777     vias)
        Weight 10    = 14.33% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.00% (439     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 94.79% (18363 / 19372 vias)
 
    Layer VIA1       = 94.24% (8026   / 8517    vias)
    Layer VIA2       = 94.51% (8296   / 8778    vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
 
  The optimized via conversion rate based on total routed via count = 95.12% (18426 / 19372 vias)
 
    Layer VIA1       = 94.47% (8046   / 8517    vias)
        Weight 20    = 48.06% (4093    vias)
        Weight 17    = 13.53% (1152    vias)
        Weight 13    =  3.45% (294     vias)
        Weight 10    = 16.37% (1394    vias)
        Weight 7     =  0.18% (15      vias)
        Weight 5     = 12.63% (1076    vias)
        Weight 2     =  0.23% (20      vias)
        Weight 1     =  0.02% (2       vias)
        Un-optimized =  5.53% (471     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA2       = 95.00% (8339   / 8778    vias)
        Weight 20    = 70.15% (6158    vias)
        Weight 17    =  0.58% (51      vias)
        Weight 13    =  8.85% (777     vias)
        Weight 10    = 14.33% (1258    vias)
        Weight 5     =  0.59% (52      vias)
        Weight 2     =  0.49% (43      vias)
        Un-optimized =  5.00% (439     vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIA3       = 98.30% (1911   / 1944    vias)
        Weight 1     = 98.30% (1911    vias)
        Un-optimized =  1.70% (33      vias)
        Un-mapped    =  0.00% (0       vias)
    Layer VIATP      = 97.74% (130    / 133     vias)
        Weight 1     = 97.74% (130     vias)
        Un-optimized =  2.26% (3       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2706, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Information: Saving block 'dlib:design/pnr_finishing.design'
Information: Saving 'dlib:design/pnr_finishing.design' to 'dlib:design/pnr_icv_in_design.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_icv_in_design.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mICV in-design(B[m

Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_icv_in_design.design
Design 'radiation_sensor_digital_top' was successfully linked.
Begin building search trees for block dlib:design/pnr_icv_in_design.design
Done building search trees for block dlib:design/pnr_icv_in_design.design (time 0s)

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
.......................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc/signoff_check_drc.log
Overall engine Time=0:00:26 Highest command Mem=626.050 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

TrackFill Flow: Creating init setup...
TrackFill Flow: Creating init setup... done.
Creating track fill shapes by skipping 1 track between signal and fill shapes for layers: MET1 
Creating track fill shapes on all tracks for layers: MET2 MET3 MET4 METTP METTPL 
TrackFill Flow: Default parameters written to file: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/track_fill_params.rh
Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
................................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_fill_run/icv_run_1/tech.tf



Total icv runtime = Overall engine Time=0:00:20 Highest command Mem=568.325  

Info: Starting compress metal fill stage.

Info: compress metal fill finished successfully : 1 seconds

Information: Saving block 'dlib:design/pnr_icv_in_design.design'

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
...............................Updated tech file has been written at: /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/tech.tf

ICV is done!
For more details see /home/aparlane/fiuba_thesis/hdl/synth_pnr/pnr/signoff_check_drc_post_metal_fill/signoff_check_drc.log
Overall engine Time=0:00:27 Highest command Mem=594.725 
Information: No DRC error is reported! (RT-048)

signoff_check_drc is finished.

Create error data signoff_check_drc.err ...
Loading cell instances...
Number of Standard Cells: 3667
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 37
Number of VDD Vias: 471
Number of VDD Terminals: 1
Number of VSS Wires: 36
Number of VSS Vias: 456
Number of VSS Terminals: 1
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
Routing objects of clock nets will be honored.
Command check_pg_drc started  at Thu Mar 10 17:48:51 2022
Command check_pg_drc finished at Thu Mar 10 17:48:52 2022
CPU usage for check_pg_drc: 0.69 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.69 seconds ( 0.00 hours)
No errors found.
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3   Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End       Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init        Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 10%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 2706.
Total number of short violations is 0.
Total number of open locations is 0 (0 open nets).
Total number of floating pins is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
Information: Corner virtual_scenario_bc: no PVT mismatches. (PVT-032)
Information: Corner virtual_scenario: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'dlib:design/pnr_icv_in_design.design'. (TIM-125)
Information: Design design has 2706 nets, 0 global routed, 2704 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'radiation_sensor_digital_top'. (NEX-022)
---extraction options---
Corner: virtual_scenario
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: virtual_scenario_bc
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : floating
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: design 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 2704 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2704, routed nets = 2704, across physical hierarchy nets = 0, parasitics cached nets = 2704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: Scenario virtual_scenario_bc is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:48:54 2022
****************************************

  Startpoint: iso14443a_inst/part2/tx_inst/lm_out_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lm_out (output port)
  Mode: virtual_scenario
  Corner: virtual_scenario
  Scenario: virtual_scenario
  Path Group: default
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  iso14443a_inst/part2/tx_inst/lm_out_reg/C (DFRRQHDX1)
                                                   0.00      0.00 r
  iso14443a_inst/part2/tx_inst/lm_out_reg/Q (DFRRQHDX1)
                                                   3.40      3.40 r
  lm_out (out)                                     0.01      3.41 r
  data arrival time                                          3.41

  max_delay to non-endpoint                        5.00      5.00
  data required time                                         5.00
  ------------------------------------------------------------------------
  data required time                                         5.00
  data arrival time                                         -3.41
  ------------------------------------------------------------------------
  slack (MET)                                                1.59


Warning: Scenario virtual_scenario is not configured for hold analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:48:54 2022
****************************************

  Startpoint: adapter_inst/rx_count_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: adapter_inst/rx_buffer_reg[10][0] (rising edge-triggered flip-flop clocked by clk)
  Mode: virtual_scenario_bc
  Corner: virtual_scenario_bc
  Scenario: virtual_scenario_bc
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.53      0.53

  adapter_inst/rx_count_reg[0]/C (DFRRQHDX0)       0.00      0.53 r
  adapter_inst/rx_count_reg[0]/Q (DFRRQHDX0)       0.41      0.95 r
  U2914/Q (OR3HDX0)                                0.21      1.15 r
  U2915/Q (NO2HDLLX0)                              0.09      1.24 f
  U2916/Q (MU2HDLLX0)                              0.16      1.41 f
  adapter_inst/rx_buffer_reg[10][0]/D (DFRQHDX0)   0.00      1.41 f
  data arrival time                                          1.41

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.89      0.89
  adapter_inst/rx_buffer_reg[10][0]/C (DFRQHDX0)   0.00      0.89 r
  clock uncertainty                                0.50      1.39
  library hold time                               -0.00      1.39
  data required time                                         1.39
  ------------------------------------------------------------------------
  data required time                                         1.39
  data arrival time                                         -1.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.02


****************************************
Report : power
        -significant_digits 2
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Thu Mar 10 17:48:54 2022
****************************************
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Scenario virtual_scenario, iteration 1: expecting at least 5
Scenario virtual_scenario, iteration 2: expecting at least 6
Scenario virtual_scenario, iteration 3: expecting at least 6
Scenario virtual_scenario, iteration 4: expecting at least 6
Scenario virtual_scenario, iteration 5: expecting at least 6
Scenario virtual_scenario, iteration 6: expecting at least 6
Scenario virtual_scenario, iteration 7: expecting at least 7
Mode: virtual_scenario
Corner: virtual_scenario
Scenario: virtual_scenario
Voltage: 1.62
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.63e+08 pW ( 64.1%)
  Net Switching Power    = 9.16e+07 pW ( 35.9%)
Total Dynamic Power      = 2.55e+08 pW (100.0%)

Cell Leakage Power       = 6.24e+05 pW


  Attributes
  ----------
      u  -  User defined power group

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
black_box                 0.00e+00               0.00e+00               7.98e+01               7.98e+01    (  0.0%)      
clock_network             1.53e+08               8.20e+07               5.08e+04               2.35e+08    ( 91.9%)      
register                  3.28e+06               1.22e+06               3.33e+05               4.84e+06    (  1.9%)      
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)      
combinational             7.20e+06               8.33e+06               2.40e+05               1.58e+07    (  6.2%)      
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.63e+08 pW            9.16e+07 pW            6.24e+05 pW            2.56e+08 pW
Information: Saving block 'dlib:design/pnr_icv_in_design.design'
Information: Saving 'dlib:design/pnr_icv_in_design.design' to 'dlib:design/pnr_write_data.design'. (DES-028)
Closing all libraries...
Information: The net parasitics of block radiation_sensor_digital_top are cleared. (TIM-123)
Opening block 'dlib:design/pnr_write_data.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.


[36mWrite Data(B[m

Using libraries: dlib tech_only d_cells_hd d_cells_hdll
Visiting block dlib:design/pnr_write_data.design
Design 'radiation_sensor_digital_top' was successfully linked.
 Information: Using name rules 'verilog'.
 Information: 2309 objects (0 ports, 0 bus ports, 1650 cells, 619 nets & 40 bus nets) changed in design 'design'.
****************************************
Report : Data Mismatches
Version: P-2019.03
Date   : Thu Mar 10 17:48:57 2022
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 60
TRACKS                         : 12
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 3667
PINS                           : 47
PINPROPERTIES                  : 45
FILLS                          : 6249
SPECIALNETS                    : 791
NETS                           : 2703
blockage_as_zero_spacing  false


blockage_as_zero_spacing  false
0 41:10:-1:-1:0  41:10
0 18:5:-1:-1:0  18:5
0 56:5:-1:-1:0  56:5
0 3:14:-1:-1:0  3:14
0 35:10:-1:-1:0  35:10
0 35:9:-1:-1:0  35:9
0 3:15:-1:-1:0  3:15
0 18:9:-1:-1:0  18:9
0 50:10:-1:-1:0  50:10
0 35:15:-1:-1:0  35:15
0 27:5:-1:-1:0  27:5
0 32:5:-1:-1:0  32:5
0 18:10:-1:-1:0  18:10
0 50:15:-1:-1:0  50:15
0 102:3:-1:-1:0  102:3
0 33:10:-1:-1:0  33:10
0 2:5:-1:-1:0  2:5
0 18:15:-1:-1:0  18:15
0 19:5:-1:-1:0  19:5
0 102:5:-1:-1:0  102:5
0 13:14:-1:-1:0  13:14
0 13:15:-1:-1:0  13:15
0 73:10:-1:-1:0  73:10
0 28:1:-1:-1:0  28:1
0 78:5:-1:-1:0  78:5
0 33:15:-1:-1:0  33:15
0 1:21:-1:-1:0  1:21
0 28:2:-1:-1:0  28:2
0 1:22:-1:-1:0  1:22
0 160:*:-1:-1:0  230:0
0 28:3:-1:-1:0  28:3
0 50:1:-1:-1:0  50:1
0 1:23:-1:-1:0  1:23
0 28:4:-1:-1:0  28:4
0 50:2:-1:-1:0  50:2
0 83:4:-1:-1:0  83:4
0 33:1:-1:-1:0  33:1
0 28:5:-1:-1:0  28:5
0 50:3:-1:-1:0  50:3
0 33:2:-1:-1:0  33:2
0 1:25:-1:-1:0  1:25
0 16:1:-1:-1:0  16:1
0 16:10:-1:-1:0  16:10
0 50:4:-1:-1:0  50:4
0 33:3:-1:-1:0  33:3
0 1:26:-1:-1:0  1:26
0 16:2:-1:-1:0  16:2
0 50:5:-1:-1:0  50:5
0 33:4:-1:-1:0  33:4
0 1:27:-1:-1:0  1:27
0 16:3:-1:-1:0  16:3
0 33:5:-1:-1:0  33:5
0 1:28:-1:-1:0  1:28
0 16:4:-1:-1:0  16:4
0 28:9:-1:-1:0  28:9
0 3:1:-1:-1:0  3:1
0 16:5:-1:-1:0  16:5
0 31:10:-1:-1:0  31:10
0 16:15:-1:-1:0  16:15
0 50:9:-1:-1:0  50:9
0 33:9:-1:-1:0  33:9
0 16:9:-1:-1:0  16:9
0 31:15:-1:-1:0  31:15
0 255:*:-1:-1:0  190:0
0 -1:*:4:-1:0  190:0
0 20:10:-1:-1:0  20:10
0 96:5:-1:-1:0  96:5
0 40:10:-1:-1:0  40:10
0 13:1:-1:-1:0  13:1
0 13:3:-1:-1:0  13:3
0 29:5:-1:-1:0  29:5
0 128:5:-1:-1:0  330:5
0 13:4:-1:-1:0  13:4
0 13:5:-1:-1:0  13:5
0 51:5:-1:-1:0  51:5
0 28:10:-1:-1:0  28:10
0 74:10:-1:-1:0  74:10
0 20:19:-1:-1:0  20:19
0 20:20:-1:-1:0  20:20
0 17:5:-1:-1:0  17:5
0 100:5:-1:-1:0  100:5
0 28:15:-1:-1:0  28:15
0 20:24:-1:-1:0  20:24
0 121:5:-1:-1:0  191:5
0 122:*:-1:-1:0  207:0
0 123:*:-1:-1:0  298:0
0 31:1:-1:-1:0  31:1
0 124:*:-1:-1:0  309:0
0 31:2:-1:-1:0  31:2
0 31:3:-1:-1:0  31:3
0 31:4:-1:-1:0  31:4
0 31:5:-1:-1:0  31:5
0 35:1:-1:-1:0  35:1
0 129:5:-1:-1:0  380:5
0 18:1:-1:-1:0  18:1
0 35:3:-1:-1:0  35:3
0 18:2:-1:-1:0  18:2
0 35:4:-1:-1:0  35:4
0 18:3:-1:-1:0  18:3
0 31:9:-1:-1:0  31:9
0 35:5:-1:-1:0  35:5
0 18:4:-1:-1:0  18:4
2 13:0:-1:-1:0  13:3
2 16:0:-1:-1:0  16:3
2 18:0:-1:-1:0  18:3
2 28:0:-1:-1:0  28:3
2 31:0:-1:-1:0  31:3
2 33:0:-1:-1:0  33:3
2 35:0:-1:-1:0  35:3
2 50:0:-1:-1:0  50:3


Information: Saving block 'dlib:design/pnr_write_data.design'
Information: Saving 'dlib:design/pnr_write_data.design' to 'dlib:design/pnr_out.design'. (DES-028)
Closing all libraries...
Opening block 'dlib:design/pnr_out.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
Closing all libraries...
[36m
Id             Severity         Limit    Occurrences   Suppressed
--------------------------------------------------------------------
CHF-009         Warning             0              1            0
CHF-073         Warning             0              1            0
CTS-037     Information             0             34            0
CTS-038         Warning             0              7            0
CTS-101     Information             0             10            0
CTS-103     Information             0             12            0
CTS-104     Information             0             20            0
CTS-105     Information             0              2            0
CTS-106     Information            50             50            3
CTS-107     Information             0             10            0
CTS-124     Information             0              1            0
CTS-126     Information             0              1            0
CTS-127     Information             0             10           43
DCHK-104    Information             0              3            0
DCHK-105        Warning             0             46            0
DES-028     Information             0              8            0
LNK-040     Information             0              1            0
MSG-3913    Information             0              1            0
NDM-099     Information             0              5            0
NDMUI-092       Warning             0              6            0
NDMUI-173   Information             0              1            0
NEX-011     Information             0             29            0
NEX-017     Information             0             58            0
NEX-022     Information             0             34            0
NEX-024     Information             0             18            0
NEX-028     Information             0              4            0
NEX-030     Information             0              4            0
OPT-055     Information             0              7            0
PLACE-027   Information             0              7            0
PLACE-030   Information             0              3            0
POW-005     Information            10              5            0
POW-011         Warning            10             10           29
POW-024     Information            10             10            4
POW-035     Information            10             10          118
POW-046         Warning            10             10        15839
POW-052     Information            10             10            4
POW-069         Warning            10             10           46
POW-073     Information            10              1            0
PVT-032     Information             0              2            6
ROPT-002        Warning             0              4            0
RT-048      Information             0              2            0
SVF-3002    Information             0              1            0
TIM-111     Information             0             44            0
TIM-112     Information             0             44            0
TIM-119     Information             0              8            0
TIM-120     Information             0              8            0
TIM-121     Information             0              3            0
TIM-123     Information             0             28            0
TIM-125     Information             0             46            0
TIM-126     Information             0              8            0
TIM-127     Information             0              8            0
TIM-204         Warning             0              4            0
UIC-057           Error             0              1            0
UIC-058         Warning             0             16            0
ZRT-026         Warning             0             79            0
ZRT-042         Warning             5             10        12342
ZRT-309         Warning             0              1            0
ZRT-444     Information             0             47            0
ZRT-559     Information             0             20            0
ZRT-585     Information             0              1            0
ZRT-586         Warning             0              3            0
ZRT-613     Information             0             24            0

Diagnostics summary: 1 error, 208 warnings, 663 informationals
(B[m
[32mScript finished successfully(B[m
Information: 3 out of 53 CTS-106 messages were not printed due to limit 50 (after 'source' at do.tcl:1) (MSG-3913)
Information: 29 out of 39 POW-011 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-024 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 118 out of 128 POW-035 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 15839 out of 15849 POW-046 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 4 out of 14 POW-052 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 46 out of 56 POW-069 messages were not printed due to limit 10 (after 'source' at do.tcl:1) (MSG-3913)
Information: 7329 out of 7334 ZRT-042 messages were not printed due to limit 5 (after 'source' at do.tcl:1) (MSG-3913)
Maximum memory usage for this session: 770.46 MB
CPU usage for this session:    276 seconds (  0.08 hours)
Elapsed time for this session:    367 seconds (  0.10 hours)
Thank you for using IC Compiler II.

