Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 14:15:06 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.962        0.000                      0                  895        0.170        0.000                      0                  895        4.500        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.962        0.000                      0                  895        0.170        0.000                      0                  895        4.500        0.000                       0                   330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mul_ln35_reg_450_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 6.955ns (79.896%)  route 1.750ns (20.104%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y24          DSP48E1                                      r  bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__1/P[4]
                         net (fo=2, routed)           0.924     7.623    bd_0_i/hls_inst/U0/p_1_in[21]
    SLICE_X35Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.747 r  bd_0_i/hls_inst/U0/mul_ln29_reg_455[35]_i_21/O
                         net (fo=1, routed)           0.000     7.747    bd_0_i/hls_inst/U0/mul_ln29_reg_455[35]_i_21_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.297 r  bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.297    bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_13_n_0
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.411 r  bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.411    bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_8_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.525 r  bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.525    bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_3_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.854 r  bd_0_i/hls_inst/U0/mul_ln29_reg_455_reg[35]_i_2/O[3]
                         net (fo=2, routed)           0.825     9.678    bd_0_i/hls_inst/U0/mul_ln29_fu_317_p2__2[35]
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/U0/mul_ln35_reg_450_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X43Y66         FDRE                                         r  bd_0_i/hls_inst/U0/mul_ln35_reg_450_reg[35]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)       -0.249    10.640    bd_0_i/hls_inst/U0/mul_ln35_reg_450_reg[35]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 3.583ns (42.266%)  route 4.894ns (57.734%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.514     9.450    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[0]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 3.583ns (42.266%)  route 4.894ns (57.734%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.514     9.450    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[1]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 3.583ns (42.266%)  route 4.894ns (57.734%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.514     9.450    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[2]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 3.583ns (42.266%)  route 4.894ns (57.734%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.514     9.450    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y41         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y41         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[3]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.583ns (42.709%)  route 4.806ns (57.291%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.426     9.362    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y42         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[4]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.583ns (42.709%)  route 4.806ns (57.291%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.426     9.362    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y42         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[5]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.583ns (42.709%)  route 4.806ns (57.291%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.426     9.362    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y42         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[6]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.583ns (42.709%)  route 4.806ns (57.291%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.426     9.362    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y42         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y42         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[7]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 3.583ns (43.087%)  route 4.733ns (56.913%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    DSP48_X2Y19          DSP48E1                                      r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     1.407 r  bd_0_i/hls_inst/U0/bound_reg_394_reg__0/P[0]
                         net (fo=2, routed)           0.978     2.385    bd_0_i/hls_inst/U0/bound_reg_394_reg__0_n_105
    SLICE_X35Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.509 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93/O
                         net (fo=1, routed)           0.000     2.509    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_93_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.059 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.059    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_74_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.173 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73/CO[3]
                         net (fo=1, routed)           0.000     3.173    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_73_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.287 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.001     3.288    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_56_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.402 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.402    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_55_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.516 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54/CO[3]
                         net (fo=1, routed)           0.000     3.516    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_54_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.630 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.630    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_36_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.744 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.744    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_35_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.858 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.858    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_34_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.972 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000     3.972    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_24_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.086 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.086    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_23_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.200 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.200    bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_22_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.422 r  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_16/O[0]
                         net (fo=1, routed)           0.948     5.371    bd_0_i/hls_inst/U0/bound_reg_394_reg__1[60]
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.299     5.670 r  bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10/O
                         net (fo=1, routed)           0.000     5.670    bd_0_i/hls_inst/U0/val_assign_reg_145[30]_i_10_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     6.127 f  bd_0_i/hls_inst/U0/val_assign_reg_145_reg[30]_i_5/CO[1]
                         net (fo=7, routed)           1.452     7.579    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/CO[0]
    SLICE_X39Y67         LUT4 (Prop_lut4_I2_O)        0.357     7.936 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/val_assign_reg_145[30]_i_2/O
                         net (fo=129, routed)         1.353     9.289    bd_0_i/hls_inst/U0/indvar_flatten_reg_1230
    SLICE_X34Y47         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.924    10.924    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X34Y47         FDRE                                         r  bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[24]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.371    10.518    bd_0_i/hls_inst/U0/indvar_flatten_reg_123_reg[24]
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ap_clk
    SLICE_X40Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=2, routed)           0.097     0.648    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.693 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.693    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/ap_clk
    SLICE_X41Y68         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_user_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg_n_0_[0]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int[0]_i_1/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/D[0]
    SLICE_X43Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X43Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X42Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg[1]/Q
                         net (fo=1, routed)           0.082     0.656    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg_reg_n_0_[1]
    SLICE_X43Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.701 r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/odata_int[1]_i_1/O
                         net (fo=1, routed)           0.000     0.701    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/D[1]
    SLICE_X43Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/ap_clk
    SLICE_X43Y65         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.701    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.155%)  route 0.133ns (44.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y68         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[10]/Q
                         net (fo=5, routed)           0.133     0.707    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[10]
    SLICE_X38Y68         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y68         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/select_ln12_reg_408_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.405%)  route 0.121ns (36.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y64         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_reg_408_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/select_ln12_reg_408_reg[6]/Q
                         net (fo=2, routed)           0.121     0.695    bd_0_i/hls_inst/U0/select_ln12_reg_408_reg_n_0_[6]
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.740 r  bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156[6]_i_1/O
                         net (fo=1, routed)           0.000     0.740    bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156[6]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/U0/ap_phi_reg_pp0_iter2_tmp_data_V_reg_156_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.193%)  route 0.133ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y72         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[26]/Q
                         net (fo=5, routed)           0.133     0.707    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[26]
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y72         FDRE (Hold_fdre_C_D)         0.052     0.484    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.193%)  route 0.133ns (44.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y66         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[2]/Q
                         net (fo=6, routed)           0.133     0.707    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[2]
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.052     0.484    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.274ns (71.876%)  route 0.107ns (28.124%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y69         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[14]/Q
                         net (fo=2, routed)           0.107     0.681    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg_n_0_[14]
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.726 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416[12]_i_3/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/U0/select_ln12_1_reg_416[12]_i_3_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.791 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.791    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[12]_i_1_n_5
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y69         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.274ns (71.876%)  route 0.107ns (28.124%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y70         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[18]/Q
                         net (fo=2, routed)           0.107     0.681    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg_n_0_[18]
    SLICE_X36Y70         LUT5 (Prop_lut5_I0_O)        0.045     0.726 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416[16]_i_3/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/U0/select_ln12_1_reg_416[16]_i_3_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.791 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.791    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[16]_i_1_n_5
    SLICE_X36Y70         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y70         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.274ns (71.876%)  route 0.107ns (28.124%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X38Y71         FDRE                                         r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg[22]/Q
                         net (fo=2, routed)           0.107     0.681    bd_0_i/hls_inst/U0/val_assign_1_reg_134_reg_n_0_[22]
    SLICE_X36Y71         LUT5 (Prop_lut5_I0_O)        0.045     0.726 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416[20]_i_3/O
                         net (fo=1, routed)           0.000     0.726    bd_0_i/hls_inst/U0/select_ln12_1_reg_416[20]_i_3_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.791 r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.791    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[20]_i_1_n_5
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=334, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X36Y71         FDRE                                         r  bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/U0/select_ln12_1_reg_416_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y29   bd_0_i/hls_inst/U0/tmp_reg_434_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y21   bd_0_i/hls_inst/U0/bound_reg_394_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y27   bd_0_i/hls_inst/U0/tmp_reg_434_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y19   bd_0_i/hls_inst/U0/bound_reg_394_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y60  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y49  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y46  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X38Y60  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y49  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y46  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y50  bd_0_i/hls_inst/U0/bound_reg_394_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y47  bd_0_i/hls_inst/U0/bound_reg_394_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y50  bd_0_i/hls_inst/U0/bound_reg_394_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y47  bd_0_i/hls_inst/U0/bound_reg_394_reg[11]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X38Y60  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X38Y60  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X40Y61  bd_0_i/hls_inst/U0/add_ln23_reg_376_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y49  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y49  bd_0_i/hls_inst/U0/bound_reg_394_reg[0]/C



