library verilog;
use verilog.vl_types.all;
entity Mux_4 is
    port(
        clk             : in     vl_logic;
        res             : in     vl_logic;
        en              : in     vl_logic;
        big_alu_result  : in     vl_logic_vector(27 downto 0);
        fra_result      : in     vl_logic_vector(27 downto 0);
        \out\           : out    vl_logic_vector(27 downto 0)
    );
end Mux_4;
