// Seed: 1473182742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1.id_7 = 0;
  input wire id_5;
  output wand id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1 == id_2;
  parameter id_7 = 1'b0;
  localparam id_8 = id_7;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd12
) (
    output supply0 _id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input wire id_4,
    output wor id_5,
    output wand id_6,
    output tri1 id_7
);
  static
  logic [id_0 : 1 'h0]
  id_9 = id_4#(
      .id_9(1),
      .id_2(-1),
      .id_4(-1)
  ) < id_4;
  logic [-1 : -1] id_10;
  string id_11 = "";
  assign id_9 = -1;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_10,
      id_9,
      id_9,
      id_9
  );
endmodule
