
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 800 MT/s
CPU 0 runs traces/SPEC2017/620.omnetpp_s-141B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3913264 heartbeat IPC: 2.55541 cumulative IPC: 2.55541 (Simulation time: 0 hr 20 min 20 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3913264 (Simulation time: 0 hr 20 min 20 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 54187580 heartbeat IPC: 0.198909 cumulative IPC: 0.198909 (Simulation time: 0 hr 47 min 19 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 104260376 heartbeat IPC: 0.199709 cumulative IPC: 0.199308 (Simulation time: 1 hr 14 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 154395946 heartbeat IPC: 0.199459 cumulative IPC: 0.199358 (Simulation time: 1 hr 40 min 42 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 204657684 heartbeat IPC: 0.198958 cumulative IPC: 0.199258 (Simulation time: 2 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 253691035 heartbeat IPC: 0.203943 cumulative IPC: 0.200178 (Simulation time: 2 hr 17 min 25 sec) 
Finished CPU 0 instructions: 50000000 cycles: 249777771 cumulative IPC: 0.200178 (Simulation time: 2 hr 17 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.200178 instructions: 50000000 cycles: 249777771
ITLB TOTAL     ACCESS:    8422567  HIT:    8343111  MISS:      79456  HIT %:    99.0566  MISS %:    0.94337   MPKI: 1.58912
ITLB LOAD TRANSLATION ACCESS:    8422567  HIT:    8343111  MISS:      79456  HIT %:    99.0566  MISS %:    0.94337   MPKI: 1.58912
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9.7617 cycles
ITLB RQ	ACCESS:    9471554	FORWARD:          0	MERGED:    1027516	TO_CACHE:    8444038

DTLB TOTAL     ACCESS:   19753138  HIT:   18716701  MISS:    1036437  HIT %:    94.7531  MISS %:    5.24695   MPKI: 20.7287
DTLB LOAD TRANSLATION ACCESS:   19753138  HIT:   18716701  MISS:    1036437  HIT %:    94.7531  MISS %:    5.24695   MPKI: 20.7287
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 30.3843 cycles
DTLB RQ	ACCESS:   22306677	FORWARD:          0	MERGED:    2534057	TO_CACHE:   19772620

STLB TOTAL     ACCESS:    1115893  HIT:     871065  MISS:     244828  HIT %:    78.0599  MISS %:    21.9401   MPKI: 4.89656
STLB LOAD TRANSLATION ACCESS:    1115893  HIT:     871065  MISS:     244828  HIT %:    78.0599  MISS %:    21.9401   MPKI: 4.89656
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 90.4685 cycles
STLB RQ	ACCESS:    1115893	FORWARD:          0	MERGED:          0	TO_CACHE:    1115893

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   21978009  HIT:   21055870  MISS:     922139  HIT %:    95.8043  MISS %:    4.19573   MPKI: 18.4428
L1D LOAD      ACCESS:   13031717  HIT:   12227564  MISS:     804153  HIT %:    93.8293  MISS %:    6.17074   MPKI: 16.0831
L1D RFO       ACCESS:    8946292  HIT:    8828306  MISS:     117986  HIT %:    98.6812  MISS %:    1.31883   MPKI: 2.35972
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 139.074 cycles
L1D RQ	ACCESS:   16080650	FORWARD:          0	MERGED:    2332274	TO_CACHE:   13137836
L1D WQ	ACCESS:    9244293	FORWARD:     610540	MERGED:      75452	TO_CACHE:    9168841

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9462411  HIT:    9434281  MISS:      28130  HIT %:    99.7027  MISS %:   0.297282   MPKI: 0.5626
L1I LOAD      ACCESS:    9462411  HIT:    9434281  MISS:      28130  HIT %:    99.7027  MISS %:   0.297282   MPKI: 0.5626
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 28.2667 cycles
L1I RQ	ACCESS:   14251549	FORWARD:          0	MERGED:    4779995	TO_CACHE:    9471554

BTB TOTAL     ACCESS:    8225391  HIT:    7750603  MISS:     474788  HIT %:    94.2278  MISS %:    5.77222   MPKI: 9.49576
BTB BRANCH_DIRECT_JUMP	ACCESS:     579052  HIT:     578930  MISS:        122
BTB BRANCH_INDIRECT	ACCESS:     167557  HIT:     143171  MISS:      24386
BTB BRANCH_CONDITIONAL	ACCESS:    4432757  HIT:    4432296  MISS:        461
BTB BRANCH_DIRECT_CALL	ACCESS:     933677  HIT:     933435  MISS:        242
BTB BRANCH_INDIRECT_CALL	ACCESS:     589336  HIT:     587040  MISS:       2296
BTB BRANCH_RETURN	ACCESS:    1523012  HIT:    1075731  MISS:     447281
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1752074  HIT:     899421  MISS:     852653  HIT %:    51.3346  MISS %:    48.6654   MPKI: 17.0531
L2C LOAD      ACCESS:     832277  HIT:     220727  MISS:     611550  HIT %:    26.5209  MISS %:    73.4791   MPKI: 12.231
L2C DATA LOAD MPKI: 12.1405
L2C INSTRUCTION LOAD MPKI: 0.09052
L2C RFO       ACCESS:     117985  HIT:      21076  MISS:      96909  HIT %:    17.8633  MISS %:    82.1367   MPKI: 1.93818
L2C WRITEBACK ACCESS:     451455  HIT:     450506  MISS:        949  HIT %:    99.7898  MISS %:   0.210209   MPKI: 0.01898
L2C LOAD TRANSLATION ACCESS:     350357  HIT:     207112  MISS:     143245  HIT %:    59.1146  MISS %:    40.8854   MPKI: 2.8649
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 148.649 cycles
L2C RQ	ACCESS:    1300626	FORWARD:          0	MERGED:          0	TO_CACHE:    1300619
L2C WQ	ACCESS:     451455	FORWARD:          7	MERGED:          0	TO_CACHE:     451455

L2C Instructions Evicting Data 3688
L2C Translations Evicting Data 118129
L2C Data Evicting Data 582319
L2C Instructions Evicting Instructions 97
L2C Translations Evicting Instructions 694
L2C Data Evicting Instructions 3720
L2C Instructions Evicting Translations 741
L2C Translations Evicting Translations 24422
L2C Data Evicting Translations 117894
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:     244828  HIT:     139299  MISS:     105529  HIT %:    56.8967  MISS %:    43.1033   MPKI: 2.11058
PSCL2 LOAD TRANSLATION ACCESS:     244828  HIT:     139299  MISS:     105529  HIT %:    56.8967  MISS %:    43.1033   MPKI: 2.11058
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1201355  HIT:     615657  MISS:     585698  HIT %:    51.2469  MISS %:    48.7531   MPKI: 11.714
LLC LOAD      ACCESS:     611549  HIT:     134055  MISS:     477494  HIT %:    21.9206  MISS %:    78.0794   MPKI: 9.54988
LLC RFO       ACCESS:      96909  HIT:      34226  MISS:      62683  HIT %:    35.3177  MISS %:    64.6823   MPKI: 1.25366
LLC WRITEBACK ACCESS:     349652  HIT:     348561  MISS:       1091  HIT %:     99.688  MISS %:   0.312025   MPKI: 0.02182
LLC LOAD TRANSLATION ACCESS:     143245  HIT:      98815  MISS:      44430  HIT %:    68.9832  MISS %:    31.0168   MPKI: 0.8886
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 172.41 cycles
LLC RQ	ACCESS:     851704	FORWARD:          0	MERGED:          0	TO_CACHE:     851703
LLC WQ	ACCESS:     349652	FORWARD:          1	MERGED:          0	TO_CACHE:     349652

LLC Dense regions hint to LLC: 0

RAW hits: 627127
Loads Generated: 16707772
Loads sent to L1D: 16080650
Stores Generated: 9244294
Stores sent to L1D: 9244293
Major fault: 0 Minor fault: 47196
Allocated PAGES: 47196

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      42594  ROW_BUFFER_MISS:     542010
 DBUS_CONGESTED:     251515
 WQ ROW_BUFFER_HIT:      67613  ROW_BUFFER_MISS:     187933  FULL:          0

 AVG_CONGESTED_CYCLE: 29
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 145609261
0banks busy for write cycles: 140550
1banks busy for read cycles: 51891596
1banks busy for write cycles: 23262515
2banks busy for read cycles: 11947460
2banks busy for write cycles: 9015720
3banks busy for read cycles: 3010889
3banks busy for write cycles: 2975892
4banks busy for read cycles: 768253
4banks busy for write cycles: 848116
5banks busy for read cycles: 23227
5banks busy for write cycles: 213242
6banks busy for read cycles: 492
6banks busy for write cycles: 57941
7banks busy for read cycles: 0
7banks busy for write cycles: 10523
8banks busy for read cycles: 0
8banks busy for write cycles: 2095

CPU 0 Branch Prediction Accuracy: 94.7385% MPKI: 11.0762 Average ROB Occupancy at Mispredict: 24.7222
Branch types
NOT_BRANCH: 39473974 78.9479%
BRANCH_DIRECT_JUMP: 579052 1.1581%
BRANCH_INDIRECT: 167557 0.335114%
BRANCH_CONDITIONAL: 6733127 13.4663%
BRANCH_DIRECT_CALL: 933677 1.86735%
BRANCH_INDIRECT_CALL: 589336 1.17867%
BRANCH_RETURN: 1523012 3.04602%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 47196
