# ğŸ¯ Sequence Detector: `101` (Verilog)

This project implements a **Moore FSM-based sequence detector** in Verilog that detects the binary sequence **`101`**.  
 The design outputs `1` whenever the sequence `101` is recognized in the input stream (supports overlapping sequences).

---

## âœ¨ Features

- âš¡ Detects **binary sequence `101`** using a Moore state machine.
- ğŸ”„ Supports **overlapping sequences** (e.g., input `10101` detects two sequences).
- ğŸ§ª Includes a **testbench** with reusable tasks (`initialize`, `RESET`, `stimulus`, `delay`).

---

## ğŸ“‚ Files Included

- `seq_det_101.v` â†’ RTL design of the sequence detector.
- `seq_det_101_tb.v` â†’ Testbench for verifying the design.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ FSM States

| State | Binary | Meaning                      |
| ----- | ------ | ---------------------------- |
| `S0`  | 00     | Initial state / no match yet |
| `S1`  | 01     | Detected `1`                 |
| `S2`  | 10     | Detected `10`                |
| `S3`  | 11     | Detected `101` â†’ Output `1`  |

### ğŸ”¹ Ports

| Port     | Direction | Width | Description                      |
| -------- | --------- | ----- | -------------------------------- |
| `seq_in` | input     | 1-bit | Serial input bitstream           |
| `clock`  | input     | 1-bit | Clock signal                     |
| `reset`  | input     | 1-bit | Active-high asynchronous reset   |
| `det_o`  | output    | 1-bit | Asserted `1` when `101` detected |

---

## ğŸ”¹ Functionality

1. FSM starts at **`S0`** (idle).
2. On every clock edge, it transitions depending on input bit `seq_in`.
3. When state **`S3`** is reached, `det_o` is asserted high (`1`).
4. Supports **overlapping detection**, e.g.:
   - Input: `10101` â†’ Output: `00101`.

---

## ğŸ“Š Simulation

The testbench provides stimulus using tasks and logs state transitions with `$monitor`.

### Example Waveform Behavior

```text
Input : 1 0 1 0 1 1
State : S1 S2 S3 S2 S3 S1
Output: 0  0  1  0  1  0
```

### Example Output Log

```text
Reset=0, state=11, Din=1, Output Dout=1
Correct output at state 11
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog seq_det_101.v seq_det_101_tb.v
vsim -c seq_det_101_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com