[{"DBLP title": "Mapping on multi/many-core systems: survey of current and emerging trends.", "DBLP authors": ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2090066236, "PaperTitle": "mapping on multi many core systems survey of current and emerging trends", "Year": 2013, "CitationCount": 216, "EstimatedCitation": 329, "Affiliations": ["national university of singapore", "karlsruhe institute of technology", "karlsruhe institute of technology", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Workload and user experience-aware dynamic reliability management in multicore processors.", "DBLP authors": ["Pietro Mercati", "Andrea Bartolini", "Francesco Paterna", "Tajana Simunic Rosing", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 2074077900, "PaperTitle": "workload and user experience aware dynamic reliability management in multicore processors", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 52, "Affiliations": ["university of bologna", "university of california san diego", "university of california san diego", "university of bologna", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Liveness evaluation of a cyclo-static DataFlow graph.", "DBLP authors": ["Mohamed Benazouz", "Alix Munier Kordon", "Thomas Hujsa", "Bruno Bodin"], "year": 2013, "MAG papers": [{"PaperId": 2053003854, "PaperTitle": "liveness evaluation of a cyclo static dataflow graph", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Double patterning lithography-aware analog placement.", "DBLP authors": ["Hsing-Chih Chang Chien", "Hung-Chih Ou", "Tung-Chieh Chen", "Ta-Yu Kuan", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 2032320341, "PaperTitle": "double patterning lithography aware analog placement", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["synopsys", "synopsys", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Simultaneous analog placement and routing with current flow and current density considerations.", "DBLP authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 2045221862, "PaperTitle": "simultaneous analog placement and routing with current flow and current density considerations", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits.", "DBLP authors": ["Kuan-Hsien Ho", "Hung-Chih Ou", "Yao-Wen Chang", "Hui-Fang Tsao"], "year": 2013, "MAG papers": [{"PaperId": 1973885140, "PaperTitle": "coupling aware length ratio matching routing for capacitor arrays in analog integrated circuits", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine.", "DBLP authors": ["Beiye Liu", "Miao Hu", "Hai Li", "Zhi-Hong Mao", "Yiran Chen", "Tingwen Huang", "Wei Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2009464942, "PaperTitle": "digital assisted noise eliminating training for memristor crossbar based analog neuromorphic computing engine", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of pittsburgh", "texas a m university", "nanyang technological university", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Dynamic behavior of cell signaling networks: model design and analysis automation.", "DBLP authors": ["Natasa Miskov-Zivanov", "Diana Marculescu", "James R. Faeder"], "year": 2013, "MAG papers": [{"PaperId": 2035700463, "PaperTitle": "dynamic behavior of cell signaling networks model design and analysis automation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance.", "DBLP authors": ["Jason Cong", "Bingjun Xiao"], "year": 2013, "MAG papers": [{"PaperId": 2108082466, "PaperTitle": "defect tolerance in nanodevice based programmable interconnects utilization beyond avoidance", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "An efficient and effective analytical placer for FPGAs.", "DBLP authors": ["Tzu-Hen Lin", "Pritha Banerjee", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 2154302973, "PaperTitle": "an efficient and effective analytical placer for fpgas", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of calcutta", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Throughput-oriented kernel porting onto FPGAs.", "DBLP authors": ["Alexandros Papakonstantinou", "Deming Chen", "Wen-mei W. Hwu", "Jason Cong", "Yun Liang"], "year": 2013, "MAG papers": [{"PaperId": 2081228314, "PaperTitle": "throughput oriented kernel porting onto fpgas", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of california los angeles", "peking university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Memory partitioning for multidimensional arrays in high-level synthesis.", "DBLP authors": ["Yuxin Wang", "Peng Li", "Peng Zhang", "Chen Zhang", "Jason Cong"], "year": 2013, "MAG papers": [{"PaperId": 2143230897, "PaperTitle": "memory partitioning for multidimensional arrays in high level synthesis", "Year": 2013, "CitationCount": 47, "EstimatedCitation": 67, "Affiliations": ["peking university", "university of california los angeles", "peking university", "peking university", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Balancing security and utility in medical devices?", "DBLP authors": ["Masoud Rostami", "Wayne Burleson", "Farinaz Koushanfar", "Ari Juels"], "year": 2013, "MAG papers": [{"PaperId": 2165995181, "PaperTitle": "balancing security and utility in medical devices", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["rice university", null, "university of massachusetts amherst", "rice university"]}], "source": "ES"}, {"DBLP title": "Towards trustworthy medical devices and body area networks.", "DBLP authors": ["Meng Zhang", "Anand Raghunathan", "Niraj K. Jha"], "year": 2013, "MAG papers": [{"PaperId": 2066153556, "PaperTitle": "towards trustworthy medical devices and body area networks", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["purdue university", "princeton university", "princeton university"]}], "source": "ES"}, {"DBLP title": "Low-energy encryption for medical devices: security adds an extra design dimension.", "DBLP authors": ["Junfeng Fan", "Oscar Reparaz", "Vladimir Rozic", "Ingrid Verbauwhede"], "year": 2013, "MAG papers": [{"PaperId": 2114980291, "PaperTitle": "low energy encryption for medical devices security adds an extra design dimension", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Aging-aware compiler-directed VLIW assignment for GPGPU architectures.", "DBLP authors": ["Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2013, "MAG papers": [{"PaperId": 1980918745, "PaperTitle": "aging aware compiler directed vliw assignment for gpgpu architectures", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of california san diego", "university of california san diego", "university of bologna"]}], "source": "ES"}, {"DBLP title": "Exploiting program-level masking and error propagation for constrained reliability optimization.", "DBLP authors": ["Muhammad Shafique", "Semeen Rehman", "Pau Vilimelis Aceituno", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2144392302, "PaperTitle": "exploiting program level masking and error propagation for constrained reliability optimization", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 51, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs).", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2013, "MAG papers": [{"PaperId": 1964191474, "PaperTitle": "regimap register aware application mapping on coarse grained reconfigurable architectures cgras", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Polyhedral model based mapping optimization of loop nests for CGRAs.", "DBLP authors": ["Dajiang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2013, "MAG papers": [{"PaperId": 2039223206, "PaperTitle": "polyhedral model based mapping optimization of loop nests for cgras", "Year": 2013, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Improving energy gains of inexact DSP hardware through reciprocative error compensation.", "DBLP authors": ["Lingamneni Avinash", "Arindam Basu", "Christian C. Enz", "Krishna V. Palem", "Christian Piguet"], "year": 2013, "MAG papers": [{"PaperId": 2158817289, "PaperTitle": "improving energy gains of inexact dsp hardware through reciprocative error compensation", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "rice university", "nanyang technological university", "rice university", null]}], "source": "ES"}, {"DBLP title": "Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.", "DBLP authors": ["Harry Wagstaff", "Miles Gould", "Bj\u00f6rn Franke", "Nigel P. Topham"], "year": 2013, "MAG papers": [{"PaperId": 2096218937, "PaperTitle": "early partial evaluation in a jit compiled retargetable instruction set simulator generated from a high level architecture description", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs.", "DBLP authors": ["Su Myat Min", "Haris Javaid", "Sri Parameswaran"], "year": 2013, "MAG papers": [{"PaperId": 2091249889, "PaperTitle": "xdra exploration and optimization of last level cache for energy reduction in ddr drams", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Towards variation-aware system-level power estimation of DRAMs: an empirical approach.", "DBLP authors": ["Karthik Chandrasekar", "Christian Weis", "Benny Akesson", "Norbert Wehn", "Kees Goossens"], "year": 2013, "MAG papers": [{"PaperId": 2058539177, "PaperTitle": "towards variation aware system level power estimation of drams an empirical approach", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, "international student exchange programs", null, null, null]}], "source": "ES"}, {"DBLP title": "TEASE: a systematic analysis framework for early evaluation of FinFET-based advanced technology nodes.", "DBLP authors": ["Arindam Mallik", "Paul Zuber", "Tsung-Te Liu", "Bharani Chava", "Bhavana Ballal", "Pablo Royer Del Bario", "Rogier Baert", "Kris Croes", "Julien Ryckaert", "Mustafa Badaroglu", "Abdelkarim Mercha", "Diederik Verkest"], "year": 2013, "MAG papers": [{"PaperId": 2017168063, "PaperTitle": "tease a systematic analysis framework for early evaluation of finfet based advanced technology nodes", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Stitch-aware routing for multiple e-beam lithography.", "DBLP authors": ["Shao-Yun Fang", "Iou-Jen Liu", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 1989908538, "PaperTitle": "stitch aware routing for multiple e beam lithography", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Automatic design rule correction in presence of multiple grids and track patterns.", "DBLP authors": ["Nitin Salodkar", "Subramanian Rajagopalan", "Sambuddha Bhattacharya", "Shabbir H. Batterywala"], "year": 2013, "MAG papers": [{"PaperId": 2012818434, "PaperTitle": "automatic design rule correction in presence of multiple grids and track patterns", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["synopsys", "synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Multiple chip planning for chip-interposer codesign.", "DBLP authors": ["Yuan-Kai Ho", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 2154854069, "PaperTitle": "multiple chip planning for chip interposer codesign", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["center for information technology", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "GPU-based n-detect transition fault ATPG.", "DBLP authors": ["Kuan-Yu Liao", "Sheng-Chang Hsu", "James Chien-Mo Li"], "year": 2013, "MAG papers": [{"PaperId": 1988641939, "PaperTitle": "gpu based n detect transition fault atpg", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Post-silicon conformance checking with virtual prototypes.", "DBLP authors": ["Li Lei", "Fei Xie", "Kai Cong"], "year": 2013, "MAG papers": [{"PaperId": 1985018157, "PaperTitle": "post silicon conformance checking with virtual prototypes", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["portland state university", "portland state university", "portland state university"]}], "source": "ES"}, {"DBLP title": "On testing timing-speculative circuits.", "DBLP authors": ["Feng Yuan", "Yannan Liu", "Wen-Ben Jone", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 2008005413, "PaperTitle": "on testing timing speculative circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "An ATE assisted DFD technique for volume diagnosis of scan chains.", "DBLP authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2013, "MAG papers": [{"PaperId": 2162950332, "PaperTitle": "an ate assisted dfd technique for volume diagnosis of scan chains", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "synopsys"]}], "source": "ES"}, {"DBLP title": "Predicting future technology performance.", "DBLP authors": ["Asen Asenov", "Craig Alexander", "Craig Riddet", "Ewan Towie"], "year": 2013, "MAG papers": [{"PaperId": 2012450845, "PaperTitle": "predicting future technology performance", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of glasgow", null, null, "university of glasgow"]}], "source": "ES"}, {"DBLP title": "Predicting future product performance: modeling and evaluation of standard cells in FinFET technologies.", "DBLP authors": ["Veit Kleeberger", "Helmut E. Graeb", "Ulf Schlichtmann"], "year": 2013, "MAG papers": [{"PaperId": 2082209063, "PaperTitle": "predicting future product performance modeling and evaluation of standard cells in finfet technologies", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "The ITRS design technology and system drivers roadmap: process and status.", "DBLP authors": ["Andrew B. Kahng"], "year": 2013, "MAG papers": [{"PaperId": 2045647383, "PaperTitle": "the itrs design technology and system drivers roadmap process and status", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california san diego"]}], "source": "ES"}, {"DBLP title": "Proactive circuit allocation in multiplane NoCs.", "DBLP authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "year": 2013, "MAG papers": [{"PaperId": 2091348577, "PaperTitle": "proactive circuit allocation in multiplane nocs", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "A heterogeneous multiple network-on-chip design: an application-aware approach.", "DBLP authors": ["Asit K. Mishra", "Onur Mutlu", "Chita R. Das"], "year": 2013, "MAG papers": [{"PaperId": 2028369189, "PaperTitle": "a heterogeneous multiple network on chip design an application aware approach", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 77, "Affiliations": ["intel", "carnegie mellon university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Designing energy-efficient NoC for real-time embedded systems through slack optimization.", "DBLP authors": ["Jia Zhan", "Nikolay Stoimenov", "Jin Ouyang", "Lothar Thiele", "Vijaykrishnan Narayanan", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2090580303, "PaperTitle": "designing energy efficient noc for real time embedded systems through slack optimization", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["eth zurich", "pennsylvania state university", "pennsylvania state university", "nvidia", "pennsylvania state university", "eth zurich"]}], "source": "ES"}, {"DBLP title": "RISO: relaxed network-on-chip isolation for cloud processors.", "DBLP authors": ["Hang Lu", "Guihai Yan", "Yinhe Han", "Binzhang Fu", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 1970177366, "PaperTitle": "riso relaxed network on chip isolation for cloud processors", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", null, null]}], "source": "ES"}, {"DBLP title": "Smart hill climbing for agile dynamic mapping in many-core systems.", "DBLP authors": ["Mohammad Fattah", "Masoud Daneshtalab", "Pasi Liljeberg", "Juha Plosila"], "year": 2013, "MAG papers": [{"PaperId": 1968547202, "PaperTitle": "smart hill climbing for agile dynamic mapping in many core systems", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 82, "Affiliations": ["information technology university", "information technology university", "information technology university", "information technology university"]}], "source": "ES"}, {"DBLP title": "HCI-tolerant NoC router microarchitecture.", "DBLP authors": ["Dean Michael Ancajas", "James McCabe Nickerson", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "MAG papers": [{"PaperId": 2011901309, "PaperTitle": "hci tolerant noc router microarchitecture", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures.", "DBLP authors": ["Alireza Shafaei", "Mehdi Saeedi", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 1975824633, "PaperTitle": "optimization of quantum circuits for interaction distance in linear nearest neighbor architectures", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "LEQA: latency estimation for a quantum algorithm mapped to a quantum circuit fabric.", "DBLP authors": ["Mohammad Javad Dousti", "Massoud Pedram"], "year": 2013, "MAG papers": [{"PaperId": 2006615804, "PaperTitle": "leqa latency estimation for a quantum algorithm mapped to a quantum circuit fabric", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Pareto epsilon-dominance and identifiable solutions for BioCAD modeling.", "DBLP authors": ["Claudio Angione", "Jole Costanza", "Giovanni Carapezza", "Pietro Li\u00f2", "Giuseppe Nicosia"], "year": 2013, "MAG papers": [{"PaperId": 1969288081, "PaperTitle": "pareto epsilon dominance and identifiable solutions for biocad modeling", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of catania", "university of cambridge", "university of cambridge", "university of catania", "university of catania"]}], "source": "ES"}, {"DBLP title": "Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2013, "MAG papers": [{"PaperId": 1967263464, "PaperTitle": "design of cyberphysical digital microfluidic biochips under completion time uncertainties in fluidic operations", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["duke university", "national cheng kung university", "duke university"]}], "source": "ES"}, {"DBLP title": "Gene modification identification under flux capacity uncertainty.", "DBLP authors": ["Mona Yousofshahi", "Michael Orshansky", "Kyongbum Lee", "Soha Hassoun"], "year": 2013, "MAG papers": [{"PaperId": 2007537942, "PaperTitle": "gene modification identification under flux capacity uncertainty", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tufts university", "tufts university", "university of texas at austin", "tufts university"]}], "source": "ES"}, {"DBLP title": "A field-programmable pin-constrained digital microfluidic biochip.", "DBLP authors": ["Daniel T. Grissom", "Philip Brisk"], "year": 2013, "MAG papers": [{"PaperId": 2132670485, "PaperTitle": "a field programmable pin constrained digital microfluidic biochip", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.", "DBLP authors": ["Luca Gaetano Amar\u00f9", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2119748374, "PaperTitle": "bds maj a bdd based logic synthesis tool exploiting majority logic decomposition", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Towards optimal performance-area trade-off in adders by synthesis of parallel prefix structures.", "DBLP authors": ["Subhendu Roy", "Mihir R. Choudhury", "Ruchir Puri", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 1994560221, "PaperTitle": "towards optimal performance area trade off in adders by synthesis of parallel prefix structures", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["ibm", "ibm", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Synthesis of feedback decoders for initialized encoders.", "DBLP authors": ["Kuan-Hua Tu", "Jie-Hong R. Jiang"], "year": 2013, "MAG papers": [{"PaperId": 2119949815, "PaperTitle": "synthesis of feedback decoders for initialized encoders", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "On learning-based methods for design-space exploration with high-level synthesis.", "DBLP authors": ["Hung-Yi Liu", "Luca P. Carloni"], "year": 2013, "MAG papers": [{"PaperId": 2138209363, "PaperTitle": "on learning based methods for design space exploration with high level synthesis", "Year": 2013, "CitationCount": 59, "EstimatedCitation": 79, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Runtime dependency analysis for loop pipelining in high-level synthesis.", "DBLP authors": ["Mythri Alle", "Antoine Morvan", "Steven Derrien"], "year": 2013, "MAG papers": [{"PaperId": 2061988908, "PaperTitle": "runtime dependency analysis for loop pipelining in high level synthesis", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["ecole normale superieure de cachan", "university of rennes", "university of rennes"]}], "source": "ES"}, {"DBLP title": "A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices.", "DBLP authors": ["Alessandro Antonio Nacci", "Vincenzo Rana", "Francesco Bruschi", "Donatella Sciuto", "Ivan Beretta", "David Atienza"], "year": 2013, "MAG papers": [{"PaperId": 2110902796, "PaperTitle": "a high level synthesis flow for the implementation of iterative stencil loop algorithms on fpga devices", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", null, null]}], "source": "ES"}, {"DBLP title": "Cross-layer racetrack memory design for ultra high density and low power consumption.", "DBLP authors": ["Zhenyu Sun", "Wenqing Wu", "Hai (Helen) Li"], "year": 2013, "MAG papers": [{"PaperId": 2078760460, "PaperTitle": "cross layer racetrack memory design for ultra high density and low power consumption", "Year": 2013, "CitationCount": 48, "EstimatedCitation": 69, "Affiliations": ["qualcomm", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Improving the energy efficiency of hardware-assisted watchpoint systems.", "DBLP authors": ["Vasileios Karakostas", "Sasa Tomic", "Osman S. Unsal", "Mario Nemirovsky", "Adri\u00e1n Cristal"], "year": 2013, "MAG papers": [{"PaperId": 2039529851, "PaperTitle": "improving the energy efficiency of hardware assisted watchpoint systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["spanish national research council", null, "polytechnic university of catalonia", null, null]}], "source": "ES"}, {"DBLP title": "Low-power area-efficient large-scale IP lookup engine based on binary-weighted clustered networks.", "DBLP authors": ["Naoya Onizawa", "Warren J. Gross"], "year": 2013, "MAG papers": [{"PaperId": 2164939341, "PaperTitle": "low power area efficient large scale ip lookup engine based on binary weighted clustered networks", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Real-time use-aware adaptive MIMO RF receiver systems for energy efficiency under BER constraints.", "DBLP authors": ["Debashis Banerjee", "Shyam Kumar Devarakond", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2033882864, "PaperTitle": "real time use aware adaptive mimo rf receiver systems for energy efficiency under ber constraints", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "intel"]}], "source": "ES"}, {"DBLP title": "Improving charging efficiency with workload scheduling in energy harvesting embedded systems.", "DBLP authors": ["Yukan Zhang", "Yang Ge", "Qinru Qiu"], "year": 2013, "MAG papers": [{"PaperId": 2163011341, "PaperTitle": "improving charging efficiency with workload scheduling in energy harvesting embedded systems", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["syracuse university", "syracuse university", "syracuse university"]}], "source": "ES"}, {"DBLP title": "Creation of ESL power models for communication architectures using automatic calibration.", "DBLP authors": ["Stefan Sch\u00fcrmans", "Diandian Zhang", "Dominik Auras", "Rainer Leupers", "Gerd Ascheid", "Xiaotao Chen", "Lun Wang"], "year": 2013, "MAG papers": [{"PaperId": 2042678339, "PaperTitle": "creation of esl power models for communication architectures using automatic calibration", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["rwth aachen university", "huawei", "rwth aachen university", "rwth aachen university", "huawei", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "A transmission gate physical unclonable function and on-chip voltage-to-digital conversion technique.", "DBLP authors": ["Raj Chakraborty", "Charles Lamech", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2013, "MAG papers": [{"PaperId": 2027404935, "PaperTitle": "a transmission gate physical unclonable function and on chip voltage to digital conversion technique", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of new mexico", null, "intel", "intel"]}], "source": "ES"}, {"DBLP title": "RESP: a robust physical unclonable function retrofitted into embedded SRAM array.", "DBLP authors": ["Yu Zheng", "Maryamsadat Hashemian", "Swarup Bhunia"], "year": 2013, "MAG papers": [{"PaperId": 2165186177, "PaperTitle": "resp a robust physical unclonable function retrofitted into embedded sram array", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "VeriTrust: verification for hardware trust.", "DBLP authors": ["Jie Zhang", "Feng Yuan", "Lingxiao Wei", "Zelong Sun", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 2154958010, "PaperTitle": "veritrust verification for hardware trust", "Year": 2013, "CitationCount": 39, "EstimatedCitation": 98, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors.", "DBLP authors": ["Tuo Li", "Muhammad Shafique", "Jude Angelo Ambrose", "Semeen Rehman", "J\u00f6rg Henkel", "Sri Parameswaran"], "year": 2013, "MAG papers": [{"PaperId": 2102905107, "PaperTitle": "raster runtime adaptive spatial temporal error resiliency for embedded processors", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["karlsruhe institute of technology", "university of new south wales", "university of new south wales", "karlsruhe institute of technology", "karlsruhe institute of technology", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "ABCD-L: approximating continuous linear systems using boolean models.", "DBLP authors": ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "year": 2013, "MAG papers": [{"PaperId": 2088296536, "PaperTitle": "abcd l approximating continuous linear systems using boolean models", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Bayesian model fusion: large-scale performance modeling of analog and mixed-signal circuits by reusing early-stage data.", "DBLP authors": ["Fa Wang", "Wangyang Zhang", "Shupeng Sun", "Xin Li", "Chenjie Gu"], "year": 2013, "MAG papers": [{"PaperId": 1996546647, "PaperTitle": "bayesian model fusion large scale performance modeling of analog and mixed signal circuits by reusing early stage data", "Year": 2013, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "intel", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Efficient moment estimation with extremely small sample size via bayesian inference for analog/mixed-signal validation.", "DBLP authors": ["Chenjie Gu", "Eli Chiprout", "Xin Li"], "year": 2013, "MAG papers": [{"PaperId": 2060639108, "PaperTitle": "efficient moment estimation with extremely small sample size via bayesian inference for analog mixed signal validation", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["carnegie mellon university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Verification of digitally-intensive analog circuits via kernel ridge regression and hybrid reachability analysis.", "DBLP authors": ["Honghuang Lin", "Peng Li", "Chris J. Myers"], "year": 2013, "MAG papers": [{"PaperId": 2101939694, "PaperTitle": "verification of digitally intensive analog circuits via kernel ridge regression and hybrid reachability analysis", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of utah", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Machine-learning-based hotspot detection using topological classification and critical feature extraction.", "DBLP authors": ["Yen-Ting Yu", "Geng-He Lin", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "year": 2013, "MAG papers": [{"PaperId": 2131676429, "PaperTitle": "machine learning based hotspot detection using topological classification and critical feature extraction", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["national chiao tung university", "national chiao tung university", "synopsys", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A novel fuzzy matching model for lithography hotspot detection.", "DBLP authors": ["Sheng-Yuan Lin", "Jing-Yi Chen", "Jin-Cheng Li", "Wan-Yu Wen", "Shih-Chieh Chang"], "year": 2013, "MAG papers": [{"PaperId": 2089689336, "PaperTitle": "a novel fuzzy matching model for lithography hotspot detection", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "An efficient layout decomposition approach for triple patterning lithography.", "DBLP authors": ["Jian Kuang", "Evangeline F. Y. Young"], "year": 2013, "MAG papers": [{"PaperId": 1971739315, "PaperTitle": "an efficient layout decomposition approach for triple patterning lithography", "Year": 2013, "CitationCount": 57, "EstimatedCitation": 75, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "E-BLOW: e-beam lithography overlapping aware stencil planning for MCC system.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 2073102055, "PaperTitle": "e blow e beam lithography overlapping aware stencil planning for mcc system", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["cadence design systems", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Automatic clustering of wafer spatial signatures.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Sharad Saxena", "Andrzej J. Strojwas", "Rob A. Rutenbar"], "year": 2013, "MAG papers": [{"PaperId": 2008709856, "PaperTitle": "automatic clustering of wafer spatial signatures", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "university of illinois at urbana champaign", "pdf solutions"]}], "source": "ES"}, {"DBLP title": "Multidimensional analog test metrics estimation using extreme value theory and statistical blockade.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Pierre Faubet", "Yoann Courant", "Firas Mohamed"], "year": 2013, "MAG papers": [{"PaperId": 2051357347, "PaperTitle": "multidimensional analog test metrics estimation using extreme value theory and statistical blockade", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, "centre national de la recherche scientifique", null]}], "source": "ES"}, {"DBLP title": "High-throughput TSV testing and characterization for 3D integration using thermal mapping.", "DBLP authors": ["Kapil Dev", "Gary Woods", "Sherief Reda"], "year": 2013, "MAG papers": [{"PaperId": 2088897290, "PaperTitle": "high throughput tsv testing and characterization for 3d integration using thermal mapping", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["brown university", "brown university", "rice university"]}], "source": "ES"}, {"DBLP title": "On effective and efficient in-field TSV repair for stacked 3D ICs.", "DBLP authors": ["Li Jiang", "Fangming Ye", "Qiang Xu", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2013, "MAG papers": [{"PaperId": 2005613478, "PaperTitle": "on effective and efficient in field tsv repair for stacked 3d ics", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["duke university", "the chinese university of hong kong", "cisco systems inc", "the chinese university of hong kong", "duke university"]}], "source": "ES"}, {"DBLP title": "Cloud platforms and embedded computing: the operating systems of the future.", "DBLP authors": ["Jan S. Rellermeyer", "Seong-Won Lee", "Michael Kistler"], "year": 2013, "MAG papers": [{"PaperId": 2027675643, "PaperTitle": "cloud platforms and embedded computing the operating systems of the future", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm", "ibm", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Tessellation: refactoring the OS around explicit resource containers with continuous adaptation.", "DBLP authors": ["Juan A. Colmenares", "Gage Eads", "Steven A. Hofmeyr", "Sarah Bird", "Miquel Moret\u00f3", "David Chou", "Brian Gluzman", "Eric Roman", "Davide B. Bartolini", "Nitesh Mor", "Krste Asanovic", "John Kubiatowicz"], "year": 2013, "MAG papers": [{"PaperId": 2165255379, "PaperTitle": "tessellation refactoring the os around explicit resource containers with continuous adaptation", "Year": 2013, "CitationCount": 41, "EstimatedCitation": 65, "Affiliations": ["university of california berkeley", "lawrence berkeley national laboratory", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "The autonomic operating system research project: achievements and future directions.", "DBLP authors": ["Davide B. Bartolini", "Riccardo Cattaneo", "Gianluca Durelli", "Martina Maggio", "Marco D. Santambrogio", "Filippo Sironi"], "year": 2013, "MAG papers": [{"PaperId": 1974236904, "PaperTitle": "the autonomic operating system research project achievements and future directions", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": [null, null, "lund university", null, null, null]}], "source": "ES"}, {"DBLP title": "Role of power grid in side channel attack and power-grid-aware secure design.", "DBLP authors": ["Xinmu Wang", "Wen Yueh", "Debapriya Basu Roy", "Seetharam Narasimhan", "Yu Zheng", "Saibal Mukhopadhyay", "Debdeep Mukhopadhyay", "Swarup Bhunia"], "year": 2013, "MAG papers": [{"PaperId": 2112073852, "PaperTitle": "role of power grid in side channel attack and power grid aware secure design", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["indian institute of technology kharagpur", "georgia institute of technology", "indian institute of technology kharagpur", "georgia institute of technology", "case western reserve university", "case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "NumChecker: detecting kernel control-flow modifying rootkits by using hardware performance counters.", "DBLP authors": ["Xueyang Wang", "Ramesh Karri"], "year": 2013, "MAG papers": [{"PaperId": 2071289869, "PaperTitle": "numchecker detecting kernel control flow modifying rootkits by using hardware performance counters", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 58, "Affiliations": ["new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "High-performance hardware monitors to protect network processors from data plane attacks.", "DBLP authors": ["Harikrishnan Chandrikakutty", "Deepak Unnikrishnan", "Russell Tessier", "Tilman Wolf"], "year": 2013, "MAG papers": [{"PaperId": 1964391394, "PaperTitle": "high performance hardware monitors to protect network processors from data plane attacks", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Compiler-based side channel vulnerability analysis and optimized countermeasures application.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Massimo Maggi", "Gerardo Pelosi"], "year": 2013, "MAG papers": [{"PaperId": 2126598527, "PaperTitle": "compiler based side channel vulnerability analysis and optimized countermeasures application", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Scalable vectorless power grid current integrity verification.", "DBLP authors": ["Zhuo Feng"], "year": 2013, "MAG papers": [{"PaperId": 2014379521, "PaperTitle": "scalable vectorless power grid current integrity verification", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["michigan technological university"]}], "source": "ES"}, {"DBLP title": "Constraint abstraction for vectorless power grid verification.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2013, "MAG papers": [{"PaperId": 2013213086, "PaperTitle": "constraint abstraction for vectorless power grid verification", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["illinois institute of technology", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "The impact of electromigration in copper interconnects on power grid integrity.", "DBLP authors": ["Vivek Mishra", "Sachin S. Sapatnekar"], "year": 2013, "MAG papers": [{"PaperId": 2064477270, "PaperTitle": "the impact of electromigration in copper interconnects on power grid integrity", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "TinySPICE: a parallel SPICE simulator on GPU for massively repeated small circuit simulations.", "DBLP authors": ["Lengfei Han", "Xueqian Zhao", "Zhuo Feng"], "year": 2013, "MAG papers": [{"PaperId": 1980942247, "PaperTitle": "tinyspice a parallel spice simulator on gpu for massively repeated small circuit simulations", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["michigan technological university", "michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "An optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem.", "DBLP authors": ["Juyeon Kim", "Deokjin Joo", "Taewhan Kim"], "year": 2013, "MAG papers": [{"PaperId": 1982390333, "PaperTitle": "an optimal algorithm of adjustable delay buffer insertion for solving clock skew variation problem", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Smart non-default routing for clock power reduction.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Hyein Lee"], "year": 2013, "MAG papers": [{"PaperId": 2037865991, "PaperTitle": "smart non default routing for clock power reduction", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Routing congestion estimation with real design constraints.", "DBLP authors": ["Wen-Hao Liu", "Yaoguang Wei", "Cliff C. N. Sze", "Charles J. Alpert", "Zhuo Li", "Yih-Lang Li", "Natarajan Viswanathan"], "year": 2013, "MAG papers": [{"PaperId": 1985282266, "PaperTitle": "routing congestion estimation with real design constraints", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["national chiao tung university", "ibm", "ibm", "university of minnesota", "ibm", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography.", "DBLP authors": ["Yuelin Du", "Qiang Ma", "Hua Song", "James Shiely", "Gerard Luk-Pat", "Alexander Miloslavsky", "Martin D. F. Wong"], "year": 2013, "MAG papers": [{"PaperId": 2067939252, "PaperTitle": "spacer is dielectric compliant detailed routing for self aligned double patterning lithography", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of illinois at urbana champaign", "synopsys", "synopsys", "university of illinois at urbana champaign", "synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "21st century digital design tools.", "DBLP authors": ["William J. Dally", "Chris Malachowsky", "Stephen W. Keckler"], "year": 2013, "MAG papers": [{"PaperId": 2020380328, "PaperTitle": "21st century digital design tools", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["nvidia", "university of texas at austin", "stanford university"]}], "source": "ES"}, {"DBLP title": "Reliable on-chip systems in the nano-era: lessons learnt and future trends.", "DBLP authors": ["J\u00f6rg Henkel", "Lars Bauer", "Nikil D. Dutt", "Puneet Gupta", "Sani R. Nassif", "Muhammad Shafique", "Mehdi Baradaran Tahoori", "Norbert Wehn"], "year": 2013, "MAG papers": [{"PaperId": 2081215702, "PaperTitle": "reliable on chip systems in the nano era lessons learnt and future trends", "Year": 2013, "CitationCount": 96, "EstimatedCitation": 152, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "ibm", "university of california los angeles", "karlsruhe institute of technology", null, "karlsruhe institute of technology", null]}], "source": "ES"}, {"DBLP title": "A layout-based approach for multiple event transient analysis.", "DBLP authors": ["Mojtaba Ebrahimi", "Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2013, "MAG papers": [{"PaperId": 2020872704, "PaperTitle": "a layout based approach for multiple event transient analysis", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["karlsruhe institute of technology", "sharif university of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Quantitative evaluation of soft error injection techniques for robust system design.", "DBLP authors": ["Hyungmin Cho", "Shahrzad Mirkhani", "Chen-Yong Cher", "Jacob A. Abraham", "Subhasish Mitra"], "year": 2013, "MAG papers": [{"PaperId": 1972649107, "PaperTitle": "quantitative evaluation of soft error injection techniques for robust system design", "Year": 2013, "CitationCount": 83, "EstimatedCitation": 142, "Affiliations": ["university of texas at austin", "stanford university", "stanford university", "ibm", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Efficiently tolerating timing violations in pipelined microprocessors.", "DBLP authors": ["Koushik Chakraborty", "Brennan Cozzens", "Sanghamitra Roy", "Dean Michael Ancajas"], "year": 2013, "MAG papers": [{"PaperId": 2009523258, "PaperTitle": "efficiently tolerating timing violations in pipelined microprocessors", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["utah state university", "utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Hierarchical decoding of double error correcting codes for high speed reliable memories.", "DBLP authors": ["Zhen Wang"], "year": 2013, "MAG papers": [{"PaperId": 2058874009, "PaperTitle": "hierarchical decoding of double error correcting codes for high speed reliable memories", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["mediatek"]}], "source": "ES"}, {"DBLP title": "Power benefit study for ultra-high density transistor-level monolithic 3D ICs.", "DBLP authors": ["Young-Joon Lee", "Daniel B. Limbrick", "Sung Kyu Lim"], "year": 2013, "MAG papers": [{"PaperId": 2089979174, "PaperTitle": "power benefit study for ultra high density transistor level monolithic 3d ics", "Year": 2013, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Rapid exploration of processing and design guidelines to overcome carbon nanotube variations.", "DBLP authors": ["Gage Hills", "Jie Zhang", "Charles Mackin", "Max M. Shulaker", "Hai Wei", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2013, "MAG papers": [{"PaperId": 2049708240, "PaperTitle": "rapid exploration of processing and design guidelines to overcome carbon nanotube variations", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["google", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Minimum-energy state guided physical design for nanomagnet logic.", "DBLP authors": ["Shiliang Liu", "Gy\u00f6rgy Csaba", "Xiaobo Sharon Hu", "Edit Varga", "Michael T. Niemier", "Gary H. Bernstein", "Wolfgang Porod"], "year": 2013, "MAG papers": [{"PaperId": 2076871022, "PaperTitle": "minimum energy state guided physical design for nanomagnet logic", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Ultra low power associative computing with spin neurons and resistive crossbar memory.", "DBLP authors": ["Mrigank Sharad", "Deliang Fan", "Kaushik Roy"], "year": 2013, "MAG papers": [{"PaperId": 2042488319, "PaperTitle": "ultra low power associative computing with spin neurons and resistive crossbar memory", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Understanding the trade-offs in multi-level cell ReRAM memory design.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Norman P. Jouppi", "Yuan Xie"], "year": 2013, "MAG papers": [{"PaperId": 2020740707, "PaperTitle": "understanding the trade offs in multi level cell reram memory design", "Year": 2013, "CitationCount": 51, "EstimatedCitation": 72, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "hewlett packard", "pennsylvania state university", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Exploring tunnel-FET for ultra low power analog applications: a case study on operational transconductance amplifier.", "DBLP authors": ["Amit Ranjan Trivedi", "Sergio Carlo", "Saibal Mukhopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 1999666895, "PaperTitle": "exploring tunnel fet for ultra low power analog applications a case study on operational transconductance amplifier", "Year": 2013, "CitationCount": 49, "EstimatedCitation": 56, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.", "DBLP authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2013, "MAG papers": [{"PaperId": 2120537999, "PaperTitle": "energy optimal sram supply voltage scheduling under lifetime and error constraints", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Relax-and-retime: a methodology for energy-efficient recovery based design.", "DBLP authors": ["Shankar Ganesh Ramasubramanian", "Swagath Venkataramani", "Adithya Parandhaman", "Anand Raghunathan"], "year": 2013, "MAG papers": [{"PaperId": 2167872527, "PaperTitle": "relax and retime a methodology for energy efficient recovery based design", "Year": 2013, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Post-placement voltage island generation for timing-speculative circuits.", "DBLP authors": ["Rong Ye", "Feng Yuan", "Zelong Sun", "Wen-Ben Jone", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 2157568998, "PaperTitle": "post placement voltage island generation for timing speculative circuits", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "Analysis and characterization of inherent application resilience for approximate computing.", "DBLP authors": ["Vinay K. Chippa", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "year": 2013, "MAG papers": [{"PaperId": 2026005150, "PaperTitle": "analysis and characterization of inherent application resilience for approximate computing", "Year": 2013, "CitationCount": 153, "EstimatedCitation": 264, "Affiliations": ["purdue university", "purdue university", null, "purdue university"]}], "source": "ES"}, {"DBLP title": "Dynamic voltage and frequency scaling for shared resources in multicore processor designs.", "DBLP authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul V. Gratz", "Jiang Hu", "Michael Kishinevsky", "\u00dcmit Y. Ogras", "Raid Zuhair Ayoub"], "year": 2013, "MAG papers": [{"PaperId": 2135332296, "PaperTitle": "dynamic voltage and frequency scaling for shared resources in multicore processor designs", "Year": 2013, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["intel", "texas a m university", "texas a m university", "texas a m university", "texas a m university", "texas a m university", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems.", "DBLP authors": ["Amit Kumar Singh", "Anup Das", "Akash Kumar"], "year": 2013, "MAG papers": [{"PaperId": 2025834637, "PaperTitle": "energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems", "Year": 2013, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Verifying SystemC using an intermediate verification language and symbolic simulation.", "DBLP authors": ["Hoang Minh Le", "Daniel Gro\u00dfe", "Vladimir Herdt", "Rolf Drechsler"], "year": 2013, "MAG papers": [{"PaperId": 2002446960, "PaperTitle": "verifying systemc using an intermediate verification language and symbolic simulation", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of bremen", "university of bremen", null, "university of bremen"]}], "source": "ES"}, {"DBLP title": "Handling design and implementation optimizations in equivalence checking for behavioral synthesis.", "DBLP authors": ["Zhenkun Yang", "Sandip Ray", "Kecheng Hao", "Fei Xie"], "year": 2013, "MAG papers": [{"PaperId": 2134735506, "PaperTitle": "handling design and implementation optimizations in equivalence checking for behavioral synthesis", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of texas at austin", "portland state university", "portland state university", "portland state university"]}], "source": "ES"}, {"DBLP title": "A counterexample-guided interpolant generation algorithm for SAT-based model checking.", "DBLP authors": ["Cheng-Yin Wu", "Chi-An Wu", "Chien-Yu Lai", "Chung-Yang (Ric) Huang"], "year": 2013, "MAG papers": [{"PaperId": 2107796855, "PaperTitle": "a counterexample guided interpolant generation algorithm for sat based model checking", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "A robust constraint solving framework for multiple constraint sets in constrained random verification.", "DBLP authors": ["Bo-Han Wu", "Chung-Yang (Ric) Huang"], "year": 2013, "MAG papers": [{"PaperId": 2121560454, "PaperTitle": "a robust constraint solving framework for multiple constraint sets in constrained random verification", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Simulation knowledge extraction and reuse in constrained random processor verification.", "DBLP authors": ["Wen Chen", "Li-C. Wang", "Jay Bhadra", "Magdy S. Abadir"], "year": 2013, "MAG papers": [{"PaperId": 1974291029, "PaperTitle": "simulation knowledge extraction and reuse in constrained random processor verification", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["freescale semiconductor", "university of california santa barbara", "freescale semiconductor", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.", "DBLP authors": ["Adam B. Kinsman", "Ho Fai Ko", "Nicola Nicolici"], "year": 2013, "MAG papers": [{"PaperId": 2076451711, "PaperTitle": "hardware efficient on chip generation of time extensive constrained random sequences for in system validation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["mcmaster university", "mcmaster university", "mcmaster university"]}], "source": "ES"}, {"DBLP title": "The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.", "DBLP authors": ["J. P. Grossman", "Brian Towles", "Joseph A. Bank", "David E. Shaw"], "year": 2013, "MAG papers": [{"PaperId": 1976890955, "PaperTitle": "the role of cascade a cycle based simulation infrastructure in designing the anton special purpose supercomputers", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["d e shaw research", "d e shaw research", "d e shaw research", "d e shaw research"]}], "source": "ES"}, {"DBLP title": "Towards structured ASICs using polarity-tunable Si nanowire transistors.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Michele De Marchi", "Luca Gaetano Amar\u00f9", "Shashikanth Bobba", "Davide Sacchetto", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2013, "MAG papers": [{"PaperId": 2163470430, "PaperTitle": "towards structured asics using polarity tunable si nanowire transistors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Relays do not leak: CMOS does.", "DBLP authors": ["Hossein Fariborzi", "Fred Chen", "Rhesa Nathanael", "I-Ru Chen", "Louis Hutin", "Rinus Lee", "Tsu-Jae King Liu", "Vladimir Stojanovic"], "year": 2013, "MAG papers": [{"PaperId": 2096634222, "PaperTitle": "relays do not leak cmos does", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["massachusetts institute of technology", "university of california berkeley", "university of california berkeley", "massachusetts institute of technology", null, "university of california berkeley", "university of california berkeley", "sematech"]}], "source": "ES"}, {"DBLP title": "Single-photon image sensors.", "DBLP authors": ["Edoardo Charbon", "Francesco Regazzoni"], "year": 2013, "MAG papers": [{"PaperId": 1986240964, "PaperTitle": "single photon image sensors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A novel analytical method for worst case response time estimation of distributed embedded systems.", "DBLP authors": ["Jinwoo Kim", "Hyunok Oh", "Junchul Choi", "Hyojin Ha", "Soonhoi Ha"], "year": 2013, "MAG papers": [{"PaperId": 2144177999, "PaperTitle": "a novel analytical method for worst case response time estimation of distributed embedded systems", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["seoul national university", "seoul national university", "hanyang university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Optimizations for configuring and mapping software pipelines in many core systems.", "DBLP authors": ["Janmartin Jahn", "Santiago Pagani", "Sebastian Kobbe", "Jian-Jia Chen", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2060293550, "PaperTitle": "optimizations for configuring and mapping software pipelines in many core systems", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "A scenario-based run-time task mapping algorithm for MPSoCs.", "DBLP authors": ["Wei Quan", "Andy D. Pimentel"], "year": 2013, "MAG papers": [{"PaperId": 2130686150, "PaperTitle": "a scenario based run time task mapping algorithm for mpsocs", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["national university of defense technology", "university of amsterdam"]}], "source": "ES"}, {"DBLP title": "Early exploration for platform architecture instantiation with multi-mode application partitioning.", "DBLP authors": ["Prashant Agrawal", "Praveen Raghavan", "Matthias Hartmann", "Namita Sharma", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2013, "MAG papers": [{"PaperId": 2017785526, "PaperTitle": "early exploration for platform architecture instantiation with multi mode application partitioning", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "indian institute of technology delhi", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "CoARX: a coprocessor for ARX-based cryptographic algorithms.", "DBLP authors": ["Khawar Shahzad", "Ayesha Khalid", "Zolt\u00e1n Endre R\u00e1kossy", "Goutam Paul", "Anupam Chattopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2053238222, "PaperTitle": "coarx a coprocessor for arx based cryptographic algorithms", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university", null, "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Reconfigurable pipelined coprocessor for multi-mode communication transmission.", "DBLP authors": ["Liang Tang", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2013, "MAG papers": [{"PaperId": 2075728774, "PaperTitle": "reconfigurable pipelined coprocessor for multi mode communication transmission", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Accelerators for biologically-inspired attention and recognition.", "DBLP authors": ["Mi Sun Park", "Chuanjun Zhang", "Michael DeBole", "Srinidhi Kestur"], "year": 2013, "MAG papers": [{"PaperId": 1979640313, "PaperTitle": "accelerators for biologically inspired attention and recognition", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "intel"]}], "source": "ES"}, {"DBLP title": "Stochastic circuits for real-time image-processing applications.", "DBLP authors": ["Armin Alaghi", "Cheng Li", "John P. Hayes"], "year": 2013, "MAG papers": [{"PaperId": 2077344647, "PaperTitle": "stochastic circuits for real time image processing applications", "Year": 2013, "CitationCount": 93, "EstimatedCitation": 143, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "An event-driven simulation methodology for integrated switching power supplies in SystemVerilog.", "DBLP authors": ["Ji-Eun Jang", "Myeong-Jae Park", "Jaeha Kim"], "year": 2013, "MAG papers": [{"PaperId": 2007686974, "PaperTitle": "an event driven simulation methodology for integrated switching power supplies in systemverilog", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "A new time-stepping method for circuit simulation.", "DBLP authors": ["G. Peter Fang"], "year": 2013, "MAG papers": [{"PaperId": 1979835995, "PaperTitle": "a new time stepping method for circuit simulation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["texas instruments"]}], "source": "ES"}, {"DBLP title": "Time-domain segmentation based massively parallel simulation for ADCs.", "DBLP authors": ["Zuochang Ye", "Bichen Wu", "Song Han", "Yang Li"], "year": 2013, "MAG papers": [{"PaperId": 1963584319, "PaperTitle": "time domain segmentation based massively parallel simulation for adcs", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["stanford university", "tsinghua university", "university of texas at austin", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A direct finite element solver of linear complexity for large-scale 3-D circuit extraction in multiple dielectrics.", "DBLP authors": ["Bangda Zhou", "Haixin Liu", "Dan Jiao"], "year": 2013, "MAG papers": [{"PaperId": 2036451031, "PaperTitle": "a direct finite element solver of linear complexity for large scale 3 d circuit extraction in multiple dielectrics", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Reconciling real-time guarantees and energy efficiency through unlocked-cache prefetching.", "DBLP authors": ["Emilio Wuerges", "R\u00f4mulo Silva de Oliveira", "Luiz C. V. dos Santos"], "year": 2013, "MAG papers": [{"PaperId": 2147794991, "PaperTitle": "reconciling real time guarantees and energy efficiency through unlocked cache prefetching", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universidade federal de santa catarina", "universidade federal de santa catarina", "universidade federal de santa catarina"]}], "source": "ES"}, {"DBLP title": "Integrated instruction cache analysis and locking in multitasking real-time systems.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2013, "MAG papers": [{"PaperId": 1988230538, "PaperTitle": "integrated instruction cache analysis and locking in multitasking real time systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national university of singapore", "peking university", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Precise timing analysis for direct-mapped caches.", "DBLP authors": ["Sidharta Andalam", "Alain Girault", "Roopak Sinha", "Partha S. Roop", "Jan Reineke"], "year": 2013, "MAG papers": [{"PaperId": 2163202742, "PaperTitle": "precise timing analysis for direct mapped caches", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of auckland", "university of auckland", null, "saarland university", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "SSDM: smart stack data management for software managed multicores (SMMs).", "DBLP authors": ["Jing Lu", "Ke Bai", "Aviral Shrivastava"], "year": 2013, "MAG papers": [{"PaperId": 2050293815, "PaperTitle": "ssdm smart stack data management for software managed multicores smms", "Year": 2013, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Taming the complexity of coordinated place and route.", "DBLP authors": ["Jin Hu", "Myung-Chul Kim", "Igor L. Markov"], "year": 2013, "MAG papers": [{"PaperId": 2058691644, "PaperTitle": "taming the complexity of coordinated place and route", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Routability-driven placement for hierarchical mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Yi-Fang Chen", "Chau-Chin Huang", "Tung-Chieh Chen", "Yao-Wen Chang"], "year": 2013, "MAG papers": [{"PaperId": 1992200860, "PaperTitle": "routability driven placement for hierarchical mixed size circuit designs", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["synopsys", "national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Ripple 2.0: high quality routability-driven placement via global router integration.", "DBLP authors": ["Xu He", "Tao Huang", "Wing-Kai Chow", "Jian Kuang", "Ka-Chun Lam", "Wenzan Cai", "Evangeline F. Y. Young"], "year": 2013, "MAG papers": [{"PaperId": 2020935379, "PaperTitle": "ripple 2 0 high quality routability driven placement via global router integration", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Optimization of placement solutions for routability.", "DBLP authors": ["Wen-Hao Liu", "Cheng-Kok Koh", "Yih-Lang Li"], "year": 2013, "MAG papers": [{"PaperId": 2032264883, "PaperTitle": "optimization of placement solutions for routability", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["purdue university", "national chiao tung university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Exploration with upgradeable models using statistical methods for physical model emulation.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2013, "MAG papers": [{"PaperId": 2120646177, "PaperTitle": "exploration with upgradeable models using statistical methods for physical model emulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Modular system-level architecture for concurrent cell balancing.", "DBLP authors": ["Matthias Kauer", "Swaminathan Naranayaswami", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Lars Hedrich"], "year": 2013, "MAG papers": [{"PaperId": 1970008780, "PaperTitle": "modular system level architecture for concurrent cell balancing", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": [null, null, null, null, null, "goethe university frankfurt"]}], "source": "ES"}, {"DBLP title": "A method to abstract RTL IP blocks into C++ code and enable high-level synthesis.", "DBLP authors": ["Nicola Bombieri", "Hung-Yi Liu", "Franco Fummi", "Luca P. Carloni"], "year": 2013, "MAG papers": [{"PaperId": 2048795179, "PaperTitle": "a method to abstract rtl ip blocks into c code and enable high level synthesis", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of verona", "columbia university", null, "columbia university"]}], "source": "ES"}, {"DBLP title": "DMR3D: dynamic memory relocation in 3D multicore systems.", "DBLP authors": ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2013, "MAG papers": [{"PaperId": 2054581971, "PaperTitle": "dmr3d dynamic memory relocation in 3d multicore systems", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["utah state university", "utah state university", "utah state university"]}], "source": "ES"}, {"DBLP title": "Power gating applied to MP-SoCs for standby-mode power management.", "DBLP authors": ["David Flynn"], "year": 2013, "MAG papers": [{"PaperId": 2034989381, "PaperTitle": "power gating applied to mp socs for standby mode power management", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Flexible on-chip power delivery for energy efficient heterogeneous systems.", "DBLP authors": ["Benton H. Calhoun", "Kyle Craig"], "year": 2013, "MAG papers": [{"PaperId": 1996802375, "PaperTitle": "flexible on chip power delivery for energy efficient heterogeneous systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Power and signal integrity challenges in 3D systems.", "DBLP authors": ["Miguel Corbalan", "Anup Keval", "Thomas Toms", "Durodami Lisk", "Riko Radojcic", "Matt Nowak"], "year": 2013, "MAG papers": [{"PaperId": 1992601988, "PaperTitle": "power and signal integrity challenges in 3d systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Underpowering NAND flash: profits and perils.", "DBLP authors": ["Hung-Wei Tseng", "Laura M. Grupp", "Steven Swanson"], "year": 2013, "MAG papers": [{"PaperId": 2005332656, "PaperTitle": "underpowering nand flash profits and perils", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "New ERA: new efficient reliability-aware wear leveling for endurance enhancement of flash storage devices.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Che-Wei Tsao", "Po-Chun Huang"], "year": 2013, "MAG papers": [{"PaperId": 2041399455, "PaperTitle": "new era new efficient reliability aware wear leveling for endurance enhancement of flash storage devices", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "SAW: system-assisted wear leveling on the write endurance of NAND flash devices.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2013, "MAG papers": [{"PaperId": 2101960070, "PaperTitle": "saw system assisted wear leveling on the write endurance of nand flash devices", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Performance enhancement of garbage collection for flash storage devices: an efficient victim block selection design.", "DBLP authors": ["Che-Wei Tsao", "Yuan-Hao Chang", "Ming-Chang Yang"], "year": 2013, "MAG papers": [{"PaperId": 2064503884, "PaperTitle": "performance enhancement of garbage collection for flash storage devices an efficient victim block selection design", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "DuraCache: a durable SSD cache using MLC NAND flash.", "DBLP authors": ["Ren-Shuo Liu", "Chia-Lin Yang", "Cheng-Hsuan Li", "Geng-You Chen"], "year": 2013, "MAG papers": [{"PaperId": 1993119797, "PaperTitle": "duracache a durable ssd cache using mlc nand flash", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Distributed stable states for process networks: algorithm, analysis, and experiments on intel SCC.", "DBLP authors": ["Devendra Rai", "Lars Schor", "Nikolay Stoimenov", "Lothar Thiele"], "year": 2013, "MAG papers": [{"PaperId": 2015054654, "PaperTitle": "distributed stable states for process networks algorithm analysis and experiments on intel scc", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["eth zurich", "eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Distributed run-time resource management for malleable applications on many-core platforms.", "DBLP authors": ["Iraklis Anagnostopoulos", "Vasileios Tsoutsouras", "Alexandros Bartzas", "Dimitrios Soudris"], "year": 2013, "MAG papers": [{"PaperId": 2069480620, "PaperTitle": "distributed run time resource management for malleable applications on many core platforms", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["national and kapodistrian university of athens", "national and kapodistrian university of athens", "national and kapodistrian university of athens", "national and kapodistrian university of athens"]}], "source": "ES"}, {"DBLP title": "netShip: a networked virtual platform for large-scale heterogeneous distributed embedded systems.", "DBLP authors": ["YoungHoon Jung", "Jinhyung Park", "Michele Petracca", "Luca P. Carloni"], "year": 2013, "MAG papers": [{"PaperId": 2026573020, "PaperTitle": "netship a networked virtual platform for large scale heterogeneous distributed embedded systems", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["columbia university", "columbia university", "cadence design systems", null]}], "source": "ES"}, {"DBLP title": "Exploiting just-enough parallelism when mapping streaming applications in hard real-time systems.", "DBLP authors": ["Jiali Teddy Zhai", "Mohamed Bamakhrama", "Todor P. Stefanov"], "year": 2013, "MAG papers": [{"PaperId": 2017958018, "PaperTitle": "exploiting just enough parallelism when mapping streaming applications in hard real time systems", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["leiden university", "leiden university", "leiden university"]}], "source": "ES"}, {"DBLP title": "On robust task-accurate performance estimation.", "DBLP authors": ["Yang Xu", "Bo Wang", "Ralph Hasholzner", "Rafael Rosales", "J\u00fcrgen Teich"], "year": 2013, "MAG papers": [{"PaperId": 2130846451, "PaperTitle": "on robust task accurate performance estimation", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["intel mobile communications", "university of erlangen nuremberg", "intel mobile communications", "intel mobile communications", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Stochastic response-time guarantee for non-preemptive, fixed-priority scheduling under errors.", "DBLP authors": ["Philip Axer", "Rolf Ernst"], "year": 2013, "MAG papers": [{"PaperId": 1995552962, "PaperTitle": "stochastic response time guarantee for non preemptive fixed priority scheduling under errors", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "HaDeS: architectural synthesis for <u>h</u>eterogeneous <u>d</u>ark <u>s</u>ilicon chip multi-processors.", "DBLP authors": ["Yatish Turakhia", "Bharathwaj Raghunathan", "Siddharth Garg", "Diana Marculescu"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Hierarchical power management for asymmetric multi-core in dark silicon era.", "DBLP authors": ["Thannirmalai Somu Muthukaruppan", "Mihai Pricopi", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "year": 2013, "MAG papers": [{"PaperId": 1967950499, "PaperTitle": "hierarchical power management for asymmetric multi core in dark silicon era", "Year": 2013, "CitationCount": 101, "EstimatedCitation": 149, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore", "national university of singapore", "csr plc"]}], "source": "ES"}, {"DBLP title": "Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor.", "DBLP authors": ["Sai Manoj Pudukotai Dinakarrao", "Kanwen Wang", "Hao Yu"], "year": 2013, "MAG papers": [{"PaperId": 2082195632, "PaperTitle": "peak power reduction and workload balancing by space time multiplexing based demand supply matching for 3d thousand core microprocessor", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Techniques for energy-efficient power budgeting in data centers.", "DBLP authors": ["Xin Zhan", "Sherief Reda"], "year": 2013, "MAG papers": [{"PaperId": 2067549201, "PaperTitle": "techniques for energy efficient power budgeting in data centers", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["brown university", "brown university"]}], "source": "ES"}, {"DBLP title": "Temperature aware thread block scheduling in GPGPUs.", "DBLP authors": ["Rajib Nath", "Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "year": 2013, "MAG papers": [{"PaperId": 2092837543, "PaperTitle": "temperature aware thread block scheduling in gpgpus", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california san diego", "university of california san diego", "intel"]}], "source": "ES"}, {"DBLP title": "VAWOM: temperature and process variation aware wearout management in 3D multicore architecture.", "DBLP authors": ["Hossein Tajik", "Houman Homayoun", "Nikil D. Dutt"], "year": 2013, "MAG papers": [{"PaperId": 2017450471, "PaperTitle": "vawom temperature and process variation aware wearout management in 3d multicore architecture", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["george mason university", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "On the potential of 3D integration of inductive DC-DC converter for high-performance power delivery.", "DBLP authors": ["Sergio Carlo", "Wen Yueh", "Saibal Mukhopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2090763698, "PaperTitle": "on the potential of 3d integration of inductive dc dc converter for high performance power delivery", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs.", "DBLP authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "year": 2013, "MAG papers": [{"PaperId": 2059612698, "PaperTitle": "full chip multiple tsv to tsv coupling extraction and optimization in 3d ics", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "broadcom"]}], "source": "ES"}, {"DBLP title": "An accurate semi-analytical framework for full-chip TSV-induced stress modeling.", "DBLP authors": ["Yang Li", "David Z. Pan"], "year": 2013, "MAG papers": [{"PaperId": 2050838997, "PaperTitle": "an accurate semi analytical framework for full chip tsv induced stress modeling", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Speeding up computation of the max/min of a set of gaussians for statistical timing analysis and optimization.", "DBLP authors": ["Vimitha Kuruvilla", "Debjit Sinha", "Jeff Piaget", "Chandu Visweswariah", "Nitin Chandrachoodan"], "year": 2013, "MAG papers": [{"PaperId": 2046484952, "PaperTitle": "speeding up computation of the max min of a set of gaussians for statistical timing analysis and optimization", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ibm", "ibm", "indian institutes of technology", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "InTimeFix: a low-cost and scalable technique for in-situ timing error masking in logic circuits.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2013, "MAG papers": [{"PaperId": 1997183750, "PaperTitle": "intimefix a low cost and scalable technique for in situ timing error masking in logic circuits", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Improving PUF security with regression-based distiller.", "DBLP authors": ["Chi-En Daniel Yin", "Gang Qu"], "year": 2013, "MAG papers": [{"PaperId": 2095522920, "PaperTitle": "improving puf security with regression based distiller", "Year": 2013, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "On the convergence of mainstream and mission-critical markets.", "DBLP authors": ["Sylvain Girbal", "Miquel Moret\u00f3", "Arnaud Grasset", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla", "Sami Yehia"], "year": 2013, "MAG papers": [{"PaperId": 1984979241, "PaperTitle": "on the convergence of mainstream and mission critical markets", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, "international computer science institute", "intel", null, "spanish national research council", null, null]}], "source": "ES"}]