library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 12
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n5269_o : std_logic;
  signal n5270_o : std_logic;
  signal n5271_o : std_logic;
  signal n5272_o : std_logic;
  signal n5273_o : std_logic;
  signal n5274_o : std_logic;
  signal n5275_o : std_logic;
  signal n5276_o : std_logic;
  signal n5277_o : std_logic;
  signal n5278_o : std_logic_vector (2 downto 0);
begin
  o <= n5278_o;
  -- vhdl_source/peres.vhdl:13:17
  n5269_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n5270_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n5271_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n5272_o <= n5270_o xor n5271_o;
  -- vhdl_source/peres.vhdl:15:17
  n5273_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n5274_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n5275_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n5276_o <= n5274_o and n5275_o;
  -- vhdl_source/peres.vhdl:15:21
  n5277_o <= n5273_o xor n5276_o;
  n5278_o <= n5269_o & n5272_o & n5277_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n4384_o : std_logic;
  signal n4385_o : std_logic;
  signal n4386_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n4387 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4390_o : std_logic;
  signal n4391_o : std_logic;
  signal n4392_o : std_logic;
  signal n4393_o : std_logic;
  signal n4394_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n4395 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4398_o : std_logic;
  signal n4399_o : std_logic;
  signal n4400_o : std_logic;
  signal n4401_o : std_logic;
  signal n4402_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n4403 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4406_o : std_logic;
  signal n4407_o : std_logic;
  signal n4408_o : std_logic;
  signal n4409_o : std_logic;
  signal n4410_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n4411 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4414_o : std_logic;
  signal n4415_o : std_logic;
  signal n4416_o : std_logic;
  signal n4417_o : std_logic;
  signal n4418_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n4419 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4422_o : std_logic;
  signal n4423_o : std_logic;
  signal n4424_o : std_logic;
  signal n4425_o : std_logic;
  signal n4426_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n4427 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4430_o : std_logic;
  signal n4431_o : std_logic;
  signal n4432_o : std_logic;
  signal n4433_o : std_logic;
  signal n4434_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n4435 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n4443 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n4451 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic;
  signal n4457_o : std_logic;
  signal n4458_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n4459 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic;
  signal n4465_o : std_logic;
  signal n4466_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n4467 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic;
  signal n4473_o : std_logic;
  signal n4474_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n4475 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic;
  signal n4481_o : std_logic;
  signal n4482_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n4483 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic;
  signal n4489_o : std_logic;
  signal n4490_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n4491 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic;
  signal n4497_o : std_logic;
  signal n4498_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n4499 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4502_o : std_logic;
  signal n4503_o : std_logic;
  signal n4504_o : std_logic;
  signal n4505_o : std_logic;
  signal n4506_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n4507 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic;
  signal n4513_o : std_logic;
  signal n4514_o : std_logic;
  signal n4515_o : std_logic;
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n4519 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic;
  signal n4526_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n4527 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4530_o : std_logic;
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n4535 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic;
  signal n4541_o : std_logic;
  signal n4542_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n4543 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4546_o : std_logic;
  signal n4547_o : std_logic;
  signal n4548_o : std_logic;
  signal n4549_o : std_logic;
  signal n4550_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n4551 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4554_o : std_logic;
  signal n4555_o : std_logic;
  signal n4556_o : std_logic;
  signal n4557_o : std_logic;
  signal n4558_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n4559 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4562_o : std_logic;
  signal n4563_o : std_logic;
  signal n4564_o : std_logic;
  signal n4565_o : std_logic;
  signal n4566_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n4567 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4570_o : std_logic;
  signal n4571_o : std_logic;
  signal n4572_o : std_logic;
  signal n4573_o : std_logic;
  signal n4574_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n4575 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4578_o : std_logic;
  signal n4579_o : std_logic;
  signal n4580_o : std_logic;
  signal n4581_o : std_logic;
  signal n4582_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n4583 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4586_o : std_logic;
  signal n4587_o : std_logic;
  signal n4588_o : std_logic;
  signal n4589_o : std_logic;
  signal n4590_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n4591 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4594_o : std_logic;
  signal n4595_o : std_logic;
  signal n4596_o : std_logic;
  signal n4597_o : std_logic;
  signal n4598_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n4599 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4602_o : std_logic;
  signal n4603_o : std_logic;
  signal n4604_o : std_logic;
  signal n4605_o : std_logic;
  signal n4606_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n4607 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4610_o : std_logic;
  signal n4611_o : std_logic;
  signal n4612_o : std_logic;
  signal n4613_o : std_logic;
  signal n4614_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n4615 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4618_o : std_logic;
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n4623 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n4631 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n4634_o : std_logic;
  signal n4635_o : std_logic;
  signal n4636_o : std_logic_vector (1 downto 0);
  signal n4637_o : std_logic;
  signal n4638_o : std_logic;
  signal n4639_o : std_logic;
  signal n4640_o : std_logic_vector (1 downto 0);
  signal n4641_o : std_logic;
  signal n4642_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n4643 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic;
  signal n4651_o : std_logic_vector (1 downto 0);
  signal n4652_o : std_logic;
  signal n4653_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n4654 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4657_o : std_logic;
  signal n4658_o : std_logic;
  signal n4659_o : std_logic;
  signal n4660_o : std_logic;
  signal n4661_o : std_logic;
  signal n4662_o : std_logic_vector (1 downto 0);
  signal n4663_o : std_logic;
  signal n4664_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n4665 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4668_o : std_logic;
  signal n4669_o : std_logic;
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic;
  signal n4673_o : std_logic_vector (1 downto 0);
  signal n4674_o : std_logic;
  signal n4675_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n4676 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic;
  signal n4683_o : std_logic;
  signal n4684_o : std_logic_vector (1 downto 0);
  signal n4685_o : std_logic;
  signal n4686_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n4687 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4690_o : std_logic;
  signal n4691_o : std_logic;
  signal n4692_o : std_logic;
  signal n4693_o : std_logic;
  signal n4694_o : std_logic;
  signal n4695_o : std_logic_vector (1 downto 0);
  signal n4696_o : std_logic;
  signal n4697_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n4698 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4701_o : std_logic;
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic_vector (1 downto 0);
  signal n4707_o : std_logic;
  signal n4708_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n4709 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic;
  signal n4715_o : std_logic;
  signal n4716_o : std_logic;
  signal n4717_o : std_logic_vector (1 downto 0);
  signal n4718_o : std_logic;
  signal n4719_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n4720 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4723_o : std_logic;
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic;
  signal n4727_o : std_logic;
  signal n4728_o : std_logic_vector (1 downto 0);
  signal n4729_o : std_logic;
  signal n4730_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n4731 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic_vector (1 downto 0);
  signal n4740_o : std_logic;
  signal n4741_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n4742 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic;
  signal n4748_o : std_logic;
  signal n4749_o : std_logic;
  signal n4750_o : std_logic_vector (1 downto 0);
  signal n4751_o : std_logic;
  signal n4752_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n4753 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4756_o : std_logic;
  signal n4757_o : std_logic;
  signal n4758_o : std_logic;
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic_vector (1 downto 0);
  signal n4762_o : std_logic;
  signal n4763_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n4764 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic;
  signal n4772_o : std_logic_vector (1 downto 0);
  signal n4773_o : std_logic;
  signal n4774_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n4775 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4778_o : std_logic;
  signal n4779_o : std_logic;
  signal n4780_o : std_logic;
  signal n4781_o : std_logic;
  signal n4782_o : std_logic;
  signal n4783_o : std_logic_vector (1 downto 0);
  signal n4784_o : std_logic;
  signal n4785_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n4786 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4789_o : std_logic;
  signal n4790_o : std_logic;
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic;
  signal n4794_o : std_logic_vector (1 downto 0);
  signal n4795_o : std_logic;
  signal n4796_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n4797 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4800_o : std_logic;
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic;
  signal n4804_o : std_logic;
  signal n4805_o : std_logic_vector (1 downto 0);
  signal n4806_o : std_logic;
  signal n4807_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n4808 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n4811_o : std_logic;
  signal n4812_o : std_logic;
  signal n4813_o : std_logic;
  signal n4814_o : std_logic;
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic;
  signal n4818_o : std_logic_vector (1 downto 0);
  signal cnot_4_n4819 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n4822_o : std_logic;
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic_vector (1 downto 0);
  signal n4827_o : std_logic;
  signal n4828_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n4829 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic;
  signal n4835_o : std_logic;
  signal n4836_o : std_logic;
  signal n4837_o : std_logic_vector (1 downto 0);
  signal n4838_o : std_logic;
  signal n4839_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n4840 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic_vector (1 downto 0);
  signal n4849_o : std_logic;
  signal n4850_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n4851 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4854_o : std_logic;
  signal n4855_o : std_logic;
  signal n4856_o : std_logic;
  signal n4857_o : std_logic;
  signal n4858_o : std_logic;
  signal n4859_o : std_logic_vector (1 downto 0);
  signal n4860_o : std_logic;
  signal n4861_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n4862 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4865_o : std_logic;
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic;
  signal n4869_o : std_logic;
  signal n4870_o : std_logic_vector (1 downto 0);
  signal n4871_o : std_logic;
  signal n4872_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n4873 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4876_o : std_logic;
  signal n4877_o : std_logic;
  signal n4878_o : std_logic;
  signal n4879_o : std_logic;
  signal n4880_o : std_logic;
  signal n4881_o : std_logic_vector (1 downto 0);
  signal n4882_o : std_logic;
  signal n4883_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n4884 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4887_o : std_logic;
  signal n4888_o : std_logic;
  signal n4889_o : std_logic;
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic_vector (1 downto 0);
  signal n4893_o : std_logic;
  signal n4894_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n4895 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic;
  signal n4901_o : std_logic;
  signal n4902_o : std_logic;
  signal n4903_o : std_logic_vector (1 downto 0);
  signal n4904_o : std_logic;
  signal n4905_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n4906 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4909_o : std_logic;
  signal n4910_o : std_logic;
  signal n4911_o : std_logic;
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic_vector (1 downto 0);
  signal n4915_o : std_logic;
  signal n4916_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n4917 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic;
  signal n4925_o : std_logic_vector (1 downto 0);
  signal n4926_o : std_logic;
  signal n4927_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n4928 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4931_o : std_logic;
  signal n4932_o : std_logic;
  signal n4933_o : std_logic;
  signal n4934_o : std_logic;
  signal n4935_o : std_logic;
  signal n4936_o : std_logic_vector (1 downto 0);
  signal n4937_o : std_logic;
  signal n4938_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n4939 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4942_o : std_logic;
  signal n4943_o : std_logic;
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic;
  signal n4947_o : std_logic_vector (1 downto 0);
  signal n4948_o : std_logic;
  signal n4949_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n4950 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic;
  signal n4956_o : std_logic;
  signal n4957_o : std_logic;
  signal n4958_o : std_logic_vector (1 downto 0);
  signal n4959_o : std_logic;
  signal n4960_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n4961 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic_vector (1 downto 0);
  signal n4970_o : std_logic;
  signal n4971_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n4972 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4975_o : std_logic;
  signal n4976_o : std_logic;
  signal n4977_o : std_logic;
  signal n4978_o : std_logic;
  signal n4979_o : std_logic;
  signal n4980_o : std_logic_vector (1 downto 0);
  signal n4981_o : std_logic;
  signal n4982_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n4983 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic;
  signal n4990_o : std_logic;
  signal n4991_o : std_logic_vector (1 downto 0);
  signal n4992_o : std_logic;
  signal n4993_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n4994 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n4997_o : std_logic;
  signal n4998_o : std_logic;
  signal n4999_o : std_logic;
  signal n5000_o : std_logic;
  signal n5001_o : std_logic_vector (1 downto 0);
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5005 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5008_o : std_logic;
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5013 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5016_o : std_logic;
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5021 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5024_o : std_logic;
  signal n5025_o : std_logic;
  signal n5026_o : std_logic;
  signal n5027_o : std_logic;
  signal n5028_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5029 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5032_o : std_logic;
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5037 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5040_o : std_logic;
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5045 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5048_o : std_logic;
  signal n5049_o : std_logic;
  signal n5050_o : std_logic;
  signal n5051_o : std_logic;
  signal n5052_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5053 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5056_o : std_logic;
  signal n5057_o : std_logic;
  signal n5058_o : std_logic;
  signal n5059_o : std_logic;
  signal n5060_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5061 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5064_o : std_logic;
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5069 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5072_o : std_logic;
  signal n5073_o : std_logic;
  signal n5074_o : std_logic;
  signal n5075_o : std_logic;
  signal n5076_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5077 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5080_o : std_logic;
  signal n5081_o : std_logic;
  signal n5082_o : std_logic;
  signal n5083_o : std_logic;
  signal n5084_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5085 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5088_o : std_logic;
  signal n5089_o : std_logic;
  signal n5090_o : std_logic;
  signal n5091_o : std_logic;
  signal n5092_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n5093 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5096_o : std_logic;
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n5101 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5104_o : std_logic;
  signal n5105_o : std_logic;
  signal n5106_o : std_logic;
  signal n5107_o : std_logic;
  signal n5108_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n5109 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5112_o : std_logic;
  signal n5113_o : std_logic;
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n5117 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5120_o : std_logic;
  signal n5121_o : std_logic;
  signal n5122_o : std_logic;
  signal n5123_o : std_logic;
  signal n5124_o : std_logic;
  signal n5125_o : std_logic;
  signal n5126_o : std_logic;
  signal n5127_o : std_logic;
  signal n5128_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n5129 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5132_o : std_logic;
  signal n5133_o : std_logic;
  signal n5134_o : std_logic;
  signal n5135_o : std_logic;
  signal n5136_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n5137 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5140_o : std_logic;
  signal n5141_o : std_logic;
  signal n5142_o : std_logic;
  signal n5143_o : std_logic;
  signal n5144_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n5145 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5148_o : std_logic;
  signal n5149_o : std_logic;
  signal n5150_o : std_logic;
  signal n5151_o : std_logic;
  signal n5152_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n5153 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5156_o : std_logic;
  signal n5157_o : std_logic;
  signal n5158_o : std_logic;
  signal n5159_o : std_logic;
  signal n5160_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n5161 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5164_o : std_logic;
  signal n5165_o : std_logic;
  signal n5166_o : std_logic;
  signal n5167_o : std_logic;
  signal n5168_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n5169 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5172_o : std_logic;
  signal n5173_o : std_logic;
  signal n5174_o : std_logic;
  signal n5175_o : std_logic;
  signal n5176_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n5177 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5180_o : std_logic;
  signal n5181_o : std_logic;
  signal n5182_o : std_logic;
  signal n5183_o : std_logic;
  signal n5184_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n5185 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5188_o : std_logic;
  signal n5189_o : std_logic;
  signal n5190_o : std_logic;
  signal n5191_o : std_logic;
  signal n5192_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n5193 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5196_o : std_logic;
  signal n5197_o : std_logic;
  signal n5198_o : std_logic;
  signal n5199_o : std_logic;
  signal n5200_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n5201 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5204_o : std_logic;
  signal n5205_o : std_logic;
  signal n5206_o : std_logic;
  signal n5207_o : std_logic;
  signal n5208_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n5209 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5212_o : std_logic;
  signal n5213_o : std_logic;
  signal n5214_o : std_logic;
  signal n5215_o : std_logic;
  signal n5216_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n5217 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5220_o : std_logic;
  signal n5221_o : std_logic;
  signal n5222_o : std_logic;
  signal n5223_o : std_logic;
  signal n5224_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n5225 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5228_o : std_logic;
  signal n5229_o : std_logic;
  signal n5230_o : std_logic;
  signal n5231_o : std_logic;
  signal n5232_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n5233 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5236_o : std_logic;
  signal n5237_o : std_logic;
  signal n5238_o : std_logic;
  signal n5239_o : std_logic;
  signal n5240_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n5241 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5244_o : std_logic;
  signal n5245_o : std_logic;
  signal n5246_o : std_logic;
  signal n5247_o : std_logic;
  signal n5248_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n5249 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5252_o : std_logic;
  signal n5253_o : std_logic;
  signal n5254_o : std_logic_vector (16 downto 0);
  signal n5255_o : std_logic_vector (16 downto 0);
  signal n5256_o : std_logic_vector (16 downto 0);
  signal n5257_o : std_logic_vector (16 downto 0);
  signal n5258_o : std_logic_vector (16 downto 0);
  signal n5259_o : std_logic_vector (16 downto 0);
  signal n5260_o : std_logic_vector (16 downto 0);
  signal n5261_o : std_logic_vector (16 downto 0);
  signal n5262_o : std_logic_vector (16 downto 0);
  signal n5263_o : std_logic_vector (16 downto 0);
  signal n5264_o : std_logic_vector (16 downto 0);
  signal n5265_o : std_logic_vector (16 downto 0);
  signal n5266_o : std_logic_vector (16 downto 0);
  signal n5267_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n5254_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n5255_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n5256_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n5257_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n5258_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n5259_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n5260_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n5261_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n5262_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n5263_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n5264_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n5265_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n5266_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n5267_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n4384_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4385_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4386_o <= n4384_o & n4385_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n4387 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n4386_o,
    o => gen1_n1_cnot1_j_o);
  n4390_o <= gen1_n1_cnot1_j_n4387 (1);
  n4391_o <= gen1_n1_cnot1_j_n4387 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4392_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4393_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4394_o <= n4392_o & n4393_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n4395 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n4394_o,
    o => gen1_n2_cnot1_j_o);
  n4398_o <= gen1_n2_cnot1_j_n4395 (1);
  n4399_o <= gen1_n2_cnot1_j_n4395 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4400_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4401_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4402_o <= n4400_o & n4401_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n4403 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n4402_o,
    o => gen1_n3_cnot1_j_o);
  n4406_o <= gen1_n3_cnot1_j_n4403 (1);
  n4407_o <= gen1_n3_cnot1_j_n4403 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4408_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4409_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4410_o <= n4408_o & n4409_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n4411 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n4410_o,
    o => gen1_n4_cnot1_j_o);
  n4414_o <= gen1_n4_cnot1_j_n4411 (1);
  n4415_o <= gen1_n4_cnot1_j_n4411 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4416_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4417_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4418_o <= n4416_o & n4417_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n4419 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n4418_o,
    o => gen1_n5_cnot1_j_o);
  n4422_o <= gen1_n5_cnot1_j_n4419 (1);
  n4423_o <= gen1_n5_cnot1_j_n4419 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4424_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4425_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4426_o <= n4424_o & n4425_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n4427 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n4426_o,
    o => gen1_n6_cnot1_j_o);
  n4430_o <= gen1_n6_cnot1_j_n4427 (1);
  n4431_o <= gen1_n6_cnot1_j_n4427 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4432_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4433_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4434_o <= n4432_o & n4433_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n4435 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n4434_o,
    o => gen1_n7_cnot1_j_o);
  n4438_o <= gen1_n7_cnot1_j_n4435 (1);
  n4439_o <= gen1_n7_cnot1_j_n4435 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4440_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4441_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4442_o <= n4440_o & n4441_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n4443 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n4442_o,
    o => gen1_n8_cnot1_j_o);
  n4446_o <= gen1_n8_cnot1_j_n4443 (1);
  n4447_o <= gen1_n8_cnot1_j_n4443 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4448_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4449_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4450_o <= n4448_o & n4449_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n4451 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n4450_o,
    o => gen1_n9_cnot1_j_o);
  n4454_o <= gen1_n9_cnot1_j_n4451 (1);
  n4455_o <= gen1_n9_cnot1_j_n4451 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4456_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4457_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4458_o <= n4456_o & n4457_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n4459 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n4458_o,
    o => gen1_n10_cnot1_j_o);
  n4462_o <= gen1_n10_cnot1_j_n4459 (1);
  n4463_o <= gen1_n10_cnot1_j_n4459 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4464_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4465_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4466_o <= n4464_o & n4465_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n4467 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n4466_o,
    o => gen1_n11_cnot1_j_o);
  n4470_o <= gen1_n11_cnot1_j_n4467 (1);
  n4471_o <= gen1_n11_cnot1_j_n4467 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4472_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4473_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4474_o <= n4472_o & n4473_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n4475 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n4474_o,
    o => gen1_n12_cnot1_j_o);
  n4478_o <= gen1_n12_cnot1_j_n4475 (1);
  n4479_o <= gen1_n12_cnot1_j_n4475 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4480_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4481_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4482_o <= n4480_o & n4481_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n4483 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n4482_o,
    o => gen1_n13_cnot1_j_o);
  n4486_o <= gen1_n13_cnot1_j_n4483 (1);
  n4487_o <= gen1_n13_cnot1_j_n4483 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4488_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4489_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4490_o <= n4488_o & n4489_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n4491 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n4490_o,
    o => gen1_n14_cnot1_j_o);
  n4494_o <= gen1_n14_cnot1_j_n4491 (1);
  n4495_o <= gen1_n14_cnot1_j_n4491 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4496_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4497_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4498_o <= n4496_o & n4497_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n4499 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n4498_o,
    o => gen1_n15_cnot1_j_o);
  n4502_o <= gen1_n15_cnot1_j_n4499 (1);
  n4503_o <= gen1_n15_cnot1_j_n4499 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n4504_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n4505_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n4506_o <= n4504_o & n4505_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n4507 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n4506_o,
    o => gen1_n16_cnot1_j_o);
  n4510_o <= gen1_n16_cnot1_j_n4507 (1);
  n4511_o <= gen1_n16_cnot1_j_n4507 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n4512_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n4513_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n4514_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n4515_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4516_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4517_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4518_o <= n4516_o & n4517_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n4519 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n4518_o,
    o => gen2_n16_cnot2_j_o);
  n4522_o <= gen2_n16_cnot2_j_n4519 (1);
  n4523_o <= gen2_n16_cnot2_j_n4519 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4524_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4525_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4526_o <= n4524_o & n4525_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n4527 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n4526_o,
    o => gen2_n15_cnot2_j_o);
  n4530_o <= gen2_n15_cnot2_j_n4527 (1);
  n4531_o <= gen2_n15_cnot2_j_n4527 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4532_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4533_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4534_o <= n4532_o & n4533_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n4535 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n4534_o,
    o => gen2_n14_cnot2_j_o);
  n4538_o <= gen2_n14_cnot2_j_n4535 (1);
  n4539_o <= gen2_n14_cnot2_j_n4535 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4540_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4541_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4542_o <= n4540_o & n4541_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n4543 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n4542_o,
    o => gen2_n13_cnot2_j_o);
  n4546_o <= gen2_n13_cnot2_j_n4543 (1);
  n4547_o <= gen2_n13_cnot2_j_n4543 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4548_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4549_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4550_o <= n4548_o & n4549_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n4551 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n4550_o,
    o => gen2_n12_cnot2_j_o);
  n4554_o <= gen2_n12_cnot2_j_n4551 (1);
  n4555_o <= gen2_n12_cnot2_j_n4551 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4556_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4557_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4558_o <= n4556_o & n4557_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n4559 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n4558_o,
    o => gen2_n11_cnot2_j_o);
  n4562_o <= gen2_n11_cnot2_j_n4559 (1);
  n4563_o <= gen2_n11_cnot2_j_n4559 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4564_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4565_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4566_o <= n4564_o & n4565_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n4567 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n4566_o,
    o => gen2_n10_cnot2_j_o);
  n4570_o <= gen2_n10_cnot2_j_n4567 (1);
  n4571_o <= gen2_n10_cnot2_j_n4567 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4572_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4573_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4574_o <= n4572_o & n4573_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n4575 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n4574_o,
    o => gen2_n9_cnot2_j_o);
  n4578_o <= gen2_n9_cnot2_j_n4575 (1);
  n4579_o <= gen2_n9_cnot2_j_n4575 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4580_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4581_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4582_o <= n4580_o & n4581_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n4583 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n4582_o,
    o => gen2_n8_cnot2_j_o);
  n4586_o <= gen2_n8_cnot2_j_n4583 (1);
  n4587_o <= gen2_n8_cnot2_j_n4583 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4588_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4589_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4590_o <= n4588_o & n4589_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n4591 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n4590_o,
    o => gen2_n7_cnot2_j_o);
  n4594_o <= gen2_n7_cnot2_j_n4591 (1);
  n4595_o <= gen2_n7_cnot2_j_n4591 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4596_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4597_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4598_o <= n4596_o & n4597_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n4599 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n4598_o,
    o => gen2_n6_cnot2_j_o);
  n4602_o <= gen2_n6_cnot2_j_n4599 (1);
  n4603_o <= gen2_n6_cnot2_j_n4599 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4604_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4605_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4606_o <= n4604_o & n4605_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n4607 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n4606_o,
    o => gen2_n5_cnot2_j_o);
  n4610_o <= gen2_n5_cnot2_j_n4607 (1);
  n4611_o <= gen2_n5_cnot2_j_n4607 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4612_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4613_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4614_o <= n4612_o & n4613_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n4615 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n4614_o,
    o => gen2_n4_cnot2_j_o);
  n4618_o <= gen2_n4_cnot2_j_n4615 (1);
  n4619_o <= gen2_n4_cnot2_j_n4615 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4620_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4621_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4622_o <= n4620_o & n4621_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n4623 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n4622_o,
    o => gen2_n3_cnot2_j_o);
  n4626_o <= gen2_n3_cnot2_j_n4623 (1);
  n4627_o <= gen2_n3_cnot2_j_n4623 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n4628_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n4629_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n4630_o <= n4628_o & n4629_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n4631 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n4630_o,
    o => gen2_n2_cnot2_j_o);
  n4634_o <= gen2_n2_cnot2_j_n4631 (1);
  n4635_o <= gen2_n2_cnot2_j_n4631 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n4636_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n4637_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4638_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4639_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4640_o <= n4638_o & n4639_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4641_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4642_o <= n4640_o & n4641_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n4643 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n4642_o,
    o => gen3_n1_ccnot3_j_o);
  n4646_o <= gen3_n1_ccnot3_j_n4643 (2);
  n4647_o <= gen3_n1_ccnot3_j_n4643 (1);
  n4648_o <= gen3_n1_ccnot3_j_n4643 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4649_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4650_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4651_o <= n4649_o & n4650_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4652_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4653_o <= n4651_o & n4652_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n4654 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n4653_o,
    o => gen3_n2_ccnot3_j_o);
  n4657_o <= gen3_n2_ccnot3_j_n4654 (2);
  n4658_o <= gen3_n2_ccnot3_j_n4654 (1);
  n4659_o <= gen3_n2_ccnot3_j_n4654 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4660_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4661_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4662_o <= n4660_o & n4661_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4663_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4664_o <= n4662_o & n4663_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n4665 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n4664_o,
    o => gen3_n3_ccnot3_j_o);
  n4668_o <= gen3_n3_ccnot3_j_n4665 (2);
  n4669_o <= gen3_n3_ccnot3_j_n4665 (1);
  n4670_o <= gen3_n3_ccnot3_j_n4665 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4671_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4672_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4673_o <= n4671_o & n4672_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4674_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4675_o <= n4673_o & n4674_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n4676 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n4675_o,
    o => gen3_n4_ccnot3_j_o);
  n4679_o <= gen3_n4_ccnot3_j_n4676 (2);
  n4680_o <= gen3_n4_ccnot3_j_n4676 (1);
  n4681_o <= gen3_n4_ccnot3_j_n4676 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4682_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4683_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4684_o <= n4682_o & n4683_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4685_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4686_o <= n4684_o & n4685_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n4687 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n4686_o,
    o => gen3_n5_ccnot3_j_o);
  n4690_o <= gen3_n5_ccnot3_j_n4687 (2);
  n4691_o <= gen3_n5_ccnot3_j_n4687 (1);
  n4692_o <= gen3_n5_ccnot3_j_n4687 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4693_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4694_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4695_o <= n4693_o & n4694_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4696_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4697_o <= n4695_o & n4696_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n4698 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n4697_o,
    o => gen3_n6_ccnot3_j_o);
  n4701_o <= gen3_n6_ccnot3_j_n4698 (2);
  n4702_o <= gen3_n6_ccnot3_j_n4698 (1);
  n4703_o <= gen3_n6_ccnot3_j_n4698 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4704_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4705_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4706_o <= n4704_o & n4705_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4707_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4708_o <= n4706_o & n4707_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n4709 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n4708_o,
    o => gen3_n7_ccnot3_j_o);
  n4712_o <= gen3_n7_ccnot3_j_n4709 (2);
  n4713_o <= gen3_n7_ccnot3_j_n4709 (1);
  n4714_o <= gen3_n7_ccnot3_j_n4709 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4715_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4716_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4717_o <= n4715_o & n4716_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4718_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4719_o <= n4717_o & n4718_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n4720 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n4719_o,
    o => gen3_n8_ccnot3_j_o);
  n4723_o <= gen3_n8_ccnot3_j_n4720 (2);
  n4724_o <= gen3_n8_ccnot3_j_n4720 (1);
  n4725_o <= gen3_n8_ccnot3_j_n4720 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4726_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4727_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4728_o <= n4726_o & n4727_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4729_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4730_o <= n4728_o & n4729_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n4731 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n4730_o,
    o => gen3_n9_ccnot3_j_o);
  n4734_o <= gen3_n9_ccnot3_j_n4731 (2);
  n4735_o <= gen3_n9_ccnot3_j_n4731 (1);
  n4736_o <= gen3_n9_ccnot3_j_n4731 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4737_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4738_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4739_o <= n4737_o & n4738_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4740_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4741_o <= n4739_o & n4740_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n4742 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n4741_o,
    o => gen3_n10_ccnot3_j_o);
  n4745_o <= gen3_n10_ccnot3_j_n4742 (2);
  n4746_o <= gen3_n10_ccnot3_j_n4742 (1);
  n4747_o <= gen3_n10_ccnot3_j_n4742 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4748_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4749_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4750_o <= n4748_o & n4749_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4751_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4752_o <= n4750_o & n4751_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n4753 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n4752_o,
    o => gen3_n11_ccnot3_j_o);
  n4756_o <= gen3_n11_ccnot3_j_n4753 (2);
  n4757_o <= gen3_n11_ccnot3_j_n4753 (1);
  n4758_o <= gen3_n11_ccnot3_j_n4753 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4759_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4760_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4761_o <= n4759_o & n4760_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4762_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4763_o <= n4761_o & n4762_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n4764 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n4763_o,
    o => gen3_n12_ccnot3_j_o);
  n4767_o <= gen3_n12_ccnot3_j_n4764 (2);
  n4768_o <= gen3_n12_ccnot3_j_n4764 (1);
  n4769_o <= gen3_n12_ccnot3_j_n4764 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4770_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4771_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4772_o <= n4770_o & n4771_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4773_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4774_o <= n4772_o & n4773_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n4775 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n4774_o,
    o => gen3_n13_ccnot3_j_o);
  n4778_o <= gen3_n13_ccnot3_j_n4775 (2);
  n4779_o <= gen3_n13_ccnot3_j_n4775 (1);
  n4780_o <= gen3_n13_ccnot3_j_n4775 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4781_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4782_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4783_o <= n4781_o & n4782_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4784_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4785_o <= n4783_o & n4784_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n4786 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n4785_o,
    o => gen3_n14_ccnot3_j_o);
  n4789_o <= gen3_n14_ccnot3_j_n4786 (2);
  n4790_o <= gen3_n14_ccnot3_j_n4786 (1);
  n4791_o <= gen3_n14_ccnot3_j_n4786 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4792_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4793_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4794_o <= n4792_o & n4793_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4795_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4796_o <= n4794_o & n4795_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n4797 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n4796_o,
    o => gen3_n15_ccnot3_j_o);
  n4800_o <= gen3_n15_ccnot3_j_n4797 (2);
  n4801_o <= gen3_n15_ccnot3_j_n4797 (1);
  n4802_o <= gen3_n15_ccnot3_j_n4797 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n4803_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n4804_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n4805_o <= n4803_o & n4804_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n4806_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n4807_o <= n4805_o & n4806_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n4808 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n4807_o,
    o => gen3_n16_ccnot3_j_o);
  n4811_o <= gen3_n16_ccnot3_j_n4808 (2);
  n4812_o <= gen3_n16_ccnot3_j_n4808 (1);
  n4813_o <= gen3_n16_ccnot3_j_n4808 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n4814_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n4815_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n4816_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n4817_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n4818_o <= n4816_o & n4817_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n4819 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n4818_o,
    o => cnot_4_o);
  n4822_o <= cnot_4_n4819 (1);
  n4823_o <= cnot_4_n4819 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4824_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4825_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4826_o <= n4824_o & n4825_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4827_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4828_o <= n4826_o & n4827_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n4829 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n4828_o,
    o => gen4_n15_peres4_j_o);
  n4832_o <= gen4_n15_peres4_j_n4829 (2);
  n4833_o <= gen4_n15_peres4_j_n4829 (1);
  n4834_o <= gen4_n15_peres4_j_n4829 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4835_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4836_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4837_o <= n4835_o & n4836_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4838_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4839_o <= n4837_o & n4838_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n4840 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n4839_o,
    o => gen4_n14_peres4_j_o);
  n4843_o <= gen4_n14_peres4_j_n4840 (2);
  n4844_o <= gen4_n14_peres4_j_n4840 (1);
  n4845_o <= gen4_n14_peres4_j_n4840 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4846_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4847_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4848_o <= n4846_o & n4847_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4849_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4850_o <= n4848_o & n4849_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n4851 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n4850_o,
    o => gen4_n13_peres4_j_o);
  n4854_o <= gen4_n13_peres4_j_n4851 (2);
  n4855_o <= gen4_n13_peres4_j_n4851 (1);
  n4856_o <= gen4_n13_peres4_j_n4851 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4857_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4858_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4859_o <= n4857_o & n4858_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4860_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4861_o <= n4859_o & n4860_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n4862 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n4861_o,
    o => gen4_n12_peres4_j_o);
  n4865_o <= gen4_n12_peres4_j_n4862 (2);
  n4866_o <= gen4_n12_peres4_j_n4862 (1);
  n4867_o <= gen4_n12_peres4_j_n4862 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4868_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4869_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4870_o <= n4868_o & n4869_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4871_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4872_o <= n4870_o & n4871_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n4873 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n4872_o,
    o => gen4_n11_peres4_j_o);
  n4876_o <= gen4_n11_peres4_j_n4873 (2);
  n4877_o <= gen4_n11_peres4_j_n4873 (1);
  n4878_o <= gen4_n11_peres4_j_n4873 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4879_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4880_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4881_o <= n4879_o & n4880_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4882_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4883_o <= n4881_o & n4882_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n4884 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n4883_o,
    o => gen4_n10_peres4_j_o);
  n4887_o <= gen4_n10_peres4_j_n4884 (2);
  n4888_o <= gen4_n10_peres4_j_n4884 (1);
  n4889_o <= gen4_n10_peres4_j_n4884 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4890_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4891_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4892_o <= n4890_o & n4891_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4893_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4894_o <= n4892_o & n4893_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n4895 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n4894_o,
    o => gen4_n9_peres4_j_o);
  n4898_o <= gen4_n9_peres4_j_n4895 (2);
  n4899_o <= gen4_n9_peres4_j_n4895 (1);
  n4900_o <= gen4_n9_peres4_j_n4895 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4901_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4902_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4903_o <= n4901_o & n4902_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4904_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4905_o <= n4903_o & n4904_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n4906 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n4905_o,
    o => gen4_n8_peres4_j_o);
  n4909_o <= gen4_n8_peres4_j_n4906 (2);
  n4910_o <= gen4_n8_peres4_j_n4906 (1);
  n4911_o <= gen4_n8_peres4_j_n4906 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4912_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4913_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4914_o <= n4912_o & n4913_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4915_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4916_o <= n4914_o & n4915_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n4917 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n4916_o,
    o => gen4_n7_peres4_j_o);
  n4920_o <= gen4_n7_peres4_j_n4917 (2);
  n4921_o <= gen4_n7_peres4_j_n4917 (1);
  n4922_o <= gen4_n7_peres4_j_n4917 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4923_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4924_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4925_o <= n4923_o & n4924_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4926_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4927_o <= n4925_o & n4926_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n4928 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n4927_o,
    o => gen4_n6_peres4_j_o);
  n4931_o <= gen4_n6_peres4_j_n4928 (2);
  n4932_o <= gen4_n6_peres4_j_n4928 (1);
  n4933_o <= gen4_n6_peres4_j_n4928 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4934_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4935_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4936_o <= n4934_o & n4935_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4937_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4938_o <= n4936_o & n4937_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n4939 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n4938_o,
    o => gen4_n5_peres4_j_o);
  n4942_o <= gen4_n5_peres4_j_n4939 (2);
  n4943_o <= gen4_n5_peres4_j_n4939 (1);
  n4944_o <= gen4_n5_peres4_j_n4939 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4945_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4946_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4947_o <= n4945_o & n4946_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4948_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4949_o <= n4947_o & n4948_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n4950 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n4949_o,
    o => gen4_n4_peres4_j_o);
  n4953_o <= gen4_n4_peres4_j_n4950 (2);
  n4954_o <= gen4_n4_peres4_j_n4950 (1);
  n4955_o <= gen4_n4_peres4_j_n4950 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4956_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4957_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4958_o <= n4956_o & n4957_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4959_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4960_o <= n4958_o & n4959_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n4961 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n4960_o,
    o => gen4_n3_peres4_j_o);
  n4964_o <= gen4_n3_peres4_j_n4961 (2);
  n4965_o <= gen4_n3_peres4_j_n4961 (1);
  n4966_o <= gen4_n3_peres4_j_n4961 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4967_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4968_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4969_o <= n4967_o & n4968_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4970_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4971_o <= n4969_o & n4970_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n4972 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n4971_o,
    o => gen4_n2_peres4_j_o);
  n4975_o <= gen4_n2_peres4_j_n4972 (2);
  n4976_o <= gen4_n2_peres4_j_n4972 (1);
  n4977_o <= gen4_n2_peres4_j_n4972 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4978_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4979_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4980_o <= n4978_o & n4979_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4981_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4982_o <= n4980_o & n4981_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n4983 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n4982_o,
    o => gen4_n1_peres4_j_o);
  n4986_o <= gen4_n1_peres4_j_n4983 (2);
  n4987_o <= gen4_n1_peres4_j_n4983 (1);
  n4988_o <= gen4_n1_peres4_j_n4983 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n4989_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n4990_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n4991_o <= n4989_o & n4990_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n4992_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n4993_o <= n4991_o & n4992_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n4994 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n4993_o,
    o => gen4_n0_peres4_j_o);
  n4997_o <= gen4_n0_peres4_j_n4994 (2);
  n4998_o <= gen4_n0_peres4_j_n4994 (1);
  n4999_o <= gen4_n0_peres4_j_n4994 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5000_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5001_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5002_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5003_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5004_o <= n5002_o & n5003_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5005 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5004_o,
    o => gen5_n1_cnot5_j_o);
  n5008_o <= gen5_n1_cnot5_j_n5005 (1);
  n5009_o <= gen5_n1_cnot5_j_n5005 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5010_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5011_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5012_o <= n5010_o & n5011_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5013 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5012_o,
    o => gen5_n2_cnot5_j_o);
  n5016_o <= gen5_n2_cnot5_j_n5013 (1);
  n5017_o <= gen5_n2_cnot5_j_n5013 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5018_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5019_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5020_o <= n5018_o & n5019_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5021 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5020_o,
    o => gen5_n3_cnot5_j_o);
  n5024_o <= gen5_n3_cnot5_j_n5021 (1);
  n5025_o <= gen5_n3_cnot5_j_n5021 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5026_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5027_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5028_o <= n5026_o & n5027_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5029 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5028_o,
    o => gen5_n4_cnot5_j_o);
  n5032_o <= gen5_n4_cnot5_j_n5029 (1);
  n5033_o <= gen5_n4_cnot5_j_n5029 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5034_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5035_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5036_o <= n5034_o & n5035_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5037 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5036_o,
    o => gen5_n5_cnot5_j_o);
  n5040_o <= gen5_n5_cnot5_j_n5037 (1);
  n5041_o <= gen5_n5_cnot5_j_n5037 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5042_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5043_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5044_o <= n5042_o & n5043_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5045 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5044_o,
    o => gen5_n6_cnot5_j_o);
  n5048_o <= gen5_n6_cnot5_j_n5045 (1);
  n5049_o <= gen5_n6_cnot5_j_n5045 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5050_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5051_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5052_o <= n5050_o & n5051_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5053 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5052_o,
    o => gen5_n7_cnot5_j_o);
  n5056_o <= gen5_n7_cnot5_j_n5053 (1);
  n5057_o <= gen5_n7_cnot5_j_n5053 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5058_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5059_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5060_o <= n5058_o & n5059_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5061 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5060_o,
    o => gen5_n8_cnot5_j_o);
  n5064_o <= gen5_n8_cnot5_j_n5061 (1);
  n5065_o <= gen5_n8_cnot5_j_n5061 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5066_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5067_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5068_o <= n5066_o & n5067_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5069 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5068_o,
    o => gen5_n9_cnot5_j_o);
  n5072_o <= gen5_n9_cnot5_j_n5069 (1);
  n5073_o <= gen5_n9_cnot5_j_n5069 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5074_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5075_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5076_o <= n5074_o & n5075_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5077 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5076_o,
    o => gen5_n10_cnot5_j_o);
  n5080_o <= gen5_n10_cnot5_j_n5077 (1);
  n5081_o <= gen5_n10_cnot5_j_n5077 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5082_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5083_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5084_o <= n5082_o & n5083_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5085 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5084_o,
    o => gen5_n11_cnot5_j_o);
  n5088_o <= gen5_n11_cnot5_j_n5085 (1);
  n5089_o <= gen5_n11_cnot5_j_n5085 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5090_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5091_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5092_o <= n5090_o & n5091_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n5093 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n5092_o,
    o => gen5_n12_cnot5_j_o);
  n5096_o <= gen5_n12_cnot5_j_n5093 (1);
  n5097_o <= gen5_n12_cnot5_j_n5093 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5098_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5099_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5100_o <= n5098_o & n5099_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n5101 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n5100_o,
    o => gen5_n13_cnot5_j_o);
  n5104_o <= gen5_n13_cnot5_j_n5101 (1);
  n5105_o <= gen5_n13_cnot5_j_n5101 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5106_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5107_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5108_o <= n5106_o & n5107_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n5109 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n5108_o,
    o => gen5_n14_cnot5_j_o);
  n5112_o <= gen5_n14_cnot5_j_n5109 (1);
  n5113_o <= gen5_n14_cnot5_j_n5109 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5114_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5115_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5116_o <= n5114_o & n5115_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n5117 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n5116_o,
    o => gen5_n15_cnot5_j_o);
  n5120_o <= gen5_n15_cnot5_j_n5117 (1);
  n5121_o <= gen5_n15_cnot5_j_n5117 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n5122_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n5123_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n5124_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n5125_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5126_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5127_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5128_o <= n5126_o & n5127_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n5129 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n5128_o,
    o => gen6_n1_cnot1_j_o);
  n5132_o <= gen6_n1_cnot1_j_n5129 (1);
  n5133_o <= gen6_n1_cnot1_j_n5129 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5134_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5135_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5136_o <= n5134_o & n5135_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n5137 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n5136_o,
    o => gen6_n2_cnot1_j_o);
  n5140_o <= gen6_n2_cnot1_j_n5137 (1);
  n5141_o <= gen6_n2_cnot1_j_n5137 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5142_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5143_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5144_o <= n5142_o & n5143_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n5145 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n5144_o,
    o => gen6_n3_cnot1_j_o);
  n5148_o <= gen6_n3_cnot1_j_n5145 (1);
  n5149_o <= gen6_n3_cnot1_j_n5145 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5150_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5151_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5152_o <= n5150_o & n5151_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n5153 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n5152_o,
    o => gen6_n4_cnot1_j_o);
  n5156_o <= gen6_n4_cnot1_j_n5153 (1);
  n5157_o <= gen6_n4_cnot1_j_n5153 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5158_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5159_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5160_o <= n5158_o & n5159_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n5161 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n5160_o,
    o => gen6_n5_cnot1_j_o);
  n5164_o <= gen6_n5_cnot1_j_n5161 (1);
  n5165_o <= gen6_n5_cnot1_j_n5161 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5166_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5167_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5168_o <= n5166_o & n5167_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n5169 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n5168_o,
    o => gen6_n6_cnot1_j_o);
  n5172_o <= gen6_n6_cnot1_j_n5169 (1);
  n5173_o <= gen6_n6_cnot1_j_n5169 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5174_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5175_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5176_o <= n5174_o & n5175_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n5177 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n5176_o,
    o => gen6_n7_cnot1_j_o);
  n5180_o <= gen6_n7_cnot1_j_n5177 (1);
  n5181_o <= gen6_n7_cnot1_j_n5177 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5182_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5183_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5184_o <= n5182_o & n5183_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n5185 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n5184_o,
    o => gen6_n8_cnot1_j_o);
  n5188_o <= gen6_n8_cnot1_j_n5185 (1);
  n5189_o <= gen6_n8_cnot1_j_n5185 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5190_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5191_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5192_o <= n5190_o & n5191_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n5193 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n5192_o,
    o => gen6_n9_cnot1_j_o);
  n5196_o <= gen6_n9_cnot1_j_n5193 (1);
  n5197_o <= gen6_n9_cnot1_j_n5193 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5198_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5199_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5200_o <= n5198_o & n5199_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n5201 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n5200_o,
    o => gen6_n10_cnot1_j_o);
  n5204_o <= gen6_n10_cnot1_j_n5201 (1);
  n5205_o <= gen6_n10_cnot1_j_n5201 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5206_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5207_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5208_o <= n5206_o & n5207_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n5209 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n5208_o,
    o => gen6_n11_cnot1_j_o);
  n5212_o <= gen6_n11_cnot1_j_n5209 (1);
  n5213_o <= gen6_n11_cnot1_j_n5209 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5214_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5215_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5216_o <= n5214_o & n5215_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n5217 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n5216_o,
    o => gen6_n12_cnot1_j_o);
  n5220_o <= gen6_n12_cnot1_j_n5217 (1);
  n5221_o <= gen6_n12_cnot1_j_n5217 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5222_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5223_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5224_o <= n5222_o & n5223_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n5225 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n5224_o,
    o => gen6_n13_cnot1_j_o);
  n5228_o <= gen6_n13_cnot1_j_n5225 (1);
  n5229_o <= gen6_n13_cnot1_j_n5225 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5230_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5231_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5232_o <= n5230_o & n5231_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n5233 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n5232_o,
    o => gen6_n14_cnot1_j_o);
  n5236_o <= gen6_n14_cnot1_j_n5233 (1);
  n5237_o <= gen6_n14_cnot1_j_n5233 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5238_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5239_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5240_o <= n5238_o & n5239_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n5241 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n5240_o,
    o => gen6_n15_cnot1_j_o);
  n5244_o <= gen6_n15_cnot1_j_n5241 (1);
  n5245_o <= gen6_n15_cnot1_j_n5241 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n5246_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n5247_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n5248_o <= n5246_o & n5247_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n5249 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n5248_o,
    o => gen6_n16_cnot1_j_o);
  n5252_o <= gen6_n16_cnot1_j_n5249 (1);
  n5253_o <= gen6_n16_cnot1_j_n5249 (0);
  n5254_o <= n4510_o & n4502_o & n4494_o & n4486_o & n4478_o & n4470_o & n4462_o & n4454_o & n4446_o & n4438_o & n4430_o & n4422_o & n4414_o & n4406_o & n4398_o & n4390_o & n4512_o;
  n5255_o <= n4511_o & n4503_o & n4495_o & n4487_o & n4479_o & n4471_o & n4463_o & n4455_o & n4447_o & n4439_o & n4431_o & n4423_o & n4415_o & n4407_o & n4399_o & n4391_o & n4513_o;
  n5256_o <= n4515_o & n4522_o & n4530_o & n4538_o & n4546_o & n4554_o & n4562_o & n4570_o & n4578_o & n4586_o & n4594_o & n4602_o & n4610_o & n4618_o & n4626_o & n4634_o & n4514_o;
  n5257_o <= n4523_o & n4531_o & n4539_o & n4547_o & n4555_o & n4563_o & n4571_o & n4579_o & n4587_o & n4595_o & n4603_o & n4611_o & n4619_o & n4627_o & n4635_o & n4636_o;
  n5258_o <= n4813_o & n4802_o & n4791_o & n4780_o & n4769_o & n4758_o & n4747_o & n4736_o & n4725_o & n4714_o & n4703_o & n4692_o & n4681_o & n4670_o & n4659_o & n4648_o & n4637_o;
  n5259_o <= n4814_o & n4812_o & n4801_o & n4790_o & n4779_o & n4768_o & n4757_o & n4746_o & n4735_o & n4724_o & n4713_o & n4702_o & n4691_o & n4680_o & n4669_o & n4658_o & n4647_o;
  n5260_o <= n4815_o & n4811_o & n4800_o & n4789_o & n4778_o & n4767_o & n4756_o & n4745_o & n4734_o & n4723_o & n4712_o & n4701_o & n4690_o & n4679_o & n4668_o & n4657_o & n4646_o;
  n5261_o <= n4822_o & n4832_o & n4843_o & n4854_o & n4865_o & n4876_o & n4887_o & n4898_o & n4909_o & n4920_o & n4931_o & n4942_o & n4953_o & n4964_o & n4975_o & n4986_o & n4997_o;
  n5262_o <= n4834_o & n4845_o & n4856_o & n4867_o & n4878_o & n4889_o & n4900_o & n4911_o & n4922_o & n4933_o & n4944_o & n4955_o & n4966_o & n4977_o & n4988_o & n4999_o & n5000_o;
  n5263_o <= n4823_o & n4833_o & n4844_o & n4855_o & n4866_o & n4877_o & n4888_o & n4899_o & n4910_o & n4921_o & n4932_o & n4943_o & n4954_o & n4965_o & n4976_o & n4987_o & n4998_o;
  n5264_o <= n5121_o & n5113_o & n5105_o & n5097_o & n5089_o & n5081_o & n5073_o & n5065_o & n5057_o & n5049_o & n5041_o & n5033_o & n5025_o & n5017_o & n5009_o & n5001_o;
  n5265_o <= n5123_o & n5120_o & n5112_o & n5104_o & n5096_o & n5088_o & n5080_o & n5072_o & n5064_o & n5056_o & n5048_o & n5040_o & n5032_o & n5024_o & n5016_o & n5008_o & n5122_o;
  n5266_o <= n5252_o & n5244_o & n5236_o & n5228_o & n5220_o & n5212_o & n5204_o & n5196_o & n5188_o & n5180_o & n5172_o & n5164_o & n5156_o & n5148_o & n5140_o & n5132_o & n5124_o;
  n5267_o <= n5253_o & n5245_o & n5237_o & n5229_o & n5221_o & n5213_o & n5205_o & n5197_o & n5189_o & n5181_o & n5173_o & n5165_o & n5157_o & n5149_o & n5141_o & n5133_o & n5125_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n4375_o : std_logic_vector (1 downto 0);
  signal n4376_o : std_logic;
  signal n4377_o : std_logic;
  signal n4378_o : std_logic;
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic_vector (2 downto 0);
begin
  o <= n4381_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n4375_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n4376_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n4377_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n4378_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n4379_o <= n4377_o and n4378_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n4380_o <= n4376_o xor n4379_o;
  n4381_o <= n4375_o & n4380_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_11 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_11;

architecture rtl of angle_lookup_15_11 is
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic;
  signal n4366_o : std_logic;
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic;
  signal n4371_o : std_logic;
  signal n4372_o : std_logic;
  signal n4373_o : std_logic_vector (14 downto 0);
begin
  o <= n4373_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4356_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4357_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4358_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4359_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4360_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4361_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4362_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4363_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4364_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4365_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4366_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4367_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4368_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4369_o <= not n4368_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4370_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4371_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4372_o <= not n4371_o;
  n4373_o <= n4356_o & n4357_o & n4358_o & n4359_o & n4360_o & n4361_o & n4362_o & n4363_o & n4364_o & n4365_o & n4366_o & n4367_o & n4369_o & n4370_o & n4372_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4267 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4270_o : std_logic;
  signal n4271_o : std_logic;
  signal n4272_o : std_logic;
  signal n4273_o : std_logic;
  signal n4274_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4275 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4278_o : std_logic;
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4283 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4291 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic;
  signal n4298_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4299 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4302_o : std_logic;
  signal n4303_o : std_logic;
  signal n4304_o : std_logic;
  signal n4305_o : std_logic;
  signal n4306_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4307 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4310_o : std_logic;
  signal n4311_o : std_logic;
  signal n4312_o : std_logic;
  signal n4313_o : std_logic;
  signal n4314_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4315 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4318_o : std_logic;
  signal n4319_o : std_logic;
  signal n4320_o : std_logic;
  signal n4321_o : std_logic;
  signal n4322_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4323 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4326_o : std_logic;
  signal n4327_o : std_logic;
  signal n4328_o : std_logic;
  signal n4329_o : std_logic;
  signal n4330_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4331 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4334_o : std_logic;
  signal n4335_o : std_logic;
  signal n4336_o : std_logic;
  signal n4337_o : std_logic;
  signal n4338_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4339 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4342_o : std_logic;
  signal n4343_o : std_logic;
  signal n4344_o : std_logic;
  signal n4345_o : std_logic;
  signal n4346_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4347 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4350_o : std_logic;
  signal n4351_o : std_logic;
  signal n4352_o : std_logic;
  signal n4353_o : std_logic_vector (10 downto 0);
  signal n4354_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4352_o;
  o <= n4353_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4354_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4264_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4265_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4266_o <= n4264_o & n4265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4267 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4266_o,
    o => gen1_n0_cnot0_o);
  n4270_o <= gen1_n0_cnot0_n4267 (1);
  n4271_o <= gen1_n0_cnot0_n4267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4272_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4273_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4274_o <= n4272_o & n4273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4275 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4274_o,
    o => gen1_n1_cnot0_o);
  n4278_o <= gen1_n1_cnot0_n4275 (1);
  n4279_o <= gen1_n1_cnot0_n4275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4280_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4281_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4282_o <= n4280_o & n4281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4283 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4282_o,
    o => gen1_n2_cnot0_o);
  n4286_o <= gen1_n2_cnot0_n4283 (1);
  n4287_o <= gen1_n2_cnot0_n4283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4288_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4289_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4290_o <= n4288_o & n4289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4291 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4290_o,
    o => gen1_n3_cnot0_o);
  n4294_o <= gen1_n3_cnot0_n4291 (1);
  n4295_o <= gen1_n3_cnot0_n4291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4296_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4297_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4298_o <= n4296_o & n4297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4299 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4298_o,
    o => gen1_n4_cnot0_o);
  n4302_o <= gen1_n4_cnot0_n4299 (1);
  n4303_o <= gen1_n4_cnot0_n4299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4304_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4305_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4306_o <= n4304_o & n4305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4307 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4306_o,
    o => gen1_n5_cnot0_o);
  n4310_o <= gen1_n5_cnot0_n4307 (1);
  n4311_o <= gen1_n5_cnot0_n4307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4312_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4313_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4314_o <= n4312_o & n4313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4315 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4314_o,
    o => gen1_n6_cnot0_o);
  n4318_o <= gen1_n6_cnot0_n4315 (1);
  n4319_o <= gen1_n6_cnot0_n4315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4320_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4321_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4322_o <= n4320_o & n4321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4323 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4322_o,
    o => gen1_n7_cnot0_o);
  n4326_o <= gen1_n7_cnot0_n4323 (1);
  n4327_o <= gen1_n7_cnot0_n4323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4328_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4329_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4330_o <= n4328_o & n4329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4331 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4330_o,
    o => gen1_n8_cnot0_o);
  n4334_o <= gen1_n8_cnot0_n4331 (1);
  n4335_o <= gen1_n8_cnot0_n4331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4336_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4337_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4338_o <= n4336_o & n4337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4339 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4338_o,
    o => gen1_n9_cnot0_o);
  n4342_o <= gen1_n9_cnot0_n4339 (1);
  n4343_o <= gen1_n9_cnot0_n4339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4344_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4345_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4346_o <= n4344_o & n4345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4347 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4346_o,
    o => gen1_n10_cnot0_o);
  n4350_o <= gen1_n10_cnot0_n4347 (1);
  n4351_o <= gen1_n10_cnot0_n4347 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4352_o <= ctrl_prop (11);
  n4353_o <= n4351_o & n4343_o & n4335_o & n4327_o & n4319_o & n4311_o & n4303_o & n4295_o & n4287_o & n4279_o & n4271_o;
  n4354_o <= n4350_o & n4342_o & n4334_o & n4326_o & n4318_o & n4310_o & n4302_o & n4294_o & n4286_o & n4278_o & n4270_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_10 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_10;

architecture rtl of angle_lookup_15_10 is
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic;
  signal n4247_o : std_logic;
  signal n4248_o : std_logic;
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic;
  signal n4254_o : std_logic;
  signal n4255_o : std_logic;
  signal n4256_o : std_logic;
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic_vector (14 downto 0);
begin
  o <= n4261_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4244_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4245_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4246_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4247_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4248_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4249_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4250_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4251_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4252_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4253_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4254_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4255_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4256_o <= not n4255_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4257_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4258_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4259_o <= not n4258_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4260_o <= i (0);
  n4261_o <= n4244_o & n4245_o & n4246_o & n4247_o & n4248_o & n4249_o & n4250_o & n4251_o & n4252_o & n4253_o & n4254_o & n4256_o & n4257_o & n4259_o & n4260_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4163 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic;
  signal n4170_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4171 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4179 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4187 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4195 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4203 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic;
  signal n4210_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4211 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4219 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4227 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic;
  signal n4233_o : std_logic;
  signal n4234_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4235 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic;
  signal n4241_o : std_logic_vector (9 downto 0);
  signal n4242_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4240_o;
  o <= n4241_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4242_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4160_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4161_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4162_o <= n4160_o & n4161_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4163 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4162_o,
    o => gen1_n0_cnot0_o);
  n4166_o <= gen1_n0_cnot0_n4163 (1);
  n4167_o <= gen1_n0_cnot0_n4163 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4168_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4169_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4170_o <= n4168_o & n4169_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4171 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4170_o,
    o => gen1_n1_cnot0_o);
  n4174_o <= gen1_n1_cnot0_n4171 (1);
  n4175_o <= gen1_n1_cnot0_n4171 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4176_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4177_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4178_o <= n4176_o & n4177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4179 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4178_o,
    o => gen1_n2_cnot0_o);
  n4182_o <= gen1_n2_cnot0_n4179 (1);
  n4183_o <= gen1_n2_cnot0_n4179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4184_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4185_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4186_o <= n4184_o & n4185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4187 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4186_o,
    o => gen1_n3_cnot0_o);
  n4190_o <= gen1_n3_cnot0_n4187 (1);
  n4191_o <= gen1_n3_cnot0_n4187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4192_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4193_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4194_o <= n4192_o & n4193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4195 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4194_o,
    o => gen1_n4_cnot0_o);
  n4198_o <= gen1_n4_cnot0_n4195 (1);
  n4199_o <= gen1_n4_cnot0_n4195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4200_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4201_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4202_o <= n4200_o & n4201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4203 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4202_o,
    o => gen1_n5_cnot0_o);
  n4206_o <= gen1_n5_cnot0_n4203 (1);
  n4207_o <= gen1_n5_cnot0_n4203 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4208_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4209_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4210_o <= n4208_o & n4209_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4211 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4210_o,
    o => gen1_n6_cnot0_o);
  n4214_o <= gen1_n6_cnot0_n4211 (1);
  n4215_o <= gen1_n6_cnot0_n4211 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4216_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4217_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4218_o <= n4216_o & n4217_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4219 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4218_o,
    o => gen1_n7_cnot0_o);
  n4222_o <= gen1_n7_cnot0_n4219 (1);
  n4223_o <= gen1_n7_cnot0_n4219 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4224_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4225_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4226_o <= n4224_o & n4225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4227 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4226_o,
    o => gen1_n8_cnot0_o);
  n4230_o <= gen1_n8_cnot0_n4227 (1);
  n4231_o <= gen1_n8_cnot0_n4227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4232_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4233_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4234_o <= n4232_o & n4233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4235 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4234_o,
    o => gen1_n9_cnot0_o);
  n4238_o <= gen1_n9_cnot0_n4235 (1);
  n4239_o <= gen1_n9_cnot0_n4235 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4240_o <= ctrl_prop (10);
  n4241_o <= n4239_o & n4231_o & n4223_o & n4215_o & n4207_o & n4199_o & n4191_o & n4183_o & n4175_o & n4167_o;
  n4242_o <= n4238_o & n4230_o & n4222_o & n4214_o & n4206_o & n4198_o & n4190_o & n4182_o & n4174_o & n4166_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_9 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_9;

architecture rtl of angle_lookup_15_9 is
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic;
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic_vector (14 downto 0);
begin
  o <= n4157_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4140_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4141_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4142_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4143_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4144_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4145_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4146_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4147_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4148_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4149_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4150_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4151_o <= not n4150_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4152_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4153_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4154_o <= not n4153_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4155_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4156_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n4157_o <= n4140_o & n4141_o & n4142_o & n4143_o & n4144_o & n4145_o & n4146_o & n4147_o & n4148_o & n4149_o & n4151_o & n4152_o & n4154_o & n4155_o & n4156_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4067 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4075 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4083 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4091 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4094_o : std_logic;
  signal n4095_o : std_logic;
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4099 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4107 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4115 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic;
  signal n4121_o : std_logic;
  signal n4122_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4123 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic;
  signal n4129_o : std_logic;
  signal n4130_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4131 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic;
  signal n4137_o : std_logic_vector (8 downto 0);
  signal n4138_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4136_o;
  o <= n4137_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4138_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4064_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4065_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4066_o <= n4064_o & n4065_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4067 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4066_o,
    o => gen1_n0_cnot0_o);
  n4070_o <= gen1_n0_cnot0_n4067 (1);
  n4071_o <= gen1_n0_cnot0_n4067 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4072_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4073_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4074_o <= n4072_o & n4073_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4075 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4074_o,
    o => gen1_n1_cnot0_o);
  n4078_o <= gen1_n1_cnot0_n4075 (1);
  n4079_o <= gen1_n1_cnot0_n4075 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4080_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4081_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4082_o <= n4080_o & n4081_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4083 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4082_o,
    o => gen1_n2_cnot0_o);
  n4086_o <= gen1_n2_cnot0_n4083 (1);
  n4087_o <= gen1_n2_cnot0_n4083 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4088_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4089_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4090_o <= n4088_o & n4089_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4091 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4090_o,
    o => gen1_n3_cnot0_o);
  n4094_o <= gen1_n3_cnot0_n4091 (1);
  n4095_o <= gen1_n3_cnot0_n4091 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4096_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4097_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4098_o <= n4096_o & n4097_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4099 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4098_o,
    o => gen1_n4_cnot0_o);
  n4102_o <= gen1_n4_cnot0_n4099 (1);
  n4103_o <= gen1_n4_cnot0_n4099 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4104_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4105_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4106_o <= n4104_o & n4105_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4107 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4106_o,
    o => gen1_n5_cnot0_o);
  n4110_o <= gen1_n5_cnot0_n4107 (1);
  n4111_o <= gen1_n5_cnot0_n4107 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4112_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4113_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4114_o <= n4112_o & n4113_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4115 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4114_o,
    o => gen1_n6_cnot0_o);
  n4118_o <= gen1_n6_cnot0_n4115 (1);
  n4119_o <= gen1_n6_cnot0_n4115 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4120_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4121_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4122_o <= n4120_o & n4121_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4123 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4122_o,
    o => gen1_n7_cnot0_o);
  n4126_o <= gen1_n7_cnot0_n4123 (1);
  n4127_o <= gen1_n7_cnot0_n4123 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4128_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4129_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4130_o <= n4128_o & n4129_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4131 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4130_o,
    o => gen1_n8_cnot0_o);
  n4134_o <= gen1_n8_cnot0_n4131 (1);
  n4135_o <= gen1_n8_cnot0_n4131 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4136_o <= ctrl_prop (9);
  n4137_o <= n4135_o & n4127_o & n4119_o & n4111_o & n4103_o & n4095_o & n4087_o & n4079_o & n4071_o;
  n4138_o <= n4134_o & n4126_o & n4118_o & n4110_o & n4102_o & n4094_o & n4086_o & n4078_o & n4070_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_8 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_8;

architecture rtl of angle_lookup_15_8 is
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic;
  signal n4047_o : std_logic;
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic;
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic_vector (14 downto 0);
begin
  o <= n4061_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4044_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4045_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4046_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4047_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4048_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4049_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4050_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4051_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4052_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4053_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4054_o <= not n4053_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4055_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n4056_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n4057_o <= not n4056_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4058_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4059_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n4060_o <= i (0);
  n4061_o <= n4044_o & n4045_o & n4046_o & n4047_o & n4048_o & n4049_o & n4050_o & n4051_o & n4052_o & n4054_o & n4055_o & n4057_o & n4058_o & n4059_o & n4060_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3979 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3982_o : std_logic;
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3987 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3990_o : std_logic;
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3995 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3998_o : std_logic;
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4003 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4006_o : std_logic;
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4011 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4014_o : std_logic;
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4019 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4022_o : std_logic;
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4027 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4030_o : std_logic;
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4035 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4038_o : std_logic;
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (7 downto 0);
  signal n4042_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4040_o;
  o <= n4041_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4042_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3976_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3977_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3978_o <= n3976_o & n3977_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3979 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3978_o,
    o => gen1_n0_cnot0_o);
  n3982_o <= gen1_n0_cnot0_n3979 (1);
  n3983_o <= gen1_n0_cnot0_n3979 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3984_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3985_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3986_o <= n3984_o & n3985_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3987 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3986_o,
    o => gen1_n1_cnot0_o);
  n3990_o <= gen1_n1_cnot0_n3987 (1);
  n3991_o <= gen1_n1_cnot0_n3987 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3992_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3993_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3994_o <= n3992_o & n3993_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3995 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3994_o,
    o => gen1_n2_cnot0_o);
  n3998_o <= gen1_n2_cnot0_n3995 (1);
  n3999_o <= gen1_n2_cnot0_n3995 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4000_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4001_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4002_o <= n4000_o & n4001_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4003 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4002_o,
    o => gen1_n3_cnot0_o);
  n4006_o <= gen1_n3_cnot0_n4003 (1);
  n4007_o <= gen1_n3_cnot0_n4003 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4008_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4009_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4010_o <= n4008_o & n4009_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4011 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4010_o,
    o => gen1_n4_cnot0_o);
  n4014_o <= gen1_n4_cnot0_n4011 (1);
  n4015_o <= gen1_n4_cnot0_n4011 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4016_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4017_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4018_o <= n4016_o & n4017_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4019 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4018_o,
    o => gen1_n5_cnot0_o);
  n4022_o <= gen1_n5_cnot0_n4019 (1);
  n4023_o <= gen1_n5_cnot0_n4019 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4024_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4025_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4026_o <= n4024_o & n4025_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4027 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4026_o,
    o => gen1_n6_cnot0_o);
  n4030_o <= gen1_n6_cnot0_n4027 (1);
  n4031_o <= gen1_n6_cnot0_n4027 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4032_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4033_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4034_o <= n4032_o & n4033_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4035 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4034_o,
    o => gen1_n7_cnot0_o);
  n4038_o <= gen1_n7_cnot0_n4035 (1);
  n4039_o <= gen1_n7_cnot0_n4035 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4040_o <= ctrl_prop (8);
  n4041_o <= n4039_o & n4031_o & n4023_o & n4015_o & n4007_o & n3999_o & n3991_o & n3983_o;
  n4042_o <= n4038_o & n4030_o & n4022_o & n4014_o & n4006_o & n3998_o & n3990_o & n3982_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_7 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_7;

architecture rtl of angle_lookup_15_7 is
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic_vector (14 downto 0);
begin
  o <= n3973_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3955_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3956_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3957_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3958_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3959_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3960_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3961_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3962_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3963_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3964_o <= not n3963_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3965_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3966_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3967_o <= not n3966_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3968_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3969_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3970_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3971_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3972_o <= not n3971_o;
  n3973_o <= n3955_o & n3956_o & n3957_o & n3958_o & n3959_o & n3960_o & n3961_o & n3962_o & n3964_o & n3965_o & n3967_o & n3968_o & n3969_o & n3970_o & n3972_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3898 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3906 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3914 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3922 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3930 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3938 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3946 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic;
  signal n3952_o : std_logic_vector (6 downto 0);
  signal n3953_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n3951_o;
  o <= n3952_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3953_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3895_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3896_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3897_o <= n3895_o & n3896_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3898 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3897_o,
    o => gen1_n0_cnot0_o);
  n3901_o <= gen1_n0_cnot0_n3898 (1);
  n3902_o <= gen1_n0_cnot0_n3898 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3903_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3904_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3905_o <= n3903_o & n3904_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3906 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3905_o,
    o => gen1_n1_cnot0_o);
  n3909_o <= gen1_n1_cnot0_n3906 (1);
  n3910_o <= gen1_n1_cnot0_n3906 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3911_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3912_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3913_o <= n3911_o & n3912_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3914 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3913_o,
    o => gen1_n2_cnot0_o);
  n3917_o <= gen1_n2_cnot0_n3914 (1);
  n3918_o <= gen1_n2_cnot0_n3914 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3919_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3920_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3921_o <= n3919_o & n3920_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3922 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3921_o,
    o => gen1_n3_cnot0_o);
  n3925_o <= gen1_n3_cnot0_n3922 (1);
  n3926_o <= gen1_n3_cnot0_n3922 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3927_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3928_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3929_o <= n3927_o & n3928_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3930 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3929_o,
    o => gen1_n4_cnot0_o);
  n3933_o <= gen1_n4_cnot0_n3930 (1);
  n3934_o <= gen1_n4_cnot0_n3930 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3935_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3936_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3937_o <= n3935_o & n3936_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3938 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3937_o,
    o => gen1_n5_cnot0_o);
  n3941_o <= gen1_n5_cnot0_n3938 (1);
  n3942_o <= gen1_n5_cnot0_n3938 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3943_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3944_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3945_o <= n3943_o & n3944_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3946 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3945_o,
    o => gen1_n6_cnot0_o);
  n3949_o <= gen1_n6_cnot0_n3946 (1);
  n3950_o <= gen1_n6_cnot0_n3946 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3951_o <= ctrl_prop (7);
  n3952_o <= n3950_o & n3942_o & n3934_o & n3926_o & n3918_o & n3910_o & n3902_o;
  n3953_o <= n3949_o & n3941_o & n3933_o & n3925_o & n3917_o & n3909_o & n3901_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_6 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_6;

architecture rtl of angle_lookup_15_6 is
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic;
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic;
  signal n3891_o : std_logic;
  signal n3892_o : std_logic_vector (14 downto 0);
begin
  o <= n3892_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3874_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3875_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3876_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3877_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3878_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3879_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3880_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3881_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3882_o <= not n3881_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3883_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3884_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3885_o <= not n3884_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3886_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3887_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3888_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3889_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3890_o <= not n3889_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3891_o <= i (0);
  n3892_o <= n3874_o & n3875_o & n3876_o & n3877_o & n3878_o & n3879_o & n3880_o & n3882_o & n3883_o & n3885_o & n3886_o & n3887_o & n3888_o & n3890_o & n3891_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3825 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3833 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3841 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3849 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3857 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3865 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic_vector (5 downto 0);
  signal n3872_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3870_o;
  o <= n3871_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3872_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3822_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3823_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3824_o <= n3822_o & n3823_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3825 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3824_o,
    o => gen1_n0_cnot0_o);
  n3828_o <= gen1_n0_cnot0_n3825 (1);
  n3829_o <= gen1_n0_cnot0_n3825 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3830_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3831_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3832_o <= n3830_o & n3831_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3833 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3832_o,
    o => gen1_n1_cnot0_o);
  n3836_o <= gen1_n1_cnot0_n3833 (1);
  n3837_o <= gen1_n1_cnot0_n3833 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3838_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3839_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3840_o <= n3838_o & n3839_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3841 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3840_o,
    o => gen1_n2_cnot0_o);
  n3844_o <= gen1_n2_cnot0_n3841 (1);
  n3845_o <= gen1_n2_cnot0_n3841 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3846_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3847_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3849 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3848_o,
    o => gen1_n3_cnot0_o);
  n3852_o <= gen1_n3_cnot0_n3849 (1);
  n3853_o <= gen1_n3_cnot0_n3849 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3854_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3855_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3856_o <= n3854_o & n3855_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3857 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3856_o,
    o => gen1_n4_cnot0_o);
  n3860_o <= gen1_n4_cnot0_n3857 (1);
  n3861_o <= gen1_n4_cnot0_n3857 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3862_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3863_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3864_o <= n3862_o & n3863_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3865 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3864_o,
    o => gen1_n5_cnot0_o);
  n3868_o <= gen1_n5_cnot0_n3865 (1);
  n3869_o <= gen1_n5_cnot0_n3865 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3870_o <= ctrl_prop (6);
  n3871_o <= n3869_o & n3861_o & n3853_o & n3845_o & n3837_o & n3829_o;
  n3872_o <= n3868_o & n3860_o & n3852_o & n3844_o & n3836_o & n3828_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_5 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_5;

architecture rtl of angle_lookup_15_5 is
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic;
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic;
  signal n3819_o : std_logic_vector (14 downto 0);
begin
  o <= n3819_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3800_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3801_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3802_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3803_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3804_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3805_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3806_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3807_o <= not n3806_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3808_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3809_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3810_o <= not n3809_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3811_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3812_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3813_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3814_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3815_o <= not n3814_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3816_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3817_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3818_o <= not n3817_o;
  n3819_o <= n3800_o & n3801_o & n3802_o & n3803_o & n3804_o & n3805_o & n3807_o & n3808_o & n3810_o & n3811_o & n3812_o & n3813_o & n3815_o & n3816_o & n3818_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3759 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3762_o : std_logic;
  signal n3763_o : std_logic;
  signal n3764_o : std_logic;
  signal n3765_o : std_logic;
  signal n3766_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3767 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic;
  signal n3773_o : std_logic;
  signal n3774_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3775 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3783 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3786_o : std_logic;
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3791 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3794_o : std_logic;
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic_vector (4 downto 0);
  signal n3798_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3796_o;
  o <= n3797_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3798_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3756_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3757_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3758_o <= n3756_o & n3757_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3759 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3758_o,
    o => gen1_n0_cnot0_o);
  n3762_o <= gen1_n0_cnot0_n3759 (1);
  n3763_o <= gen1_n0_cnot0_n3759 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3764_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3765_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3766_o <= n3764_o & n3765_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3767 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3766_o,
    o => gen1_n1_cnot0_o);
  n3770_o <= gen1_n1_cnot0_n3767 (1);
  n3771_o <= gen1_n1_cnot0_n3767 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3772_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3773_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3774_o <= n3772_o & n3773_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3775 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3774_o,
    o => gen1_n2_cnot0_o);
  n3778_o <= gen1_n2_cnot0_n3775 (1);
  n3779_o <= gen1_n2_cnot0_n3775 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3780_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3781_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3782_o <= n3780_o & n3781_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3783 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3782_o,
    o => gen1_n3_cnot0_o);
  n3786_o <= gen1_n3_cnot0_n3783 (1);
  n3787_o <= gen1_n3_cnot0_n3783 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3788_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3789_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3790_o <= n3788_o & n3789_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3791 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3790_o,
    o => gen1_n4_cnot0_o);
  n3794_o <= gen1_n4_cnot0_n3791 (1);
  n3795_o <= gen1_n4_cnot0_n3791 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3796_o <= ctrl_prop (5);
  n3797_o <= n3795_o & n3787_o & n3779_o & n3771_o & n3763_o;
  n3798_o <= n3794_o & n3786_o & n3778_o & n3770_o & n3762_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_4 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_4;

architecture rtl of angle_lookup_15_4 is
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic;
  signal n3741_o : std_logic;
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic_vector (14 downto 0);
begin
  o <= n3753_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3733_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3734_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3735_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3736_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3737_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3738_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3739_o <= not n3738_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3740_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3741_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3742_o <= not n3741_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3743_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3744_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3745_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3746_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3747_o <= not n3746_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3748_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3749_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3750_o <= not n3749_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3751_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3752_o <= not n3751_o;
  n3753_o <= n3733_o & n3734_o & n3735_o & n3736_o & n3737_o & n3739_o & n3740_o & n3742_o & n3743_o & n3744_o & n3745_o & n3747_o & n3748_o & n3750_o & n3752_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3697_o : std_logic;
  signal n3698_o : std_logic;
  signal n3699_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3700 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3708 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3716 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3724 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic_vector (3 downto 0);
  signal n3731_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3729_o;
  o <= n3730_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3731_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3697_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3698_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3699_o <= n3697_o & n3698_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3700 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3699_o,
    o => gen1_n0_cnot0_o);
  n3703_o <= gen1_n0_cnot0_n3700 (1);
  n3704_o <= gen1_n0_cnot0_n3700 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3705_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3706_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3708 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3707_o,
    o => gen1_n1_cnot0_o);
  n3711_o <= gen1_n1_cnot0_n3708 (1);
  n3712_o <= gen1_n1_cnot0_n3708 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3713_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3714_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3715_o <= n3713_o & n3714_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3716 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3715_o,
    o => gen1_n2_cnot0_o);
  n3719_o <= gen1_n2_cnot0_n3716 (1);
  n3720_o <= gen1_n2_cnot0_n3716 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3721_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3722_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3723_o <= n3721_o & n3722_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3724 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3723_o,
    o => gen1_n3_cnot0_o);
  n3727_o <= gen1_n3_cnot0_n3724 (1);
  n3728_o <= gen1_n3_cnot0_n3724 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3729_o <= ctrl_prop (4);
  n3730_o <= n3728_o & n3720_o & n3712_o & n3704_o;
  n3731_o <= n3727_o & n3719_o & n3711_o & n3703_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n3675_o : std_logic;
  signal n3676_o : std_logic;
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic;
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic_vector (14 downto 0);
begin
  o <= n3694_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3675_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3676_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3677_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3678_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3679_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3680_o <= not n3679_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3681_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3682_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3683_o <= not n3682_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3684_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3685_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3686_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3687_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3688_o <= not n3687_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3689_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3690_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3691_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3692_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3693_o <= not n3692_o;
  n3694_o <= n3675_o & n3676_o & n3677_o & n3678_o & n3680_o & n3681_o & n3683_o & n3684_o & n3685_o & n3686_o & n3688_o & n3689_o & n3690_o & n3691_o & n3693_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3650 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3653_o : std_logic;
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3658 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3666 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic_vector (2 downto 0);
  signal n3673_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3671_o;
  o <= n3672_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3673_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3647_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3648_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3649_o <= n3647_o & n3648_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3650 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3649_o,
    o => gen1_n0_cnot0_o);
  n3653_o <= gen1_n0_cnot0_n3650 (1);
  n3654_o <= gen1_n0_cnot0_n3650 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3655_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3656_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3657_o <= n3655_o & n3656_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3658 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3657_o,
    o => gen1_n1_cnot0_o);
  n3661_o <= gen1_n1_cnot0_n3658 (1);
  n3662_o <= gen1_n1_cnot0_n3658 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3663_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3664_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3665_o <= n3663_o & n3664_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3666 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3665_o,
    o => gen1_n2_cnot0_o);
  n3669_o <= gen1_n2_cnot0_n3666 (1);
  n3670_o <= gen1_n2_cnot0_n3666 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3671_o <= ctrl_prop (3);
  n3672_o <= n3670_o & n3662_o & n3654_o;
  n3673_o <= n3669_o & n3661_o & n3653_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic;
  signal n3643_o : std_logic;
  signal n3644_o : std_logic_vector (14 downto 0);
begin
  o <= n3644_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3620_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3621_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3622_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3623_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3624_o <= not n3623_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3625_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3626_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3627_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3628_o <= not n3627_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3629_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3630_o <= not n3629_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3631_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3632_o <= not n3631_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3633_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3634_o <= not n3633_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3635_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3636_o <= not n3635_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3637_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3638_o <= not n3637_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3639_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3640_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3641_o <= not n3640_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3642_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3643_o <= not n3642_o;
  n3644_o <= n3620_o & n3621_o & n3622_o & n3624_o & n3625_o & n3626_o & n3628_o & n3630_o & n3632_o & n3634_o & n3636_o & n3638_o & n3639_o & n3641_o & n3643_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3603 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic;
  signal n3609_o : std_logic;
  signal n3610_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3611 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic_vector (1 downto 0);
  signal n3618_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3616_o;
  o <= n3617_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3618_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3600_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3601_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3602_o <= n3600_o & n3601_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3603 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3602_o,
    o => gen1_n0_cnot0_o);
  n3606_o <= gen1_n0_cnot0_n3603 (1);
  n3607_o <= gen1_n0_cnot0_n3603 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3608_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3609_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3610_o <= n3608_o & n3609_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3611 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3610_o,
    o => gen1_n1_cnot0_o);
  n3614_o <= gen1_n1_cnot0_n3611 (1);
  n3615_o <= gen1_n1_cnot0_n3611 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3616_o <= ctrl_prop (2);
  n3617_o <= n3615_o & n3607_o;
  n3618_o <= n3614_o & n3606_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic;
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic_vector (14 downto 0);
begin
  o <= n3597_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3576_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3577_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3578_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3579_o <= not n3578_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3580_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3581_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3582_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3583_o <= not n3582_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3584_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3585_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3586_o <= not n3585_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3587_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3588_o <= not n3587_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3589_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3590_o <= not n3589_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3591_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3592_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3593_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3594_o <= not n3593_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3595_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3596_o <= i (0);
  n3597_o <= n3576_o & n3577_o & n3579_o & n3580_o & n3581_o & n3583_o & n3584_o & n3586_o & n3588_o & n3590_o & n3591_o & n3592_o & n3594_o & n3595_o & n3596_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3568 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n3573_o;
  o <= n3572_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3574_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3566_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3567_o <= n3566_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3568 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3567_o,
    o => gen1_n0_cnot0_o);
  n3571_o <= gen1_n0_cnot0_n3568 (1);
  n3572_o <= gen1_n0_cnot0_n3568 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3573_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n3574_o <= n3571_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic_vector (14 downto 0);
begin
  o <= n3563_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3547_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n3548_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n3549_o <= not n3548_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3550_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3551_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3552_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3553_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3554_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3555_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3556_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3557_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3558_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3559_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3560_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3561_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n3562_o <= i (0);
  n3563_o <= n3547_o & n3549_o & n3550_o & n3551_o & n3552_o & n3553_o & n3554_o & n3555_o & n3556_o & n3557_o & n3558_o & n3559_o & n3560_o & n3561_o & n3562_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3426 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3434 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3442 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3450 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3458 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3466 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3474 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3482 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3490 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3498 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3506 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3514 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3522 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3530 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic;
  signal n3537_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3538 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic_vector (14 downto 0);
  signal n3545_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n3543_o;
  o <= n3544_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3545_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3423_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3424_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3425_o <= n3423_o & n3424_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3426 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3425_o,
    o => gen1_n0_cnot0_o);
  n3429_o <= gen1_n0_cnot0_n3426 (1);
  n3430_o <= gen1_n0_cnot0_n3426 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3431_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3432_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3433_o <= n3431_o & n3432_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3434 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3433_o,
    o => gen1_n1_cnot0_o);
  n3437_o <= gen1_n1_cnot0_n3434 (1);
  n3438_o <= gen1_n1_cnot0_n3434 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3439_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3440_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3442 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3441_o,
    o => gen1_n2_cnot0_o);
  n3445_o <= gen1_n2_cnot0_n3442 (1);
  n3446_o <= gen1_n2_cnot0_n3442 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3447_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3448_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3450 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3449_o,
    o => gen1_n3_cnot0_o);
  n3453_o <= gen1_n3_cnot0_n3450 (1);
  n3454_o <= gen1_n3_cnot0_n3450 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3455_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3456_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3457_o <= n3455_o & n3456_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3458 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3457_o,
    o => gen1_n4_cnot0_o);
  n3461_o <= gen1_n4_cnot0_n3458 (1);
  n3462_o <= gen1_n4_cnot0_n3458 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3463_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3464_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3465_o <= n3463_o & n3464_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3466 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3465_o,
    o => gen1_n5_cnot0_o);
  n3469_o <= gen1_n5_cnot0_n3466 (1);
  n3470_o <= gen1_n5_cnot0_n3466 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3471_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3472_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3473_o <= n3471_o & n3472_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3474 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3473_o,
    o => gen1_n6_cnot0_o);
  n3477_o <= gen1_n6_cnot0_n3474 (1);
  n3478_o <= gen1_n6_cnot0_n3474 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3479_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3480_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3481_o <= n3479_o & n3480_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3482 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3481_o,
    o => gen1_n7_cnot0_o);
  n3485_o <= gen1_n7_cnot0_n3482 (1);
  n3486_o <= gen1_n7_cnot0_n3482 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3487_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3488_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3489_o <= n3487_o & n3488_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3490 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3489_o,
    o => gen1_n8_cnot0_o);
  n3493_o <= gen1_n8_cnot0_n3490 (1);
  n3494_o <= gen1_n8_cnot0_n3490 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3495_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3496_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3497_o <= n3495_o & n3496_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3498 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3497_o,
    o => gen1_n9_cnot0_o);
  n3501_o <= gen1_n9_cnot0_n3498 (1);
  n3502_o <= gen1_n9_cnot0_n3498 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3503_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3504_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3505_o <= n3503_o & n3504_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3506 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3505_o,
    o => gen1_n10_cnot0_o);
  n3509_o <= gen1_n10_cnot0_n3506 (1);
  n3510_o <= gen1_n10_cnot0_n3506 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3511_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3512_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3513_o <= n3511_o & n3512_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3514 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3513_o,
    o => gen1_n11_cnot0_o);
  n3517_o <= gen1_n11_cnot0_n3514 (1);
  n3518_o <= gen1_n11_cnot0_n3514 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3519_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3520_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3522 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3521_o,
    o => gen1_n12_cnot0_o);
  n3525_o <= gen1_n12_cnot0_n3522 (1);
  n3526_o <= gen1_n12_cnot0_n3522 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3527_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3528_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3529_o <= n3527_o & n3528_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3530 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3529_o,
    o => gen1_n13_cnot0_o);
  n3533_o <= gen1_n13_cnot0_n3530 (1);
  n3534_o <= gen1_n13_cnot0_n3530 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3535_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3536_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3537_o <= n3535_o & n3536_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3538 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3537_o,
    o => gen1_n14_cnot0_o);
  n3541_o <= gen1_n14_cnot0_n3538 (1);
  n3542_o <= gen1_n14_cnot0_n3538 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3543_o <= ctrl_prop (15);
  n3544_o <= n3542_o & n3534_o & n3526_o & n3518_o & n3510_o & n3502_o & n3494_o & n3486_o & n3478_o & n3470_o & n3462_o & n3454_o & n3446_o & n3438_o & n3430_o;
  n3545_o <= n3541_o & n3533_o & n3525_o & n3517_o & n3509_o & n3501_o & n3493_o & n3485_o & n3477_o & n3469_o & n3461_o & n3453_o & n3445_o & n3437_o & n3429_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2648 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2656 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2664 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2672 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2680 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2688 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2696 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2704 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic;
  signal n2710_o : std_logic;
  signal n2711_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2712 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2720 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2728 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2731_o : std_logic;
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2736 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2744 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2752 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2764 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2772 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2780 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2788 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2796 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2804 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2812 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2820 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2828 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2836 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2844 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2852 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2860 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic_vector (1 downto 0);
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic_vector (1 downto 0);
  signal n2870_o : std_logic;
  signal n2871_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2872 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (1 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2883 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (1 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2894 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic_vector (1 downto 0);
  signal n2903_o : std_logic;
  signal n2904_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2905 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic_vector (1 downto 0);
  signal n2914_o : std_logic;
  signal n2915_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2916 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic_vector (1 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2927 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic_vector (1 downto 0);
  signal n2936_o : std_logic;
  signal n2937_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2938 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic_vector (1 downto 0);
  signal n2947_o : std_logic;
  signal n2948_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2949 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic_vector (1 downto 0);
  signal n2958_o : std_logic;
  signal n2959_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2960 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic_vector (1 downto 0);
  signal n2969_o : std_logic;
  signal n2970_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2971 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic_vector (1 downto 0);
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2982 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic_vector (1 downto 0);
  signal n2991_o : std_logic;
  signal n2992_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2993 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic_vector (1 downto 0);
  signal n3002_o : std_logic;
  signal n3003_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3004 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (1 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3015 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3026 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (1 downto 0);
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3036 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (1 downto 0);
  signal n3045_o : std_logic;
  signal n3046_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3047 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (1 downto 0);
  signal n3056_o : std_logic;
  signal n3057_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3058 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic_vector (1 downto 0);
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3069 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (1 downto 0);
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3080 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (1 downto 0);
  signal n3089_o : std_logic;
  signal n3090_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3091 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3102 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3113 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic_vector (1 downto 0);
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3124 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic;
  signal n3132_o : std_logic_vector (1 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3135 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic_vector (1 downto 0);
  signal n3144_o : std_logic;
  signal n3145_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3146 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3157 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic_vector (1 downto 0);
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3168 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic_vector (1 downto 0);
  signal n3177_o : std_logic;
  signal n3178_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3179 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3190 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3198 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3206 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3214 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3222 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3230 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3233_o : std_logic;
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3238 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3246 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3254 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3262 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3270 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3278 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3286 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3298 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3306 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3314 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3322 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3325_o : std_logic;
  signal n3326_o : std_logic;
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3330 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic;
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3338 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3346 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3354 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3357_o : std_logic;
  signal n3358_o : std_logic;
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3362 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3365_o : std_logic;
  signal n3366_o : std_logic;
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3370 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3378 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3381_o : std_logic;
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3386 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3389_o : std_logic;
  signal n3390_o : std_logic;
  signal n3391_o : std_logic;
  signal n3392_o : std_logic;
  signal n3393_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3394 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic;
  signal n3401_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3402 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic_vector (14 downto 0);
  signal n3408_o : std_logic_vector (14 downto 0);
  signal n3409_o : std_logic_vector (14 downto 0);
  signal n3410_o : std_logic_vector (14 downto 0);
  signal n3411_o : std_logic_vector (14 downto 0);
  signal n3412_o : std_logic_vector (14 downto 0);
  signal n3413_o : std_logic_vector (14 downto 0);
  signal n3414_o : std_logic_vector (14 downto 0);
  signal n3415_o : std_logic_vector (14 downto 0);
  signal n3416_o : std_logic_vector (14 downto 0);
  signal n3417_o : std_logic_vector (14 downto 0);
  signal n3418_o : std_logic_vector (14 downto 0);
  signal n3419_o : std_logic_vector (14 downto 0);
  signal n3420_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3407_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3408_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3409_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3410_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3411_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3412_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3413_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3414_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3415_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3416_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3417_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3418_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3419_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3420_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2645_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2646_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2647_o <= n2645_o & n2646_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2648 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2647_o,
    o => gen1_n1_cnot1_j_o);
  n2651_o <= gen1_n1_cnot1_j_n2648 (1);
  n2652_o <= gen1_n1_cnot1_j_n2648 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2653_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2654_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2655_o <= n2653_o & n2654_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2656 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2655_o,
    o => gen1_n2_cnot1_j_o);
  n2659_o <= gen1_n2_cnot1_j_n2656 (1);
  n2660_o <= gen1_n2_cnot1_j_n2656 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2661_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2662_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2664 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2663_o,
    o => gen1_n3_cnot1_j_o);
  n2667_o <= gen1_n3_cnot1_j_n2664 (1);
  n2668_o <= gen1_n3_cnot1_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2669_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2670_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2671_o <= n2669_o & n2670_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2672 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2671_o,
    o => gen1_n4_cnot1_j_o);
  n2675_o <= gen1_n4_cnot1_j_n2672 (1);
  n2676_o <= gen1_n4_cnot1_j_n2672 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2677_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2678_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2679_o <= n2677_o & n2678_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2680 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2679_o,
    o => gen1_n5_cnot1_j_o);
  n2683_o <= gen1_n5_cnot1_j_n2680 (1);
  n2684_o <= gen1_n5_cnot1_j_n2680 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2685_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2686_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2687_o <= n2685_o & n2686_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2688 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2687_o,
    o => gen1_n6_cnot1_j_o);
  n2691_o <= gen1_n6_cnot1_j_n2688 (1);
  n2692_o <= gen1_n6_cnot1_j_n2688 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2693_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2694_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2696 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2695_o,
    o => gen1_n7_cnot1_j_o);
  n2699_o <= gen1_n7_cnot1_j_n2696 (1);
  n2700_o <= gen1_n7_cnot1_j_n2696 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2701_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2702_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2703_o <= n2701_o & n2702_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2704 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2703_o,
    o => gen1_n8_cnot1_j_o);
  n2707_o <= gen1_n8_cnot1_j_n2704 (1);
  n2708_o <= gen1_n8_cnot1_j_n2704 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2709_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2710_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2711_o <= n2709_o & n2710_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2712 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2711_o,
    o => gen1_n9_cnot1_j_o);
  n2715_o <= gen1_n9_cnot1_j_n2712 (1);
  n2716_o <= gen1_n9_cnot1_j_n2712 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2717_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2718_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2720 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2719_o,
    o => gen1_n10_cnot1_j_o);
  n2723_o <= gen1_n10_cnot1_j_n2720 (1);
  n2724_o <= gen1_n10_cnot1_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2725_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2726_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2727_o <= n2725_o & n2726_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2728 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2727_o,
    o => gen1_n11_cnot1_j_o);
  n2731_o <= gen1_n11_cnot1_j_n2728 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n2732_o <= gen1_n11_cnot1_j_n2728 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2733_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2734_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2735_o <= n2733_o & n2734_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2736 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2735_o,
    o => gen1_n12_cnot1_j_o);
  n2739_o <= gen1_n12_cnot1_j_n2736 (1);
  n2740_o <= gen1_n12_cnot1_j_n2736 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2741_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2742_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2743_o <= n2741_o & n2742_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2744 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2743_o,
    o => gen1_n13_cnot1_j_o);
  n2747_o <= gen1_n13_cnot1_j_n2744 (1);
  n2748_o <= gen1_n13_cnot1_j_n2744 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2749_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2750_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2751_o <= n2749_o & n2750_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2752 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2751_o,
    o => gen1_n14_cnot1_j_o);
  n2755_o <= gen1_n14_cnot1_j_n2752 (1);
  n2756_o <= gen1_n14_cnot1_j_n2752 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2757_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2758_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2759_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2760_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2761_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2762_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2764 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2763_o,
    o => gen2_n14_cnot2_j_o);
  n2767_o <= gen2_n14_cnot2_j_n2764 (1);
  n2768_o <= gen2_n14_cnot2_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2769_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2770_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2771_o <= n2769_o & n2770_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2772 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2771_o,
    o => gen2_n13_cnot2_j_o);
  n2775_o <= gen2_n13_cnot2_j_n2772 (1);
  n2776_o <= gen2_n13_cnot2_j_n2772 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2777_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2778_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2780 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2779_o,
    o => gen2_n12_cnot2_j_o);
  n2783_o <= gen2_n12_cnot2_j_n2780 (1);
  n2784_o <= gen2_n12_cnot2_j_n2780 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2785_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2786_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2788 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2787_o,
    o => gen2_n11_cnot2_j_o);
  n2791_o <= gen2_n11_cnot2_j_n2788 (1);
  n2792_o <= gen2_n11_cnot2_j_n2788 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2793_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2794_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2796 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2795_o,
    o => gen2_n10_cnot2_j_o);
  n2799_o <= gen2_n10_cnot2_j_n2796 (1);
  n2800_o <= gen2_n10_cnot2_j_n2796 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2801_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2802_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2803_o <= n2801_o & n2802_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2804 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2803_o,
    o => gen2_n9_cnot2_j_o);
  n2807_o <= gen2_n9_cnot2_j_n2804 (1);
  n2808_o <= gen2_n9_cnot2_j_n2804 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2809_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2810_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2811_o <= n2809_o & n2810_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2812 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2811_o,
    o => gen2_n8_cnot2_j_o);
  n2815_o <= gen2_n8_cnot2_j_n2812 (1);
  n2816_o <= gen2_n8_cnot2_j_n2812 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2817_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2818_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2819_o <= n2817_o & n2818_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2820 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2819_o,
    o => gen2_n7_cnot2_j_o);
  n2823_o <= gen2_n7_cnot2_j_n2820 (1);
  n2824_o <= gen2_n7_cnot2_j_n2820 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2825_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2826_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2827_o <= n2825_o & n2826_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2828 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2827_o,
    o => gen2_n6_cnot2_j_o);
  n2831_o <= gen2_n6_cnot2_j_n2828 (1);
  n2832_o <= gen2_n6_cnot2_j_n2828 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2833_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2834_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2835_o <= n2833_o & n2834_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2836 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2835_o,
    o => gen2_n5_cnot2_j_o);
  n2839_o <= gen2_n5_cnot2_j_n2836 (1);
  n2840_o <= gen2_n5_cnot2_j_n2836 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2841_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2842_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2843_o <= n2841_o & n2842_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2844 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2843_o,
    o => gen2_n4_cnot2_j_o);
  n2847_o <= gen2_n4_cnot2_j_n2844 (1);
  n2848_o <= gen2_n4_cnot2_j_n2844 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2849_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2850_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2851_o <= n2849_o & n2850_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2852 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2851_o,
    o => gen2_n3_cnot2_j_o);
  n2855_o <= gen2_n3_cnot2_j_n2852 (1);
  n2856_o <= gen2_n3_cnot2_j_n2852 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2857_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2858_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2860 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2859_o,
    o => gen2_n2_cnot2_j_o);
  n2863_o <= gen2_n2_cnot2_j_n2860 (1);
  n2864_o <= gen2_n2_cnot2_j_n2860 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2865_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2866_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2867_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2868_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2869_o <= n2867_o & n2868_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2870_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2871_o <= n2869_o & n2870_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2872 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2871_o,
    o => gen3_n1_ccnot3_j_o);
  n2875_o <= gen3_n1_ccnot3_j_n2872 (2);
  n2876_o <= gen3_n1_ccnot3_j_n2872 (1);
  n2877_o <= gen3_n1_ccnot3_j_n2872 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2878_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2879_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2880_o <= n2878_o & n2879_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2881_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2882_o <= n2880_o & n2881_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2883 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2882_o,
    o => gen3_n2_ccnot3_j_o);
  n2886_o <= gen3_n2_ccnot3_j_n2883 (2);
  n2887_o <= gen3_n2_ccnot3_j_n2883 (1);
  n2888_o <= gen3_n2_ccnot3_j_n2883 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2889_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2890_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2892_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2893_o <= n2891_o & n2892_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2894 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2893_o,
    o => gen3_n3_ccnot3_j_o);
  n2897_o <= gen3_n3_ccnot3_j_n2894 (2);
  n2898_o <= gen3_n3_ccnot3_j_n2894 (1);
  n2899_o <= gen3_n3_ccnot3_j_n2894 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2900_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2901_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2902_o <= n2900_o & n2901_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2903_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2904_o <= n2902_o & n2903_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2905 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2904_o,
    o => gen3_n4_ccnot3_j_o);
  n2908_o <= gen3_n4_ccnot3_j_n2905 (2);
  n2909_o <= gen3_n4_ccnot3_j_n2905 (1);
  n2910_o <= gen3_n4_ccnot3_j_n2905 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2911_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2912_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2913_o <= n2911_o & n2912_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2914_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2915_o <= n2913_o & n2914_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2916 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2915_o,
    o => gen3_n5_ccnot3_j_o);
  n2919_o <= gen3_n5_ccnot3_j_n2916 (2);
  n2920_o <= gen3_n5_ccnot3_j_n2916 (1);
  n2921_o <= gen3_n5_ccnot3_j_n2916 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2922_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2923_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2924_o <= n2922_o & n2923_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2925_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2926_o <= n2924_o & n2925_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2927 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2926_o,
    o => gen3_n6_ccnot3_j_o);
  n2930_o <= gen3_n6_ccnot3_j_n2927 (2);
  n2931_o <= gen3_n6_ccnot3_j_n2927 (1);
  n2932_o <= gen3_n6_ccnot3_j_n2927 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2933_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2934_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2935_o <= n2933_o & n2934_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2936_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2937_o <= n2935_o & n2936_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2938 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2937_o,
    o => gen3_n7_ccnot3_j_o);
  n2941_o <= gen3_n7_ccnot3_j_n2938 (2);
  n2942_o <= gen3_n7_ccnot3_j_n2938 (1);
  n2943_o <= gen3_n7_ccnot3_j_n2938 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2944_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2945_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2946_o <= n2944_o & n2945_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2947_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2948_o <= n2946_o & n2947_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2949 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2948_o,
    o => gen3_n8_ccnot3_j_o);
  n2952_o <= gen3_n8_ccnot3_j_n2949 (2);
  n2953_o <= gen3_n8_ccnot3_j_n2949 (1);
  n2954_o <= gen3_n8_ccnot3_j_n2949 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2955_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2956_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2957_o <= n2955_o & n2956_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2958_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2959_o <= n2957_o & n2958_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2960 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2959_o,
    o => gen3_n9_ccnot3_j_o);
  n2963_o <= gen3_n9_ccnot3_j_n2960 (2);
  n2964_o <= gen3_n9_ccnot3_j_n2960 (1);
  n2965_o <= gen3_n9_ccnot3_j_n2960 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2966_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2967_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2968_o <= n2966_o & n2967_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2969_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2970_o <= n2968_o & n2969_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2971 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2970_o,
    o => gen3_n10_ccnot3_j_o);
  n2974_o <= gen3_n10_ccnot3_j_n2971 (2);
  n2975_o <= gen3_n10_ccnot3_j_n2971 (1);
  n2976_o <= gen3_n10_ccnot3_j_n2971 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2977_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2978_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2979_o <= n2977_o & n2978_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2980_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2982 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2981_o,
    o => gen3_n11_ccnot3_j_o);
  n2985_o <= gen3_n11_ccnot3_j_n2982 (2);
  n2986_o <= gen3_n11_ccnot3_j_n2982 (1);
  n2987_o <= gen3_n11_ccnot3_j_n2982 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2988_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2989_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2990_o <= n2988_o & n2989_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2991_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2992_o <= n2990_o & n2991_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2993 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2992_o,
    o => gen3_n12_ccnot3_j_o);
  n2996_o <= gen3_n12_ccnot3_j_n2993 (2);
  n2997_o <= gen3_n12_ccnot3_j_n2993 (1);
  n2998_o <= gen3_n12_ccnot3_j_n2993 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2999_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3000_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3001_o <= n2999_o & n3000_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3002_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3003_o <= n3001_o & n3002_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3004 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3003_o,
    o => gen3_n13_ccnot3_j_o);
  n3007_o <= gen3_n13_ccnot3_j_n3004 (2);
  n3008_o <= gen3_n13_ccnot3_j_n3004 (1);
  n3009_o <= gen3_n13_ccnot3_j_n3004 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3010_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3011_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3013_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3014_o <= n3012_o & n3013_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3015 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3014_o,
    o => gen3_n14_ccnot3_j_o);
  n3018_o <= gen3_n14_ccnot3_j_n3015 (2);
  n3019_o <= gen3_n14_ccnot3_j_n3015 (1);
  n3020_o <= gen3_n14_ccnot3_j_n3015 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3021_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3022_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3023_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3024_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3025_o <= n3023_o & n3024_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3026 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3025_o,
    o => cnot_4_o);
  n3029_o <= cnot_4_n3026 (1);
  n3030_o <= cnot_4_n3026 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3031_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3032_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3034_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3035_o <= n3033_o & n3034_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3036 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3035_o,
    o => gen4_n13_peres4_j_o);
  n3039_o <= gen4_n13_peres4_j_n3036 (2);
  n3040_o <= gen4_n13_peres4_j_n3036 (1);
  n3041_o <= gen4_n13_peres4_j_n3036 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3042_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3043_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3044_o <= n3042_o & n3043_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3045_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3046_o <= n3044_o & n3045_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3047 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3046_o,
    o => gen4_n12_peres4_j_o);
  n3050_o <= gen4_n12_peres4_j_n3047 (2);
  n3051_o <= gen4_n12_peres4_j_n3047 (1);
  n3052_o <= gen4_n12_peres4_j_n3047 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3053_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3054_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3056_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3057_o <= n3055_o & n3056_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3058 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3057_o,
    o => gen4_n11_peres4_j_o);
  n3061_o <= gen4_n11_peres4_j_n3058 (2);
  n3062_o <= gen4_n11_peres4_j_n3058 (1);
  n3063_o <= gen4_n11_peres4_j_n3058 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3064_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3065_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3066_o <= n3064_o & n3065_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3067_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3069 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3068_o,
    o => gen4_n10_peres4_j_o);
  n3072_o <= gen4_n10_peres4_j_n3069 (2);
  n3073_o <= gen4_n10_peres4_j_n3069 (1);
  n3074_o <= gen4_n10_peres4_j_n3069 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3075_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3076_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3078_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3079_o <= n3077_o & n3078_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3080 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3079_o,
    o => gen4_n9_peres4_j_o);
  n3083_o <= gen4_n9_peres4_j_n3080 (2);
  n3084_o <= gen4_n9_peres4_j_n3080 (1);
  n3085_o <= gen4_n9_peres4_j_n3080 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3086_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3087_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3089_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3090_o <= n3088_o & n3089_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3091 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3090_o,
    o => gen4_n8_peres4_j_o);
  n3094_o <= gen4_n8_peres4_j_n3091 (2);
  n3095_o <= gen4_n8_peres4_j_n3091 (1);
  n3096_o <= gen4_n8_peres4_j_n3091 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3097_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3098_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3100_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3101_o <= n3099_o & n3100_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3102 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3101_o,
    o => gen4_n7_peres4_j_o);
  n3105_o <= gen4_n7_peres4_j_n3102 (2);
  n3106_o <= gen4_n7_peres4_j_n3102 (1);
  n3107_o <= gen4_n7_peres4_j_n3102 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3108_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3109_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3110_o <= n3108_o & n3109_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3111_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3113 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3112_o,
    o => gen4_n6_peres4_j_o);
  n3116_o <= gen4_n6_peres4_j_n3113 (2);
  n3117_o <= gen4_n6_peres4_j_n3113 (1);
  n3118_o <= gen4_n6_peres4_j_n3113 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3119_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3120_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3121_o <= n3119_o & n3120_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3122_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3124 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3123_o,
    o => gen4_n5_peres4_j_o);
  n3127_o <= gen4_n5_peres4_j_n3124 (2);
  n3128_o <= gen4_n5_peres4_j_n3124 (1);
  n3129_o <= gen4_n5_peres4_j_n3124 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3130_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3131_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3132_o <= n3130_o & n3131_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3133_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3134_o <= n3132_o & n3133_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3135 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3134_o,
    o => gen4_n4_peres4_j_o);
  n3138_o <= gen4_n4_peres4_j_n3135 (2);
  n3139_o <= gen4_n4_peres4_j_n3135 (1);
  n3140_o <= gen4_n4_peres4_j_n3135 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3141_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3142_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3143_o <= n3141_o & n3142_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3144_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3145_o <= n3143_o & n3144_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3146 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3145_o,
    o => gen4_n3_peres4_j_o);
  n3149_o <= gen4_n3_peres4_j_n3146 (2);
  n3150_o <= gen4_n3_peres4_j_n3146 (1);
  n3151_o <= gen4_n3_peres4_j_n3146 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3152_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3153_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3154_o <= n3152_o & n3153_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3155_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3156_o <= n3154_o & n3155_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3157 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3156_o,
    o => gen4_n2_peres4_j_o);
  n3160_o <= gen4_n2_peres4_j_n3157 (2);
  n3161_o <= gen4_n2_peres4_j_n3157 (1);
  n3162_o <= gen4_n2_peres4_j_n3157 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3163_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3164_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3165_o <= n3163_o & n3164_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3166_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3168 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3167_o,
    o => gen4_n1_peres4_j_o);
  n3171_o <= gen4_n1_peres4_j_n3168 (2);
  n3172_o <= gen4_n1_peres4_j_n3168 (1);
  n3173_o <= gen4_n1_peres4_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3174_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3175_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3176_o <= n3174_o & n3175_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3177_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3178_o <= n3176_o & n3177_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3179 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3178_o,
    o => gen4_n0_peres4_j_o);
  n3182_o <= gen4_n0_peres4_j_n3179 (2);
  n3183_o <= gen4_n0_peres4_j_n3179 (1);
  n3184_o <= gen4_n0_peres4_j_n3179 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3185_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3186_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3187_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3188_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3189_o <= n3187_o & n3188_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3190 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3189_o,
    o => gen5_n1_cnot5_j_o);
  n3193_o <= gen5_n1_cnot5_j_n3190 (1);
  n3194_o <= gen5_n1_cnot5_j_n3190 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3195_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3196_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3198 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3197_o,
    o => gen5_n2_cnot5_j_o);
  n3201_o <= gen5_n2_cnot5_j_n3198 (1);
  n3202_o <= gen5_n2_cnot5_j_n3198 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3203_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3204_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3205_o <= n3203_o & n3204_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3206 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3205_o,
    o => gen5_n3_cnot5_j_o);
  n3209_o <= gen5_n3_cnot5_j_n3206 (1);
  n3210_o <= gen5_n3_cnot5_j_n3206 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3211_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3212_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3213_o <= n3211_o & n3212_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3214 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3213_o,
    o => gen5_n4_cnot5_j_o);
  n3217_o <= gen5_n4_cnot5_j_n3214 (1);
  n3218_o <= gen5_n4_cnot5_j_n3214 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3219_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3220_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3221_o <= n3219_o & n3220_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3222 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3221_o,
    o => gen5_n5_cnot5_j_o);
  n3225_o <= gen5_n5_cnot5_j_n3222 (1);
  n3226_o <= gen5_n5_cnot5_j_n3222 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3227_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3228_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3229_o <= n3227_o & n3228_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3230 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3229_o,
    o => gen5_n6_cnot5_j_o);
  n3233_o <= gen5_n6_cnot5_j_n3230 (1);
  n3234_o <= gen5_n6_cnot5_j_n3230 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3235_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3236_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3237_o <= n3235_o & n3236_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3238 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3237_o,
    o => gen5_n7_cnot5_j_o);
  n3241_o <= gen5_n7_cnot5_j_n3238 (1);
  n3242_o <= gen5_n7_cnot5_j_n3238 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3243_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3244_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3246 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3245_o,
    o => gen5_n8_cnot5_j_o);
  n3249_o <= gen5_n8_cnot5_j_n3246 (1);
  n3250_o <= gen5_n8_cnot5_j_n3246 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3251_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3252_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3254 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3253_o,
    o => gen5_n9_cnot5_j_o);
  n3257_o <= gen5_n9_cnot5_j_n3254 (1);
  n3258_o <= gen5_n9_cnot5_j_n3254 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3259_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3260_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3262 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3261_o,
    o => gen5_n10_cnot5_j_o);
  n3265_o <= gen5_n10_cnot5_j_n3262 (1);
  n3266_o <= gen5_n10_cnot5_j_n3262 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3267_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3268_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3269_o <= n3267_o & n3268_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3270 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3269_o,
    o => gen5_n11_cnot5_j_o);
  n3273_o <= gen5_n11_cnot5_j_n3270 (1);
  n3274_o <= gen5_n11_cnot5_j_n3270 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3275_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3276_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3278 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3277_o,
    o => gen5_n12_cnot5_j_o);
  n3281_o <= gen5_n12_cnot5_j_n3278 (1);
  n3282_o <= gen5_n12_cnot5_j_n3278 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3283_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3284_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3285_o <= n3283_o & n3284_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3286 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3285_o,
    o => gen5_n13_cnot5_j_o);
  n3289_o <= gen5_n13_cnot5_j_n3286 (1);
  n3290_o <= gen5_n13_cnot5_j_n3286 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3291_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3292_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3293_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3294_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3295_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3296_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3297_o <= n3295_o & n3296_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3298 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3297_o,
    o => gen6_n1_cnot1_j_o);
  n3301_o <= gen6_n1_cnot1_j_n3298 (1);
  n3302_o <= gen6_n1_cnot1_j_n3298 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3303_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3304_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3305_o <= n3303_o & n3304_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3306 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3305_o,
    o => gen6_n2_cnot1_j_o);
  n3309_o <= gen6_n2_cnot1_j_n3306 (1);
  n3310_o <= gen6_n2_cnot1_j_n3306 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3311_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3312_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3314 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3313_o,
    o => gen6_n3_cnot1_j_o);
  n3317_o <= gen6_n3_cnot1_j_n3314 (1);
  n3318_o <= gen6_n3_cnot1_j_n3314 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3319_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3320_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3321_o <= n3319_o & n3320_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3322 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3321_o,
    o => gen6_n4_cnot1_j_o);
  n3325_o <= gen6_n4_cnot1_j_n3322 (1);
  n3326_o <= gen6_n4_cnot1_j_n3322 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3327_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3328_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3329_o <= n3327_o & n3328_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3330 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3329_o,
    o => gen6_n5_cnot1_j_o);
  n3333_o <= gen6_n5_cnot1_j_n3330 (1);
  n3334_o <= gen6_n5_cnot1_j_n3330 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3335_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3336_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3337_o <= n3335_o & n3336_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3338 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3337_o,
    o => gen6_n6_cnot1_j_o);
  n3341_o <= gen6_n6_cnot1_j_n3338 (1);
  n3342_o <= gen6_n6_cnot1_j_n3338 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3343_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3344_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3346 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3345_o,
    o => gen6_n7_cnot1_j_o);
  n3349_o <= gen6_n7_cnot1_j_n3346 (1);
  n3350_o <= gen6_n7_cnot1_j_n3346 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3351_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3352_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3353_o <= n3351_o & n3352_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3354 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3353_o,
    o => gen6_n8_cnot1_j_o);
  n3357_o <= gen6_n8_cnot1_j_n3354 (1);
  n3358_o <= gen6_n8_cnot1_j_n3354 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3359_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3360_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3361_o <= n3359_o & n3360_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3362 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3361_o,
    o => gen6_n9_cnot1_j_o);
  n3365_o <= gen6_n9_cnot1_j_n3362 (1);
  n3366_o <= gen6_n9_cnot1_j_n3362 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3367_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3368_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3369_o <= n3367_o & n3368_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3370 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3369_o,
    o => gen6_n10_cnot1_j_o);
  n3373_o <= gen6_n10_cnot1_j_n3370 (1);
  n3374_o <= gen6_n10_cnot1_j_n3370 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3375_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3376_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3377_o <= n3375_o & n3376_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3378 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3377_o,
    o => gen6_n11_cnot1_j_o);
  n3381_o <= gen6_n11_cnot1_j_n3378 (1);
  n3382_o <= gen6_n11_cnot1_j_n3378 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3383_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3384_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3385_o <= n3383_o & n3384_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3386 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3385_o,
    o => gen6_n12_cnot1_j_o);
  n3389_o <= gen6_n12_cnot1_j_n3386 (1);
  n3390_o <= gen6_n12_cnot1_j_n3386 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3391_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3392_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3393_o <= n3391_o & n3392_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3394 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3393_o,
    o => gen6_n13_cnot1_j_o);
  n3397_o <= gen6_n13_cnot1_j_n3394 (1);
  n3398_o <= gen6_n13_cnot1_j_n3394 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3399_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3400_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3401_o <= n3399_o & n3400_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3402 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3401_o,
    o => gen6_n14_cnot1_j_o);
  n3405_o <= gen6_n14_cnot1_j_n3402 (1);
  n3406_o <= gen6_n14_cnot1_j_n3402 (0);
  n3407_o <= n2755_o & n2747_o & n2739_o & n2731_o & n2723_o & n2715_o & n2707_o & n2699_o & n2691_o & n2683_o & n2675_o & n2667_o & n2659_o & n2651_o & n2757_o;
  n3408_o <= n2756_o & n2748_o & n2740_o & n2732_o & n2724_o & n2716_o & n2708_o & n2700_o & n2692_o & n2684_o & n2676_o & n2668_o & n2660_o & n2652_o & n2758_o;
  n3409_o <= n2760_o & n2767_o & n2775_o & n2783_o & n2791_o & n2799_o & n2807_o & n2815_o & n2823_o & n2831_o & n2839_o & n2847_o & n2855_o & n2863_o & n2759_o;
  n3410_o <= n2768_o & n2776_o & n2784_o & n2792_o & n2800_o & n2808_o & n2816_o & n2824_o & n2832_o & n2840_o & n2848_o & n2856_o & n2864_o & n2865_o;
  n3411_o <= n3020_o & n3009_o & n2998_o & n2987_o & n2976_o & n2965_o & n2954_o & n2943_o & n2932_o & n2921_o & n2910_o & n2899_o & n2888_o & n2877_o & n2866_o;
  n3412_o <= n3021_o & n3019_o & n3008_o & n2997_o & n2986_o & n2975_o & n2964_o & n2953_o & n2942_o & n2931_o & n2920_o & n2909_o & n2898_o & n2887_o & n2876_o;
  n3413_o <= n3022_o & n3018_o & n3007_o & n2996_o & n2985_o & n2974_o & n2963_o & n2952_o & n2941_o & n2930_o & n2919_o & n2908_o & n2897_o & n2886_o & n2875_o;
  n3414_o <= n3029_o & n3039_o & n3050_o & n3061_o & n3072_o & n3083_o & n3094_o & n3105_o & n3116_o & n3127_o & n3138_o & n3149_o & n3160_o & n3171_o & n3182_o;
  n3415_o <= n3041_o & n3052_o & n3063_o & n3074_o & n3085_o & n3096_o & n3107_o & n3118_o & n3129_o & n3140_o & n3151_o & n3162_o & n3173_o & n3184_o & n3185_o;
  n3416_o <= n3030_o & n3040_o & n3051_o & n3062_o & n3073_o & n3084_o & n3095_o & n3106_o & n3117_o & n3128_o & n3139_o & n3150_o & n3161_o & n3172_o & n3183_o;
  n3417_o <= n3290_o & n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o & n3234_o & n3226_o & n3218_o & n3210_o & n3202_o & n3194_o & n3186_o;
  n3418_o <= n3292_o & n3289_o & n3281_o & n3273_o & n3265_o & n3257_o & n3249_o & n3241_o & n3233_o & n3225_o & n3217_o & n3209_o & n3201_o & n3193_o & n3291_o;
  n3419_o <= n3405_o & n3397_o & n3389_o & n3381_o & n3373_o & n3365_o & n3357_o & n3349_o & n3341_o & n3333_o & n3325_o & n3317_o & n3309_o & n3301_o & n3293_o;
  n3420_o <= n3406_o & n3398_o & n3390_o & n3382_o & n3374_o & n3366_o & n3358_o & n3350_o & n3342_o & n3334_o & n3326_o & n3318_o & n3310_o & n3302_o & n3294_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n2631 : std_logic;
  signal cnotr_n2632 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n2637 : std_logic_vector (16 downto 0);
  signal add_n2638 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n2631;
  a_out <= add_n2637;
  s <= add_n2638;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2632; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2631 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2632 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2637 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2638 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic_vector (1 downto 0);
  signal cnota_n1880 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (1 downto 0);
  signal cnotb_n1887 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (1 downto 0);
  signal n1893_o : std_logic;
  signal n1894_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1895 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal n1904_o : std_logic;
  signal n1905_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1906 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1916 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic_vector (1 downto 0);
  signal n1926_o : std_logic;
  signal n1927_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1928 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1938 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1950 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1960 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic_vector (1 downto 0);
  signal n1970_o : std_logic;
  signal n1971_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1972 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1982 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic_vector (1 downto 0);
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1994 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n2004 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic_vector (1 downto 0);
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n2016 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n2026 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic_vector (1 downto 0);
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n2038 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n2048 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (1 downto 0);
  signal n2058_o : std_logic;
  signal n2059_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n2060 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n2070 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic_vector (1 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n2082 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n2092 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (1 downto 0);
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n2104 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n2114 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic;
  signal n2120_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic_vector (1 downto 0);
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2126 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2136 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic_vector (1 downto 0);
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2148 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2158 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic_vector (1 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2170 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2180 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (1 downto 0);
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2192 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2202 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic_vector (1 downto 0);
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2214 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2224 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic_vector (1 downto 0);
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2236 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2246 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2258 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2268 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic_vector (1 downto 0);
  signal n2278_o : std_logic;
  signal n2279_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2280 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2290 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal n2300_o : std_logic;
  signal n2301_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2302 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2312 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2324 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2334 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic_vector (1 downto 0);
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2346 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2356 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (1 downto 0);
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2368 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2378 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic_vector (1 downto 0);
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2390 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2400 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal n2410_o : std_logic;
  signal n2411_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2412 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2422 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic_vector (1 downto 0);
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2434 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2444 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal n2454_o : std_logic;
  signal n2455_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2456 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2466 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic_vector (1 downto 0);
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2478 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2488 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (1 downto 0);
  signal n2498_o : std_logic;
  signal n2499_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2500 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2510 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic_vector (1 downto 0);
  signal n2520_o : std_logic;
  signal n2521_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2522 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2532 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal n2542_o : std_logic;
  signal n2543_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2544 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2554 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic;
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2564 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic_vector (1 downto 0);
  signal cnotea_n2571 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic_vector (16 downto 0);
  signal n2577_o : std_logic_vector (16 downto 0);
  signal n2578_o : std_logic_vector (16 downto 0);
  signal n2579_o : std_logic_vector (15 downto 0);
  signal n2580_o : std_logic_vector (15 downto 0);
  signal n2581_o : std_logic_vector (15 downto 0);
  signal n2582_o : std_logic_vector (15 downto 0);
  signal n2583_o : std_logic_vector (3 downto 0);
  signal n2584_o : std_logic_vector (3 downto 0);
  signal n2585_o : std_logic_vector (3 downto 0);
  signal n2586_o : std_logic_vector (3 downto 0);
  signal n2587_o : std_logic_vector (3 downto 0);
  signal n2588_o : std_logic_vector (3 downto 0);
  signal n2589_o : std_logic_vector (3 downto 0);
  signal n2590_o : std_logic_vector (3 downto 0);
  signal n2591_o : std_logic_vector (3 downto 0);
  signal n2592_o : std_logic_vector (3 downto 0);
  signal n2593_o : std_logic_vector (3 downto 0);
  signal n2594_o : std_logic_vector (3 downto 0);
  signal n2595_o : std_logic_vector (3 downto 0);
  signal n2596_o : std_logic_vector (3 downto 0);
  signal n2597_o : std_logic_vector (3 downto 0);
  signal n2598_o : std_logic_vector (3 downto 0);
  signal n2599_o : std_logic_vector (3 downto 0);
  signal n2600_o : std_logic_vector (3 downto 0);
  signal n2601_o : std_logic_vector (3 downto 0);
  signal n2602_o : std_logic_vector (3 downto 0);
  signal n2603_o : std_logic_vector (3 downto 0);
  signal n2604_o : std_logic_vector (3 downto 0);
  signal n2605_o : std_logic_vector (3 downto 0);
  signal n2606_o : std_logic_vector (3 downto 0);
  signal n2607_o : std_logic_vector (3 downto 0);
  signal n2608_o : std_logic_vector (3 downto 0);
  signal n2609_o : std_logic_vector (3 downto 0);
  signal n2610_o : std_logic_vector (3 downto 0);
  signal n2611_o : std_logic_vector (3 downto 0);
  signal n2612_o : std_logic_vector (3 downto 0);
  signal n2613_o : std_logic_vector (3 downto 0);
  signal n2614_o : std_logic_vector (3 downto 0);
  signal n2615_o : std_logic_vector (3 downto 0);
  signal n2616_o : std_logic_vector (3 downto 0);
  signal n2617_o : std_logic_vector (3 downto 0);
  signal n2618_o : std_logic_vector (3 downto 0);
  signal n2619_o : std_logic_vector (3 downto 0);
  signal n2620_o : std_logic_vector (3 downto 0);
  signal n2621_o : std_logic_vector (3 downto 0);
  signal n2622_o : std_logic_vector (3 downto 0);
  signal n2623_o : std_logic_vector (3 downto 0);
  signal n2624_o : std_logic_vector (3 downto 0);
  signal n2625_o : std_logic_vector (3 downto 0);
  signal n2626_o : std_logic_vector (3 downto 0);
  signal n2627_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2576_o;
  b_out <= n2577_o;
  s <= n2578_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2579_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2580_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2581_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1883_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1890_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1884_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2568_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1877_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1878_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1879_o <= n1877_o & n1878_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1880 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1879_o,
    o => cnota_o);
  n1883_o <= cnota_n1880 (1);
  n1884_o <= cnota_n1880 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1885_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1886_o <= n1885_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1887 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1886_o,
    o => cnotb_o);
  n1890_o <= cnotb_n1887 (1);
  n1891_o <= cnotb_n1887 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1892_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1893_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1894_o <= n1892_o & n1893_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1895 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1894_o,
    o => ccnotc_o);
  n1898_o <= ccnotc_n1895 (2);
  n1899_o <= ccnotc_n1895 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1900_o <= ccnotc_n1895 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2583_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2584_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1901_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1902_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1904_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1905_o <= n1903_o & n1904_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1906 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1905_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1909_o <= gen1_n1_ccnot1_n1906 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1910_o <= gen1_n1_ccnot1_n1906 (1);
  n1911_o <= gen1_n1_ccnot1_n1906 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1912_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1913_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1914_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1916 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1915_o,
    o => gen1_n1_cnot1_o);
  n1919_o <= gen1_n1_cnot1_n1916 (1);
  n1920_o <= gen1_n1_cnot1_n1916 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1921_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1922_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1923_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1924_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1925_o <= n1923_o & n1924_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1926_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1927_o <= n1925_o & n1926_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1928 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1927_o,
    o => gen1_n1_ccnot2_o);
  n1931_o <= gen1_n1_ccnot2_n1928 (2);
  n1932_o <= gen1_n1_ccnot2_n1928 (1);
  n1933_o <= gen1_n1_ccnot2_n1928 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1934_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1935_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1936_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1938 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1937_o,
    o => gen1_n1_cnot2_o);
  n1941_o <= gen1_n1_cnot2_n1938 (1);
  n1942_o <= gen1_n1_cnot2_n1938 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1943_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1944_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2586_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2587_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2588_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1945_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1946_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1947_o <= n1945_o & n1946_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1948_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1949_o <= n1947_o & n1948_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1950 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1949_o,
    o => gen1_n2_ccnot1_o);
  n1953_o <= gen1_n2_ccnot1_n1950 (2);
  n1954_o <= gen1_n2_ccnot1_n1950 (1);
  n1955_o <= gen1_n2_ccnot1_n1950 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1956_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1957_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1958_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1960 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1959_o,
    o => gen1_n2_cnot1_o);
  n1963_o <= gen1_n2_cnot1_n1960 (1);
  n1964_o <= gen1_n2_cnot1_n1960 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1965_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1966_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1967_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1968_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1969_o <= n1967_o & n1968_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1970_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1971_o <= n1969_o & n1970_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1972 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1971_o,
    o => gen1_n2_ccnot2_o);
  n1975_o <= gen1_n2_ccnot2_n1972 (2);
  n1976_o <= gen1_n2_ccnot2_n1972 (1);
  n1977_o <= gen1_n2_ccnot2_n1972 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1978_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1979_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1980_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1982 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1981_o,
    o => gen1_n2_cnot2_o);
  n1985_o <= gen1_n2_cnot2_n1982 (1);
  n1986_o <= gen1_n2_cnot2_n1982 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1987_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1988_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2589_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2590_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2591_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1989_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1990_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1991_o <= n1989_o & n1990_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1992_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1994 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1993_o,
    o => gen1_n3_ccnot1_o);
  n1997_o <= gen1_n3_ccnot1_n1994 (2);
  n1998_o <= gen1_n3_ccnot1_n1994 (1);
  n1999_o <= gen1_n3_ccnot1_n1994 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2000_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2001_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2002_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n2004 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n2003_o,
    o => gen1_n3_cnot1_o);
  n2007_o <= gen1_n3_cnot1_n2004 (1);
  n2008_o <= gen1_n3_cnot1_n2004 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2009_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2010_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2011_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2012_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2013_o <= n2011_o & n2012_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2014_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n2016 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n2015_o,
    o => gen1_n3_ccnot2_o);
  n2019_o <= gen1_n3_ccnot2_n2016 (2);
  n2020_o <= gen1_n3_ccnot2_n2016 (1);
  n2021_o <= gen1_n3_ccnot2_n2016 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2022_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2023_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2024_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2025_o <= n2023_o & n2024_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n2026 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n2025_o,
    o => gen1_n3_cnot2_o);
  n2029_o <= gen1_n3_cnot2_n2026 (1);
  n2030_o <= gen1_n3_cnot2_n2026 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2031_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2032_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2592_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2593_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2594_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2033_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2034_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2035_o <= n2033_o & n2034_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2036_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n2038 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n2037_o,
    o => gen1_n4_ccnot1_o);
  n2041_o <= gen1_n4_ccnot1_n2038 (2);
  n2042_o <= gen1_n4_ccnot1_n2038 (1);
  n2043_o <= gen1_n4_ccnot1_n2038 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2044_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2045_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2046_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n2048 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n2047_o,
    o => gen1_n4_cnot1_o);
  n2051_o <= gen1_n4_cnot1_n2048 (1);
  n2052_o <= gen1_n4_cnot1_n2048 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2053_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2054_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2055_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2056_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2057_o <= n2055_o & n2056_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2058_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2059_o <= n2057_o & n2058_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n2060 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n2059_o,
    o => gen1_n4_ccnot2_o);
  n2063_o <= gen1_n4_ccnot2_n2060 (2);
  n2064_o <= gen1_n4_ccnot2_n2060 (1);
  n2065_o <= gen1_n4_ccnot2_n2060 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2066_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2067_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2068_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2069_o <= n2067_o & n2068_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n2070 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n2069_o,
    o => gen1_n4_cnot2_o);
  n2073_o <= gen1_n4_cnot2_n2070 (1);
  n2074_o <= gen1_n4_cnot2_n2070 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2075_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2076_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2595_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2596_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2597_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2077_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2078_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2079_o <= n2077_o & n2078_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2080_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n2082 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n2081_o,
    o => gen1_n5_ccnot1_o);
  n2085_o <= gen1_n5_ccnot1_n2082 (2);
  n2086_o <= gen1_n5_ccnot1_n2082 (1);
  n2087_o <= gen1_n5_ccnot1_n2082 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2088_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2089_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2090_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2091_o <= n2089_o & n2090_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n2092 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n2091_o,
    o => gen1_n5_cnot1_o);
  n2095_o <= gen1_n5_cnot1_n2092 (1);
  n2096_o <= gen1_n5_cnot1_n2092 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2097_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2098_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2099_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2100_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2102_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n2104 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n2103_o,
    o => gen1_n5_ccnot2_o);
  n2107_o <= gen1_n5_ccnot2_n2104 (2);
  n2108_o <= gen1_n5_ccnot2_n2104 (1);
  n2109_o <= gen1_n5_ccnot2_n2104 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2110_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2111_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2112_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2113_o <= n2111_o & n2112_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n2114 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n2113_o,
    o => gen1_n5_cnot2_o);
  n2117_o <= gen1_n5_cnot2_n2114 (1);
  n2118_o <= gen1_n5_cnot2_n2114 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2119_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2120_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2598_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2599_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2600_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2121_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2122_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2123_o <= n2121_o & n2122_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2124_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2126 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2125_o,
    o => gen1_n6_ccnot1_o);
  n2129_o <= gen1_n6_ccnot1_n2126 (2);
  n2130_o <= gen1_n6_ccnot1_n2126 (1);
  n2131_o <= gen1_n6_ccnot1_n2126 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2132_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2133_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2134_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2136 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2135_o,
    o => gen1_n6_cnot1_o);
  n2139_o <= gen1_n6_cnot1_n2136 (1);
  n2140_o <= gen1_n6_cnot1_n2136 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2141_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2142_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2143_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2144_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2145_o <= n2143_o & n2144_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2146_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2148 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2147_o,
    o => gen1_n6_ccnot2_o);
  n2151_o <= gen1_n6_ccnot2_n2148 (2);
  n2152_o <= gen1_n6_ccnot2_n2148 (1);
  n2153_o <= gen1_n6_ccnot2_n2148 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2154_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2155_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2156_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2157_o <= n2155_o & n2156_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2158 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2157_o,
    o => gen1_n6_cnot2_o);
  n2161_o <= gen1_n6_cnot2_n2158 (1);
  n2162_o <= gen1_n6_cnot2_n2158 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2163_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2164_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2601_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2602_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2603_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2165_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2166_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2167_o <= n2165_o & n2166_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2168_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2170 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2169_o,
    o => gen1_n7_ccnot1_o);
  n2173_o <= gen1_n7_ccnot1_n2170 (2);
  n2174_o <= gen1_n7_ccnot1_n2170 (1);
  n2175_o <= gen1_n7_ccnot1_n2170 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2176_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2177_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2178_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2179_o <= n2177_o & n2178_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2180 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2179_o,
    o => gen1_n7_cnot1_o);
  n2183_o <= gen1_n7_cnot1_n2180 (1);
  n2184_o <= gen1_n7_cnot1_n2180 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2185_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2186_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2187_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2188_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2190_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2192 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2191_o,
    o => gen1_n7_ccnot2_o);
  n2195_o <= gen1_n7_ccnot2_n2192 (2);
  n2196_o <= gen1_n7_ccnot2_n2192 (1);
  n2197_o <= gen1_n7_ccnot2_n2192 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2198_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2199_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2200_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2201_o <= n2199_o & n2200_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2202 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2201_o,
    o => gen1_n7_cnot2_o);
  n2205_o <= gen1_n7_cnot2_n2202 (1);
  n2206_o <= gen1_n7_cnot2_n2202 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2207_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2208_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2604_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2605_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2606_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2209_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2210_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2211_o <= n2209_o & n2210_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2212_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2214 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2213_o,
    o => gen1_n8_ccnot1_o);
  n2217_o <= gen1_n8_ccnot1_n2214 (2);
  n2218_o <= gen1_n8_ccnot1_n2214 (1);
  n2219_o <= gen1_n8_ccnot1_n2214 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2220_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2221_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2222_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2223_o <= n2221_o & n2222_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2224 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2223_o,
    o => gen1_n8_cnot1_o);
  n2227_o <= gen1_n8_cnot1_n2224 (1);
  n2228_o <= gen1_n8_cnot1_n2224 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2229_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2230_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2231_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2232_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2233_o <= n2231_o & n2232_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2234_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2236 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2235_o,
    o => gen1_n8_ccnot2_o);
  n2239_o <= gen1_n8_ccnot2_n2236 (2);
  n2240_o <= gen1_n8_ccnot2_n2236 (1);
  n2241_o <= gen1_n8_ccnot2_n2236 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2242_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2243_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2244_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2245_o <= n2243_o & n2244_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2246 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2245_o,
    o => gen1_n8_cnot2_o);
  n2249_o <= gen1_n8_cnot2_n2246 (1);
  n2250_o <= gen1_n8_cnot2_n2246 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2251_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2252_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2607_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2608_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2609_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2253_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2254_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2255_o <= n2253_o & n2254_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2256_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2258 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2257_o,
    o => gen1_n9_ccnot1_o);
  n2261_o <= gen1_n9_ccnot1_n2258 (2);
  n2262_o <= gen1_n9_ccnot1_n2258 (1);
  n2263_o <= gen1_n9_ccnot1_n2258 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2264_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2265_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2266_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2268 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2267_o,
    o => gen1_n9_cnot1_o);
  n2271_o <= gen1_n9_cnot1_n2268 (1);
  n2272_o <= gen1_n9_cnot1_n2268 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2273_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2274_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2275_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2276_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2277_o <= n2275_o & n2276_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2278_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2279_o <= n2277_o & n2278_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2280 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2279_o,
    o => gen1_n9_ccnot2_o);
  n2283_o <= gen1_n9_ccnot2_n2280 (2);
  n2284_o <= gen1_n9_ccnot2_n2280 (1);
  n2285_o <= gen1_n9_ccnot2_n2280 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2286_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2287_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2288_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2290 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2289_o,
    o => gen1_n9_cnot2_o);
  n2293_o <= gen1_n9_cnot2_n2290 (1);
  n2294_o <= gen1_n9_cnot2_n2290 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2295_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2296_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2610_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2611_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2612_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2297_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2298_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2300_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2301_o <= n2299_o & n2300_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2302 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2301_o,
    o => gen1_n10_ccnot1_o);
  n2305_o <= gen1_n10_ccnot1_n2302 (2);
  n2306_o <= gen1_n10_ccnot1_n2302 (1);
  n2307_o <= gen1_n10_ccnot1_n2302 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2308_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2309_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2310_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2311_o <= n2309_o & n2310_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2312 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2311_o,
    o => gen1_n10_cnot1_o);
  n2315_o <= gen1_n10_cnot1_n2312 (1);
  n2316_o <= gen1_n10_cnot1_n2312 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2317_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2318_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2319_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2320_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2322_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2324 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2323_o,
    o => gen1_n10_ccnot2_o);
  n2327_o <= gen1_n10_ccnot2_n2324 (2);
  n2328_o <= gen1_n10_ccnot2_n2324 (1);
  n2329_o <= gen1_n10_ccnot2_n2324 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2330_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2331_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2332_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2334 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2333_o,
    o => gen1_n10_cnot2_o);
  n2337_o <= gen1_n10_cnot2_n2334 (1);
  n2338_o <= gen1_n10_cnot2_n2334 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2339_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2340_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2613_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2614_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2615_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2341_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2342_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2343_o <= n2341_o & n2342_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2344_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2346 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2345_o,
    o => gen1_n11_ccnot1_o);
  n2349_o <= gen1_n11_ccnot1_n2346 (2);
  n2350_o <= gen1_n11_ccnot1_n2346 (1);
  n2351_o <= gen1_n11_ccnot1_n2346 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2352_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2353_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2354_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2355_o <= n2353_o & n2354_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2356 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2355_o,
    o => gen1_n11_cnot1_o);
  n2359_o <= gen1_n11_cnot1_n2356 (1);
  n2360_o <= gen1_n11_cnot1_n2356 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2361_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2362_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2363_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2364_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2366_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2367_o <= n2365_o & n2366_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2368 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2367_o,
    o => gen1_n11_ccnot2_o);
  n2371_o <= gen1_n11_ccnot2_n2368 (2);
  n2372_o <= gen1_n11_ccnot2_n2368 (1);
  n2373_o <= gen1_n11_ccnot2_n2368 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2374_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2375_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2376_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2378 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2377_o,
    o => gen1_n11_cnot2_o);
  n2381_o <= gen1_n11_cnot2_n2378 (1);
  n2382_o <= gen1_n11_cnot2_n2378 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2383_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2384_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2616_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2617_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2618_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2385_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2386_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2387_o <= n2385_o & n2386_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2388_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2390 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2389_o,
    o => gen1_n12_ccnot1_o);
  n2393_o <= gen1_n12_ccnot1_n2390 (2);
  n2394_o <= gen1_n12_ccnot1_n2390 (1);
  n2395_o <= gen1_n12_ccnot1_n2390 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2396_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2397_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2398_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2400 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2399_o,
    o => gen1_n12_cnot1_o);
  n2403_o <= gen1_n12_cnot1_n2400 (1);
  n2404_o <= gen1_n12_cnot1_n2400 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2405_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2406_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2407_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2408_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2410_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2411_o <= n2409_o & n2410_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2412 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2411_o,
    o => gen1_n12_ccnot2_o);
  n2415_o <= gen1_n12_ccnot2_n2412 (2);
  n2416_o <= gen1_n12_ccnot2_n2412 (1);
  n2417_o <= gen1_n12_ccnot2_n2412 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2418_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2419_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2420_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2422 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2421_o,
    o => gen1_n12_cnot2_o);
  n2425_o <= gen1_n12_cnot2_n2422 (1);
  n2426_o <= gen1_n12_cnot2_n2422 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2427_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2428_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2619_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2620_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2621_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2429_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2430_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2431_o <= n2429_o & n2430_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2432_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2434 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2433_o,
    o => gen1_n13_ccnot1_o);
  n2437_o <= gen1_n13_ccnot1_n2434 (2);
  n2438_o <= gen1_n13_ccnot1_n2434 (1);
  n2439_o <= gen1_n13_ccnot1_n2434 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2440_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2441_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2442_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2443_o <= n2441_o & n2442_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2444 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2443_o,
    o => gen1_n13_cnot1_o);
  n2447_o <= gen1_n13_cnot1_n2444 (1);
  n2448_o <= gen1_n13_cnot1_n2444 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2449_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2450_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2451_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2452_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2454_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2455_o <= n2453_o & n2454_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2456 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2455_o,
    o => gen1_n13_ccnot2_o);
  n2459_o <= gen1_n13_ccnot2_n2456 (2);
  n2460_o <= gen1_n13_ccnot2_n2456 (1);
  n2461_o <= gen1_n13_ccnot2_n2456 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2462_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2463_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2464_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2466 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2465_o,
    o => gen1_n13_cnot2_o);
  n2469_o <= gen1_n13_cnot2_n2466 (1);
  n2470_o <= gen1_n13_cnot2_n2466 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2471_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2472_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2622_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2623_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2624_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2473_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2474_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2475_o <= n2473_o & n2474_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2476_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2478 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2477_o,
    o => gen1_n14_ccnot1_o);
  n2481_o <= gen1_n14_ccnot1_n2478 (2);
  n2482_o <= gen1_n14_ccnot1_n2478 (1);
  n2483_o <= gen1_n14_ccnot1_n2478 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2484_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2485_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2486_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2487_o <= n2485_o & n2486_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2488 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2487_o,
    o => gen1_n14_cnot1_o);
  n2491_o <= gen1_n14_cnot1_n2488 (1);
  n2492_o <= gen1_n14_cnot1_n2488 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2493_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2494_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2495_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2496_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2498_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2499_o <= n2497_o & n2498_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2500 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2499_o,
    o => gen1_n14_ccnot2_o);
  n2503_o <= gen1_n14_ccnot2_n2500 (2);
  n2504_o <= gen1_n14_ccnot2_n2500 (1);
  n2505_o <= gen1_n14_ccnot2_n2500 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2506_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2507_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2508_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2510 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2509_o,
    o => gen1_n14_cnot2_o);
  n2513_o <= gen1_n14_cnot2_n2510 (1);
  n2514_o <= gen1_n14_cnot2_n2510 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2515_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2516_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2625_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2626_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2627_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2517_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2518_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2519_o <= n2517_o & n2518_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2520_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2521_o <= n2519_o & n2520_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2522 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2521_o,
    o => gen1_n15_ccnot1_o);
  n2525_o <= gen1_n15_ccnot1_n2522 (2);
  n2526_o <= gen1_n15_ccnot1_n2522 (1);
  n2527_o <= gen1_n15_ccnot1_n2522 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2528_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2529_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2530_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2531_o <= n2529_o & n2530_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2532 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2531_o,
    o => gen1_n15_cnot1_o);
  n2535_o <= gen1_n15_cnot1_n2532 (1);
  n2536_o <= gen1_n15_cnot1_n2532 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2537_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2538_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2539_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2540_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2542_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2543_o <= n2541_o & n2542_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2544 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2543_o,
    o => gen1_n15_ccnot2_o);
  n2547_o <= gen1_n15_ccnot2_n2544 (2);
  n2548_o <= gen1_n15_ccnot2_n2544 (1);
  n2549_o <= gen1_n15_ccnot2_n2544 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2550_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2551_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2552_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2554 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2553_o,
    o => gen1_n15_cnot2_o);
  n2557_o <= gen1_n15_cnot2_n2554 (1);
  n2558_o <= gen1_n15_cnot2_n2554 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2559_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2560_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2561_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2562_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2563_o <= n2561_o & n2562_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2564 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2563_o,
    o => cnoteb_o);
  n2567_o <= cnoteb_n2564 (1);
  n2568_o <= cnoteb_n2564 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2569_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2570_o <= n2569_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2571 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2570_o,
    o => cnotea_o);
  n2574_o <= cnotea_n2571 (1);
  n2575_o <= cnotea_n2571 (0);
  n2576_o <= n2574_o & a_s;
  n2577_o <= n2567_o & b_s;
  n2578_o <= n2575_o & s_s;
  n2579_o <= n2557_o & n2513_o & n2469_o & n2425_o & n2381_o & n2337_o & n2293_o & n2249_o & n2205_o & n2161_o & n2117_o & n2073_o & n2029_o & n1985_o & n1941_o & n1898_o;
  n2580_o <= n2559_o & n2515_o & n2471_o & n2427_o & n2383_o & n2339_o & n2295_o & n2251_o & n2207_o & n2163_o & n2119_o & n2075_o & n2031_o & n1987_o & n1943_o & n1899_o;
  n2581_o <= n2558_o & n2514_o & n2470_o & n2426_o & n2382_o & n2338_o & n2294_o & n2250_o & n2206_o & n2162_o & n2118_o & n2074_o & n2030_o & n1986_o & n1942_o & n1891_o;
  n2582_o <= n2560_o & n2516_o & n2472_o & n2428_o & n2384_o & n2340_o & n2296_o & n2252_o & n2208_o & n2164_o & n2120_o & n2076_o & n2032_o & n1988_o & n1944_o & n1900_o;
  n2583_o <= n1911_o & n1910_o & n1909_o & n1912_o;
  n2584_o <= n1922_o & n1920_o & n1919_o & n1921_o;
  n2585_o <= n1933_o & n1932_o & n1934_o & n1931_o;
  n2586_o <= n1955_o & n1954_o & n1953_o & n1956_o;
  n2587_o <= n1966_o & n1964_o & n1963_o & n1965_o;
  n2588_o <= n1977_o & n1976_o & n1978_o & n1975_o;
  n2589_o <= n1999_o & n1998_o & n1997_o & n2000_o;
  n2590_o <= n2010_o & n2008_o & n2007_o & n2009_o;
  n2591_o <= n2021_o & n2020_o & n2022_o & n2019_o;
  n2592_o <= n2043_o & n2042_o & n2041_o & n2044_o;
  n2593_o <= n2054_o & n2052_o & n2051_o & n2053_o;
  n2594_o <= n2065_o & n2064_o & n2066_o & n2063_o;
  n2595_o <= n2087_o & n2086_o & n2085_o & n2088_o;
  n2596_o <= n2098_o & n2096_o & n2095_o & n2097_o;
  n2597_o <= n2109_o & n2108_o & n2110_o & n2107_o;
  n2598_o <= n2131_o & n2130_o & n2129_o & n2132_o;
  n2599_o <= n2142_o & n2140_o & n2139_o & n2141_o;
  n2600_o <= n2153_o & n2152_o & n2154_o & n2151_o;
  n2601_o <= n2175_o & n2174_o & n2173_o & n2176_o;
  n2602_o <= n2186_o & n2184_o & n2183_o & n2185_o;
  n2603_o <= n2197_o & n2196_o & n2198_o & n2195_o;
  n2604_o <= n2219_o & n2218_o & n2217_o & n2220_o;
  n2605_o <= n2230_o & n2228_o & n2227_o & n2229_o;
  n2606_o <= n2241_o & n2240_o & n2242_o & n2239_o;
  n2607_o <= n2263_o & n2262_o & n2261_o & n2264_o;
  n2608_o <= n2274_o & n2272_o & n2271_o & n2273_o;
  n2609_o <= n2285_o & n2284_o & n2286_o & n2283_o;
  n2610_o <= n2307_o & n2306_o & n2305_o & n2308_o;
  n2611_o <= n2318_o & n2316_o & n2315_o & n2317_o;
  n2612_o <= n2329_o & n2328_o & n2330_o & n2327_o;
  n2613_o <= n2351_o & n2350_o & n2349_o & n2352_o;
  n2614_o <= n2362_o & n2360_o & n2359_o & n2361_o;
  n2615_o <= n2373_o & n2372_o & n2374_o & n2371_o;
  n2616_o <= n2395_o & n2394_o & n2393_o & n2396_o;
  n2617_o <= n2406_o & n2404_o & n2403_o & n2405_o;
  n2618_o <= n2417_o & n2416_o & n2418_o & n2415_o;
  n2619_o <= n2439_o & n2438_o & n2437_o & n2440_o;
  n2620_o <= n2450_o & n2448_o & n2447_o & n2449_o;
  n2621_o <= n2461_o & n2460_o & n2462_o & n2459_o;
  n2622_o <= n2483_o & n2482_o & n2481_o & n2484_o;
  n2623_o <= n2494_o & n2492_o & n2491_o & n2493_o;
  n2624_o <= n2505_o & n2504_o & n2506_o & n2503_o;
  n2625_o <= n2527_o & n2526_o & n2525_o & n2528_o;
  n2626_o <= n2538_o & n2536_o & n2535_o & n2537_o;
  n2627_o <= n2549_o & n2548_o & n2550_o & n2547_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_11 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_11;

architecture rtl of cordic_stage_16_11 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1769_o : std_logic_vector (16 downto 0);
  signal add1_n1770 : std_logic_vector (16 downto 0);
  signal add1_n1771 : std_logic_vector (16 downto 0);
  signal add1_n1772 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1779_o : std_logic;
  signal addsub_n1780 : std_logic;
  signal addsub_n1781 : std_logic_vector (16 downto 0);
  signal addsub_n1782 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1789_o : std_logic;
  signal cnotr1_n1790 : std_logic;
  signal cnotr1_n1791 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1796_o : std_logic;
  signal cnotr2_n1797 : std_logic;
  signal cnotr2_n1798 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1805 : std_logic;
  signal gen0_cnotr3_n1806 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1811_o : std_logic_vector (4 downto 0);
  signal n1812_o : std_logic;
  signal n1813_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1814 : std_logic;
  signal gen0_cnotr4_n1815 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1820_o : std_logic_vector (4 downto 0);
  signal n1821_o : std_logic_vector (10 downto 0);
  signal n1822_o : std_logic_vector (15 downto 0);
  signal n1823_o : std_logic;
  signal gen0_cnotr5_n1824 : std_logic;
  signal gen0_cnotr5_n1825 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1830_o : std_logic_vector (4 downto 0);
  signal n1831_o : std_logic_vector (10 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (13 downto 0);
  signal n1834_o : std_logic_vector (14 downto 0);
  signal add2_n1835 : std_logic_vector (14 downto 0);
  signal add2_n1836 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal cnotr6_n1846 : std_logic;
  signal cnotr6_n1847 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1854 : std_logic;
  signal cnotr7_n1855 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1860_o : std_logic;
  signal alut1_n1861 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1864 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1867_o : std_logic_vector (28 downto 0);
  signal n1868_o : std_logic_vector (14 downto 0);
  signal n1869_o : std_logic_vector (16 downto 0);
  signal n1870_o : std_logic_vector (16 downto 0);
  signal n1871_o : std_logic_vector (16 downto 0);
  signal n1872_o : std_logic_vector (5 downto 0);
begin
  g <= n1867_o;
  a_out <= add2_n1836;
  c_out <= n1868_o;
  x_out <= add1_n1772;
  y_out <= addsub_n1782;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1770; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1869_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1870_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1791; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1771; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1798; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1871_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1872_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1861; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1847; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1835; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1864; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1815; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1834_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1769_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1770 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1771 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1772 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1769_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1779_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1780 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1781 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1782 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1779_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1789_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1790 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1791 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1789_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1796_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1797 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1798 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1796_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1803_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1804_o <= w (28 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1805 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1806 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1803_o,
    i => n1804_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1811_o <= y (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1812_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1813_o <= y_4 (16 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1814 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1815 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1812_o,
    i => n1813_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1820_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1821_o <= y (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1823_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1824 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1825 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1823_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1830_o <= x_1 (15 downto 11);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1831_o <= x_1 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1832_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1833_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1834_o <= n1832_o & n1833_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1835 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1836 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1841_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1842_o <= not n1841_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1843_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1844_o <= not n1843_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1845_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1846 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1847 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1845_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1852_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1853_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1854 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1855 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1852_o,
    i => n1853_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1860_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1861 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1864 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_11 port map (
    i => c_3,
    o => alut2_o);
  n1867_o <= n1831_o & addsub_n1781 & cnotr7_n1854;
  n1868_o <= cnotr7_n1855 & n1860_o;
  n1869_o <= gen0_cnotr5_n1825 & gen0_cnotr5_n1824 & n1830_o;
  n1870_o <= gen0_cnotr3_n1806 & gen0_cnotr3_n1805 & n1811_o;
  n1871_o <= gen0_cnotr4_n1814 & n1822_o;
  n1872_o <= n1844_o & addsub_n1780 & cnotr6_n1846 & n1842_o & cnotr2_n1797 & cnotr1_n1790;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_10 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_10;

architecture rtl of cordic_stage_16_10 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1659_o : std_logic_vector (16 downto 0);
  signal add1_n1660 : std_logic_vector (16 downto 0);
  signal add1_n1661 : std_logic_vector (16 downto 0);
  signal add1_n1662 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1669_o : std_logic;
  signal addsub_n1670 : std_logic;
  signal addsub_n1671 : std_logic_vector (16 downto 0);
  signal addsub_n1672 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1679_o : std_logic;
  signal cnotr1_n1680 : std_logic;
  signal cnotr1_n1681 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1686_o : std_logic;
  signal cnotr2_n1687 : std_logic;
  signal cnotr2_n1688 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1695 : std_logic;
  signal gen0_cnotr3_n1696 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1701_o : std_logic_vector (5 downto 0);
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1704 : std_logic;
  signal gen0_cnotr4_n1705 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1710_o : std_logic_vector (5 downto 0);
  signal n1711_o : std_logic_vector (9 downto 0);
  signal n1712_o : std_logic_vector (15 downto 0);
  signal n1713_o : std_logic;
  signal gen0_cnotr5_n1714 : std_logic;
  signal gen0_cnotr5_n1715 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1720_o : std_logic_vector (5 downto 0);
  signal n1721_o : std_logic_vector (9 downto 0);
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (13 downto 0);
  signal n1724_o : std_logic_vector (14 downto 0);
  signal add2_n1725 : std_logic_vector (14 downto 0);
  signal add2_n1726 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal cnotr6_n1736 : std_logic;
  signal cnotr6_n1737 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1744 : std_logic;
  signal cnotr7_n1745 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1750_o : std_logic;
  signal alut1_n1751 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1754 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1757_o : std_logic_vector (27 downto 0);
  signal n1758_o : std_logic_vector (14 downto 0);
  signal n1759_o : std_logic_vector (16 downto 0);
  signal n1760_o : std_logic_vector (16 downto 0);
  signal n1761_o : std_logic_vector (16 downto 0);
  signal n1762_o : std_logic_vector (5 downto 0);
begin
  g <= n1757_o;
  a_out <= add2_n1726;
  c_out <= n1758_o;
  x_out <= add1_n1662;
  y_out <= addsub_n1672;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1660; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1759_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1760_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1681; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1661; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1688; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1761_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1762_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1751; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1737; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1725; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1754; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1705; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1724_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1659_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1660 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1661 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1662 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1659_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1669_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1670 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1671 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1672 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1669_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1679_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1680 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1681 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1679_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1686_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1687 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1688 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1686_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1693_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1694_o <= w (27 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1695 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1696 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1693_o,
    i => n1694_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1701_o <= y (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1702_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1703_o <= y_4 (16 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1704 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1705 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1702_o,
    i => n1703_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1710_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1711_o <= y (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1712_o <= n1710_o & n1711_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1713_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1714 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1715 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1713_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1720_o <= x_1 (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1721_o <= x_1 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1722_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1723_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1725 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1726 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1731_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1732_o <= not n1731_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1733_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1734_o <= not n1733_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1735_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1736 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1737 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1735_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1742_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1743_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1744 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1745 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1742_o,
    i => n1743_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1750_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1751 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1754 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_10 port map (
    i => c_3,
    o => alut2_o);
  n1757_o <= n1721_o & addsub_n1671 & cnotr7_n1744;
  n1758_o <= cnotr7_n1745 & n1750_o;
  n1759_o <= gen0_cnotr5_n1715 & gen0_cnotr5_n1714 & n1720_o;
  n1760_o <= gen0_cnotr3_n1696 & gen0_cnotr3_n1695 & n1701_o;
  n1761_o <= gen0_cnotr4_n1704 & n1712_o;
  n1762_o <= n1734_o & addsub_n1670 & cnotr6_n1736 & n1732_o & cnotr2_n1687 & cnotr1_n1680;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_9 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_9;

architecture rtl of cordic_stage_16_9 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1549_o : std_logic_vector (16 downto 0);
  signal add1_n1550 : std_logic_vector (16 downto 0);
  signal add1_n1551 : std_logic_vector (16 downto 0);
  signal add1_n1552 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1559_o : std_logic;
  signal addsub_n1560 : std_logic;
  signal addsub_n1561 : std_logic_vector (16 downto 0);
  signal addsub_n1562 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1569_o : std_logic;
  signal cnotr1_n1570 : std_logic;
  signal cnotr1_n1571 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1576_o : std_logic;
  signal cnotr2_n1577 : std_logic;
  signal cnotr2_n1578 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1583_o : std_logic;
  signal n1584_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1585 : std_logic;
  signal gen0_cnotr3_n1586 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1591_o : std_logic_vector (6 downto 0);
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1594 : std_logic;
  signal gen0_cnotr4_n1595 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1600_o : std_logic_vector (6 downto 0);
  signal n1601_o : std_logic_vector (8 downto 0);
  signal n1602_o : std_logic_vector (15 downto 0);
  signal n1603_o : std_logic;
  signal gen0_cnotr5_n1604 : std_logic;
  signal gen0_cnotr5_n1605 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1610_o : std_logic_vector (6 downto 0);
  signal n1611_o : std_logic_vector (8 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic_vector (13 downto 0);
  signal n1614_o : std_logic_vector (14 downto 0);
  signal add2_n1615 : std_logic_vector (14 downto 0);
  signal add2_n1616 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal cnotr6_n1626 : std_logic;
  signal cnotr6_n1627 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1634 : std_logic;
  signal cnotr7_n1635 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1640_o : std_logic;
  signal alut1_n1641 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1644 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1647_o : std_logic_vector (26 downto 0);
  signal n1648_o : std_logic_vector (14 downto 0);
  signal n1649_o : std_logic_vector (16 downto 0);
  signal n1650_o : std_logic_vector (16 downto 0);
  signal n1651_o : std_logic_vector (16 downto 0);
  signal n1652_o : std_logic_vector (5 downto 0);
begin
  g <= n1647_o;
  a_out <= add2_n1616;
  c_out <= n1648_o;
  x_out <= add1_n1552;
  y_out <= addsub_n1562;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1550; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1649_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1650_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1571; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1551; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1578; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1651_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1652_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1641; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1627; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1615; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1644; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1595; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1614_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1549_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1550 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1551 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1552 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1549_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1559_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1560 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1561 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1562 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1559_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1569_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1570 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1571 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1569_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1576_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1577 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1578 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1576_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1583_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1584_o <= w (26 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1585 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1586 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1583_o,
    i => n1584_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1591_o <= y (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1592_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1593_o <= y_4 (16 downto 8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1594 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1595 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1592_o,
    i => n1593_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1600_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1601_o <= y (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1602_o <= n1600_o & n1601_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1603_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1604 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1605 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1603_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1610_o <= x_1 (15 downto 9);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1611_o <= x_1 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1612_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1613_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1615 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1616 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1621_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1622_o <= not n1621_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1623_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1624_o <= not n1623_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1625_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1626 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1627 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1625_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1632_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1633_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1634 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1635 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1632_o,
    i => n1633_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1640_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1641 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1644 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_9 port map (
    i => c_3,
    o => alut2_o);
  n1647_o <= n1611_o & addsub_n1561 & cnotr7_n1634;
  n1648_o <= cnotr7_n1635 & n1640_o;
  n1649_o <= gen0_cnotr5_n1605 & gen0_cnotr5_n1604 & n1610_o;
  n1650_o <= gen0_cnotr3_n1586 & gen0_cnotr3_n1585 & n1591_o;
  n1651_o <= gen0_cnotr4_n1594 & n1602_o;
  n1652_o <= n1624_o & addsub_n1560 & cnotr6_n1626 & n1622_o & cnotr2_n1577 & cnotr1_n1570;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_8 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_8;

architecture rtl of cordic_stage_16_8 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1439_o : std_logic_vector (16 downto 0);
  signal add1_n1440 : std_logic_vector (16 downto 0);
  signal add1_n1441 : std_logic_vector (16 downto 0);
  signal add1_n1442 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1449_o : std_logic;
  signal addsub_n1450 : std_logic;
  signal addsub_n1451 : std_logic_vector (16 downto 0);
  signal addsub_n1452 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1459_o : std_logic;
  signal cnotr1_n1460 : std_logic;
  signal cnotr1_n1461 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1466_o : std_logic;
  signal cnotr2_n1467 : std_logic;
  signal cnotr2_n1468 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1475 : std_logic;
  signal gen0_cnotr3_n1476 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1481_o : std_logic_vector (7 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1484 : std_logic;
  signal gen0_cnotr4_n1485 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1490_o : std_logic_vector (7 downto 0);
  signal n1491_o : std_logic_vector (7 downto 0);
  signal n1492_o : std_logic_vector (15 downto 0);
  signal n1493_o : std_logic;
  signal gen0_cnotr5_n1494 : std_logic;
  signal gen0_cnotr5_n1495 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1500_o : std_logic_vector (7 downto 0);
  signal n1501_o : std_logic_vector (7 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (13 downto 0);
  signal n1504_o : std_logic_vector (14 downto 0);
  signal add2_n1505 : std_logic_vector (14 downto 0);
  signal add2_n1506 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal cnotr6_n1516 : std_logic;
  signal cnotr6_n1517 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1524 : std_logic;
  signal cnotr7_n1525 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1530_o : std_logic;
  signal alut1_n1531 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1534 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1537_o : std_logic_vector (25 downto 0);
  signal n1538_o : std_logic_vector (14 downto 0);
  signal n1539_o : std_logic_vector (16 downto 0);
  signal n1540_o : std_logic_vector (16 downto 0);
  signal n1541_o : std_logic_vector (16 downto 0);
  signal n1542_o : std_logic_vector (5 downto 0);
begin
  g <= n1537_o;
  a_out <= add2_n1506;
  c_out <= n1538_o;
  x_out <= add1_n1442;
  y_out <= addsub_n1452;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1440; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1539_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1540_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1461; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1441; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1468; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1541_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1542_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1531; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1517; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1505; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1534; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1485; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1504_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1439_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1440 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1441 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1442 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1439_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1449_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1450 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1451 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1452 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1449_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1459_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1460 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1461 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1459_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1466_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1467 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1468 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1466_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1473_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1474_o <= w (25 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1475 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1476 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1473_o,
    i => n1474_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1481_o <= y (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1482_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1483_o <= y_4 (16 downto 9);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1484 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1485 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1482_o,
    i => n1483_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1490_o <= y_4 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1491_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1493_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1494 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1495 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1493_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1500_o <= x_1 (15 downto 8);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1501_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1502_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1503_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1505 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1506 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1511_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1512_o <= not n1511_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1513_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1514_o <= not n1513_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1515_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1516 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1517 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1515_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1522_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1523_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1524 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1525 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1522_o,
    i => n1523_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1530_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1531 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1534 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_8 port map (
    i => c_3,
    o => alut2_o);
  n1537_o <= n1501_o & addsub_n1451 & cnotr7_n1524;
  n1538_o <= cnotr7_n1525 & n1530_o;
  n1539_o <= gen0_cnotr5_n1495 & gen0_cnotr5_n1494 & n1500_o;
  n1540_o <= gen0_cnotr3_n1476 & gen0_cnotr3_n1475 & n1481_o;
  n1541_o <= gen0_cnotr4_n1484 & n1492_o;
  n1542_o <= n1514_o & addsub_n1450 & cnotr6_n1516 & n1512_o & cnotr2_n1467 & cnotr1_n1460;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_7 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_7;

architecture rtl of cordic_stage_16_7 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1329_o : std_logic_vector (16 downto 0);
  signal add1_n1330 : std_logic_vector (16 downto 0);
  signal add1_n1331 : std_logic_vector (16 downto 0);
  signal add1_n1332 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1339_o : std_logic;
  signal addsub_n1340 : std_logic;
  signal addsub_n1341 : std_logic_vector (16 downto 0);
  signal addsub_n1342 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1349_o : std_logic;
  signal cnotr1_n1350 : std_logic;
  signal cnotr1_n1351 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1356_o : std_logic;
  signal cnotr2_n1357 : std_logic;
  signal cnotr2_n1358 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1365 : std_logic;
  signal gen0_cnotr3_n1366 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1371_o : std_logic_vector (8 downto 0);
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1374 : std_logic;
  signal gen0_cnotr4_n1375 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1380_o : std_logic_vector (8 downto 0);
  signal n1381_o : std_logic_vector (6 downto 0);
  signal n1382_o : std_logic_vector (15 downto 0);
  signal n1383_o : std_logic;
  signal gen0_cnotr5_n1384 : std_logic;
  signal gen0_cnotr5_n1385 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1390_o : std_logic_vector (8 downto 0);
  signal n1391_o : std_logic_vector (6 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (13 downto 0);
  signal n1394_o : std_logic_vector (14 downto 0);
  signal add2_n1395 : std_logic_vector (14 downto 0);
  signal add2_n1396 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal cnotr6_n1406 : std_logic;
  signal cnotr6_n1407 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1414 : std_logic;
  signal cnotr7_n1415 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1420_o : std_logic;
  signal alut1_n1421 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1424 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1427_o : std_logic_vector (24 downto 0);
  signal n1428_o : std_logic_vector (14 downto 0);
  signal n1429_o : std_logic_vector (16 downto 0);
  signal n1430_o : std_logic_vector (16 downto 0);
  signal n1431_o : std_logic_vector (16 downto 0);
  signal n1432_o : std_logic_vector (5 downto 0);
begin
  g <= n1427_o;
  a_out <= add2_n1396;
  c_out <= n1428_o;
  x_out <= add1_n1332;
  y_out <= addsub_n1342;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1330; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1429_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1430_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1358; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1431_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1432_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1421; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1407; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1395; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1424; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1375; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1394_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1329_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1330 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1331 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1332 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1329_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1339_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1340 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1341 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1342 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1339_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1349_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1350 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1351 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1349_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1356_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1357 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1358 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1356_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1363_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1364_o <= w (24 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1365 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1366 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1363_o,
    i => n1364_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1371_o <= y (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1372_o <= y_4 (9);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1373_o <= y_4 (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1374 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1375 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1372_o,
    i => n1373_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1380_o <= y_4 (8 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1381_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1382_o <= n1380_o & n1381_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1383_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1384 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1385 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1383_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1390_o <= x_1 (15 downto 7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1391_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1392_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1393_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1395 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1396 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1401_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1402_o <= not n1401_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1403_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1404_o <= not n1403_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1405_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1406 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1407 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1405_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1412_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1413_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1414 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1415 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1412_o,
    i => n1413_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1420_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1421 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1424 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_7 port map (
    i => c_3,
    o => alut2_o);
  n1427_o <= n1391_o & addsub_n1341 & cnotr7_n1414;
  n1428_o <= cnotr7_n1415 & n1420_o;
  n1429_o <= gen0_cnotr5_n1385 & gen0_cnotr5_n1384 & n1390_o;
  n1430_o <= gen0_cnotr3_n1366 & gen0_cnotr3_n1365 & n1371_o;
  n1431_o <= gen0_cnotr4_n1374 & n1382_o;
  n1432_o <= n1404_o & addsub_n1340 & cnotr6_n1406 & n1402_o & cnotr2_n1357 & cnotr1_n1350;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_6 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_6;

architecture rtl of cordic_stage_16_6 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1219_o : std_logic_vector (16 downto 0);
  signal add1_n1220 : std_logic_vector (16 downto 0);
  signal add1_n1221 : std_logic_vector (16 downto 0);
  signal add1_n1222 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1229_o : std_logic;
  signal addsub_n1230 : std_logic;
  signal addsub_n1231 : std_logic_vector (16 downto 0);
  signal addsub_n1232 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1239_o : std_logic;
  signal cnotr1_n1240 : std_logic;
  signal cnotr1_n1241 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1246_o : std_logic;
  signal cnotr2_n1247 : std_logic;
  signal cnotr2_n1248 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1255 : std_logic;
  signal gen0_cnotr3_n1256 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1261_o : std_logic_vector (9 downto 0);
  signal n1262_o : std_logic;
  signal n1263_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1264 : std_logic;
  signal gen0_cnotr4_n1265 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1270_o : std_logic_vector (9 downto 0);
  signal n1271_o : std_logic_vector (5 downto 0);
  signal n1272_o : std_logic_vector (15 downto 0);
  signal n1273_o : std_logic;
  signal gen0_cnotr5_n1274 : std_logic;
  signal gen0_cnotr5_n1275 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1280_o : std_logic_vector (9 downto 0);
  signal n1281_o : std_logic_vector (5 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (13 downto 0);
  signal n1284_o : std_logic_vector (14 downto 0);
  signal add2_n1285 : std_logic_vector (14 downto 0);
  signal add2_n1286 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal cnotr6_n1296 : std_logic;
  signal cnotr6_n1297 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1304 : std_logic;
  signal cnotr7_n1305 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1310_o : std_logic;
  signal alut1_n1311 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1314 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1317_o : std_logic_vector (23 downto 0);
  signal n1318_o : std_logic_vector (14 downto 0);
  signal n1319_o : std_logic_vector (16 downto 0);
  signal n1320_o : std_logic_vector (16 downto 0);
  signal n1321_o : std_logic_vector (16 downto 0);
  signal n1322_o : std_logic_vector (5 downto 0);
begin
  g <= n1317_o;
  a_out <= add2_n1286;
  c_out <= n1318_o;
  x_out <= add1_n1222;
  y_out <= addsub_n1232;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1220; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1319_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1320_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1241; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1221; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1248; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1321_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1322_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1311; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1297; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1285; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1314; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1265; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1284_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1219_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1220 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1221 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1222 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1219_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1229_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1230 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1231 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1232 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1229_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1239_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1240 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1241 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1239_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1246_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1247 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1248 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1246_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1253_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1254_o <= w (23 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1255 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1256 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1253_o,
    i => n1254_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1261_o <= y (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1262_o <= y_4 (10);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1263_o <= y_4 (16 downto 11);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1264 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1265 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1262_o,
    i => n1263_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1270_o <= y_4 (9 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1271_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1273_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1274 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1275 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1273_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1280_o <= x_1 (15 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1281_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1282_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1283_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1284_o <= n1282_o & n1283_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1285 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1286 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1291_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1292_o <= not n1291_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1293_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1294_o <= not n1293_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1295_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1296 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1297 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1295_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1302_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1303_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1304 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1305 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1302_o,
    i => n1303_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1310_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1311 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1314 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_6 port map (
    i => c_3,
    o => alut2_o);
  n1317_o <= n1281_o & addsub_n1231 & cnotr7_n1304;
  n1318_o <= cnotr7_n1305 & n1310_o;
  n1319_o <= gen0_cnotr5_n1275 & gen0_cnotr5_n1274 & n1280_o;
  n1320_o <= gen0_cnotr3_n1256 & gen0_cnotr3_n1255 & n1261_o;
  n1321_o <= gen0_cnotr4_n1264 & n1272_o;
  n1322_o <= n1294_o & addsub_n1230 & cnotr6_n1296 & n1292_o & cnotr2_n1247 & cnotr1_n1240;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_5 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_5;

architecture rtl of cordic_stage_16_5 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n1109_o : std_logic_vector (16 downto 0);
  signal add1_n1110 : std_logic_vector (16 downto 0);
  signal add1_n1111 : std_logic_vector (16 downto 0);
  signal add1_n1112 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1119_o : std_logic;
  signal addsub_n1120 : std_logic;
  signal addsub_n1121 : std_logic_vector (16 downto 0);
  signal addsub_n1122 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1129_o : std_logic;
  signal cnotr1_n1130 : std_logic;
  signal cnotr1_n1131 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1136_o : std_logic;
  signal cnotr2_n1137 : std_logic;
  signal cnotr2_n1138 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n1145 : std_logic;
  signal gen0_cnotr3_n1146 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n1151_o : std_logic_vector (10 downto 0);
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n1154 : std_logic;
  signal gen0_cnotr4_n1155 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n1160_o : std_logic_vector (10 downto 0);
  signal n1161_o : std_logic_vector (4 downto 0);
  signal n1162_o : std_logic_vector (15 downto 0);
  signal n1163_o : std_logic;
  signal gen0_cnotr5_n1164 : std_logic;
  signal gen0_cnotr5_n1165 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n1170_o : std_logic_vector (10 downto 0);
  signal n1171_o : std_logic_vector (4 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (13 downto 0);
  signal n1174_o : std_logic_vector (14 downto 0);
  signal add2_n1175 : std_logic_vector (14 downto 0);
  signal add2_n1176 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal cnotr6_n1186 : std_logic;
  signal cnotr6_n1187 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1194 : std_logic;
  signal cnotr7_n1195 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1200_o : std_logic;
  signal alut1_n1201 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1204 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1207_o : std_logic_vector (22 downto 0);
  signal n1208_o : std_logic_vector (14 downto 0);
  signal n1209_o : std_logic_vector (16 downto 0);
  signal n1210_o : std_logic_vector (16 downto 0);
  signal n1211_o : std_logic_vector (16 downto 0);
  signal n1212_o : std_logic_vector (5 downto 0);
begin
  g <= n1207_o;
  a_out <= add2_n1176;
  c_out <= n1208_o;
  x_out <= add1_n1112;
  y_out <= addsub_n1122;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1110; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1209_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1210_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1131; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1111; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1138; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1211_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1212_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1201; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1187; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1175; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1204; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1155; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1174_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1109_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1110 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1111 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1112 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n1109_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1119_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1120 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1121 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1122 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1119_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1129_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1130 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1131 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1129_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1136_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1137 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1138 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1136_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1143_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1144_o <= w (22 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1145 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1146 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n1143_o,
    i => n1144_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1151_o <= y (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1152_o <= y_4 (11);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1153_o <= y_4 (16 downto 12);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1154 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1155 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n1152_o,
    i => n1153_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1160_o <= y_4 (10 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1161_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1162_o <= n1160_o & n1161_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1163_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1164 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1165 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n1163_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1170_o <= x_1 (15 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1171_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1172_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1173_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1175 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1176 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1181_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1182_o <= not n1181_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1183_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1184_o <= not n1183_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1185_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1186 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1187 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1185_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1192_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1193_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1194 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1195 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1192_o,
    i => n1193_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1200_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1201 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1204 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_5 port map (
    i => c_3,
    o => alut2_o);
  n1207_o <= n1171_o & addsub_n1121 & cnotr7_n1194;
  n1208_o <= cnotr7_n1195 & n1200_o;
  n1209_o <= gen0_cnotr5_n1165 & gen0_cnotr5_n1164 & n1170_o;
  n1210_o <= gen0_cnotr3_n1146 & gen0_cnotr3_n1145 & n1151_o;
  n1211_o <= gen0_cnotr4_n1154 & n1162_o;
  n1212_o <= n1184_o & addsub_n1120 & cnotr6_n1186 & n1182_o & cnotr2_n1137 & cnotr1_n1130;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_4 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_4;

architecture rtl of cordic_stage_16_4 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n999_o : std_logic_vector (16 downto 0);
  signal add1_n1000 : std_logic_vector (16 downto 0);
  signal add1_n1001 : std_logic_vector (16 downto 0);
  signal add1_n1002 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n1009_o : std_logic;
  signal addsub_n1010 : std_logic;
  signal addsub_n1011 : std_logic_vector (16 downto 0);
  signal addsub_n1012 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n1019_o : std_logic;
  signal cnotr1_n1020 : std_logic;
  signal cnotr1_n1021 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n1026_o : std_logic;
  signal cnotr2_n1027 : std_logic;
  signal cnotr2_n1028 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n1035 : std_logic;
  signal gen0_cnotr3_n1036 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n1041_o : std_logic_vector (11 downto 0);
  signal n1042_o : std_logic;
  signal n1043_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n1044 : std_logic;
  signal gen0_cnotr4_n1045 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n1050_o : std_logic_vector (11 downto 0);
  signal n1051_o : std_logic_vector (3 downto 0);
  signal n1052_o : std_logic_vector (15 downto 0);
  signal n1053_o : std_logic;
  signal gen0_cnotr5_n1054 : std_logic;
  signal gen0_cnotr5_n1055 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n1060_o : std_logic_vector (11 downto 0);
  signal n1061_o : std_logic_vector (3 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (13 downto 0);
  signal n1064_o : std_logic_vector (14 downto 0);
  signal add2_n1065 : std_logic_vector (14 downto 0);
  signal add2_n1066 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal cnotr6_n1076 : std_logic;
  signal cnotr6_n1077 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (13 downto 0);
  signal cnotr7_n1084 : std_logic;
  signal cnotr7_n1085 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n1090_o : std_logic;
  signal alut1_n1091 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n1094 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n1097_o : std_logic_vector (21 downto 0);
  signal n1098_o : std_logic_vector (14 downto 0);
  signal n1099_o : std_logic_vector (16 downto 0);
  signal n1100_o : std_logic_vector (16 downto 0);
  signal n1101_o : std_logic_vector (16 downto 0);
  signal n1102_o : std_logic_vector (5 downto 0);
begin
  g <= n1097_o;
  a_out <= add2_n1066;
  c_out <= n1098_o;
  x_out <= add1_n1002;
  y_out <= addsub_n1012;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1000; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1099_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1100_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1021; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1028; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1101_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1102_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1091; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1077; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1065; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1094; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1045; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1064_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n999_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1000 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1001 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1002 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n999_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1009_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1010 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1011 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1012 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n1009_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1019_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1020 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1021 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n1019_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1026_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1027 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1028 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n1026_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1033_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1034_o <= w (21 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1035 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1036 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n1033_o,
    i => n1034_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1041_o <= y (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1042_o <= y_4 (12);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1043_o <= y_4 (16 downto 13);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1044 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1045 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n1042_o,
    i => n1043_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1050_o <= y_4 (11 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1051_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1053_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1054 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1055 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n1053_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1060_o <= x_1 (15 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1061_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1062_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1063_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1065 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1066 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1071_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1072_o <= not n1071_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1073_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1074_o <= not n1073_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1075_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1076 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1077 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n1075_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1082_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1083_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1084 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1085 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n1082_o,
    i => n1083_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1090_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1091 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1094 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_4 port map (
    i => c_3,
    o => alut2_o);
  n1097_o <= n1061_o & addsub_n1011 & cnotr7_n1084;
  n1098_o <= cnotr7_n1085 & n1090_o;
  n1099_o <= gen0_cnotr5_n1055 & gen0_cnotr5_n1054 & n1060_o;
  n1100_o <= gen0_cnotr3_n1036 & gen0_cnotr3_n1035 & n1041_o;
  n1101_o <= gen0_cnotr4_n1044 & n1052_o;
  n1102_o <= n1074_o & addsub_n1010 & cnotr6_n1076 & n1072_o & cnotr2_n1027 & cnotr1_n1020;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n889_o : std_logic_vector (16 downto 0);
  signal add1_n890 : std_logic_vector (16 downto 0);
  signal add1_n891 : std_logic_vector (16 downto 0);
  signal add1_n892 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n899_o : std_logic;
  signal addsub_n900 : std_logic;
  signal addsub_n901 : std_logic_vector (16 downto 0);
  signal addsub_n902 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n909_o : std_logic;
  signal cnotr1_n910 : std_logic;
  signal cnotr1_n911 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n916_o : std_logic;
  signal cnotr2_n917 : std_logic;
  signal cnotr2_n918 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n925 : std_logic;
  signal gen0_cnotr3_n926 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic_vector (12 downto 0);
  signal n932_o : std_logic;
  signal n933_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n934 : std_logic;
  signal gen0_cnotr4_n935 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n940_o : std_logic_vector (12 downto 0);
  signal n941_o : std_logic_vector (2 downto 0);
  signal n942_o : std_logic_vector (15 downto 0);
  signal n943_o : std_logic;
  signal gen0_cnotr5_n944 : std_logic;
  signal gen0_cnotr5_n945 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n950_o : std_logic_vector (12 downto 0);
  signal n951_o : std_logic_vector (2 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (13 downto 0);
  signal n954_o : std_logic_vector (14 downto 0);
  signal add2_n955 : std_logic_vector (14 downto 0);
  signal add2_n956 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal cnotr6_n966 : std_logic;
  signal cnotr6_n967 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (13 downto 0);
  signal cnotr7_n974 : std_logic;
  signal cnotr7_n975 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n980_o : std_logic;
  signal alut1_n981 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n984 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n987_o : std_logic_vector (20 downto 0);
  signal n988_o : std_logic_vector (14 downto 0);
  signal n989_o : std_logic_vector (16 downto 0);
  signal n990_o : std_logic_vector (16 downto 0);
  signal n991_o : std_logic_vector (16 downto 0);
  signal n992_o : std_logic_vector (5 downto 0);
begin
  g <= n987_o;
  a_out <= add2_n956;
  c_out <= n988_o;
  x_out <= add1_n892;
  y_out <= addsub_n902;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n890; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n989_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n990_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n911; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n918; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n991_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n992_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n981; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n967; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n955; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n984; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n935; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n954_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n889_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n890 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n891 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n892 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n889_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n899_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n900 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n901 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n902 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n899_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n909_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n910 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n911 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n909_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n916_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n917 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n918 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n916_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n923_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n924_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n925 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n926 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n923_o,
    i => n924_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n931_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n932_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n933_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n934 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n935 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n932_o,
    i => n933_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n940_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n941_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n942_o <= n940_o & n941_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n943_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n944 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n945 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n943_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n950_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n951_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n952_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n953_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n954_o <= n952_o & n953_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n955 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n956 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n961_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n962_o <= not n961_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n963_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n964_o <= not n963_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n965_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n966 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n967 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n965_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n972_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n973_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n974 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n975 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n972_o,
    i => n973_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n980_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n981 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n984 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n987_o <= n951_o & addsub_n901 & cnotr7_n974;
  n988_o <= cnotr7_n975 & n980_o;
  n989_o <= gen0_cnotr5_n945 & gen0_cnotr5_n944 & n950_o;
  n990_o <= gen0_cnotr3_n926 & gen0_cnotr3_n925 & n931_o;
  n991_o <= gen0_cnotr4_n934 & n942_o;
  n992_o <= n964_o & addsub_n900 & cnotr6_n966 & n962_o & cnotr2_n917 & cnotr1_n910;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n779_o : std_logic_vector (16 downto 0);
  signal add1_n780 : std_logic_vector (16 downto 0);
  signal add1_n781 : std_logic_vector (16 downto 0);
  signal add1_n782 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n789_o : std_logic;
  signal addsub_n790 : std_logic;
  signal addsub_n791 : std_logic_vector (16 downto 0);
  signal addsub_n792 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n799_o : std_logic;
  signal cnotr1_n800 : std_logic;
  signal cnotr1_n801 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n806_o : std_logic;
  signal cnotr2_n807 : std_logic;
  signal cnotr2_n808 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n813_o : std_logic;
  signal n814_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n815 : std_logic;
  signal gen0_cnotr3_n816 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n821_o : std_logic_vector (13 downto 0);
  signal n822_o : std_logic;
  signal n823_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n824 : std_logic;
  signal gen0_cnotr4_n825 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n830_o : std_logic_vector (13 downto 0);
  signal n831_o : std_logic_vector (1 downto 0);
  signal n832_o : std_logic_vector (15 downto 0);
  signal n833_o : std_logic;
  signal gen0_cnotr5_n834 : std_logic;
  signal gen0_cnotr5_n835 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n840_o : std_logic_vector (13 downto 0);
  signal n841_o : std_logic_vector (1 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (13 downto 0);
  signal n844_o : std_logic_vector (14 downto 0);
  signal add2_n845 : std_logic_vector (14 downto 0);
  signal add2_n846 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal cnotr6_n856 : std_logic;
  signal cnotr6_n857 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (13 downto 0);
  signal cnotr7_n864 : std_logic;
  signal cnotr7_n865 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n870_o : std_logic;
  signal alut1_n871 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n874 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n877_o : std_logic_vector (19 downto 0);
  signal n878_o : std_logic_vector (14 downto 0);
  signal n879_o : std_logic_vector (16 downto 0);
  signal n880_o : std_logic_vector (16 downto 0);
  signal n881_o : std_logic_vector (16 downto 0);
  signal n882_o : std_logic_vector (5 downto 0);
begin
  g <= n877_o;
  a_out <= add2_n846;
  c_out <= n878_o;
  x_out <= add1_n782;
  y_out <= addsub_n792;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n780; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n879_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n880_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n801; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n808; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n881_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n882_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n871; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n857; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n845; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n874; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n825; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n844_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n779_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n780 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n781 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n782 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n779_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n789_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n790 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n791 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n792 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n789_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n799_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n800 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n801 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n799_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n806_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n807 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n808 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n806_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n813_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n814_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n815 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n816 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n813_o,
    i => n814_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n821_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n822_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n823_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n824 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n825 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n822_o,
    i => n823_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n830_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n831_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n832_o <= n830_o & n831_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n833_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n834 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n835 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n833_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n840_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n841_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n842_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n843_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n844_o <= n842_o & n843_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n845 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n846 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n851_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n852_o <= not n851_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n853_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n854_o <= not n853_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n855_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n856 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n857 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n855_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n862_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n863_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n864 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n865 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n862_o,
    i => n863_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n870_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n871 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n874 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n877_o <= n841_o & addsub_n791 & cnotr7_n864;
  n878_o <= cnotr7_n865 & n870_o;
  n879_o <= gen0_cnotr5_n835 & gen0_cnotr5_n834 & n840_o;
  n880_o <= gen0_cnotr3_n816 & gen0_cnotr3_n815 & n821_o;
  n881_o <= gen0_cnotr4_n824 & n832_o;
  n882_o <= n854_o & addsub_n790 & cnotr6_n856 & n852_o & cnotr2_n807 & cnotr1_n800;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n669_o : std_logic_vector (16 downto 0);
  signal add1_n670 : std_logic_vector (16 downto 0);
  signal add1_n671 : std_logic_vector (16 downto 0);
  signal add1_n672 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n679_o : std_logic;
  signal addsub_n680 : std_logic;
  signal addsub_n681 : std_logic_vector (16 downto 0);
  signal addsub_n682 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n689_o : std_logic;
  signal cnotr1_n690 : std_logic;
  signal cnotr1_n691 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n696_o : std_logic;
  signal cnotr2_n697 : std_logic;
  signal cnotr2_n698 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal gen0_cnotr3_n705 : std_logic;
  signal gen0_cnotr3_n706 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n711_o : std_logic_vector (14 downto 0);
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal gen0_cnotr4_n714 : std_logic;
  signal gen0_cnotr4_n715 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n720_o : std_logic_vector (14 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic_vector (15 downto 0);
  signal n723_o : std_logic;
  signal gen0_cnotr5_n724 : std_logic;
  signal gen0_cnotr5_n725 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n730_o : std_logic_vector (14 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (13 downto 0);
  signal n734_o : std_logic_vector (14 downto 0);
  signal add2_n735 : std_logic_vector (14 downto 0);
  signal add2_n736 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal cnotr6_n746 : std_logic;
  signal cnotr6_n747 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic_vector (13 downto 0);
  signal cnotr7_n754 : std_logic;
  signal cnotr7_n755 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n760_o : std_logic;
  signal alut1_n761 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n764 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n767_o : std_logic_vector (18 downto 0);
  signal n768_o : std_logic_vector (14 downto 0);
  signal n769_o : std_logic_vector (16 downto 0);
  signal n770_o : std_logic_vector (16 downto 0);
  signal n771_o : std_logic_vector (16 downto 0);
  signal n772_o : std_logic_vector (5 downto 0);
begin
  g <= n767_o;
  a_out <= add2_n736;
  c_out <= n768_o;
  x_out <= add1_n672;
  y_out <= addsub_n682;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n670; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n769_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n770_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n691; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n671; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n698; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n771_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n772_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n761; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n747; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n735; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n764; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n715; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n734_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n669_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n670 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n671 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n672 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n669_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n679_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n680 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n681 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n682 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n679_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n689_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n690 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n691 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n689_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n696_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n697 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n698 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n696_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n703_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n704_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n705 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n706 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n703_o,
    i => n704_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n711_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n712_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n713_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n714 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n715 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n712_o,
    i => n713_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n720_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n721_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n722_o <= n720_o & n721_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n723_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n724 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n725 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n723_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n730_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n731_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n732_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n733_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n734_o <= n732_o & n733_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n735 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n736 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n741_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n742_o <= not n741_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n743_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n744_o <= not n743_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n745_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n746 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n747 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n745_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n752_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n753_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n754 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n755 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n752_o,
    i => n753_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n760_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n761 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n764 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n767_o <= n731_o & addsub_n681 & cnotr7_n754;
  n768_o <= cnotr7_n755 & n760_o;
  n769_o <= gen0_cnotr5_n725 & gen0_cnotr5_n724 & n730_o;
  n770_o <= gen0_cnotr3_n706 & gen0_cnotr3_n705 & n711_o;
  n771_o <= gen0_cnotr4_n714 & n722_o;
  n772_o <= n744_o & addsub_n680 & cnotr6_n746 & n742_o & cnotr2_n697 & cnotr1_n690;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n590_o : std_logic_vector (16 downto 0);
  signal add1_n591 : std_logic_vector (16 downto 0);
  signal add1_n592 : std_logic_vector (16 downto 0);
  signal add1_n593 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n600_o : std_logic;
  signal addsub_n601 : std_logic;
  signal addsub_n602 : std_logic_vector (16 downto 0);
  signal addsub_n603 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n610_o : std_logic;
  signal cnotr1_n611 : std_logic;
  signal cnotr1_n612 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n617_o : std_logic;
  signal cnotr2_n618 : std_logic;
  signal cnotr2_n619 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n624_o : std_logic;
  signal n625_o : std_logic_vector (13 downto 0);
  signal n626_o : std_logic_vector (14 downto 0);
  signal add2_n627 : std_logic_vector (14 downto 0);
  signal add2_n628 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal n637_o : std_logic;
  signal cnotr6_n638 : std_logic;
  signal cnotr6_n639 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (13 downto 0);
  signal cnotr7_n646 : std_logic;
  signal cnotr7_n647 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n652_o : std_logic;
  signal alut1_n653 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n656 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n659_o : std_logic_vector (17 downto 0);
  signal n660_o : std_logic_vector (14 downto 0);
  signal n661_o : std_logic_vector (5 downto 0);
begin
  g <= n659_o;
  a_out <= add2_n628;
  c_out <= n660_o;
  x_out <= add1_n593;
  y_out <= addsub_n603;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n612; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n592; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n619; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n661_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n653; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n639; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n627; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n656; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n626_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n590_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n591 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n592 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n593 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n590_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n600_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n601 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n602 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n603 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n600_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n610_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n611 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n612 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n610_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n617_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n618 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n619 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n617_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n624_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n625_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n626_o <= n624_o & n625_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n627 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n628 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n633_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n634_o <= not n633_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n635_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n636_o <= not n635_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n637_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n638 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n639 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n637_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n644_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n645_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n646 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n647 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n644_o,
    i => n645_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n652_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n653 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n656 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n659_o <= addsub_n602 & cnotr7_n646;
  n660_o <= cnotr7_n647 & n652_o;
  n661_o <= n636_o & addsub_n601 & cnotr6_n638 & n634_o & cnotr2_n618 & cnotr1_n611;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (1 downto 0);
begin
  o <= n584_o;
  -- vhdl_source/cnot.vhdl:24:17
  n580_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n581_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n582_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n583_o <= n581_o xor n582_o;
  n584_o <= n580_o & n583_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n440_o : std_logic;
  signal n441_o : std_logic;
  signal n442_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n443 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic;
  signal n448_o : std_logic;
  signal n449_o : std_logic;
  signal n450_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n451 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n454_o : std_logic;
  signal n455_o : std_logic;
  signal n456_o : std_logic;
  signal n457_o : std_logic;
  signal n458_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n459 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n467 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n475 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n478_o : std_logic;
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n483 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal n489_o : std_logic;
  signal n490_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n491 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic;
  signal n498_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n499 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal n505_o : std_logic;
  signal n506_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n507 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n510_o : std_logic;
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal n514_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n515 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n518_o : std_logic;
  signal n519_o : std_logic;
  signal n520_o : std_logic;
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n523 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic;
  signal n530_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n531 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n539 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal n546_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n547 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n550_o : std_logic;
  signal n551_o : std_logic;
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal n554_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n555 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n563 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n566_o : std_logic;
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n571 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic_vector (16 downto 0);
  signal n578_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n576_o;
  o <= n577_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n578_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n440_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n441_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n442_o <= n440_o & n441_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n443 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n442_o,
    o => gen1_n0_cnot0_o);
  n446_o <= gen1_n0_cnot0_n443 (1);
  n447_o <= gen1_n0_cnot0_n443 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n448_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n449_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n450_o <= n448_o & n449_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n451 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n450_o,
    o => gen1_n1_cnot0_o);
  n454_o <= gen1_n1_cnot0_n451 (1);
  n455_o <= gen1_n1_cnot0_n451 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n456_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n457_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n458_o <= n456_o & n457_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n459 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n458_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n462_o <= gen1_n2_cnot0_n459 (1);
  n463_o <= gen1_n2_cnot0_n459 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n464_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n465_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n466_o <= n464_o & n465_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n467 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n466_o,
    o => gen1_n3_cnot0_o);
  n470_o <= gen1_n3_cnot0_n467 (1);
  n471_o <= gen1_n3_cnot0_n467 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n472_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n473_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n474_o <= n472_o & n473_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n475 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n474_o,
    o => gen1_n4_cnot0_o);
  n478_o <= gen1_n4_cnot0_n475 (1);
  n479_o <= gen1_n4_cnot0_n475 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n480_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n481_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n482_o <= n480_o & n481_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n483 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n482_o,
    o => gen1_n5_cnot0_o);
  n486_o <= gen1_n5_cnot0_n483 (1);
  n487_o <= gen1_n5_cnot0_n483 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n488_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n489_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n490_o <= n488_o & n489_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n491 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n490_o,
    o => gen1_n6_cnot0_o);
  n494_o <= gen1_n6_cnot0_n491 (1);
  n495_o <= gen1_n6_cnot0_n491 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n496_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n497_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n498_o <= n496_o & n497_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n499 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n498_o,
    o => gen1_n7_cnot0_o);
  n502_o <= gen1_n7_cnot0_n499 (1);
  n503_o <= gen1_n7_cnot0_n499 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n504_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n505_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n506_o <= n504_o & n505_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n507 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n506_o,
    o => gen1_n8_cnot0_o);
  n510_o <= gen1_n8_cnot0_n507 (1);
  n511_o <= gen1_n8_cnot0_n507 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n512_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n513_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n514_o <= n512_o & n513_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n515 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n514_o,
    o => gen1_n9_cnot0_o);
  n518_o <= gen1_n9_cnot0_n515 (1);
  n519_o <= gen1_n9_cnot0_n515 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n520_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n521_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n522_o <= n520_o & n521_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n523 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n522_o,
    o => gen1_n10_cnot0_o);
  n526_o <= gen1_n10_cnot0_n523 (1);
  n527_o <= gen1_n10_cnot0_n523 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n528_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n529_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n530_o <= n528_o & n529_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n531 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n530_o,
    o => gen1_n11_cnot0_o);
  n534_o <= gen1_n11_cnot0_n531 (1);
  n535_o <= gen1_n11_cnot0_n531 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n536_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n537_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n538_o <= n536_o & n537_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n539 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n538_o,
    o => gen1_n12_cnot0_o);
  n542_o <= gen1_n12_cnot0_n539 (1);
  n543_o <= gen1_n12_cnot0_n539 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n544_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n545_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n546_o <= n544_o & n545_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n547 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n546_o,
    o => gen1_n13_cnot0_o);
  n550_o <= gen1_n13_cnot0_n547 (1);
  n551_o <= gen1_n13_cnot0_n547 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n552_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n553_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n554_o <= n552_o & n553_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n555 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n554_o,
    o => gen1_n14_cnot0_o);
  n558_o <= gen1_n14_cnot0_n555 (1);
  n559_o <= gen1_n14_cnot0_n555 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n560_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n561_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n562_o <= n560_o & n561_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n563 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n562_o,
    o => gen1_n15_cnot0_o);
  n566_o <= gen1_n15_cnot0_n563 (1);
  n567_o <= gen1_n15_cnot0_n563 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n568_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n569_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n570_o <= n568_o & n569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n571 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n570_o,
    o => gen1_n16_cnot0_o);
  n574_o <= gen1_n16_cnot0_n571 (1);
  n575_o <= gen1_n16_cnot0_n571 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n576_o <= ctrl_prop (17);
  n577_o <= n575_o & n567_o & n559_o & n551_o & n543_o & n535_o & n527_o & n519_o & n511_o & n503_o & n495_o & n487_o & n479_o & n471_o & n463_o & n455_o & n447_o;
  n578_o <= n574_o & n566_o & n558_o & n550_o & n542_o & n534_o & n526_o & n518_o & n510_o & n502_o & n494_o & n486_o & n478_o & n470_o & n462_o & n454_o & n446_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic;
  signal n325_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n326 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n329_o : std_logic;
  signal n330_o : std_logic;
  signal n331_o : std_logic;
  signal n332_o : std_logic;
  signal n333_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n334 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n337_o : std_logic;
  signal n338_o : std_logic;
  signal n339_o : std_logic;
  signal n340_o : std_logic;
  signal n341_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n342 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n345_o : std_logic;
  signal n346_o : std_logic;
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n350 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n358 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n366 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic;
  signal n372_o : std_logic;
  signal n373_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n374 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n382 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic;
  signal n387_o : std_logic;
  signal n388_o : std_logic;
  signal n389_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n390 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n393_o : std_logic;
  signal n394_o : std_logic;
  signal n395_o : std_logic;
  signal n396_o : std_logic;
  signal n397_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n398 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n406 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n409_o : std_logic;
  signal n410_o : std_logic;
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal n413_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n414 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n417_o : std_logic;
  signal n418_o : std_logic;
  signal n419_o : std_logic;
  signal n420_o : std_logic;
  signal n421_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n422 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n425_o : std_logic;
  signal n426_o : std_logic;
  signal n427_o : std_logic;
  signal n428_o : std_logic;
  signal n429_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n430 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic_vector (13 downto 0);
  signal n437_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n435_o;
  o <= n436_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n437_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n323_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n324_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n325_o <= n323_o & n324_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n326 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n325_o,
    o => gen1_n0_cnot0_o);
  n329_o <= gen1_n0_cnot0_n326 (1);
  n330_o <= gen1_n0_cnot0_n326 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n331_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n332_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n333_o <= n331_o & n332_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n334 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n333_o,
    o => gen1_n1_cnot0_o);
  n337_o <= gen1_n1_cnot0_n334 (1);
  n338_o <= gen1_n1_cnot0_n334 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n339_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n340_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n341_o <= n339_o & n340_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n342 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n341_o,
    o => gen1_n2_cnot0_o);
  n345_o <= gen1_n2_cnot0_n342 (1);
  n346_o <= gen1_n2_cnot0_n342 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n347_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n348_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n349_o <= n347_o & n348_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n350 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n349_o,
    o => gen1_n3_cnot0_o);
  n353_o <= gen1_n3_cnot0_n350 (1);
  n354_o <= gen1_n3_cnot0_n350 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n355_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n356_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n357_o <= n355_o & n356_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n358 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n357_o,
    o => gen1_n4_cnot0_o);
  n361_o <= gen1_n4_cnot0_n358 (1);
  n362_o <= gen1_n4_cnot0_n358 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n363_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n364_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n365_o <= n363_o & n364_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n366 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n365_o,
    o => gen1_n5_cnot0_o);
  n369_o <= gen1_n5_cnot0_n366 (1);
  n370_o <= gen1_n5_cnot0_n366 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n371_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n372_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n373_o <= n371_o & n372_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n374 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n373_o,
    o => gen1_n6_cnot0_o);
  n377_o <= gen1_n6_cnot0_n374 (1);
  n378_o <= gen1_n6_cnot0_n374 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n379_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n380_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n381_o <= n379_o & n380_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n382 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n381_o,
    o => gen1_n7_cnot0_o);
  n385_o <= gen1_n7_cnot0_n382 (1);
  n386_o <= gen1_n7_cnot0_n382 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n387_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n388_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n389_o <= n387_o & n388_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n390 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n389_o,
    o => gen1_n8_cnot0_o);
  n393_o <= gen1_n8_cnot0_n390 (1);
  n394_o <= gen1_n8_cnot0_n390 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n395_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n396_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n397_o <= n395_o & n396_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n398 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n397_o,
    o => gen1_n9_cnot0_o);
  n401_o <= gen1_n9_cnot0_n398 (1);
  n402_o <= gen1_n9_cnot0_n398 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n403_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n404_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n405_o <= n403_o & n404_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n406 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n405_o,
    o => gen1_n10_cnot0_o);
  n409_o <= gen1_n10_cnot0_n406 (1);
  n410_o <= gen1_n10_cnot0_n406 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n411_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n412_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n413_o <= n411_o & n412_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n414 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n413_o,
    o => gen1_n11_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:16
  n417_o <= gen1_n11_cnot0_n414 (1);
  -- vhdl_source/cordic.vhdl:22:16
  n418_o <= gen1_n11_cnot0_n414 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n419_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n420_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n421_o <= n419_o & n420_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n422 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n421_o,
    o => gen1_n12_cnot0_o);
  n425_o <= gen1_n12_cnot0_n422 (1);
  n426_o <= gen1_n12_cnot0_n422 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n427_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n428_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n429_o <= n427_o & n428_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n430 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n429_o,
    o => gen1_n13_cnot0_o);
  n433_o <= gen1_n13_cnot0_n430 (1);
  n434_o <= gen1_n13_cnot0_n430 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n435_o <= ctrl_prop (14);
  n436_o <= n434_o & n426_o & n418_o & n410_o & n402_o & n394_o & n386_o & n378_o & n370_o & n362_o & n354_o & n346_o & n338_o & n330_o;
  n437_o <= n433_o & n425_o & n417_o & n409_o & n401_o & n393_o & n385_o & n377_o & n369_o & n361_o & n353_o & n345_o & n337_o & n329_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_12 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_12;

architecture rtl of init_lookup_16_12 is
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic;
  signal n307_o : std_logic;
  signal n308_o : std_logic;
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic;
  signal n315_o : std_logic;
  signal n316_o : std_logic;
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic_vector (15 downto 0);
begin
  o <= n320_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n295_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:42:44
  n296_o <= not n295_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n297_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:44:45
  n298_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:42:49
  n299_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:42:44
  n300_o <= not n299_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n301_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:42:44
  n302_o <= not n301_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n303_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:42:49
  n304_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:42:44
  n305_o <= not n304_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n306_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:42:44
  n307_o <= not n306_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n308_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:42:49
  n309_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:42:44
  n310_o <= not n309_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n311_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:42:44
  n312_o <= not n311_o;
  -- vhdl_source/init_lookup.vhdl:42:49
  n313_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:42:44
  n314_o <= not n313_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n315_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:42:49
  n316_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:42:44
  n317_o <= not n316_o;
  -- vhdl_source/init_lookup.vhdl:44:45
  n318_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:44:45
  n319_o <= i (0);
  n320_o <= n296_o & n297_o & n298_o & n300_o & n302_o & n303_o & n305_o & n307_o & n308_o & n310_o & n312_o & n314_o & n315_o & n317_o & n318_o & n319_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (282 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (282 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (194 downto 0);
  signal as : std_logic_vector (194 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (220 downto 0);
  signal ys : std_logic_vector (220 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (21 downto 0);
  signal n123_o : std_logic_vector (14 downto 0);
  signal n124_o : std_logic_vector (14 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  signal n126_o : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (22 downto 0);
  signal n143_o : std_logic_vector (14 downto 0);
  signal n144_o : std_logic_vector (14 downto 0);
  signal n145_o : std_logic_vector (16 downto 0);
  signal n146_o : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (23 downto 0);
  signal n163_o : std_logic_vector (14 downto 0);
  signal n164_o : std_logic_vector (14 downto 0);
  signal n165_o : std_logic_vector (16 downto 0);
  signal n166_o : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (24 downto 0);
  signal n183_o : std_logic_vector (14 downto 0);
  signal n184_o : std_logic_vector (14 downto 0);
  signal n185_o : std_logic_vector (16 downto 0);
  signal n186_o : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (25 downto 0);
  signal n203_o : std_logic_vector (14 downto 0);
  signal n204_o : std_logic_vector (14 downto 0);
  signal n205_o : std_logic_vector (16 downto 0);
  signal n206_o : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (26 downto 0);
  signal n223_o : std_logic_vector (14 downto 0);
  signal n224_o : std_logic_vector (14 downto 0);
  signal n225_o : std_logic_vector (16 downto 0);
  signal n226_o : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n227 : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_n228 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n229 : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_n230 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n231 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (16 downto 0);
  signal n242_o : std_logic_vector (27 downto 0);
  signal n243_o : std_logic_vector (14 downto 0);
  signal n244_o : std_logic_vector (14 downto 0);
  signal n245_o : std_logic_vector (16 downto 0);
  signal n246_o : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n247 : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_n248 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n249 : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_n250 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n251 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (16 downto 0);
  signal n262_o : std_logic_vector (28 downto 0);
  signal n263_o : std_logic_vector (14 downto 0);
  signal n264_o : std_logic_vector (14 downto 0);
  signal n265_o : std_logic_vector (16 downto 0);
  signal n266_o : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n267 : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_n268 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n269 : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_n270 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n271 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (16 downto 0);
  signal n283_o : std_logic_vector (282 downto 0);
  signal n285_o : std_logic_vector (16 downto 0);
  constant n286_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n288_o : std_logic_vector (3 downto 0);
  signal n289_o : std_logic_vector (194 downto 0);
  signal n290_o : std_logic_vector (194 downto 0);
  signal n291_o : std_logic_vector (14 downto 0);
  signal n292_o : std_logic_vector (220 downto 0);
  signal n293_o : std_logic_vector (220 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n283_o;
  wrap_A_OUT <= n285_o;
  wrap_C_OUT <= n286_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n288_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n289_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n290_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n291_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n292_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n293_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_12 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (220 downto 204);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (220 downto 204);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (100 downto 79);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (74 downto 60);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (74 downto 60);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_16_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (123 downto 101);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (89 downto 75);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (89 downto 75);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (101 downto 85);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (101 downto 85);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_16_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (147 downto 124);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (104 downto 90);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (104 downto 90);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (118 downto 102);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (118 downto 102);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_16_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (172 downto 148);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (119 downto 105);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (119 downto 105);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (135 downto 119);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (135 downto 119);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_16_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (198 downto 173);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (134 downto 120);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (134 downto 120);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (152 downto 136);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (152 downto 136);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_16_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n222_o <= wrap_W (225 downto 199);
  -- vhdl_source/cordic.vhdl:122:79
  n223_o <= as (149 downto 135);
  -- vhdl_source/cordic.vhdl:122:91
  n224_o <= cs (149 downto 135);
  -- vhdl_source/cordic.vhdl:123:79
  n225_o <= xs (169 downto 153);
  -- vhdl_source/cordic.vhdl:123:91
  n226_o <= ys (169 downto 153);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n9_stagex_n227 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n9_stagex_n228 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n9_stagex_n229 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n9_stagex_n230 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n9_stagex_n231 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n9_stagex : entity work.cordic_stage_16_9 port map (
    w => n222_o,
    a => n223_o,
    c => n224_o,
    x => n225_o,
    y => n226_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n242_o <= wrap_W (253 downto 226);
  -- vhdl_source/cordic.vhdl:122:79
  n243_o <= as (164 downto 150);
  -- vhdl_source/cordic.vhdl:122:91
  n244_o <= cs (164 downto 150);
  -- vhdl_source/cordic.vhdl:123:79
  n245_o <= xs (186 downto 170);
  -- vhdl_source/cordic.vhdl:123:91
  n246_o <= ys (186 downto 170);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n10_stagex_n247 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n10_stagex_n248 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n10_stagex_n249 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n10_stagex_n250 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n10_stagex_n251 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n10_stagex : entity work.cordic_stage_16_10 port map (
    w => n242_o,
    a => n243_o,
    c => n244_o,
    x => n245_o,
    y => n246_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n262_o <= wrap_W (282 downto 254);
  -- vhdl_source/cordic.vhdl:122:79
  n263_o <= as (179 downto 165);
  -- vhdl_source/cordic.vhdl:122:91
  n264_o <= cs (179 downto 165);
  -- vhdl_source/cordic.vhdl:123:79
  n265_o <= xs (203 downto 187);
  -- vhdl_source/cordic.vhdl:123:91
  n266_o <= ys (203 downto 187);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n11_stagex_n267 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n11_stagex_n268 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n11_stagex_n269 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n11_stagex_n270 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n11_stagex_n271 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n11_stagex : entity work.cordic_stage_16_11 port map (
    w => n262_o,
    a => n263_o,
    c => n264_o,
    x => n265_o,
    y => n266_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  n283_o <= gen1_n11_stagex_n267 & gen1_n10_stagex_n247 & gen1_n9_stagex_n227 & gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n285_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n288_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n289_o <= gen1_n11_stagex_n269 & gen1_n10_stagex_n249 & gen1_n9_stagex_n229 & gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n290_o <= gen1_n11_stagex_n268 & gen1_n10_stagex_n248 & gen1_n9_stagex_n228 & gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n291_o <= n18_o & cnotr1_n13;
  n292_o <= gen1_n11_stagex_n270 & gen1_n10_stagex_n250 & gen1_n9_stagex_n230 & gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n293_o <= gen1_n11_stagex_n271 & gen1_n10_stagex_n251 & gen1_n9_stagex_n231 & gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
