$version Generated by VerilatedVcd $end
$date Thu Oct 17 00:22:54 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire 32 & io_rdData [31:0] $end
  $var wire 32 % io_wrAddr [31:0] $end
  $var wire  1 $ reset $end
  $scope module InsMem $end
   $var wire  1 # clock $end
   $var wire 32 & io_rdData [31:0] $end
   $var wire 32 % io_wrAddr [31:0] $end
   $var wire 10 ( mem__T_12_addr [9:0] $end
   $var wire 32 ' mem__T_12_data [31:0] $end
   $var wire  1 $ reset $end
   $scope module BindsTo_0_InsMem_Inst $end
    $var wire  1 # clock $end
    $var wire 32 & io_rdData [31:0] $end
    $var wire 32 % io_wrAddr [31:0] $end
    $var wire  1 $ reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000000 %
b00000000001000000000000100010011 &
b00000000001000000000000100010011 '
b0000000000 (
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
#13
1#
