Running: xsim.dir/tb_UART_FullLoop_behav/xsimk.exe -simmode gui -wdb tb_UART_FullLoop_behav.wdb -simrunnum 0 -socket 61032
Design successfully loaded
Design Loading Memory Usage: 10864 KB (Peak: 10864 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 11812 KB (Peak: 11812 KB)
Simulation CPU Usage: 62 ms
