--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n 3
-fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_bt_seg_fp_clk = PERIOD TIMEGRP "bt/seg_fp_clk" 10 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 847 paths analyzed, 73 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.487ns.
--------------------------------------------------------------------------------

Paths for end point bt/seg_data_7 (SLICE_X8Y91.C2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_7 (FF)
  Destination:          bt/seg_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 3)
  Clock Path Skew:      -4.067ns (1.176 - 5.243)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_7 to bt/seg_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.456   bt/data_7
                                                       bt/data_7
    SLICE_X10Y91.C2      net (fanout=4)        1.428   bt/data_7
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X7Y91.A2       net (fanout=10)       1.092   bt/out2
    SLICE_X7Y91.AMUX     Tilo                  0.354   bt/bl_ctr<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.C2       net (fanout=1)        0.886   bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.CLK      Tas                   0.045   bt/seg_data<7>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>3
                                                       bt/seg_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (0.979ns logic, 3.406ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_5 (FF)
  Destination:          bt/seg_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.148ns (Levels of Logic = 3)
  Clock Path Skew:      -4.066ns (1.176 - 5.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_5 to bt/seg_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.BQ      Tcko                  0.456   bt/data_6
                                                       bt/data_5
    SLICE_X10Y91.C3      net (fanout=5)        1.191   bt/data_5
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X7Y91.A2       net (fanout=10)       1.092   bt/out2
    SLICE_X7Y91.AMUX     Tilo                  0.354   bt/bl_ctr<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.C2       net (fanout=1)        0.886   bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.CLK      Tas                   0.045   bt/seg_data<7>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>3
                                                       bt/seg_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.148ns (0.979ns logic, 3.169ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_4 (FF)
  Destination:          bt/seg_data_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 3)
  Clock Path Skew:      -4.066ns (1.176 - 5.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_4 to bt/seg_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.AQ      Tcko                  0.456   bt/data_6
                                                       bt/data_4
    SLICE_X10Y91.C1      net (fanout=5)        1.155   bt/data_4
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X7Y91.A2       net (fanout=10)       1.092   bt/out2
    SLICE_X7Y91.AMUX     Tilo                  0.354   bt/bl_ctr<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.C2       net (fanout=1)        0.886   bt/data[7]_PWR_5_o_select_37_OUT<1>1
    SLICE_X8Y91.CLK      Tas                   0.045   bt/seg_data<7>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<1>3
                                                       bt/seg_data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.979ns logic, 3.133ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point bt/seg_data_0 (SLICE_X7Y90.A4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_7 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 4)
  Clock Path Skew:      -3.984ns (1.259 - 5.243)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_7 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.456   bt/data_7
                                                       bt/data_7
    SLICE_X10Y91.C2      net (fanout=4)        1.428   bt/data_7
    SLICE_X10Y91.CMUX    Tilo                  0.360   bt/out2
                                                       bt/data[7]_PWR_5_o_equal_35_o<7>1_SW0
    SLICE_X10Y91.B5      net (fanout=1)        0.289   N20
    SLICE_X10Y91.B       Tilo                  0.124   bt/out2
                                                       bt/data[7]_PWR_5_o_equal_35_o<7>1
    SLICE_X7Y90.B4       net (fanout=8)        0.864   bt/data[7]_PWR_5_o_equal_35_o<7>1
    SLICE_X7Y90.B        Tilo                  0.124   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>1
    SLICE_X7Y90.A4       net (fanout=1)        0.433   bt/data[7]_PWR_5_o_select_37_OUT<8>
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.159ns logic, 3.014ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_7 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 3)
  Clock Path Skew:      -3.984ns (1.259 - 5.243)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_7 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.456   bt/data_7
                                                       bt/data_7
    SLICE_X10Y91.C2      net (fanout=4)        1.428   bt/data_7
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X7Y90.B1       net (fanout=10)       1.270   bt/out2
    SLICE_X7Y90.B        Tilo                  0.124   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>1
    SLICE_X7Y90.A4       net (fanout=1)        0.433   bt/data[7]_PWR_5_o_select_37_OUT<8>
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.799ns logic, 3.131ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_5 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 3)
  Clock Path Skew:      -3.983ns (1.259 - 5.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_5 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.BQ      Tcko                  0.456   bt/data_6
                                                       bt/data_5
    SLICE_X10Y91.C3      net (fanout=5)        1.191   bt/data_5
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X7Y90.B1       net (fanout=10)       1.270   bt/out2
    SLICE_X7Y90.B        Tilo                  0.124   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>1
    SLICE_X7Y90.A4       net (fanout=1)        0.433   bt/data[7]_PWR_5_o_select_37_OUT<8>
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (0.799ns logic, 2.894ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point bt/seg_data_0 (SLICE_X7Y90.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_7 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.939ns (Levels of Logic = 3)
  Clock Path Skew:      -3.984ns (1.259 - 5.243)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_7 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y91.BQ      Tcko                  0.456   bt/data_7
                                                       bt/data_7
    SLICE_X10Y91.C2      net (fanout=4)        1.428   bt/data_7
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X6Y91.C5       net (fanout=10)       0.696   bt/out2
    SLICE_X6Y91.CMUX     Tilo                  0.324   bt/seg_data<3>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<5>11
    SLICE_X7Y90.A2       net (fanout=2)        0.816   bt/data[7]_PWR_5_o_select_37_OUT<5>1
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (0.999ns logic, 2.940ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_5 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      -3.983ns (1.259 - 5.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_5 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.BQ      Tcko                  0.456   bt/data_6
                                                       bt/data_5
    SLICE_X10Y91.C3      net (fanout=5)        1.191   bt/data_5
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X6Y91.C5       net (fanout=10)       0.696   bt/out2
    SLICE_X6Y91.CMUX     Tilo                  0.324   bt/seg_data<3>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<5>11
    SLICE_X7Y90.A2       net (fanout=2)        0.816   bt/data[7]_PWR_5_o_select_37_OUT<5>1
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (0.999ns logic, 2.703ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bt/data_4 (FF)
  Destination:          bt/seg_data_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      -3.983ns (1.259 - 5.242)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bt/data_4 to bt/seg_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.AQ      Tcko                  0.456   bt/data_6
                                                       bt/data_4
    SLICE_X10Y91.C1      net (fanout=5)        1.155   bt/data_4
    SLICE_X10Y91.C       Tilo                  0.124   bt/out2
                                                       bt/out21
    SLICE_X6Y91.C5       net (fanout=10)       0.696   bt/out2
    SLICE_X6Y91.CMUX     Tilo                  0.324   bt/seg_data<3>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<5>11
    SLICE_X7Y90.A2       net (fanout=2)        0.816   bt/data[7]_PWR_5_o_select_37_OUT<5>1
    SLICE_X7Y90.CLK      Tas                   0.095   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<8>2
                                                       bt/seg_data_0
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (0.999ns logic, 2.667ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_bt_seg_fp_clk = PERIOD TIMEGRP "bt/seg_fp_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bt/seg_data_5 (SLICE_X7Y89.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bt/seg_data_5 (FF)
  Destination:          bt/seg_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bt/seg_fp_clk rising at 10.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bt/seg_data_5 to bt/seg_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.141   bt/seg_data<1>
                                                       bt/seg_data_5
    SLICE_X7Y89.A3       net (fanout=2)        0.170   bt/seg_data<5>
    SLICE_X7Y89.CLK      Tah         (-Th)     0.046   bt/seg_data<1>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<3>2
                                                       bt/seg_data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.095ns logic, 0.170ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point bt/bl_ctr_0 (SLICE_X9Y91.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bt/bl_ctr_0 (FF)
  Destination:          bt/bl_ctr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bt/seg_fp_clk rising at 10.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bt/bl_ctr_0 to bt/bl_ctr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y91.AQ       Tcko                  0.141   bt/bl_ctr<1>
                                                       bt/bl_ctr_0
    SLICE_X9Y91.A3       net (fanout=2)        0.170   bt/bl_ctr<0>
    SLICE_X9Y91.CLK      Tah         (-Th)     0.046   bt/bl_ctr<1>
                                                       bt/data[7]_GND_5_o_select_38_OUT<3>1
                                                       bt/bl_ctr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.095ns logic, 0.170ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point bt/seg_data_2 (SLICE_X7Y90.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bt/seg_data_2 (FF)
  Destination:          bt/seg_data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         bt/seg_fp_clk rising at 10.000ns
  Destination Clock:    bt/seg_fp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bt/seg_data_2 to bt/seg_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y90.DQ       Tcko                  0.141   bt/seg_data<2>
                                                       bt/seg_data_2
    SLICE_X7Y90.D3       net (fanout=2)        0.172   bt/seg_data<2>
    SLICE_X7Y90.CLK      Tah         (-Th)     0.047   bt/seg_data<2>
                                                       bt/data[7]_PWR_5_o_select_37_OUT<6>2
                                                       bt/seg_data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.094ns logic, 0.172ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_bt_seg_fp_clk = PERIOD TIMEGRP "bt/seg_fp_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: bt/seg_data<3>/CLK
  Logical resource: bt/seg_data_4/CK
  Location pin: SLICE_X6Y91.CLK
  Clock network: bt/seg_fp_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: bt/seg_data<3>/CLK
  Logical resource: bt/seg_data_4/CK
  Location pin: SLICE_X6Y91.CLK
  Clock network: bt/seg_fp_clk
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: bt/seg_data<3>/CLK
  Logical resource: bt/seg_data_4/CK
  Location pin: SLICE_X6Y91.CLK
  Clock network: bt/seg_fp_clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 847 paths, 0 nets, and 218 connections

Design statistics:
   Minimum period:   8.487ns{1}   (Maximum frequency: 117.827MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 04 23:45:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5002 MB



