vendor_name = ModelSim
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_BPS_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/TX_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/CTL_MODULE.v
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/top_module.v
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/stp1.stp
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/UART_TX.cbx.xml
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_gap_detector.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/altsyncram_8r14.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/mux_ssc.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/decode_dvf.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cntr_qei.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cntr_i6j.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cntr_egi.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cmpr_qgc.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cntr_23j.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cmpr_ngc.tdf
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/altsyncram_6r14.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cntr_pei.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/cmpr_ogc.tdf
source_file = 1, D:/FPGA_PROC/ALTART_MODULE_PROC/UART_TX/db/altsyncram_4r14.tdf
design_name = top_module
instance = comp, \U4|U1|Count_BPS[3] , U4|U1|Count_BPS[3], top_module, 1
instance = comp, \U4|U1|Count_BPS[9] , U4|U1|Count_BPS[9], top_module, 1
instance = comp, \U4|U1|Count_BPS[3]~20 , U4|U1|Count_BPS[3]~20, top_module, 1
instance = comp, \U4|U1|Count_BPS[9]~32 , U4|U1|Count_BPS[9]~32, top_module, 1
instance = comp, \U3|Add0~0 , U3|Add0~0, top_module, 1
instance = comp, \U3|Add0~4 , U3|Add0~4, top_module, 1
instance = comp, \U3|Add0~26 , U3|Add0~26, top_module, 1
instance = comp, \U3|Add0~28 , U3|Add0~28, top_module, 1
instance = comp, \U3|Add0~32 , U3|Add0~32, top_module, 1
instance = comp, \U3|Add0~36 , U3|Add0~36, top_module, 1
instance = comp, \U3|Add0~48 , U3|Add0~48, top_module, 1
instance = comp, \U3|Add0~50 , U3|Add0~50, top_module, 1
instance = comp, \U4|U1|Equal1~0 , U4|U1|Equal1~0, top_module, 1
instance = comp, \U4|U2|rTX~2 , U4|U2|rTX~2, top_module, 1
instance = comp, \U3|Count_Sec[25] , U3|Count_Sec[25], top_module, 1
instance = comp, \U3|Count_Sec[18] , U3|Count_Sec[18], top_module, 1
instance = comp, \U3|Count_Sec[14] , U3|Count_Sec[14], top_module, 1
instance = comp, \U3|Count_Sec[16] , U3|Count_Sec[16], top_module, 1
instance = comp, \U3|Equal0~2 , U3|Equal0~2, top_module, 1
instance = comp, \U3|Count_Sec[13] , U3|Count_Sec[13], top_module, 1
instance = comp, \U3|Count_Sec[2] , U3|Count_Sec[2], top_module, 1
instance = comp, \U3|Count_Sec[0] , U3|Count_Sec[0], top_module, 1
instance = comp, \U3|Equal0~7 , U3|Equal0~7, top_module, 1
instance = comp, \U4|U1|Equal0~1 , U4|U1|Equal0~1, top_module, 1
instance = comp, \U4|U2|Mux2~0 , U4|U2|Mux2~0, top_module, 1
instance = comp, \U4|U2|Mux1~0 , U4|U2|Mux1~0, top_module, 1
instance = comp, \U3|Count_Sec~0 , U3|Count_Sec~0, top_module, 1
instance = comp, \U3|Count_Sec~8 , U3|Count_Sec~8, top_module, 1
instance = comp, \U3|Count_Sec~9 , U3|Count_Sec~9, top_module, 1
instance = comp, \TX_Pin_Out~output , TX_Pin_Out~output, top_module, 1
instance = comp, \CLK~input , CLK~input, top_module, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, top_module, 1
instance = comp, \U4|U1|Count_BPS[0]~13 , U4|U1|Count_BPS[0]~13, top_module, 1
instance = comp, \RSTn~input , RSTn~input, top_module, 1
instance = comp, \RSTn~inputclkctrl , RSTn~inputclkctrl, top_module, 1
instance = comp, \U3|Add0~2 , U3|Add0~2, top_module, 1
instance = comp, \U3|Count_Sec[1] , U3|Count_Sec[1], top_module, 1
instance = comp, \U3|Add0~6 , U3|Add0~6, top_module, 1
instance = comp, \U3|Add0~8 , U3|Add0~8, top_module, 1
instance = comp, \U3|Count_Sec[4] , U3|Count_Sec[4], top_module, 1
instance = comp, \U3|Add0~10 , U3|Add0~10, top_module, 1
instance = comp, \U3|Count_Sec[5] , U3|Count_Sec[5], top_module, 1
instance = comp, \U3|Add0~12 , U3|Add0~12, top_module, 1
instance = comp, \U3|Count_Sec[6] , U3|Count_Sec[6], top_module, 1
instance = comp, \U3|Add0~14 , U3|Add0~14, top_module, 1
instance = comp, \U3|Count_Sec~11 , U3|Count_Sec~11, top_module, 1
instance = comp, \U3|Count_Sec[7] , U3|Count_Sec[7], top_module, 1
instance = comp, \U3|Add0~16 , U3|Add0~16, top_module, 1
instance = comp, \U3|Add0~18 , U3|Add0~18, top_module, 1
instance = comp, \U3|Count_Sec[9] , U3|Count_Sec[9], top_module, 1
instance = comp, \U3|Count_Sec[8] , U3|Count_Sec[8], top_module, 1
instance = comp, \U3|Equal0~5 , U3|Equal0~5, top_module, 1
instance = comp, \U3|Count_Sec[3] , U3|Count_Sec[3], top_module, 1
instance = comp, \U3|Equal0~6 , U3|Equal0~6, top_module, 1
instance = comp, \U3|Add0~20 , U3|Add0~20, top_module, 1
instance = comp, \U3|Add0~22 , U3|Add0~22, top_module, 1
instance = comp, \U3|Count_Sec[11] , U3|Count_Sec[11], top_module, 1
instance = comp, \U3|Add0~24 , U3|Add0~24, top_module, 1
instance = comp, \U3|Count_Sec~10 , U3|Count_Sec~10, top_module, 1
instance = comp, \U3|Count_Sec[12] , U3|Count_Sec[12], top_module, 1
instance = comp, \U3|Add0~30 , U3|Add0~30, top_module, 1
instance = comp, \U3|Count_Sec~7 , U3|Count_Sec~7, top_module, 1
instance = comp, \U3|Count_Sec[15] , U3|Count_Sec[15], top_module, 1
instance = comp, \U3|Add0~34 , U3|Add0~34, top_module, 1
instance = comp, \U3|Count_Sec~6 , U3|Count_Sec~6, top_module, 1
instance = comp, \U3|Count_Sec[17] , U3|Count_Sec[17], top_module, 1
instance = comp, \U3|Add0~38 , U3|Add0~38, top_module, 1
instance = comp, \U3|Count_Sec~5 , U3|Count_Sec~5, top_module, 1
instance = comp, \U3|Count_Sec[19] , U3|Count_Sec[19], top_module, 1
instance = comp, \U3|Add0~40 , U3|Add0~40, top_module, 1
instance = comp, \U3|Count_Sec~4 , U3|Count_Sec~4, top_module, 1
instance = comp, \U3|Count_Sec[20] , U3|Count_Sec[20], top_module, 1
instance = comp, \U3|Add0~42 , U3|Add0~42, top_module, 1
instance = comp, \U3|Count_Sec~3 , U3|Count_Sec~3, top_module, 1
instance = comp, \U3|Count_Sec[21] , U3|Count_Sec[21], top_module, 1
instance = comp, \U3|Equal0~1 , U3|Equal0~1, top_module, 1
instance = comp, \U3|Add0~44 , U3|Add0~44, top_module, 1
instance = comp, \U3|Add0~46 , U3|Add0~46, top_module, 1
instance = comp, \U3|Count_Sec~1 , U3|Count_Sec~1, top_module, 1
instance = comp, \U3|Count_Sec[23] , U3|Count_Sec[23], top_module, 1
instance = comp, \U3|Count_Sec[24] , U3|Count_Sec[24], top_module, 1
instance = comp, \U3|Count_Sec~2 , U3|Count_Sec~2, top_module, 1
instance = comp, \U3|Count_Sec[22] , U3|Count_Sec[22], top_module, 1
instance = comp, \U3|Equal0~0 , U3|Equal0~0, top_module, 1
instance = comp, \U3|Count_Sec[10] , U3|Count_Sec[10], top_module, 1
instance = comp, \U3|Equal0~3 , U3|Equal0~3, top_module, 1
instance = comp, \U3|Equal0~4 , U3|Equal0~4, top_module, 1
instance = comp, \U3|Equal0~8 , U3|Equal0~8, top_module, 1
instance = comp, \U3|isEn~0 , U3|isEn~0, top_module, 1
instance = comp, \U3|isEn , U3|isEn, top_module, 1
instance = comp, \U4|U1|Count_BPS[6]~26 , U4|U1|Count_BPS[6]~26, top_module, 1
instance = comp, \U4|U1|Count_BPS[7]~28 , U4|U1|Count_BPS[7]~28, top_module, 1
instance = comp, \U4|U1|Count_BPS[7] , U4|U1|Count_BPS[7], top_module, 1
instance = comp, \U4|U1|Count_BPS[8]~30 , U4|U1|Count_BPS[8]~30, top_module, 1
instance = comp, \U4|U1|Count_BPS[8] , U4|U1|Count_BPS[8], top_module, 1
instance = comp, \U4|U1|Count_BPS[10]~34 , U4|U1|Count_BPS[10]~34, top_module, 1
instance = comp, \U4|U1|Count_BPS[10] , U4|U1|Count_BPS[10], top_module, 1
instance = comp, \U4|U1|Count_BPS[11]~36 , U4|U1|Count_BPS[11]~36, top_module, 1
instance = comp, \U4|U1|Count_BPS[12]~38 , U4|U1|Count_BPS[12]~38, top_module, 1
instance = comp, \U4|U1|Count_BPS[12] , U4|U1|Count_BPS[12], top_module, 1
instance = comp, \U4|U1|Equal0~0 , U4|U1|Equal0~0, top_module, 1
instance = comp, \U4|U1|Count_BPS[11] , U4|U1|Count_BPS[11], top_module, 1
instance = comp, \U4|U1|Equal0~2 , U4|U1|Equal0~2, top_module, 1
instance = comp, \U4|U1|Equal0~3 , U4|U1|Equal0~3, top_module, 1
instance = comp, \U4|U1|Count_BPS[8]~19 , U4|U1|Count_BPS[8]~19, top_module, 1
instance = comp, \U4|U1|Count_BPS[0] , U4|U1|Count_BPS[0], top_module, 1
instance = comp, \U4|U1|Count_BPS[1]~15 , U4|U1|Count_BPS[1]~15, top_module, 1
instance = comp, \U4|U1|Count_BPS[2]~17 , U4|U1|Count_BPS[2]~17, top_module, 1
instance = comp, \U4|U1|Count_BPS[2] , U4|U1|Count_BPS[2], top_module, 1
instance = comp, \U4|U1|Count_BPS[4]~22 , U4|U1|Count_BPS[4]~22, top_module, 1
instance = comp, \U4|U1|Count_BPS[5]~24 , U4|U1|Count_BPS[5]~24, top_module, 1
instance = comp, \U4|U1|Count_BPS[5] , U4|U1|Count_BPS[5], top_module, 1
instance = comp, \U4|U1|Count_BPS[6] , U4|U1|Count_BPS[6], top_module, 1
instance = comp, \U4|U1|Equal1~2 , U4|U1|Equal1~2, top_module, 1
instance = comp, \U4|U1|Count_BPS[1] , U4|U1|Count_BPS[1], top_module, 1
instance = comp, \U4|U1|Count_BPS[4] , U4|U1|Count_BPS[4], top_module, 1
instance = comp, \U4|U1|Equal1~1 , U4|U1|Equal1~1, top_module, 1
instance = comp, \U4|U1|Equal1~3 , U4|U1|Equal1~3, top_module, 1
instance = comp, \U4|U2|Mux1~1 , U4|U2|Mux1~1, top_module, 1
instance = comp, \U4|U2|state_index[3] , U4|U2|state_index[3], top_module, 1
instance = comp, \U4|U2|Mux2~1 , U4|U2|Mux2~1, top_module, 1
instance = comp, \U4|U2|state_index[2] , U4|U2|state_index[2], top_module, 1
instance = comp, \U4|U2|Mux3~0 , U4|U2|Mux3~0, top_module, 1
instance = comp, \U4|U2|Mux3~1 , U4|U2|Mux3~1, top_module, 1
instance = comp, \U4|U2|state_index[1] , U4|U2|state_index[1], top_module, 1
instance = comp, \U4|U2|Mux4~0 , U4|U2|Mux4~0, top_module, 1
instance = comp, \U4|U2|state_index[0] , U4|U2|state_index[0], top_module, 1
instance = comp, \U4|U2|rTX~1 , U4|U2|rTX~1, top_module, 1
instance = comp, \U4|U2|rTX~0 , U4|U2|rTX~0, top_module, 1
instance = comp, \U4|U2|rTX~3 , U4|U2|rTX~3, top_module, 1
instance = comp, \U4|U2|rTX , U4|U2|rTX, top_module, 1
instance = comp, \U4|U2|rTX~inv , U4|U2|rTX~inv, top_module, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, top_module, 1
instance = comp, \~QIC_CREATED_GND~Id , ~QIC_CREATED_GND~Id, top_module, 1
instance = comp, \~QIC_CREATED_GND~Id_0 , ~QIC_CREATED_GND~Id_0, top_module, 1
instance = comp, \QIC_SIGNALTAP_GND~d , QIC_SIGNALTAP_GND~d, top_module, 1
instance = comp, \QIC_SIGNALTAP_GND~d_0 , QIC_SIGNALTAP_GND~d_0, top_module, 1
