

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Apr 17 16:57:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|      0 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|         1|          -|          -|   inf|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     100|    168|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    191|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  100|  168|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  100|  168|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  14|          3|    1|          3|
    |input_r_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  23|          5|    2|          5|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+-----------------------+-----+-----+--------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|         equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|         equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|              gmem|       pointer|
|output_r_TDATA         |   in|   96|          axis|          output_r|       pointer|
|output_r_TVALID        |   in|    1|          axis|          output_r|       pointer|
|output_r_TREADY        |  out|    1|          axis|          output_r|       pointer|
|input_r_TDATA          |   in|   32|          axis|  input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|  input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|  input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|  input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|  input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|  input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|  input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|  input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|    input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+------------------+--------------+

