Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 01:53:20 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_74_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 DUT/ModCount71_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No481_instance/Y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.201ns (5.033%)  route 3.793ns (94.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.409ns, distribution 1.041ns)
  Clock Net Delay (Destination): 2.382ns (routing 1.281ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=158308, routed)      2.450     3.408    DUT/ModCount71_instance/clk_IBUF_BUFG
    SLICE_X85Y322        FDCE                                         r  DUT/ModCount71_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y322        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.484 f  DUT/ModCount71_instance/count_reg[0]/Q
                         net (fo=16491, routed)       3.734     7.218    DUT/MUX_Product11_5_impl_1_instance/count_reg[2]_0[0]
    SLICE_X114Y434       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     7.343 r  DUT/MUX_Product11_5_impl_1_instance/Y[13]_i_1/O
                         net (fo=1, routed)           0.059     7.402    DUT/Delay1No481_instance/D[13]
    SLICE_X114Y434       FDCE                                         r  DUT/Delay1No481_instance/Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=158308, routed)      2.382     7.049    DUT/Delay1No481_instance/clk_IBUF_BUFG
    SLICE_X114Y434       FDCE                                         r  DUT/Delay1No481_instance/Y_reg[13]/C
                         clock pessimism              0.419     7.468    
                         clock uncertainty           -0.035     7.433    
    SLICE_X114Y434       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.458    DUT/Delay1No481_instance/Y_reg[13]
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  0.056    




