{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.939327",
   "Default View_TopLeft":"-161,-72",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port ddr4_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 4 -x 1020 -y 70 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 4 -x 1020 -y 110 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 4 -x 1020 -y 90 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_ram_reset_out -pg 1 -lvl 4 -x 1020 -y 150 -defaultsOSRD
preplace port port-id_sys_sync_start -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_erase_idle -pg 1 -lvl 4 -x 1020 -y 430 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 4 -x 1020 -y 270 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 2 -x 480 -y 150 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn right -pinY aresetn 40R
preplace inst ddr4 -pg 1 -lvl 3 -x 820 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 59 60 57 58 62 61} -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 0L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 80L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 20R -pinDir dbg_clk right -pinY dbg_clk 100R -pinBusDir dbg_bus right -pinBusY dbg_bus 120R -pinDir c0_ddr4_ui_clk right -pinY c0_ddr4_ui_clk 40R -pinDir c0_ddr4_ui_clk_sync_rst right -pinY c0_ddr4_ui_clk_sync_rst 80R -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 120L -pinDir sys_rst left -pinY sys_rst 100L
preplace inst reset_inverter -pg 1 -lvl 3 -x 820 -y 330 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 0R
preplace inst system_ila_0 -pg 1 -lvl 2 -x 480 -y 310 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 40 39} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 60L -pinBusDir probe0 left -pinBusY probe0 40L
preplace inst fill_ram -pg 1 -lvl 1 -x 170 -y 210 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir ram_clk right -pinY ram_clk 20R -pinDir ram_reset right -pinY ram_reset 40R -pinBusDir elapsed right -pinBusY elapsed 140R -pinDir idle right -pinY idle 220R -pinDir sys_clk left -pinY sys_clk 0L -pinDir sys_sync_start left -pinY sys_sync_start 20L
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 1 3 320 10 NJ 10 1000
preplace netloc ddr4_0_c0_init_calib_complete 1 3 1 NJ 90
preplace netloc zero_dout 1 0 3 NJ 90 NJ 90 640J
preplace netloc S00_ACLK_1 1 0 1 NJ 210
preplace netloc reset_inverter_Res 1 2 2 640J 270 1000
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 1 3 NJ 250 620 250 1000
preplace netloc sys_sync_start_1 1 0 1 NJ 230
preplace netloc fill_ram_idle 1 1 3 NJ 430 NJ 430 NJ
preplace netloc fill_ram_elapsed 1 1 1 N 350
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 N 150
preplace netloc fill_ram_0_M_AXI 1 1 1 340 170n
preplace netloc axi_interconnect_0_M00_AXI 1 0 2 NJ 150 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 3 NJ 70 NJ 70 NJ
preplace netloc ddr4_0_C0_DDR4 1 3 1 NJ 70
levelinfo -pg 1 0 170 480 820 1020
pagesize -pg 1 -db -bbox -sgen -160 0 1220 490
",
   "No Loops_ScaleFactor":"0.939327",
   "No Loops_TopLeft":"-150,-29",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port ddr4_bank0_clk -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port ddr4 -pg 1 -lvl 4 -x 980 -y 240 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 4 -x 980 -y 320 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 4 -x 980 -y 260 -defaultsOSRD
preplace port port-id_ram_reset -pg 1 -lvl 4 -x 980 -y 340 -defaultsOSRD
preplace port port-id_ddr4_aresetn -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 2 -x 480 -y 80 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 3 -x 780 -y 290 -defaultsOSRD
preplace inst fill_ram -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD
preplace netloc ddr4_0_c0_ddr4_ui_clk 1 0 4 20 230 340 400 NJ 400 960
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 2 NJ 240 350J
preplace netloc ddr4_0_c0_init_calib_complete 1 3 1 NJ 260
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst1 1 0 4 30 410 NJ 410 NJ 410 950
preplace netloc one_dout 1 0 3 NJ 300 NJ 300 NJ
preplace netloc zero_dout 1 0 3 NJ 320 NJ 320 NJ
preplace netloc S00_ACLK_1 1 0 1 NJ 150
preplace netloc axi_crossbar_0_M00_AXI 1 2 1 610 80n
preplace netloc fill_ram_0_M_AXI 1 1 1 330 70n
preplace netloc axi_interconnect_0_M00_AXI 1 0 2 NJ 50 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 3 NJ 260 NJ 260 NJ
preplace netloc ddr4_0_C0_DDR4 1 3 1 NJ 240
levelinfo -pg 1 0 180 480 780 980
pagesize -pg 1 -db -bbox -sgen -150 0 1170 420
"
}

