# Reading C:/DevTools/Intel/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/DevTools/Intel/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:35 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 05:35:36 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:36 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 05:35:36 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:36 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 05:35:36 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:35:36 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 05:35:36 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 05:35:36 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite
restart
run
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
restart
run
do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:42:54 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 05:42:54 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:42:54 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 05:42:54 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:42:54 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 05:42:55 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:42:55 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 05:42:55 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# End time: 05:43:07 on Dec 16,2020, Elapsed time: 0:07:31
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 05:43:07 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
run
do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:47:41 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 05:47:41 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:47:41 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 05:47:41 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:47:41 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 05:47:42 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:47:42 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 05:47:42 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# End time: 05:47:45 on Dec 16,2020, Elapsed time: 0:04:38
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 05:47:45 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
run
do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:51:59 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 05:51:59 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:51:59 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 05:51:59 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:51:59 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 05:51:59 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:51:59 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 05:52:00 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# End time: 05:52:03 on Dec 16,2020, Elapsed time: 0:04:18
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 05:52:03 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
restart
run
do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:14 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 06:12:14 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:14 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 06:12:15 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:15 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 06:12:15 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:15 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 06:12:15 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# End time: 06:12:18 on Dec 16,2020, Elapsed time: 0:20:15
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 06:12:18 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
run
do DFBF_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:37 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COUNTER
# -- Compiling architecture arc_counter of counter
# End time: 06:16:37 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:37 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/UART_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UART_RX
# -- Compiling architecture arc_UART_RX of UART_RX
# -- Loading entity COUNTER
# End time: 06:16:37 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:37 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/functions/FPGA/NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity NMEA_RX
# -- Compiling architecture arc_NMEA_RX of NMEA_RX
# -- Loading entity UART_RX
# End time: 06:16:37 on Dec 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:16:37 on Dec 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/SofianeAOUCI/Desktop/BE-VHDL/BE/Functions_dev/../Simulation_files/simu_tb_NMEA_RX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SIMU_TB_NMEA_RX
# -- Compiling architecture ARC_SIMU_TB_UART_RX of SIMU_TB_NMEA_RX
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity NMEA_RX
# End time: 06:16:38 on Dec 16,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  simu_tb_NMEA_RX
# End time: 06:16:41 on Dec 16,2020, Elapsed time: 0:04:23
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" simu_tb_NMEA_RX 
# Start time: 06:16:41 on Dec 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.simu_tb_nmea_rx(arc_simu_tb_uart_rx)
# Loading work.nmea_rx(arc_nmea_rx)
# Loading work.uart_rx(arc_uart_rx)
# Loading work.counter(arc_counter)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/synchro \
sim:/simu_tb_nmea_rx/nmea/centaine \
sim:/simu_tb_nmea_rx/nmea/dizaine \
sim:/simu_tb_nmea_rx/nmea/unite \
sim:/simu_tb_nmea_rx/nmea/RX_data \
sim:/simu_tb_nmea_rx/nmea/end_RX
add wave -position insertpoint  \
sim:/simu_tb_nmea_rx/nmea/present_State \
sim:/simu_tb_nmea_rx/nmea/next_State
run
# End time: 06:27:06 on Dec 16,2020, Elapsed time: 0:10:25
# Errors: 0, Warnings: 1
