/* Generated by Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os) */

module openframe_project_wrapper(vdda, vdda1, vdda2, vssa, vssa1, vssa2, vccd, vccd1, vccd2, vssd, vssd1, vssd2, porb_h, porb_l, por_l, resetb_h, resetb_l, mask_rev, gpio_in, gpio_in_h, gpio_out
, gpio_oeb, gpio_inp_dis, gpio_ib_mode_sel, gpio_vtrip_sel, gpio_slow_sel, gpio_holdover, gpio_analog_en, gpio_analog_sel, gpio_analog_pol, gpio_dm2, gpio_dm1, gpio_dm0, analog_io, analog_noesd_io, gpio_loopback_one, gpio_loopback_zero);
  inout [43:0] analog_io;
  wire [43:0] analog_io;
  inout [43:0] analog_noesd_io;
  wire [43:0] analog_noesd_io;
  output [43:0] gpio_analog_en;
  wire [43:0] gpio_analog_en;
  output [43:0] gpio_analog_pol;
  wire [43:0] gpio_analog_pol;
  output [43:0] gpio_analog_sel;
  wire [43:0] gpio_analog_sel;
  output [43:0] gpio_dm0;
  wire [43:0] gpio_dm0;
  output [43:0] gpio_dm1;
  wire [43:0] gpio_dm1;
  output [43:0] gpio_dm2;
  wire [43:0] gpio_dm2;
  output [43:0] gpio_holdover;
  wire [43:0] gpio_holdover;
  output [43:0] gpio_ib_mode_sel;
  wire [43:0] gpio_ib_mode_sel;
  input [43:0] gpio_in;
  wire [43:0] gpio_in;
  input [43:0] gpio_in_h;
  wire [43:0] gpio_in_h;
  output [43:0] gpio_inp_dis;
  wire [43:0] gpio_inp_dis;
  input [43:0] gpio_loopback_one;
  wire [43:0] gpio_loopback_one;
  input [43:0] gpio_loopback_zero;
  wire [43:0] gpio_loopback_zero;
  output [43:0] gpio_oeb;
  wire [43:0] gpio_oeb;
  output [43:0] gpio_out;
  wire [43:0] gpio_out;
  output [43:0] gpio_slow_sel;
  wire [43:0] gpio_slow_sel;
  output [43:0] gpio_vtrip_sel;
  wire [43:0] gpio_vtrip_sel;
  input [31:0] mask_rev;
  wire [31:0] mask_rev;
  input por_l;
  wire por_l;
  input porb_h;
  wire porb_h;
  input porb_l;
  wire porb_l;
  input resetb_h;
  wire resetb_h;
  input resetb_l;
  wire resetb_l;
  inout vccd;
  wire vccd;
  inout vccd1;
  wire vccd1;
  inout vccd2;
  wire vccd2;
  inout vdda;
  wire vdda;
  inout vdda1;
  wire vdda1;
  inout vdda2;
  wire vdda2;
  inout vssa;
  wire vssa;
  inout vssa1;
  wire vssa1;
  inout vssa2;
  wire vssa2;
  inout vssd;
  wire vssd;
  inout vssd1;
  wire vssd1;
  inout vssd2;
  wire vssd2;
endmodule
