============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:59:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6218 instances
RUN-0007 : 2448 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7364 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4912 nets have 2 pins
RUN-1001 : 1528 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6216 instances, 2448 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29409, tnet num: 7362, tinst num: 6216, tnode num: 36588, tedge num: 48565.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.147786s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (99.4%)

RUN-1004 : used memory is 271 MB, reserved memory is 249 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.290473s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82836e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6216.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22443e+06, overlap = 43.25
PHY-3002 : Step(2): len = 1.07139e+06, overlap = 68.7812
PHY-3002 : Step(3): len = 617152, overlap = 59.5625
PHY-3002 : Step(4): len = 567148, overlap = 86.375
PHY-3002 : Step(5): len = 438408, overlap = 97.0312
PHY-3002 : Step(6): len = 397710, overlap = 124.281
PHY-3002 : Step(7): len = 351991, overlap = 158.594
PHY-3002 : Step(8): len = 321865, overlap = 193.25
PHY-3002 : Step(9): len = 281847, overlap = 196.969
PHY-3002 : Step(10): len = 253623, overlap = 211.281
PHY-3002 : Step(11): len = 238784, overlap = 243.406
PHY-3002 : Step(12): len = 219110, overlap = 262.781
PHY-3002 : Step(13): len = 200593, overlap = 278.406
PHY-3002 : Step(14): len = 190919, overlap = 302.25
PHY-3002 : Step(15): len = 181229, overlap = 330.188
PHY-3002 : Step(16): len = 176878, overlap = 346.25
PHY-3002 : Step(17): len = 166274, overlap = 358.5
PHY-3002 : Step(18): len = 158827, overlap = 374.094
PHY-3002 : Step(19): len = 153953, overlap = 384.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.75149e-06
PHY-3002 : Step(20): len = 169555, overlap = 330
PHY-3002 : Step(21): len = 177634, overlap = 307.75
PHY-3002 : Step(22): len = 177216, overlap = 246.469
PHY-3002 : Step(23): len = 186592, overlap = 215.281
PHY-3002 : Step(24): len = 205148, overlap = 175.875
PHY-3002 : Step(25): len = 200955, overlap = 139.594
PHY-3002 : Step(26): len = 200309, overlap = 147.438
PHY-3002 : Step(27): len = 195219, overlap = 152.281
PHY-3002 : Step(28): len = 190077, overlap = 133.938
PHY-3002 : Step(29): len = 185621, overlap = 118.031
PHY-3002 : Step(30): len = 182808, overlap = 117.844
PHY-3002 : Step(31): len = 179347, overlap = 112.312
PHY-3002 : Step(32): len = 174781, overlap = 105.844
PHY-3002 : Step(33): len = 172052, overlap = 91.3438
PHY-3002 : Step(34): len = 170148, overlap = 83.4688
PHY-3002 : Step(35): len = 166060, overlap = 82.125
PHY-3002 : Step(36): len = 162674, overlap = 82.8125
PHY-3002 : Step(37): len = 162224, overlap = 84.5312
PHY-3002 : Step(38): len = 160743, overlap = 80.3125
PHY-3002 : Step(39): len = 161000, overlap = 82.1562
PHY-3002 : Step(40): len = 160476, overlap = 82.9062
PHY-3002 : Step(41): len = 158026, overlap = 85.0938
PHY-3002 : Step(42): len = 157103, overlap = 93.2812
PHY-3002 : Step(43): len = 155589, overlap = 95.4062
PHY-3002 : Step(44): len = 155158, overlap = 94.4688
PHY-3002 : Step(45): len = 154469, overlap = 92.9375
PHY-3002 : Step(46): len = 151775, overlap = 97.0312
PHY-3002 : Step(47): len = 151846, overlap = 96.3125
PHY-3002 : Step(48): len = 151077, overlap = 87.2812
PHY-3002 : Step(49): len = 149997, overlap = 82
PHY-3002 : Step(50): len = 149903, overlap = 85.5625
PHY-3002 : Step(51): len = 146889, overlap = 84.2812
PHY-3002 : Step(52): len = 146686, overlap = 86.0625
PHY-3002 : Step(53): len = 145847, overlap = 87.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.7503e-05
PHY-3002 : Step(54): len = 146104, overlap = 88.2188
PHY-3002 : Step(55): len = 146364, overlap = 89.9375
PHY-3002 : Step(56): len = 146733, overlap = 89.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50059e-05
PHY-3002 : Step(57): len = 149964, overlap = 78.5
PHY-3002 : Step(58): len = 150620, overlap = 73.2812
PHY-3002 : Step(59): len = 152024, overlap = 79.3125
PHY-3002 : Step(60): len = 152377, overlap = 78.3438
PHY-3002 : Step(61): len = 156583, overlap = 74.9688
PHY-3002 : Step(62): len = 160064, overlap = 68.6562
PHY-3002 : Step(63): len = 164353, overlap = 57.7812
PHY-3002 : Step(64): len = 165160, overlap = 56.625
PHY-3002 : Step(65): len = 166200, overlap = 55.0312
PHY-3002 : Step(66): len = 167089, overlap = 52.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.00119e-05
PHY-3002 : Step(67): len = 167590, overlap = 52.8125
PHY-3002 : Step(68): len = 167587, overlap = 52.75
PHY-3002 : Step(69): len = 166738, overlap = 50.0312
PHY-3002 : Step(70): len = 166651, overlap = 50.0938
PHY-3002 : Step(71): len = 168168, overlap = 44.5625
PHY-3002 : Step(72): len = 168876, overlap = 43.8125
PHY-3002 : Step(73): len = 170262, overlap = 46.2812
PHY-3002 : Step(74): len = 170796, overlap = 45.6875
PHY-3002 : Step(75): len = 175146, overlap = 48.2812
PHY-3002 : Step(76): len = 180726, overlap = 44.375
PHY-3002 : Step(77): len = 179831, overlap = 41.1562
PHY-3002 : Step(78): len = 179018, overlap = 41.6562
PHY-3002 : Step(79): len = 179406, overlap = 41.9688
PHY-3002 : Step(80): len = 180317, overlap = 44.0625
PHY-3002 : Step(81): len = 179907, overlap = 41.8125
PHY-3002 : Step(82): len = 179878, overlap = 37.4062
PHY-3002 : Step(83): len = 179096, overlap = 41.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000140024
PHY-3002 : Step(84): len = 180516, overlap = 41.7812
PHY-3002 : Step(85): len = 180607, overlap = 37.2812
PHY-3002 : Step(86): len = 180501, overlap = 41.7812
PHY-3002 : Step(87): len = 180586, overlap = 41.7812
PHY-3002 : Step(88): len = 181429, overlap = 41.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020330s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (230.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 230824, over cnt = 893(2%), over = 3993, worst = 36
PHY-1001 : End global iterations;  0.358998s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (191.5%)

PHY-1001 : Congestion index: top1 = 55.47, top5 = 40.67, top10 = 32.98, top15 = 28.49.
PHY-3001 : End congestion estimation;  0.468635s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (170.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169556s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.72197e-06
PHY-3002 : Step(89): len = 185718, overlap = 51.0312
PHY-3002 : Step(90): len = 185486, overlap = 58.9375
PHY-3002 : Step(91): len = 175745, overlap = 76.2812
PHY-3002 : Step(92): len = 173690, overlap = 82.625
PHY-3002 : Step(93): len = 166582, overlap = 82.4062
PHY-3002 : Step(94): len = 166504, overlap = 82.6875
PHY-3002 : Step(95): len = 163271, overlap = 84.1562
PHY-3002 : Step(96): len = 163096, overlap = 84.7812
PHY-3002 : Step(97): len = 162627, overlap = 82.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.34439e-05
PHY-3002 : Step(98): len = 161993, overlap = 76.5312
PHY-3002 : Step(99): len = 162131, overlap = 73.625
PHY-3002 : Step(100): len = 163039, overlap = 73.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.68879e-05
PHY-3002 : Step(101): len = 166990, overlap = 59.75
PHY-3002 : Step(102): len = 167730, overlap = 58.875
PHY-3002 : Step(103): len = 176951, overlap = 50.8438
PHY-3002 : Step(104): len = 171697, overlap = 51
PHY-3002 : Step(105): len = 171373, overlap = 49.5
PHY-3002 : Step(106): len = 170411, overlap = 50.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.58615e-05
PHY-3002 : Step(107): len = 181918, overlap = 45.625
PHY-3002 : Step(108): len = 183545, overlap = 45.3125
PHY-3002 : Step(109): len = 183676, overlap = 49.0312
PHY-3002 : Step(110): len = 184247, overlap = 47.4688
PHY-3002 : Step(111): len = 185158, overlap = 44.375
PHY-3002 : Step(112): len = 185729, overlap = 42.5
PHY-3002 : Step(113): len = 189982, overlap = 37.6875
PHY-3002 : Step(114): len = 189555, overlap = 34.9375
PHY-3002 : Step(115): len = 189669, overlap = 34.6875
PHY-3002 : Step(116): len = 189357, overlap = 34.1875
PHY-3002 : Step(117): len = 189526, overlap = 32.4688
PHY-3002 : Step(118): len = 189542, overlap = 33.2188
PHY-3002 : Step(119): len = 189096, overlap = 33
PHY-3002 : Step(120): len = 188541, overlap = 33.25
PHY-3002 : Step(121): len = 188159, overlap = 37.7188
PHY-3002 : Step(122): len = 187134, overlap = 37.1875
PHY-3002 : Step(123): len = 186850, overlap = 37.625
PHY-3002 : Step(124): len = 186319, overlap = 37.1875
PHY-3002 : Step(125): len = 186475, overlap = 35.4062
PHY-3002 : Step(126): len = 186797, overlap = 32.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.1723e-05
PHY-3002 : Step(127): len = 187537, overlap = 28.4062
PHY-3002 : Step(128): len = 187853, overlap = 27.9062
PHY-3002 : Step(129): len = 188830, overlap = 27.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000183446
PHY-3002 : Step(130): len = 194820, overlap = 18.1875
PHY-3002 : Step(131): len = 196116, overlap = 17.9062
PHY-3002 : Step(132): len = 206460, overlap = 18.2812
PHY-3002 : Step(133): len = 209276, overlap = 17.8125
PHY-3002 : Step(134): len = 210501, overlap = 13.4062
PHY-3002 : Step(135): len = 209171, overlap = 11.4375
PHY-3002 : Step(136): len = 208951, overlap = 10.4688
PHY-3002 : Step(137): len = 208538, overlap = 10.0938
PHY-3002 : Step(138): len = 206137, overlap = 10.2188
PHY-3002 : Step(139): len = 205872, overlap = 9.96875
PHY-3002 : Step(140): len = 204385, overlap = 11.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000366892
PHY-3002 : Step(141): len = 205904, overlap = 9.1875
PHY-3002 : Step(142): len = 207380, overlap = 9.0625
PHY-3002 : Step(143): len = 209819, overlap = 8.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000724605
PHY-3002 : Step(144): len = 211610, overlap = 8.75
PHY-3002 : Step(145): len = 217665, overlap = 9.3125
PHY-3002 : Step(146): len = 225512, overlap = 7.625
PHY-3002 : Step(147): len = 229383, overlap = 7.25
PHY-3002 : Step(148): len = 230760, overlap = 5.5625
PHY-3002 : Step(149): len = 230924, overlap = 5.625
PHY-3002 : Step(150): len = 230634, overlap = 3.25
PHY-3002 : Step(151): len = 229727, overlap = 1.625
PHY-3002 : Step(152): len = 228900, overlap = 1.8125
PHY-3002 : Step(153): len = 227715, overlap = 1.4375
PHY-3002 : Step(154): len = 227055, overlap = 1.375
PHY-3002 : Step(155): len = 225591, overlap = 2.25
PHY-3002 : Step(156): len = 224670, overlap = 2.25
PHY-3002 : Step(157): len = 224151, overlap = 2.5
PHY-3002 : Step(158): len = 223837, overlap = 2.5
PHY-3002 : Step(159): len = 223232, overlap = 3
PHY-3002 : Step(160): len = 222946, overlap = 1.75
PHY-3002 : Step(161): len = 222576, overlap = 2.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00144921
PHY-3002 : Step(162): len = 223254, overlap = 1.75
PHY-3002 : Step(163): len = 223671, overlap = 1.75
PHY-3002 : Step(164): len = 225207, overlap = 2
PHY-3002 : Step(165): len = 226520, overlap = 2.5
PHY-3002 : Step(166): len = 228222, overlap = 2.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00238225
PHY-3002 : Step(167): len = 228501, overlap = 2.5
PHY-3002 : Step(168): len = 229324, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 265560, over cnt = 975(2%), over = 3876, worst = 26
PHY-1001 : End global iterations;  0.417156s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 46.08, top5 = 36.26, top10 = 30.99, top15 = 27.43.
PHY-3001 : End congestion estimation;  0.539659s wall, 0.765625s user + 0.078125s system = 0.843750s CPU (156.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170185s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.51164e-05
PHY-3002 : Step(169): len = 228696, overlap = 67.3125
PHY-3002 : Step(170): len = 230397, overlap = 66.5625
PHY-3002 : Step(171): len = 228071, overlap = 50.7812
PHY-3002 : Step(172): len = 227563, overlap = 50.0625
PHY-3002 : Step(173): len = 223589, overlap = 43.0625
PHY-3002 : Step(174): len = 222873, overlap = 41.5625
PHY-3002 : Step(175): len = 219790, overlap = 39.4375
PHY-3002 : Step(176): len = 219585, overlap = 42.8125
PHY-3002 : Step(177): len = 217497, overlap = 39.7812
PHY-3002 : Step(178): len = 217331, overlap = 40.7188
PHY-3002 : Step(179): len = 216550, overlap = 42.7188
PHY-3002 : Step(180): len = 214779, overlap = 40.9688
PHY-3002 : Step(181): len = 214779, overlap = 40.9688
PHY-3002 : Step(182): len = 214111, overlap = 42.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000190233
PHY-3002 : Step(183): len = 218559, overlap = 38.8438
PHY-3002 : Step(184): len = 220216, overlap = 35.4375
PHY-3002 : Step(185): len = 224172, overlap = 32.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000380466
PHY-3002 : Step(186): len = 226879, overlap = 34.2188
PHY-3002 : Step(187): len = 229864, overlap = 32.6875
PHY-3002 : Step(188): len = 233151, overlap = 31.8438
PHY-3002 : Step(189): len = 234220, overlap = 27.25
PHY-3002 : Step(190): len = 233523, overlap = 28.5938
PHY-3002 : Step(191): len = 233315, overlap = 28.4375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29409, tnet num: 7362, tinst num: 6216, tnode num: 36588, tedge num: 48565.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.215304s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (100.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 289 MB, peak memory is 321 MB
OPT-1001 : Total overflow 217.91 peak overflow 2.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 328/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 287456, over cnt = 999(2%), over = 3181, worst = 18
PHY-1001 : End global iterations;  0.441787s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (169.8%)

PHY-1001 : Congestion index: top1 = 40.34, top5 = 32.58, top10 = 28.36, top15 = 25.66.
PHY-1001 : End incremental global routing;  0.558465s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (156.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.185673s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.865814s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (135.3%)

OPT-1001 : Current memory(MB): used = 317, reserve = 298, peak = 321.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5874/7364.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 287456, over cnt = 999(2%), over = 3181, worst = 18
PHY-1002 : len = 297112, over cnt = 631(1%), over = 1746, worst = 13
PHY-1002 : len = 306216, over cnt = 198(0%), over = 465, worst = 12
PHY-1002 : len = 309896, over cnt = 18(0%), over = 29, worst = 6
PHY-1002 : len = 310192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452089s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (145.2%)

PHY-1001 : Congestion index: top1 = 33.79, top5 = 29.04, top10 = 25.90, top15 = 23.79.
OPT-1001 : End congestion update;  0.561623s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (136.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7362 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135642s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.7%)

OPT-0007 : Start: WNS 4370 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.697407s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (129.9%)

OPT-1001 : Current memory(MB): used = 320, reserve = 301, peak = 321.
OPT-1001 : End physical optimization;  2.834402s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (118.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2448 LUT to BLE ...
SYN-4008 : Packed 2448 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 536 SEQ with LUT/SLICE
SYN-4006 : 945 single LUT's are left
SYN-4006 : 517 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2965/5566 primitive instances ...
PHY-3001 : End packing;  0.279593s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3269 instances
RUN-1001 : 1548 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6302 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3823 nets have 2 pins
RUN-1001 : 1538 nets have [3 - 5] pins
RUN-1001 : 780 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3267 instances, 3097 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1043 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 234287, Over = 56.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3095/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 301104, over cnt = 411(1%), over = 619, worst = 7
PHY-1002 : len = 302560, over cnt = 250(0%), over = 340, worst = 5
PHY-1002 : len = 305304, over cnt = 71(0%), over = 102, worst = 4
PHY-1002 : len = 305664, over cnt = 27(0%), over = 42, worst = 4
PHY-1002 : len = 306208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.554370s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 34.18, top5 = 28.33, top10 = 25.11, top15 = 23.07.
PHY-3001 : End congestion estimation;  0.690690s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (151.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25602, tnet num: 6300, tinst num: 3267, tnode num: 30814, tedge num: 44099.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.291103s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 310 MB, peak memory is 328 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.463530s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.2396e-05
PHY-3002 : Step(192): len = 225064, overlap = 61.5
PHY-3002 : Step(193): len = 222518, overlap = 62
PHY-3002 : Step(194): len = 214849, overlap = 62
PHY-3002 : Step(195): len = 212119, overlap = 64.5
PHY-3002 : Step(196): len = 208638, overlap = 75.25
PHY-3002 : Step(197): len = 207024, overlap = 77.5
PHY-3002 : Step(198): len = 206771, overlap = 78.75
PHY-3002 : Step(199): len = 206043, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.47921e-05
PHY-3002 : Step(200): len = 208833, overlap = 67.5
PHY-3002 : Step(201): len = 209862, overlap = 66
PHY-3002 : Step(202): len = 215769, overlap = 58.75
PHY-3002 : Step(203): len = 217187, overlap = 58
PHY-3002 : Step(204): len = 217794, overlap = 56.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000129584
PHY-3002 : Step(205): len = 224037, overlap = 49.25
PHY-3002 : Step(206): len = 225179, overlap = 49
PHY-3002 : Step(207): len = 227182, overlap = 46.5
PHY-3002 : Step(208): len = 227931, overlap = 46.5
PHY-3002 : Step(209): len = 229230, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.763379s wall, 0.609375s user + 1.421875s system = 2.031250s CPU (266.1%)

PHY-3001 : Trial Legalized: Len = 252749
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 386/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 312880, over cnt = 572(1%), over = 930, worst = 8
PHY-1002 : len = 315560, over cnt = 339(0%), over = 487, worst = 8
PHY-1002 : len = 319960, over cnt = 97(0%), over = 123, worst = 6
PHY-1002 : len = 320608, over cnt = 53(0%), over = 64, worst = 3
PHY-1002 : len = 321456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.872316s wall, 1.312500s user + 0.093750s system = 1.406250s CPU (161.2%)

PHY-1001 : Congestion index: top1 = 33.99, top5 = 28.19, top10 = 25.43, top15 = 23.67.
PHY-3001 : End congestion estimation;  1.021224s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (153.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164362s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.58615e-05
PHY-3002 : Step(210): len = 244455, overlap = 0.5
PHY-3002 : Step(211): len = 237826, overlap = 4.75
PHY-3002 : Step(212): len = 234484, overlap = 9.75
PHY-3002 : Step(213): len = 233593, overlap = 10.75
PHY-3002 : Step(214): len = 232784, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.3%)

PHY-3001 : Legalized: Len = 240900, Over = 0
PHY-3001 : Spreading special nets. 32 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021979s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-3001 : 37 instances has been re-located, deltaX = 9, deltaY = 22, maxDist = 1.
PHY-3001 : Final: Len = 241460, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25602, tnet num: 6300, tinst num: 3267, tnode num: 30814, tedge num: 44099.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.335585s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 312 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2767/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 307264, over cnt = 468(1%), over = 671, worst = 6
PHY-1002 : len = 309088, over cnt = 252(0%), over = 344, worst = 6
PHY-1002 : len = 312096, over cnt = 86(0%), over = 108, worst = 3
PHY-1002 : len = 312632, over cnt = 38(0%), over = 50, worst = 3
PHY-1002 : len = 313080, over cnt = 13(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.615301s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (147.3%)

PHY-1001 : Congestion index: top1 = 33.23, top5 = 27.78, top10 = 25.00, top15 = 23.18.
PHY-1001 : End incremental global routing;  0.754972s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (138.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171221s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.050957s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (127.9%)

OPT-1001 : Current memory(MB): used = 332, reserve = 314, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5367/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313080, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 313064, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 313160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137084s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.2%)

PHY-1001 : Congestion index: top1 = 33.15, top5 = 27.72, top10 = 24.96, top15 = 23.17.
OPT-1001 : End congestion update;  0.258125s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121313s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.379583s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 333, reserve = 315, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120498s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5367/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040607s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.0%)

PHY-1001 : Congestion index: top1 = 33.15, top5 = 27.72, top10 = 24.96, top15 = 23.17.
PHY-1001 : End incremental global routing;  0.165462s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.159979s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5367/6302.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039432s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.9%)

PHY-1001 : Congestion index: top1 = 33.15, top5 = 27.72, top10 = 24.96, top15 = 23.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.120027s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.541713s wall, 3.812500s user + 0.031250s system = 3.843750s CPU (108.5%)

RUN-1003 : finish command "place" in  21.497145s wall, 39.578125s user + 8.984375s system = 48.562500s CPU (225.9%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3269 instances
RUN-1001 : 1548 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6302 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3823 nets have 2 pins
RUN-1001 : 1538 nets have [3 - 5] pins
RUN-1001 : 780 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25602, tnet num: 6300, tinst num: 3267, tnode num: 30814, tedge num: 44099.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.290003s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.5%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 362 MB
PHY-1001 : 1548 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 295128, over cnt = 637(1%), over = 1054, worst = 7
PHY-1002 : len = 298856, over cnt = 394(1%), over = 581, worst = 6
PHY-1002 : len = 303776, over cnt = 149(0%), over = 215, worst = 4
PHY-1002 : len = 306280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.835361s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (145.9%)

PHY-1001 : Congestion index: top1 = 33.00, top5 = 27.86, top10 = 25.08, top15 = 23.15.
PHY-1001 : End global routing;  0.969005s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (140.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 357, reserve = 339, peak = 362.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 595, peak = 610.
PHY-1001 : End build detailed router design. 3.964615s wall, 3.875000s user + 0.078125s system = 3.953125s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88848, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 4.056092s wall, 4.062500s user + 0.000000s system = 4.062500s CPU (100.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 88832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.389644s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 643, reserve = 629, peak = 643.
PHY-1001 : End phase 1; 4.455655s wall, 4.468750s user + 0.000000s system = 4.468750s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2475 net; 3.796693s wall, 3.781250s user + 0.015625s system = 3.796875s CPU (100.0%)

PHY-1022 : len = 787048, over cnt = 189(0%), over = 189, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 647, reserve = 633, peak = 647.
PHY-1001 : End initial routed; 9.387100s wall, 16.500000s user + 0.093750s system = 16.593750s CPU (176.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5086(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.619861s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 652, reserve = 638, peak = 652.
PHY-1001 : End phase 2; 11.007039s wall, 18.125000s user + 0.093750s system = 18.218750s CPU (165.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 787048, over cnt = 189(0%), over = 189, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024241s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 786096, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.184402s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (152.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 786160, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.190211s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (123.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 786160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.063974s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (146.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5086(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.629970s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 47 feed throughs used by 41 nets
PHY-1001 : End commit to database; 0.751771s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 3; 3.007506s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (106.0%)

PHY-1003 : Routed, final wirelength = 786160
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.023662s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (132.1%)

PHY-1001 : End detail routing;  22.736729s wall, 29.906250s user + 0.218750s system = 30.125000s CPU (132.5%)

RUN-1003 : finish command "route" in  25.246454s wall, 32.765625s user + 0.265625s system = 33.031250s CPU (130.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 643 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5359   out of  19600   27.34%
#reg                     2190   out of  19600   11.17%
#le                      5876
  #lut only              3686   out of   5876   62.73%
  #reg only               517   out of   5876    8.80%
  #lut&reg               1673   out of   5876   28.47%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                  972
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                               193
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                               46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                               36
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_37.q0                       23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                       17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_9.f1    10
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f0          9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                   6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5876   |3948    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |769    |515     |161     |390     |2       |0       |
|    command1                          |command                                    |55     |54      |0       |44      |0       |0       |
|    control1                          |control_interface                          |96     |62      |24      |47      |0       |0       |
|    data_path1                        |sdr_data_path                              |15     |15      |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |134    |72      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |134    |72      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |23      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |27      |0       |40      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |79      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |79      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |21      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |27      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |117    |73      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |556    |536     |9       |90      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |156    |155     |0       |46      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |48      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |4083   |2538    |1170    |1562    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |174    |107     |45      |91      |2       |0       |
|      u_three_martix_4                |three_martix                               |164    |101     |45      |81      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |172    |108     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |103     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |924    |642     |249     |250     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |743    |438     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |311     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |241    |127     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |722    |433     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |223    |124     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |724    |433     |235     |273     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |16      |0       |0       |
|      u_three_martix                  |three_martix                               |229    |128     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |85     |27      |14      |60      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |355    |210     |92      |155     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |151    |103     |47      |52      |0       |0       |
|      u_three_martix_2                |three_martix                               |204    |107     |45      |103     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |65     |65      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |167    |145     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3742  
    #2          2       665   
    #3          3       559   
    #4          4       266   
    #5        5-10      793   
    #6        11-50     122   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.018274s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (153.4%)

RUN-1004 : used memory is 655 MB, reserved memory is 644 MB, peak memory is 706 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3267
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6302, pip num: 58388
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 47
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3031 valid insts, and 181122 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.548001s wall, 69.390625s user + 0.453125s system = 69.843750s CPU (1258.9%)

RUN-1004 : used memory is 651 MB, reserved memory is 644 MB, peak memory is 838 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_165950.log"
