
PMIK_PROJEKT_CLEAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c3e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  0800c4a8  0800c4a8  0001c4a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cacc  0800cacc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800cacc  0800cacc  0001cacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cad4  0800cad4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cad4  0800cad4  0001cad4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cad8  0800cad8  0001cad8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800cadc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001e4  0800ccc0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  0800ccc0  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156e2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032e6  00000000  00000000  000358ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001278  00000000  00000000  00038bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010f0  00000000  00000000  00039e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000064f0  00000000  00000000  0003af40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001740f  00000000  00000000  00041430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089e0c  00000000  00000000  0005883f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e264b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055c4  00000000  00000000  000e269c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e4 	.word	0x200001e4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c48c 	.word	0x0800c48c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e8 	.word	0x200001e8
 8000104:	0800c48c 	.word	0x0800c48c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 ff81 	bl	8002344 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fed1 	bl	80021f4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 ff73 	bl	8002344 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ff69 	bl	8002344 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fef9 	bl	8002278 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 feef 	bl	8002278 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fca5 	bl	8000e00 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fc31 	bl	8000d28 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fc97 	bl	8000e00 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fc8d 	bl	8000e00 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fc3d 	bl	8000d74 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc33 	bl	8000d74 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f86a 	bl	8000624 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4647      	mov	r7, r8
 8000562:	b580      	push	{r7, lr}
 8000564:	0007      	movs	r7, r0
 8000566:	4699      	mov	r9, r3
 8000568:	0c3b      	lsrs	r3, r7, #16
 800056a:	469c      	mov	ip, r3
 800056c:	0413      	lsls	r3, r2, #16
 800056e:	0c1b      	lsrs	r3, r3, #16
 8000570:	001d      	movs	r5, r3
 8000572:	000e      	movs	r6, r1
 8000574:	4661      	mov	r1, ip
 8000576:	0400      	lsls	r0, r0, #16
 8000578:	0c14      	lsrs	r4, r2, #16
 800057a:	0c00      	lsrs	r0, r0, #16
 800057c:	4345      	muls	r5, r0
 800057e:	434b      	muls	r3, r1
 8000580:	4360      	muls	r0, r4
 8000582:	4361      	muls	r1, r4
 8000584:	18c0      	adds	r0, r0, r3
 8000586:	0c2c      	lsrs	r4, r5, #16
 8000588:	1820      	adds	r0, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4372      	muls	r2, r6
 800059e:	0c03      	lsrs	r3, r0, #16
 80005a0:	4463      	add	r3, ip
 80005a2:	042d      	lsls	r5, r5, #16
 80005a4:	0c2d      	lsrs	r5, r5, #16
 80005a6:	18c9      	adds	r1, r1, r3
 80005a8:	0400      	lsls	r0, r0, #16
 80005aa:	1940      	adds	r0, r0, r5
 80005ac:	1889      	adds	r1, r1, r2
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__aeabi_f2uiz>:
 80005b8:	219e      	movs	r1, #158	; 0x9e
 80005ba:	b510      	push	{r4, lr}
 80005bc:	05c9      	lsls	r1, r1, #23
 80005be:	1c04      	adds	r4, r0, #0
 80005c0:	f7ff ffa2 	bl	8000508 <__aeabi_fcmpge>
 80005c4:	2800      	cmp	r0, #0
 80005c6:	d103      	bne.n	80005d0 <__aeabi_f2uiz+0x18>
 80005c8:	1c20      	adds	r0, r4, #0
 80005ca:	f000 ff31 	bl	8001430 <__aeabi_f2iz>
 80005ce:	bd10      	pop	{r4, pc}
 80005d0:	219e      	movs	r1, #158	; 0x9e
 80005d2:	1c20      	adds	r0, r4, #0
 80005d4:	05c9      	lsls	r1, r1, #23
 80005d6:	f000 fd7d 	bl	80010d4 <__aeabi_fsub>
 80005da:	f000 ff29 	bl	8001430 <__aeabi_f2iz>
 80005de:	2380      	movs	r3, #128	; 0x80
 80005e0:	061b      	lsls	r3, r3, #24
 80005e2:	469c      	mov	ip, r3
 80005e4:	4460      	add	r0, ip
 80005e6:	e7f2      	b.n	80005ce <__aeabi_f2uiz+0x16>

080005e8 <__aeabi_d2uiz>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	2200      	movs	r2, #0
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <__aeabi_d2uiz+0x38>)
 80005ee:	0004      	movs	r4, r0
 80005f0:	000d      	movs	r5, r1
 80005f2:	f7ff ff4f 	bl	8000494 <__aeabi_dcmpge>
 80005f6:	2800      	cmp	r0, #0
 80005f8:	d104      	bne.n	8000604 <__aeabi_d2uiz+0x1c>
 80005fa:	0020      	movs	r0, r4
 80005fc:	0029      	movs	r1, r5
 80005fe:	f002 fd21 	bl	8003044 <__aeabi_d2iz>
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__aeabi_d2uiz+0x38>)
 8000606:	2200      	movs	r2, #0
 8000608:	0020      	movs	r0, r4
 800060a:	0029      	movs	r1, r5
 800060c:	f002 f96a 	bl	80028e4 <__aeabi_dsub>
 8000610:	f002 fd18 	bl	8003044 <__aeabi_d2iz>
 8000614:	2380      	movs	r3, #128	; 0x80
 8000616:	061b      	lsls	r3, r3, #24
 8000618:	469c      	mov	ip, r3
 800061a:	4460      	add	r0, ip
 800061c:	e7f1      	b.n	8000602 <__aeabi_d2uiz+0x1a>
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	41e00000 	.word	0x41e00000

08000624 <__udivmoddi4>:
 8000624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000626:	4657      	mov	r7, sl
 8000628:	464e      	mov	r6, r9
 800062a:	4645      	mov	r5, r8
 800062c:	46de      	mov	lr, fp
 800062e:	b5e0      	push	{r5, r6, r7, lr}
 8000630:	0004      	movs	r4, r0
 8000632:	000d      	movs	r5, r1
 8000634:	4692      	mov	sl, r2
 8000636:	4699      	mov	r9, r3
 8000638:	b083      	sub	sp, #12
 800063a:	428b      	cmp	r3, r1
 800063c:	d830      	bhi.n	80006a0 <__udivmoddi4+0x7c>
 800063e:	d02d      	beq.n	800069c <__udivmoddi4+0x78>
 8000640:	4649      	mov	r1, r9
 8000642:	4650      	mov	r0, sl
 8000644:	f002 fe78 	bl	8003338 <__clzdi2>
 8000648:	0029      	movs	r1, r5
 800064a:	0006      	movs	r6, r0
 800064c:	0020      	movs	r0, r4
 800064e:	f002 fe73 	bl	8003338 <__clzdi2>
 8000652:	1a33      	subs	r3, r6, r0
 8000654:	4698      	mov	r8, r3
 8000656:	3b20      	subs	r3, #32
 8000658:	469b      	mov	fp, r3
 800065a:	d433      	bmi.n	80006c4 <__udivmoddi4+0xa0>
 800065c:	465a      	mov	r2, fp
 800065e:	4653      	mov	r3, sl
 8000660:	4093      	lsls	r3, r2
 8000662:	4642      	mov	r2, r8
 8000664:	001f      	movs	r7, r3
 8000666:	4653      	mov	r3, sl
 8000668:	4093      	lsls	r3, r2
 800066a:	001e      	movs	r6, r3
 800066c:	42af      	cmp	r7, r5
 800066e:	d83a      	bhi.n	80006e6 <__udivmoddi4+0xc2>
 8000670:	42af      	cmp	r7, r5
 8000672:	d100      	bne.n	8000676 <__udivmoddi4+0x52>
 8000674:	e078      	b.n	8000768 <__udivmoddi4+0x144>
 8000676:	465b      	mov	r3, fp
 8000678:	1ba4      	subs	r4, r4, r6
 800067a:	41bd      	sbcs	r5, r7
 800067c:	2b00      	cmp	r3, #0
 800067e:	da00      	bge.n	8000682 <__udivmoddi4+0x5e>
 8000680:	e075      	b.n	800076e <__udivmoddi4+0x14a>
 8000682:	2200      	movs	r2, #0
 8000684:	2300      	movs	r3, #0
 8000686:	9200      	str	r2, [sp, #0]
 8000688:	9301      	str	r3, [sp, #4]
 800068a:	2301      	movs	r3, #1
 800068c:	465a      	mov	r2, fp
 800068e:	4093      	lsls	r3, r2
 8000690:	9301      	str	r3, [sp, #4]
 8000692:	2301      	movs	r3, #1
 8000694:	4642      	mov	r2, r8
 8000696:	4093      	lsls	r3, r2
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	e028      	b.n	80006ee <__udivmoddi4+0xca>
 800069c:	4282      	cmp	r2, r0
 800069e:	d9cf      	bls.n	8000640 <__udivmoddi4+0x1c>
 80006a0:	2200      	movs	r2, #0
 80006a2:	2300      	movs	r3, #0
 80006a4:	9200      	str	r2, [sp, #0]
 80006a6:	9301      	str	r3, [sp, #4]
 80006a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <__udivmoddi4+0x8e>
 80006ae:	601c      	str	r4, [r3, #0]
 80006b0:	605d      	str	r5, [r3, #4]
 80006b2:	9800      	ldr	r0, [sp, #0]
 80006b4:	9901      	ldr	r1, [sp, #4]
 80006b6:	b003      	add	sp, #12
 80006b8:	bcf0      	pop	{r4, r5, r6, r7}
 80006ba:	46bb      	mov	fp, r7
 80006bc:	46b2      	mov	sl, r6
 80006be:	46a9      	mov	r9, r5
 80006c0:	46a0      	mov	r8, r4
 80006c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c4:	4642      	mov	r2, r8
 80006c6:	2320      	movs	r3, #32
 80006c8:	1a9b      	subs	r3, r3, r2
 80006ca:	4652      	mov	r2, sl
 80006cc:	40da      	lsrs	r2, r3
 80006ce:	4641      	mov	r1, r8
 80006d0:	0013      	movs	r3, r2
 80006d2:	464a      	mov	r2, r9
 80006d4:	408a      	lsls	r2, r1
 80006d6:	0017      	movs	r7, r2
 80006d8:	4642      	mov	r2, r8
 80006da:	431f      	orrs	r7, r3
 80006dc:	4653      	mov	r3, sl
 80006de:	4093      	lsls	r3, r2
 80006e0:	001e      	movs	r6, r3
 80006e2:	42af      	cmp	r7, r5
 80006e4:	d9c4      	bls.n	8000670 <__udivmoddi4+0x4c>
 80006e6:	2200      	movs	r2, #0
 80006e8:	2300      	movs	r3, #0
 80006ea:	9200      	str	r2, [sp, #0]
 80006ec:	9301      	str	r3, [sp, #4]
 80006ee:	4643      	mov	r3, r8
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d0d9      	beq.n	80006a8 <__udivmoddi4+0x84>
 80006f4:	07fb      	lsls	r3, r7, #31
 80006f6:	0872      	lsrs	r2, r6, #1
 80006f8:	431a      	orrs	r2, r3
 80006fa:	4646      	mov	r6, r8
 80006fc:	087b      	lsrs	r3, r7, #1
 80006fe:	e00e      	b.n	800071e <__udivmoddi4+0xfa>
 8000700:	42ab      	cmp	r3, r5
 8000702:	d101      	bne.n	8000708 <__udivmoddi4+0xe4>
 8000704:	42a2      	cmp	r2, r4
 8000706:	d80c      	bhi.n	8000722 <__udivmoddi4+0xfe>
 8000708:	1aa4      	subs	r4, r4, r2
 800070a:	419d      	sbcs	r5, r3
 800070c:	2001      	movs	r0, #1
 800070e:	1924      	adds	r4, r4, r4
 8000710:	416d      	adcs	r5, r5
 8000712:	2100      	movs	r1, #0
 8000714:	3e01      	subs	r6, #1
 8000716:	1824      	adds	r4, r4, r0
 8000718:	414d      	adcs	r5, r1
 800071a:	2e00      	cmp	r6, #0
 800071c:	d006      	beq.n	800072c <__udivmoddi4+0x108>
 800071e:	42ab      	cmp	r3, r5
 8000720:	d9ee      	bls.n	8000700 <__udivmoddi4+0xdc>
 8000722:	3e01      	subs	r6, #1
 8000724:	1924      	adds	r4, r4, r4
 8000726:	416d      	adcs	r5, r5
 8000728:	2e00      	cmp	r6, #0
 800072a:	d1f8      	bne.n	800071e <__udivmoddi4+0xfa>
 800072c:	9800      	ldr	r0, [sp, #0]
 800072e:	9901      	ldr	r1, [sp, #4]
 8000730:	465b      	mov	r3, fp
 8000732:	1900      	adds	r0, r0, r4
 8000734:	4169      	adcs	r1, r5
 8000736:	2b00      	cmp	r3, #0
 8000738:	db24      	blt.n	8000784 <__udivmoddi4+0x160>
 800073a:	002b      	movs	r3, r5
 800073c:	465a      	mov	r2, fp
 800073e:	4644      	mov	r4, r8
 8000740:	40d3      	lsrs	r3, r2
 8000742:	002a      	movs	r2, r5
 8000744:	40e2      	lsrs	r2, r4
 8000746:	001c      	movs	r4, r3
 8000748:	465b      	mov	r3, fp
 800074a:	0015      	movs	r5, r2
 800074c:	2b00      	cmp	r3, #0
 800074e:	db2a      	blt.n	80007a6 <__udivmoddi4+0x182>
 8000750:	0026      	movs	r6, r4
 8000752:	409e      	lsls	r6, r3
 8000754:	0033      	movs	r3, r6
 8000756:	0026      	movs	r6, r4
 8000758:	4647      	mov	r7, r8
 800075a:	40be      	lsls	r6, r7
 800075c:	0032      	movs	r2, r6
 800075e:	1a80      	subs	r0, r0, r2
 8000760:	4199      	sbcs	r1, r3
 8000762:	9000      	str	r0, [sp, #0]
 8000764:	9101      	str	r1, [sp, #4]
 8000766:	e79f      	b.n	80006a8 <__udivmoddi4+0x84>
 8000768:	42a3      	cmp	r3, r4
 800076a:	d8bc      	bhi.n	80006e6 <__udivmoddi4+0xc2>
 800076c:	e783      	b.n	8000676 <__udivmoddi4+0x52>
 800076e:	4642      	mov	r2, r8
 8000770:	2320      	movs	r3, #32
 8000772:	2100      	movs	r1, #0
 8000774:	1a9b      	subs	r3, r3, r2
 8000776:	2200      	movs	r2, #0
 8000778:	9100      	str	r1, [sp, #0]
 800077a:	9201      	str	r2, [sp, #4]
 800077c:	2201      	movs	r2, #1
 800077e:	40da      	lsrs	r2, r3
 8000780:	9201      	str	r2, [sp, #4]
 8000782:	e786      	b.n	8000692 <__udivmoddi4+0x6e>
 8000784:	4642      	mov	r2, r8
 8000786:	2320      	movs	r3, #32
 8000788:	1a9b      	subs	r3, r3, r2
 800078a:	002a      	movs	r2, r5
 800078c:	4646      	mov	r6, r8
 800078e:	409a      	lsls	r2, r3
 8000790:	0023      	movs	r3, r4
 8000792:	40f3      	lsrs	r3, r6
 8000794:	4644      	mov	r4, r8
 8000796:	4313      	orrs	r3, r2
 8000798:	002a      	movs	r2, r5
 800079a:	40e2      	lsrs	r2, r4
 800079c:	001c      	movs	r4, r3
 800079e:	465b      	mov	r3, fp
 80007a0:	0015      	movs	r5, r2
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	dad4      	bge.n	8000750 <__udivmoddi4+0x12c>
 80007a6:	4642      	mov	r2, r8
 80007a8:	002f      	movs	r7, r5
 80007aa:	2320      	movs	r3, #32
 80007ac:	0026      	movs	r6, r4
 80007ae:	4097      	lsls	r7, r2
 80007b0:	1a9b      	subs	r3, r3, r2
 80007b2:	40de      	lsrs	r6, r3
 80007b4:	003b      	movs	r3, r7
 80007b6:	4333      	orrs	r3, r6
 80007b8:	e7cd      	b.n	8000756 <__udivmoddi4+0x132>
 80007ba:	46c0      	nop			; (mov r8, r8)

080007bc <__aeabi_fadd>:
 80007bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007be:	46c6      	mov	lr, r8
 80007c0:	0243      	lsls	r3, r0, #9
 80007c2:	0a5b      	lsrs	r3, r3, #9
 80007c4:	024e      	lsls	r6, r1, #9
 80007c6:	0045      	lsls	r5, r0, #1
 80007c8:	004f      	lsls	r7, r1, #1
 80007ca:	00da      	lsls	r2, r3, #3
 80007cc:	0fc4      	lsrs	r4, r0, #31
 80007ce:	469c      	mov	ip, r3
 80007d0:	0a70      	lsrs	r0, r6, #9
 80007d2:	4690      	mov	r8, r2
 80007d4:	b500      	push	{lr}
 80007d6:	0e2d      	lsrs	r5, r5, #24
 80007d8:	0e3f      	lsrs	r7, r7, #24
 80007da:	0fc9      	lsrs	r1, r1, #31
 80007dc:	09b6      	lsrs	r6, r6, #6
 80007de:	428c      	cmp	r4, r1
 80007e0:	d04b      	beq.n	800087a <__aeabi_fadd+0xbe>
 80007e2:	1bea      	subs	r2, r5, r7
 80007e4:	2a00      	cmp	r2, #0
 80007e6:	dd36      	ble.n	8000856 <__aeabi_fadd+0x9a>
 80007e8:	2f00      	cmp	r7, #0
 80007ea:	d061      	beq.n	80008b0 <__aeabi_fadd+0xf4>
 80007ec:	2dff      	cmp	r5, #255	; 0xff
 80007ee:	d100      	bne.n	80007f2 <__aeabi_fadd+0x36>
 80007f0:	e0ad      	b.n	800094e <__aeabi_fadd+0x192>
 80007f2:	2380      	movs	r3, #128	; 0x80
 80007f4:	04db      	lsls	r3, r3, #19
 80007f6:	431e      	orrs	r6, r3
 80007f8:	2a1b      	cmp	r2, #27
 80007fa:	dc00      	bgt.n	80007fe <__aeabi_fadd+0x42>
 80007fc:	e0d3      	b.n	80009a6 <__aeabi_fadd+0x1ea>
 80007fe:	2001      	movs	r0, #1
 8000800:	4643      	mov	r3, r8
 8000802:	1a18      	subs	r0, r3, r0
 8000804:	0143      	lsls	r3, r0, #5
 8000806:	d400      	bmi.n	800080a <__aeabi_fadd+0x4e>
 8000808:	e08c      	b.n	8000924 <__aeabi_fadd+0x168>
 800080a:	0180      	lsls	r0, r0, #6
 800080c:	0987      	lsrs	r7, r0, #6
 800080e:	0038      	movs	r0, r7
 8000810:	f002 fd74 	bl	80032fc <__clzsi2>
 8000814:	3805      	subs	r0, #5
 8000816:	4087      	lsls	r7, r0
 8000818:	4285      	cmp	r5, r0
 800081a:	dc00      	bgt.n	800081e <__aeabi_fadd+0x62>
 800081c:	e0b6      	b.n	800098c <__aeabi_fadd+0x1d0>
 800081e:	1a2d      	subs	r5, r5, r0
 8000820:	48b3      	ldr	r0, [pc, #716]	; (8000af0 <__aeabi_fadd+0x334>)
 8000822:	4038      	ands	r0, r7
 8000824:	0743      	lsls	r3, r0, #29
 8000826:	d004      	beq.n	8000832 <__aeabi_fadd+0x76>
 8000828:	230f      	movs	r3, #15
 800082a:	4003      	ands	r3, r0
 800082c:	2b04      	cmp	r3, #4
 800082e:	d000      	beq.n	8000832 <__aeabi_fadd+0x76>
 8000830:	3004      	adds	r0, #4
 8000832:	0143      	lsls	r3, r0, #5
 8000834:	d400      	bmi.n	8000838 <__aeabi_fadd+0x7c>
 8000836:	e078      	b.n	800092a <__aeabi_fadd+0x16e>
 8000838:	1c6a      	adds	r2, r5, #1
 800083a:	2dfe      	cmp	r5, #254	; 0xfe
 800083c:	d065      	beq.n	800090a <__aeabi_fadd+0x14e>
 800083e:	0180      	lsls	r0, r0, #6
 8000840:	0a43      	lsrs	r3, r0, #9
 8000842:	469c      	mov	ip, r3
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	4663      	mov	r3, ip
 8000848:	05d0      	lsls	r0, r2, #23
 800084a:	4318      	orrs	r0, r3
 800084c:	07e4      	lsls	r4, r4, #31
 800084e:	4320      	orrs	r0, r4
 8000850:	bc80      	pop	{r7}
 8000852:	46b8      	mov	r8, r7
 8000854:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000856:	2a00      	cmp	r2, #0
 8000858:	d035      	beq.n	80008c6 <__aeabi_fadd+0x10a>
 800085a:	1b7a      	subs	r2, r7, r5
 800085c:	2d00      	cmp	r5, #0
 800085e:	d000      	beq.n	8000862 <__aeabi_fadd+0xa6>
 8000860:	e0af      	b.n	80009c2 <__aeabi_fadd+0x206>
 8000862:	4643      	mov	r3, r8
 8000864:	2b00      	cmp	r3, #0
 8000866:	d100      	bne.n	800086a <__aeabi_fadd+0xae>
 8000868:	e0a7      	b.n	80009ba <__aeabi_fadd+0x1fe>
 800086a:	1e53      	subs	r3, r2, #1
 800086c:	2a01      	cmp	r2, #1
 800086e:	d100      	bne.n	8000872 <__aeabi_fadd+0xb6>
 8000870:	e12f      	b.n	8000ad2 <__aeabi_fadd+0x316>
 8000872:	2aff      	cmp	r2, #255	; 0xff
 8000874:	d069      	beq.n	800094a <__aeabi_fadd+0x18e>
 8000876:	001a      	movs	r2, r3
 8000878:	e0aa      	b.n	80009d0 <__aeabi_fadd+0x214>
 800087a:	1be9      	subs	r1, r5, r7
 800087c:	2900      	cmp	r1, #0
 800087e:	dd70      	ble.n	8000962 <__aeabi_fadd+0x1a6>
 8000880:	2f00      	cmp	r7, #0
 8000882:	d037      	beq.n	80008f4 <__aeabi_fadd+0x138>
 8000884:	2dff      	cmp	r5, #255	; 0xff
 8000886:	d062      	beq.n	800094e <__aeabi_fadd+0x192>
 8000888:	2380      	movs	r3, #128	; 0x80
 800088a:	04db      	lsls	r3, r3, #19
 800088c:	431e      	orrs	r6, r3
 800088e:	291b      	cmp	r1, #27
 8000890:	dc00      	bgt.n	8000894 <__aeabi_fadd+0xd8>
 8000892:	e0b0      	b.n	80009f6 <__aeabi_fadd+0x23a>
 8000894:	2001      	movs	r0, #1
 8000896:	4440      	add	r0, r8
 8000898:	0143      	lsls	r3, r0, #5
 800089a:	d543      	bpl.n	8000924 <__aeabi_fadd+0x168>
 800089c:	3501      	adds	r5, #1
 800089e:	2dff      	cmp	r5, #255	; 0xff
 80008a0:	d033      	beq.n	800090a <__aeabi_fadd+0x14e>
 80008a2:	2301      	movs	r3, #1
 80008a4:	4a93      	ldr	r2, [pc, #588]	; (8000af4 <__aeabi_fadd+0x338>)
 80008a6:	4003      	ands	r3, r0
 80008a8:	0840      	lsrs	r0, r0, #1
 80008aa:	4010      	ands	r0, r2
 80008ac:	4318      	orrs	r0, r3
 80008ae:	e7b9      	b.n	8000824 <__aeabi_fadd+0x68>
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d100      	bne.n	80008b6 <__aeabi_fadd+0xfa>
 80008b4:	e083      	b.n	80009be <__aeabi_fadd+0x202>
 80008b6:	1e51      	subs	r1, r2, #1
 80008b8:	2a01      	cmp	r2, #1
 80008ba:	d100      	bne.n	80008be <__aeabi_fadd+0x102>
 80008bc:	e0d8      	b.n	8000a70 <__aeabi_fadd+0x2b4>
 80008be:	2aff      	cmp	r2, #255	; 0xff
 80008c0:	d045      	beq.n	800094e <__aeabi_fadd+0x192>
 80008c2:	000a      	movs	r2, r1
 80008c4:	e798      	b.n	80007f8 <__aeabi_fadd+0x3c>
 80008c6:	27fe      	movs	r7, #254	; 0xfe
 80008c8:	1c6a      	adds	r2, r5, #1
 80008ca:	4217      	tst	r7, r2
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fadd+0x114>
 80008ce:	e086      	b.n	80009de <__aeabi_fadd+0x222>
 80008d0:	2d00      	cmp	r5, #0
 80008d2:	d000      	beq.n	80008d6 <__aeabi_fadd+0x11a>
 80008d4:	e0b7      	b.n	8000a46 <__aeabi_fadd+0x28a>
 80008d6:	4643      	mov	r3, r8
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d100      	bne.n	80008de <__aeabi_fadd+0x122>
 80008dc:	e0f3      	b.n	8000ac6 <__aeabi_fadd+0x30a>
 80008de:	2200      	movs	r2, #0
 80008e0:	2e00      	cmp	r6, #0
 80008e2:	d0b0      	beq.n	8000846 <__aeabi_fadd+0x8a>
 80008e4:	1b98      	subs	r0, r3, r6
 80008e6:	0143      	lsls	r3, r0, #5
 80008e8:	d400      	bmi.n	80008ec <__aeabi_fadd+0x130>
 80008ea:	e0fa      	b.n	8000ae2 <__aeabi_fadd+0x326>
 80008ec:	4643      	mov	r3, r8
 80008ee:	000c      	movs	r4, r1
 80008f0:	1af0      	subs	r0, r6, r3
 80008f2:	e797      	b.n	8000824 <__aeabi_fadd+0x68>
 80008f4:	2e00      	cmp	r6, #0
 80008f6:	d100      	bne.n	80008fa <__aeabi_fadd+0x13e>
 80008f8:	e0c8      	b.n	8000a8c <__aeabi_fadd+0x2d0>
 80008fa:	1e4a      	subs	r2, r1, #1
 80008fc:	2901      	cmp	r1, #1
 80008fe:	d100      	bne.n	8000902 <__aeabi_fadd+0x146>
 8000900:	e0ae      	b.n	8000a60 <__aeabi_fadd+0x2a4>
 8000902:	29ff      	cmp	r1, #255	; 0xff
 8000904:	d023      	beq.n	800094e <__aeabi_fadd+0x192>
 8000906:	0011      	movs	r1, r2
 8000908:	e7c1      	b.n	800088e <__aeabi_fadd+0xd2>
 800090a:	2300      	movs	r3, #0
 800090c:	22ff      	movs	r2, #255	; 0xff
 800090e:	469c      	mov	ip, r3
 8000910:	e799      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000912:	21fe      	movs	r1, #254	; 0xfe
 8000914:	1c6a      	adds	r2, r5, #1
 8000916:	4211      	tst	r1, r2
 8000918:	d077      	beq.n	8000a0a <__aeabi_fadd+0x24e>
 800091a:	2aff      	cmp	r2, #255	; 0xff
 800091c:	d0f5      	beq.n	800090a <__aeabi_fadd+0x14e>
 800091e:	0015      	movs	r5, r2
 8000920:	4446      	add	r6, r8
 8000922:	0870      	lsrs	r0, r6, #1
 8000924:	0743      	lsls	r3, r0, #29
 8000926:	d000      	beq.n	800092a <__aeabi_fadd+0x16e>
 8000928:	e77e      	b.n	8000828 <__aeabi_fadd+0x6c>
 800092a:	08c3      	lsrs	r3, r0, #3
 800092c:	2dff      	cmp	r5, #255	; 0xff
 800092e:	d00e      	beq.n	800094e <__aeabi_fadd+0x192>
 8000930:	025b      	lsls	r3, r3, #9
 8000932:	0a5b      	lsrs	r3, r3, #9
 8000934:	469c      	mov	ip, r3
 8000936:	b2ea      	uxtb	r2, r5
 8000938:	e785      	b.n	8000846 <__aeabi_fadd+0x8a>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d007      	beq.n	800094e <__aeabi_fadd+0x192>
 800093e:	2280      	movs	r2, #128	; 0x80
 8000940:	03d2      	lsls	r2, r2, #15
 8000942:	4213      	tst	r3, r2
 8000944:	d003      	beq.n	800094e <__aeabi_fadd+0x192>
 8000946:	4210      	tst	r0, r2
 8000948:	d101      	bne.n	800094e <__aeabi_fadd+0x192>
 800094a:	000c      	movs	r4, r1
 800094c:	0003      	movs	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d0db      	beq.n	800090a <__aeabi_fadd+0x14e>
 8000952:	2080      	movs	r0, #128	; 0x80
 8000954:	03c0      	lsls	r0, r0, #15
 8000956:	4318      	orrs	r0, r3
 8000958:	0240      	lsls	r0, r0, #9
 800095a:	0a43      	lsrs	r3, r0, #9
 800095c:	469c      	mov	ip, r3
 800095e:	22ff      	movs	r2, #255	; 0xff
 8000960:	e771      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000962:	2900      	cmp	r1, #0
 8000964:	d0d5      	beq.n	8000912 <__aeabi_fadd+0x156>
 8000966:	1b7a      	subs	r2, r7, r5
 8000968:	2d00      	cmp	r5, #0
 800096a:	d160      	bne.n	8000a2e <__aeabi_fadd+0x272>
 800096c:	4643      	mov	r3, r8
 800096e:	2b00      	cmp	r3, #0
 8000970:	d024      	beq.n	80009bc <__aeabi_fadd+0x200>
 8000972:	1e53      	subs	r3, r2, #1
 8000974:	2a01      	cmp	r2, #1
 8000976:	d073      	beq.n	8000a60 <__aeabi_fadd+0x2a4>
 8000978:	2aff      	cmp	r2, #255	; 0xff
 800097a:	d0e7      	beq.n	800094c <__aeabi_fadd+0x190>
 800097c:	001a      	movs	r2, r3
 800097e:	2a1b      	cmp	r2, #27
 8000980:	dc00      	bgt.n	8000984 <__aeabi_fadd+0x1c8>
 8000982:	e085      	b.n	8000a90 <__aeabi_fadd+0x2d4>
 8000984:	2001      	movs	r0, #1
 8000986:	003d      	movs	r5, r7
 8000988:	1980      	adds	r0, r0, r6
 800098a:	e785      	b.n	8000898 <__aeabi_fadd+0xdc>
 800098c:	2320      	movs	r3, #32
 800098e:	003a      	movs	r2, r7
 8000990:	1b45      	subs	r5, r0, r5
 8000992:	0038      	movs	r0, r7
 8000994:	3501      	adds	r5, #1
 8000996:	40ea      	lsrs	r2, r5
 8000998:	1b5d      	subs	r5, r3, r5
 800099a:	40a8      	lsls	r0, r5
 800099c:	1e43      	subs	r3, r0, #1
 800099e:	4198      	sbcs	r0, r3
 80009a0:	2500      	movs	r5, #0
 80009a2:	4310      	orrs	r0, r2
 80009a4:	e73e      	b.n	8000824 <__aeabi_fadd+0x68>
 80009a6:	2320      	movs	r3, #32
 80009a8:	0030      	movs	r0, r6
 80009aa:	1a9b      	subs	r3, r3, r2
 80009ac:	0031      	movs	r1, r6
 80009ae:	4098      	lsls	r0, r3
 80009b0:	40d1      	lsrs	r1, r2
 80009b2:	1e43      	subs	r3, r0, #1
 80009b4:	4198      	sbcs	r0, r3
 80009b6:	4308      	orrs	r0, r1
 80009b8:	e722      	b.n	8000800 <__aeabi_fadd+0x44>
 80009ba:	000c      	movs	r4, r1
 80009bc:	0003      	movs	r3, r0
 80009be:	0015      	movs	r5, r2
 80009c0:	e7b4      	b.n	800092c <__aeabi_fadd+0x170>
 80009c2:	2fff      	cmp	r7, #255	; 0xff
 80009c4:	d0c1      	beq.n	800094a <__aeabi_fadd+0x18e>
 80009c6:	2380      	movs	r3, #128	; 0x80
 80009c8:	4640      	mov	r0, r8
 80009ca:	04db      	lsls	r3, r3, #19
 80009cc:	4318      	orrs	r0, r3
 80009ce:	4680      	mov	r8, r0
 80009d0:	2a1b      	cmp	r2, #27
 80009d2:	dd51      	ble.n	8000a78 <__aeabi_fadd+0x2bc>
 80009d4:	2001      	movs	r0, #1
 80009d6:	000c      	movs	r4, r1
 80009d8:	003d      	movs	r5, r7
 80009da:	1a30      	subs	r0, r6, r0
 80009dc:	e712      	b.n	8000804 <__aeabi_fadd+0x48>
 80009de:	4643      	mov	r3, r8
 80009e0:	1b9f      	subs	r7, r3, r6
 80009e2:	017b      	lsls	r3, r7, #5
 80009e4:	d42b      	bmi.n	8000a3e <__aeabi_fadd+0x282>
 80009e6:	2f00      	cmp	r7, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x230>
 80009ea:	e710      	b.n	800080e <__aeabi_fadd+0x52>
 80009ec:	2300      	movs	r3, #0
 80009ee:	2400      	movs	r4, #0
 80009f0:	2200      	movs	r2, #0
 80009f2:	469c      	mov	ip, r3
 80009f4:	e727      	b.n	8000846 <__aeabi_fadd+0x8a>
 80009f6:	2320      	movs	r3, #32
 80009f8:	0032      	movs	r2, r6
 80009fa:	0030      	movs	r0, r6
 80009fc:	40ca      	lsrs	r2, r1
 80009fe:	1a59      	subs	r1, r3, r1
 8000a00:	4088      	lsls	r0, r1
 8000a02:	1e43      	subs	r3, r0, #1
 8000a04:	4198      	sbcs	r0, r3
 8000a06:	4310      	orrs	r0, r2
 8000a08:	e745      	b.n	8000896 <__aeabi_fadd+0xda>
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	d14a      	bne.n	8000aa4 <__aeabi_fadd+0x2e8>
 8000a0e:	4643      	mov	r3, r8
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d063      	beq.n	8000adc <__aeabi_fadd+0x320>
 8000a14:	2200      	movs	r2, #0
 8000a16:	2e00      	cmp	r6, #0
 8000a18:	d100      	bne.n	8000a1c <__aeabi_fadd+0x260>
 8000a1a:	e714      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000a1c:	0030      	movs	r0, r6
 8000a1e:	4440      	add	r0, r8
 8000a20:	0143      	lsls	r3, r0, #5
 8000a22:	d400      	bmi.n	8000a26 <__aeabi_fadd+0x26a>
 8000a24:	e77e      	b.n	8000924 <__aeabi_fadd+0x168>
 8000a26:	4b32      	ldr	r3, [pc, #200]	; (8000af0 <__aeabi_fadd+0x334>)
 8000a28:	3501      	adds	r5, #1
 8000a2a:	4018      	ands	r0, r3
 8000a2c:	e77a      	b.n	8000924 <__aeabi_fadd+0x168>
 8000a2e:	2fff      	cmp	r7, #255	; 0xff
 8000a30:	d08c      	beq.n	800094c <__aeabi_fadd+0x190>
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	4641      	mov	r1, r8
 8000a36:	04db      	lsls	r3, r3, #19
 8000a38:	4319      	orrs	r1, r3
 8000a3a:	4688      	mov	r8, r1
 8000a3c:	e79f      	b.n	800097e <__aeabi_fadd+0x1c2>
 8000a3e:	4643      	mov	r3, r8
 8000a40:	000c      	movs	r4, r1
 8000a42:	1af7      	subs	r7, r6, r3
 8000a44:	e6e3      	b.n	800080e <__aeabi_fadd+0x52>
 8000a46:	4642      	mov	r2, r8
 8000a48:	2a00      	cmp	r2, #0
 8000a4a:	d000      	beq.n	8000a4e <__aeabi_fadd+0x292>
 8000a4c:	e775      	b.n	800093a <__aeabi_fadd+0x17e>
 8000a4e:	2e00      	cmp	r6, #0
 8000a50:	d000      	beq.n	8000a54 <__aeabi_fadd+0x298>
 8000a52:	e77a      	b.n	800094a <__aeabi_fadd+0x18e>
 8000a54:	2380      	movs	r3, #128	; 0x80
 8000a56:	03db      	lsls	r3, r3, #15
 8000a58:	2400      	movs	r4, #0
 8000a5a:	469c      	mov	ip, r3
 8000a5c:	22ff      	movs	r2, #255	; 0xff
 8000a5e:	e6f2      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000a60:	0030      	movs	r0, r6
 8000a62:	4440      	add	r0, r8
 8000a64:	2501      	movs	r5, #1
 8000a66:	0143      	lsls	r3, r0, #5
 8000a68:	d400      	bmi.n	8000a6c <__aeabi_fadd+0x2b0>
 8000a6a:	e75b      	b.n	8000924 <__aeabi_fadd+0x168>
 8000a6c:	2502      	movs	r5, #2
 8000a6e:	e718      	b.n	80008a2 <__aeabi_fadd+0xe6>
 8000a70:	4643      	mov	r3, r8
 8000a72:	2501      	movs	r5, #1
 8000a74:	1b98      	subs	r0, r3, r6
 8000a76:	e6c5      	b.n	8000804 <__aeabi_fadd+0x48>
 8000a78:	2320      	movs	r3, #32
 8000a7a:	4644      	mov	r4, r8
 8000a7c:	4640      	mov	r0, r8
 8000a7e:	40d4      	lsrs	r4, r2
 8000a80:	1a9a      	subs	r2, r3, r2
 8000a82:	4090      	lsls	r0, r2
 8000a84:	1e43      	subs	r3, r0, #1
 8000a86:	4198      	sbcs	r0, r3
 8000a88:	4320      	orrs	r0, r4
 8000a8a:	e7a4      	b.n	80009d6 <__aeabi_fadd+0x21a>
 8000a8c:	000d      	movs	r5, r1
 8000a8e:	e74d      	b.n	800092c <__aeabi_fadd+0x170>
 8000a90:	2320      	movs	r3, #32
 8000a92:	4641      	mov	r1, r8
 8000a94:	4640      	mov	r0, r8
 8000a96:	40d1      	lsrs	r1, r2
 8000a98:	1a9a      	subs	r2, r3, r2
 8000a9a:	4090      	lsls	r0, r2
 8000a9c:	1e43      	subs	r3, r0, #1
 8000a9e:	4198      	sbcs	r0, r3
 8000aa0:	4308      	orrs	r0, r1
 8000aa2:	e770      	b.n	8000986 <__aeabi_fadd+0x1ca>
 8000aa4:	4642      	mov	r2, r8
 8000aa6:	2a00      	cmp	r2, #0
 8000aa8:	d100      	bne.n	8000aac <__aeabi_fadd+0x2f0>
 8000aaa:	e74f      	b.n	800094c <__aeabi_fadd+0x190>
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_fadd+0x2f6>
 8000ab0:	e74d      	b.n	800094e <__aeabi_fadd+0x192>
 8000ab2:	2280      	movs	r2, #128	; 0x80
 8000ab4:	03d2      	lsls	r2, r2, #15
 8000ab6:	4213      	tst	r3, r2
 8000ab8:	d100      	bne.n	8000abc <__aeabi_fadd+0x300>
 8000aba:	e748      	b.n	800094e <__aeabi_fadd+0x192>
 8000abc:	4210      	tst	r0, r2
 8000abe:	d000      	beq.n	8000ac2 <__aeabi_fadd+0x306>
 8000ac0:	e745      	b.n	800094e <__aeabi_fadd+0x192>
 8000ac2:	0003      	movs	r3, r0
 8000ac4:	e743      	b.n	800094e <__aeabi_fadd+0x192>
 8000ac6:	2e00      	cmp	r6, #0
 8000ac8:	d090      	beq.n	80009ec <__aeabi_fadd+0x230>
 8000aca:	000c      	movs	r4, r1
 8000acc:	4684      	mov	ip, r0
 8000ace:	2200      	movs	r2, #0
 8000ad0:	e6b9      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000ad2:	4643      	mov	r3, r8
 8000ad4:	000c      	movs	r4, r1
 8000ad6:	1af0      	subs	r0, r6, r3
 8000ad8:	3501      	adds	r5, #1
 8000ada:	e693      	b.n	8000804 <__aeabi_fadd+0x48>
 8000adc:	4684      	mov	ip, r0
 8000ade:	2200      	movs	r2, #0
 8000ae0:	e6b1      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000ae2:	2800      	cmp	r0, #0
 8000ae4:	d000      	beq.n	8000ae8 <__aeabi_fadd+0x32c>
 8000ae6:	e71d      	b.n	8000924 <__aeabi_fadd+0x168>
 8000ae8:	2300      	movs	r3, #0
 8000aea:	2400      	movs	r4, #0
 8000aec:	469c      	mov	ip, r3
 8000aee:	e6aa      	b.n	8000846 <__aeabi_fadd+0x8a>
 8000af0:	fbffffff 	.word	0xfbffffff
 8000af4:	7dffffff 	.word	0x7dffffff

08000af8 <__aeabi_fdiv>:
 8000af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afa:	464f      	mov	r7, r9
 8000afc:	4646      	mov	r6, r8
 8000afe:	46d6      	mov	lr, sl
 8000b00:	0245      	lsls	r5, r0, #9
 8000b02:	b5c0      	push	{r6, r7, lr}
 8000b04:	0047      	lsls	r7, r0, #1
 8000b06:	1c0c      	adds	r4, r1, #0
 8000b08:	0a6d      	lsrs	r5, r5, #9
 8000b0a:	0e3f      	lsrs	r7, r7, #24
 8000b0c:	0fc6      	lsrs	r6, r0, #31
 8000b0e:	2f00      	cmp	r7, #0
 8000b10:	d100      	bne.n	8000b14 <__aeabi_fdiv+0x1c>
 8000b12:	e070      	b.n	8000bf6 <__aeabi_fdiv+0xfe>
 8000b14:	2fff      	cmp	r7, #255	; 0xff
 8000b16:	d100      	bne.n	8000b1a <__aeabi_fdiv+0x22>
 8000b18:	e075      	b.n	8000c06 <__aeabi_fdiv+0x10e>
 8000b1a:	00eb      	lsls	r3, r5, #3
 8000b1c:	2580      	movs	r5, #128	; 0x80
 8000b1e:	04ed      	lsls	r5, r5, #19
 8000b20:	431d      	orrs	r5, r3
 8000b22:	2300      	movs	r3, #0
 8000b24:	4699      	mov	r9, r3
 8000b26:	469a      	mov	sl, r3
 8000b28:	3f7f      	subs	r7, #127	; 0x7f
 8000b2a:	0260      	lsls	r0, r4, #9
 8000b2c:	0a43      	lsrs	r3, r0, #9
 8000b2e:	4698      	mov	r8, r3
 8000b30:	0063      	lsls	r3, r4, #1
 8000b32:	0e1b      	lsrs	r3, r3, #24
 8000b34:	0fe4      	lsrs	r4, r4, #31
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d04e      	beq.n	8000bd8 <__aeabi_fdiv+0xe0>
 8000b3a:	2bff      	cmp	r3, #255	; 0xff
 8000b3c:	d046      	beq.n	8000bcc <__aeabi_fdiv+0xd4>
 8000b3e:	4642      	mov	r2, r8
 8000b40:	00d0      	lsls	r0, r2, #3
 8000b42:	2280      	movs	r2, #128	; 0x80
 8000b44:	04d2      	lsls	r2, r2, #19
 8000b46:	4302      	orrs	r2, r0
 8000b48:	4690      	mov	r8, r2
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	3b7f      	subs	r3, #127	; 0x7f
 8000b4e:	0031      	movs	r1, r6
 8000b50:	1aff      	subs	r7, r7, r3
 8000b52:	464b      	mov	r3, r9
 8000b54:	4061      	eors	r1, r4
 8000b56:	b2c9      	uxtb	r1, r1
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	2b0f      	cmp	r3, #15
 8000b5c:	d900      	bls.n	8000b60 <__aeabi_fdiv+0x68>
 8000b5e:	e0b5      	b.n	8000ccc <__aeabi_fdiv+0x1d4>
 8000b60:	486e      	ldr	r0, [pc, #440]	; (8000d1c <__aeabi_fdiv+0x224>)
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	58c3      	ldr	r3, [r0, r3]
 8000b66:	469f      	mov	pc, r3
 8000b68:	2300      	movs	r3, #0
 8000b6a:	4698      	mov	r8, r3
 8000b6c:	0026      	movs	r6, r4
 8000b6e:	4645      	mov	r5, r8
 8000b70:	4692      	mov	sl, r2
 8000b72:	4653      	mov	r3, sl
 8000b74:	2b02      	cmp	r3, #2
 8000b76:	d100      	bne.n	8000b7a <__aeabi_fdiv+0x82>
 8000b78:	e089      	b.n	8000c8e <__aeabi_fdiv+0x196>
 8000b7a:	2b03      	cmp	r3, #3
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_fdiv+0x88>
 8000b7e:	e09e      	b.n	8000cbe <__aeabi_fdiv+0x1c6>
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d018      	beq.n	8000bb6 <__aeabi_fdiv+0xbe>
 8000b84:	003b      	movs	r3, r7
 8000b86:	337f      	adds	r3, #127	; 0x7f
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	dd69      	ble.n	8000c60 <__aeabi_fdiv+0x168>
 8000b8c:	076a      	lsls	r2, r5, #29
 8000b8e:	d004      	beq.n	8000b9a <__aeabi_fdiv+0xa2>
 8000b90:	220f      	movs	r2, #15
 8000b92:	402a      	ands	r2, r5
 8000b94:	2a04      	cmp	r2, #4
 8000b96:	d000      	beq.n	8000b9a <__aeabi_fdiv+0xa2>
 8000b98:	3504      	adds	r5, #4
 8000b9a:	012a      	lsls	r2, r5, #4
 8000b9c:	d503      	bpl.n	8000ba6 <__aeabi_fdiv+0xae>
 8000b9e:	4b60      	ldr	r3, [pc, #384]	; (8000d20 <__aeabi_fdiv+0x228>)
 8000ba0:	401d      	ands	r5, r3
 8000ba2:	003b      	movs	r3, r7
 8000ba4:	3380      	adds	r3, #128	; 0x80
 8000ba6:	2bfe      	cmp	r3, #254	; 0xfe
 8000ba8:	dd00      	ble.n	8000bac <__aeabi_fdiv+0xb4>
 8000baa:	e070      	b.n	8000c8e <__aeabi_fdiv+0x196>
 8000bac:	01ad      	lsls	r5, r5, #6
 8000bae:	0a6d      	lsrs	r5, r5, #9
 8000bb0:	b2d8      	uxtb	r0, r3
 8000bb2:	e002      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000bb4:	000e      	movs	r6, r1
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	2500      	movs	r5, #0
 8000bba:	05c0      	lsls	r0, r0, #23
 8000bbc:	4328      	orrs	r0, r5
 8000bbe:	07f6      	lsls	r6, r6, #31
 8000bc0:	4330      	orrs	r0, r6
 8000bc2:	bce0      	pop	{r5, r6, r7}
 8000bc4:	46ba      	mov	sl, r7
 8000bc6:	46b1      	mov	r9, r6
 8000bc8:	46a8      	mov	r8, r5
 8000bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bcc:	4643      	mov	r3, r8
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d13f      	bne.n	8000c52 <__aeabi_fdiv+0x15a>
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	3fff      	subs	r7, #255	; 0xff
 8000bd6:	e003      	b.n	8000be0 <__aeabi_fdiv+0xe8>
 8000bd8:	4643      	mov	r3, r8
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d12d      	bne.n	8000c3a <__aeabi_fdiv+0x142>
 8000bde:	2201      	movs	r2, #1
 8000be0:	0031      	movs	r1, r6
 8000be2:	464b      	mov	r3, r9
 8000be4:	4061      	eors	r1, r4
 8000be6:	b2c9      	uxtb	r1, r1
 8000be8:	4313      	orrs	r3, r2
 8000bea:	2b0f      	cmp	r3, #15
 8000bec:	d834      	bhi.n	8000c58 <__aeabi_fdiv+0x160>
 8000bee:	484d      	ldr	r0, [pc, #308]	; (8000d24 <__aeabi_fdiv+0x22c>)
 8000bf0:	009b      	lsls	r3, r3, #2
 8000bf2:	58c3      	ldr	r3, [r0, r3]
 8000bf4:	469f      	mov	pc, r3
 8000bf6:	2d00      	cmp	r5, #0
 8000bf8:	d113      	bne.n	8000c22 <__aeabi_fdiv+0x12a>
 8000bfa:	2304      	movs	r3, #4
 8000bfc:	4699      	mov	r9, r3
 8000bfe:	3b03      	subs	r3, #3
 8000c00:	2700      	movs	r7, #0
 8000c02:	469a      	mov	sl, r3
 8000c04:	e791      	b.n	8000b2a <__aeabi_fdiv+0x32>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d105      	bne.n	8000c16 <__aeabi_fdiv+0x11e>
 8000c0a:	2308      	movs	r3, #8
 8000c0c:	4699      	mov	r9, r3
 8000c0e:	3b06      	subs	r3, #6
 8000c10:	27ff      	movs	r7, #255	; 0xff
 8000c12:	469a      	mov	sl, r3
 8000c14:	e789      	b.n	8000b2a <__aeabi_fdiv+0x32>
 8000c16:	230c      	movs	r3, #12
 8000c18:	4699      	mov	r9, r3
 8000c1a:	3b09      	subs	r3, #9
 8000c1c:	27ff      	movs	r7, #255	; 0xff
 8000c1e:	469a      	mov	sl, r3
 8000c20:	e783      	b.n	8000b2a <__aeabi_fdiv+0x32>
 8000c22:	0028      	movs	r0, r5
 8000c24:	f002 fb6a 	bl	80032fc <__clzsi2>
 8000c28:	2776      	movs	r7, #118	; 0x76
 8000c2a:	1f43      	subs	r3, r0, #5
 8000c2c:	409d      	lsls	r5, r3
 8000c2e:	2300      	movs	r3, #0
 8000c30:	427f      	negs	r7, r7
 8000c32:	4699      	mov	r9, r3
 8000c34:	469a      	mov	sl, r3
 8000c36:	1a3f      	subs	r7, r7, r0
 8000c38:	e777      	b.n	8000b2a <__aeabi_fdiv+0x32>
 8000c3a:	4640      	mov	r0, r8
 8000c3c:	f002 fb5e 	bl	80032fc <__clzsi2>
 8000c40:	4642      	mov	r2, r8
 8000c42:	1f43      	subs	r3, r0, #5
 8000c44:	409a      	lsls	r2, r3
 8000c46:	2376      	movs	r3, #118	; 0x76
 8000c48:	425b      	negs	r3, r3
 8000c4a:	4690      	mov	r8, r2
 8000c4c:	1a1b      	subs	r3, r3, r0
 8000c4e:	2200      	movs	r2, #0
 8000c50:	e77d      	b.n	8000b4e <__aeabi_fdiv+0x56>
 8000c52:	23ff      	movs	r3, #255	; 0xff
 8000c54:	2203      	movs	r2, #3
 8000c56:	e77a      	b.n	8000b4e <__aeabi_fdiv+0x56>
 8000c58:	000e      	movs	r6, r1
 8000c5a:	20ff      	movs	r0, #255	; 0xff
 8000c5c:	2500      	movs	r5, #0
 8000c5e:	e7ac      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000c60:	2001      	movs	r0, #1
 8000c62:	1ac0      	subs	r0, r0, r3
 8000c64:	281b      	cmp	r0, #27
 8000c66:	dca6      	bgt.n	8000bb6 <__aeabi_fdiv+0xbe>
 8000c68:	379e      	adds	r7, #158	; 0x9e
 8000c6a:	002a      	movs	r2, r5
 8000c6c:	40bd      	lsls	r5, r7
 8000c6e:	40c2      	lsrs	r2, r0
 8000c70:	1e6b      	subs	r3, r5, #1
 8000c72:	419d      	sbcs	r5, r3
 8000c74:	4315      	orrs	r5, r2
 8000c76:	076b      	lsls	r3, r5, #29
 8000c78:	d004      	beq.n	8000c84 <__aeabi_fdiv+0x18c>
 8000c7a:	230f      	movs	r3, #15
 8000c7c:	402b      	ands	r3, r5
 8000c7e:	2b04      	cmp	r3, #4
 8000c80:	d000      	beq.n	8000c84 <__aeabi_fdiv+0x18c>
 8000c82:	3504      	adds	r5, #4
 8000c84:	016b      	lsls	r3, r5, #5
 8000c86:	d544      	bpl.n	8000d12 <__aeabi_fdiv+0x21a>
 8000c88:	2001      	movs	r0, #1
 8000c8a:	2500      	movs	r5, #0
 8000c8c:	e795      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000c8e:	20ff      	movs	r0, #255	; 0xff
 8000c90:	2500      	movs	r5, #0
 8000c92:	e792      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000c94:	2580      	movs	r5, #128	; 0x80
 8000c96:	2600      	movs	r6, #0
 8000c98:	20ff      	movs	r0, #255	; 0xff
 8000c9a:	03ed      	lsls	r5, r5, #15
 8000c9c:	e78d      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4698      	mov	r8, r3
 8000ca2:	2080      	movs	r0, #128	; 0x80
 8000ca4:	03c0      	lsls	r0, r0, #15
 8000ca6:	4205      	tst	r5, r0
 8000ca8:	d009      	beq.n	8000cbe <__aeabi_fdiv+0x1c6>
 8000caa:	4643      	mov	r3, r8
 8000cac:	4203      	tst	r3, r0
 8000cae:	d106      	bne.n	8000cbe <__aeabi_fdiv+0x1c6>
 8000cb0:	4645      	mov	r5, r8
 8000cb2:	4305      	orrs	r5, r0
 8000cb4:	026d      	lsls	r5, r5, #9
 8000cb6:	0026      	movs	r6, r4
 8000cb8:	20ff      	movs	r0, #255	; 0xff
 8000cba:	0a6d      	lsrs	r5, r5, #9
 8000cbc:	e77d      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000cbe:	2080      	movs	r0, #128	; 0x80
 8000cc0:	03c0      	lsls	r0, r0, #15
 8000cc2:	4305      	orrs	r5, r0
 8000cc4:	026d      	lsls	r5, r5, #9
 8000cc6:	20ff      	movs	r0, #255	; 0xff
 8000cc8:	0a6d      	lsrs	r5, r5, #9
 8000cca:	e776      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000ccc:	4642      	mov	r2, r8
 8000cce:	016b      	lsls	r3, r5, #5
 8000cd0:	0150      	lsls	r0, r2, #5
 8000cd2:	4283      	cmp	r3, r0
 8000cd4:	d219      	bcs.n	8000d0a <__aeabi_fdiv+0x212>
 8000cd6:	221b      	movs	r2, #27
 8000cd8:	2500      	movs	r5, #0
 8000cda:	3f01      	subs	r7, #1
 8000cdc:	2601      	movs	r6, #1
 8000cde:	001c      	movs	r4, r3
 8000ce0:	006d      	lsls	r5, r5, #1
 8000ce2:	005b      	lsls	r3, r3, #1
 8000ce4:	2c00      	cmp	r4, #0
 8000ce6:	db01      	blt.n	8000cec <__aeabi_fdiv+0x1f4>
 8000ce8:	4298      	cmp	r0, r3
 8000cea:	d801      	bhi.n	8000cf0 <__aeabi_fdiv+0x1f8>
 8000cec:	1a1b      	subs	r3, r3, r0
 8000cee:	4335      	orrs	r5, r6
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	2a00      	cmp	r2, #0
 8000cf4:	d1f3      	bne.n	8000cde <__aeabi_fdiv+0x1e6>
 8000cf6:	1e5a      	subs	r2, r3, #1
 8000cf8:	4193      	sbcs	r3, r2
 8000cfa:	431d      	orrs	r5, r3
 8000cfc:	003b      	movs	r3, r7
 8000cfe:	337f      	adds	r3, #127	; 0x7f
 8000d00:	000e      	movs	r6, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	dd00      	ble.n	8000d08 <__aeabi_fdiv+0x210>
 8000d06:	e741      	b.n	8000b8c <__aeabi_fdiv+0x94>
 8000d08:	e7aa      	b.n	8000c60 <__aeabi_fdiv+0x168>
 8000d0a:	221a      	movs	r2, #26
 8000d0c:	2501      	movs	r5, #1
 8000d0e:	1a1b      	subs	r3, r3, r0
 8000d10:	e7e4      	b.n	8000cdc <__aeabi_fdiv+0x1e4>
 8000d12:	01ad      	lsls	r5, r5, #6
 8000d14:	2000      	movs	r0, #0
 8000d16:	0a6d      	lsrs	r5, r5, #9
 8000d18:	e74f      	b.n	8000bba <__aeabi_fdiv+0xc2>
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	0800c4e8 	.word	0x0800c4e8
 8000d20:	f7ffffff 	.word	0xf7ffffff
 8000d24:	0800c528 	.word	0x0800c528

08000d28 <__eqsf2>:
 8000d28:	b570      	push	{r4, r5, r6, lr}
 8000d2a:	0042      	lsls	r2, r0, #1
 8000d2c:	0245      	lsls	r5, r0, #9
 8000d2e:	024e      	lsls	r6, r1, #9
 8000d30:	004c      	lsls	r4, r1, #1
 8000d32:	0fc3      	lsrs	r3, r0, #31
 8000d34:	0a6d      	lsrs	r5, r5, #9
 8000d36:	2001      	movs	r0, #1
 8000d38:	0e12      	lsrs	r2, r2, #24
 8000d3a:	0a76      	lsrs	r6, r6, #9
 8000d3c:	0e24      	lsrs	r4, r4, #24
 8000d3e:	0fc9      	lsrs	r1, r1, #31
 8000d40:	2aff      	cmp	r2, #255	; 0xff
 8000d42:	d006      	beq.n	8000d52 <__eqsf2+0x2a>
 8000d44:	2cff      	cmp	r4, #255	; 0xff
 8000d46:	d003      	beq.n	8000d50 <__eqsf2+0x28>
 8000d48:	42a2      	cmp	r2, r4
 8000d4a:	d101      	bne.n	8000d50 <__eqsf2+0x28>
 8000d4c:	42b5      	cmp	r5, r6
 8000d4e:	d006      	beq.n	8000d5e <__eqsf2+0x36>
 8000d50:	bd70      	pop	{r4, r5, r6, pc}
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d1fc      	bne.n	8000d50 <__eqsf2+0x28>
 8000d56:	2cff      	cmp	r4, #255	; 0xff
 8000d58:	d1fa      	bne.n	8000d50 <__eqsf2+0x28>
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d1f8      	bne.n	8000d50 <__eqsf2+0x28>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d006      	beq.n	8000d70 <__eqsf2+0x48>
 8000d62:	2001      	movs	r0, #1
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	d1f3      	bne.n	8000d50 <__eqsf2+0x28>
 8000d68:	0028      	movs	r0, r5
 8000d6a:	1e43      	subs	r3, r0, #1
 8000d6c:	4198      	sbcs	r0, r3
 8000d6e:	e7ef      	b.n	8000d50 <__eqsf2+0x28>
 8000d70:	2000      	movs	r0, #0
 8000d72:	e7ed      	b.n	8000d50 <__eqsf2+0x28>

08000d74 <__gesf2>:
 8000d74:	b570      	push	{r4, r5, r6, lr}
 8000d76:	0042      	lsls	r2, r0, #1
 8000d78:	0245      	lsls	r5, r0, #9
 8000d7a:	024e      	lsls	r6, r1, #9
 8000d7c:	004c      	lsls	r4, r1, #1
 8000d7e:	0fc3      	lsrs	r3, r0, #31
 8000d80:	0a6d      	lsrs	r5, r5, #9
 8000d82:	0e12      	lsrs	r2, r2, #24
 8000d84:	0a76      	lsrs	r6, r6, #9
 8000d86:	0e24      	lsrs	r4, r4, #24
 8000d88:	0fc8      	lsrs	r0, r1, #31
 8000d8a:	2aff      	cmp	r2, #255	; 0xff
 8000d8c:	d01b      	beq.n	8000dc6 <__gesf2+0x52>
 8000d8e:	2cff      	cmp	r4, #255	; 0xff
 8000d90:	d00e      	beq.n	8000db0 <__gesf2+0x3c>
 8000d92:	2a00      	cmp	r2, #0
 8000d94:	d11b      	bne.n	8000dce <__gesf2+0x5a>
 8000d96:	2c00      	cmp	r4, #0
 8000d98:	d101      	bne.n	8000d9e <__gesf2+0x2a>
 8000d9a:	2e00      	cmp	r6, #0
 8000d9c:	d01c      	beq.n	8000dd8 <__gesf2+0x64>
 8000d9e:	2d00      	cmp	r5, #0
 8000da0:	d00c      	beq.n	8000dbc <__gesf2+0x48>
 8000da2:	4283      	cmp	r3, r0
 8000da4:	d01c      	beq.n	8000de0 <__gesf2+0x6c>
 8000da6:	2102      	movs	r1, #2
 8000da8:	1e58      	subs	r0, r3, #1
 8000daa:	4008      	ands	r0, r1
 8000dac:	3801      	subs	r0, #1
 8000dae:	bd70      	pop	{r4, r5, r6, pc}
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d122      	bne.n	8000dfa <__gesf2+0x86>
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	d1f4      	bne.n	8000da2 <__gesf2+0x2e>
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d1f2      	bne.n	8000da2 <__gesf2+0x2e>
 8000dbc:	2800      	cmp	r0, #0
 8000dbe:	d1f6      	bne.n	8000dae <__gesf2+0x3a>
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	4240      	negs	r0, r0
 8000dc4:	e7f3      	b.n	8000dae <__gesf2+0x3a>
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d117      	bne.n	8000dfa <__gesf2+0x86>
 8000dca:	2cff      	cmp	r4, #255	; 0xff
 8000dcc:	d0f0      	beq.n	8000db0 <__gesf2+0x3c>
 8000dce:	2c00      	cmp	r4, #0
 8000dd0:	d1e7      	bne.n	8000da2 <__gesf2+0x2e>
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d1e5      	bne.n	8000da2 <__gesf2+0x2e>
 8000dd6:	e7e6      	b.n	8000da6 <__gesf2+0x32>
 8000dd8:	2000      	movs	r0, #0
 8000dda:	2d00      	cmp	r5, #0
 8000ddc:	d0e7      	beq.n	8000dae <__gesf2+0x3a>
 8000dde:	e7e2      	b.n	8000da6 <__gesf2+0x32>
 8000de0:	42a2      	cmp	r2, r4
 8000de2:	dc05      	bgt.n	8000df0 <__gesf2+0x7c>
 8000de4:	dbea      	blt.n	8000dbc <__gesf2+0x48>
 8000de6:	42b5      	cmp	r5, r6
 8000de8:	d802      	bhi.n	8000df0 <__gesf2+0x7c>
 8000dea:	d3e7      	bcc.n	8000dbc <__gesf2+0x48>
 8000dec:	2000      	movs	r0, #0
 8000dee:	e7de      	b.n	8000dae <__gesf2+0x3a>
 8000df0:	4243      	negs	r3, r0
 8000df2:	4158      	adcs	r0, r3
 8000df4:	0040      	lsls	r0, r0, #1
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7d9      	b.n	8000dae <__gesf2+0x3a>
 8000dfa:	2002      	movs	r0, #2
 8000dfc:	4240      	negs	r0, r0
 8000dfe:	e7d6      	b.n	8000dae <__gesf2+0x3a>

08000e00 <__lesf2>:
 8000e00:	b570      	push	{r4, r5, r6, lr}
 8000e02:	0042      	lsls	r2, r0, #1
 8000e04:	0245      	lsls	r5, r0, #9
 8000e06:	024e      	lsls	r6, r1, #9
 8000e08:	004c      	lsls	r4, r1, #1
 8000e0a:	0fc3      	lsrs	r3, r0, #31
 8000e0c:	0a6d      	lsrs	r5, r5, #9
 8000e0e:	0e12      	lsrs	r2, r2, #24
 8000e10:	0a76      	lsrs	r6, r6, #9
 8000e12:	0e24      	lsrs	r4, r4, #24
 8000e14:	0fc8      	lsrs	r0, r1, #31
 8000e16:	2aff      	cmp	r2, #255	; 0xff
 8000e18:	d00b      	beq.n	8000e32 <__lesf2+0x32>
 8000e1a:	2cff      	cmp	r4, #255	; 0xff
 8000e1c:	d00d      	beq.n	8000e3a <__lesf2+0x3a>
 8000e1e:	2a00      	cmp	r2, #0
 8000e20:	d11f      	bne.n	8000e62 <__lesf2+0x62>
 8000e22:	2c00      	cmp	r4, #0
 8000e24:	d116      	bne.n	8000e54 <__lesf2+0x54>
 8000e26:	2e00      	cmp	r6, #0
 8000e28:	d114      	bne.n	8000e54 <__lesf2+0x54>
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	2d00      	cmp	r5, #0
 8000e2e:	d010      	beq.n	8000e52 <__lesf2+0x52>
 8000e30:	e009      	b.n	8000e46 <__lesf2+0x46>
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d10c      	bne.n	8000e50 <__lesf2+0x50>
 8000e36:	2cff      	cmp	r4, #255	; 0xff
 8000e38:	d113      	bne.n	8000e62 <__lesf2+0x62>
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d108      	bne.n	8000e50 <__lesf2+0x50>
 8000e3e:	2a00      	cmp	r2, #0
 8000e40:	d008      	beq.n	8000e54 <__lesf2+0x54>
 8000e42:	4283      	cmp	r3, r0
 8000e44:	d012      	beq.n	8000e6c <__lesf2+0x6c>
 8000e46:	2102      	movs	r1, #2
 8000e48:	1e58      	subs	r0, r3, #1
 8000e4a:	4008      	ands	r0, r1
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	e000      	b.n	8000e52 <__lesf2+0x52>
 8000e50:	2002      	movs	r0, #2
 8000e52:	bd70      	pop	{r4, r5, r6, pc}
 8000e54:	2d00      	cmp	r5, #0
 8000e56:	d1f4      	bne.n	8000e42 <__lesf2+0x42>
 8000e58:	2800      	cmp	r0, #0
 8000e5a:	d1fa      	bne.n	8000e52 <__lesf2+0x52>
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	4240      	negs	r0, r0
 8000e60:	e7f7      	b.n	8000e52 <__lesf2+0x52>
 8000e62:	2c00      	cmp	r4, #0
 8000e64:	d1ed      	bne.n	8000e42 <__lesf2+0x42>
 8000e66:	2e00      	cmp	r6, #0
 8000e68:	d1eb      	bne.n	8000e42 <__lesf2+0x42>
 8000e6a:	e7ec      	b.n	8000e46 <__lesf2+0x46>
 8000e6c:	42a2      	cmp	r2, r4
 8000e6e:	dc05      	bgt.n	8000e7c <__lesf2+0x7c>
 8000e70:	dbf2      	blt.n	8000e58 <__lesf2+0x58>
 8000e72:	42b5      	cmp	r5, r6
 8000e74:	d802      	bhi.n	8000e7c <__lesf2+0x7c>
 8000e76:	d3ef      	bcc.n	8000e58 <__lesf2+0x58>
 8000e78:	2000      	movs	r0, #0
 8000e7a:	e7ea      	b.n	8000e52 <__lesf2+0x52>
 8000e7c:	4243      	negs	r3, r0
 8000e7e:	4158      	adcs	r0, r3
 8000e80:	0040      	lsls	r0, r0, #1
 8000e82:	3801      	subs	r0, #1
 8000e84:	e7e5      	b.n	8000e52 <__lesf2+0x52>
 8000e86:	46c0      	nop			; (mov r8, r8)

08000e88 <__aeabi_fmul>:
 8000e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e8a:	464f      	mov	r7, r9
 8000e8c:	4646      	mov	r6, r8
 8000e8e:	46d6      	mov	lr, sl
 8000e90:	0244      	lsls	r4, r0, #9
 8000e92:	0045      	lsls	r5, r0, #1
 8000e94:	b5c0      	push	{r6, r7, lr}
 8000e96:	0a64      	lsrs	r4, r4, #9
 8000e98:	1c0f      	adds	r7, r1, #0
 8000e9a:	0e2d      	lsrs	r5, r5, #24
 8000e9c:	0fc6      	lsrs	r6, r0, #31
 8000e9e:	2d00      	cmp	r5, #0
 8000ea0:	d100      	bne.n	8000ea4 <__aeabi_fmul+0x1c>
 8000ea2:	e08d      	b.n	8000fc0 <__aeabi_fmul+0x138>
 8000ea4:	2dff      	cmp	r5, #255	; 0xff
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_fmul+0x22>
 8000ea8:	e092      	b.n	8000fd0 <__aeabi_fmul+0x148>
 8000eaa:	2300      	movs	r3, #0
 8000eac:	2080      	movs	r0, #128	; 0x80
 8000eae:	4699      	mov	r9, r3
 8000eb0:	469a      	mov	sl, r3
 8000eb2:	00e4      	lsls	r4, r4, #3
 8000eb4:	04c0      	lsls	r0, r0, #19
 8000eb6:	4304      	orrs	r4, r0
 8000eb8:	3d7f      	subs	r5, #127	; 0x7f
 8000eba:	0278      	lsls	r0, r7, #9
 8000ebc:	0a43      	lsrs	r3, r0, #9
 8000ebe:	4698      	mov	r8, r3
 8000ec0:	007b      	lsls	r3, r7, #1
 8000ec2:	0e1b      	lsrs	r3, r3, #24
 8000ec4:	0fff      	lsrs	r7, r7, #31
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d100      	bne.n	8000ecc <__aeabi_fmul+0x44>
 8000eca:	e070      	b.n	8000fae <__aeabi_fmul+0x126>
 8000ecc:	2bff      	cmp	r3, #255	; 0xff
 8000ece:	d100      	bne.n	8000ed2 <__aeabi_fmul+0x4a>
 8000ed0:	e086      	b.n	8000fe0 <__aeabi_fmul+0x158>
 8000ed2:	4642      	mov	r2, r8
 8000ed4:	00d0      	lsls	r0, r2, #3
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	3b7f      	subs	r3, #127	; 0x7f
 8000eda:	18ed      	adds	r5, r5, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	04d2      	lsls	r2, r2, #19
 8000ee0:	4302      	orrs	r2, r0
 8000ee2:	4690      	mov	r8, r2
 8000ee4:	469c      	mov	ip, r3
 8000ee6:	0031      	movs	r1, r6
 8000ee8:	464b      	mov	r3, r9
 8000eea:	4079      	eors	r1, r7
 8000eec:	1c68      	adds	r0, r5, #1
 8000eee:	2b0f      	cmp	r3, #15
 8000ef0:	d81c      	bhi.n	8000f2c <__aeabi_fmul+0xa4>
 8000ef2:	4a76      	ldr	r2, [pc, #472]	; (80010cc <__aeabi_fmul+0x244>)
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	58d3      	ldr	r3, [r2, r3]
 8000ef8:	469f      	mov	pc, r3
 8000efa:	0039      	movs	r1, r7
 8000efc:	4644      	mov	r4, r8
 8000efe:	46e2      	mov	sl, ip
 8000f00:	4653      	mov	r3, sl
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d00f      	beq.n	8000f26 <__aeabi_fmul+0x9e>
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d100      	bne.n	8000f0c <__aeabi_fmul+0x84>
 8000f0a:	e0d7      	b.n	80010bc <__aeabi_fmul+0x234>
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d137      	bne.n	8000f80 <__aeabi_fmul+0xf8>
 8000f10:	2000      	movs	r0, #0
 8000f12:	2400      	movs	r4, #0
 8000f14:	05c0      	lsls	r0, r0, #23
 8000f16:	4320      	orrs	r0, r4
 8000f18:	07c9      	lsls	r1, r1, #31
 8000f1a:	4308      	orrs	r0, r1
 8000f1c:	bce0      	pop	{r5, r6, r7}
 8000f1e:	46ba      	mov	sl, r7
 8000f20:	46b1      	mov	r9, r6
 8000f22:	46a8      	mov	r8, r5
 8000f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f26:	20ff      	movs	r0, #255	; 0xff
 8000f28:	2400      	movs	r4, #0
 8000f2a:	e7f3      	b.n	8000f14 <__aeabi_fmul+0x8c>
 8000f2c:	0c26      	lsrs	r6, r4, #16
 8000f2e:	0424      	lsls	r4, r4, #16
 8000f30:	0c22      	lsrs	r2, r4, #16
 8000f32:	4644      	mov	r4, r8
 8000f34:	0424      	lsls	r4, r4, #16
 8000f36:	0c24      	lsrs	r4, r4, #16
 8000f38:	4643      	mov	r3, r8
 8000f3a:	0027      	movs	r7, r4
 8000f3c:	0c1b      	lsrs	r3, r3, #16
 8000f3e:	4357      	muls	r7, r2
 8000f40:	4374      	muls	r4, r6
 8000f42:	435a      	muls	r2, r3
 8000f44:	435e      	muls	r6, r3
 8000f46:	1912      	adds	r2, r2, r4
 8000f48:	0c3b      	lsrs	r3, r7, #16
 8000f4a:	189b      	adds	r3, r3, r2
 8000f4c:	429c      	cmp	r4, r3
 8000f4e:	d903      	bls.n	8000f58 <__aeabi_fmul+0xd0>
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	0252      	lsls	r2, r2, #9
 8000f54:	4694      	mov	ip, r2
 8000f56:	4466      	add	r6, ip
 8000f58:	043f      	lsls	r7, r7, #16
 8000f5a:	041a      	lsls	r2, r3, #16
 8000f5c:	0c3f      	lsrs	r7, r7, #16
 8000f5e:	19d2      	adds	r2, r2, r7
 8000f60:	0194      	lsls	r4, r2, #6
 8000f62:	1e67      	subs	r7, r4, #1
 8000f64:	41bc      	sbcs	r4, r7
 8000f66:	0c1b      	lsrs	r3, r3, #16
 8000f68:	0e92      	lsrs	r2, r2, #26
 8000f6a:	199b      	adds	r3, r3, r6
 8000f6c:	4314      	orrs	r4, r2
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	431c      	orrs	r4, r3
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	d400      	bmi.n	8000f78 <__aeabi_fmul+0xf0>
 8000f76:	e09b      	b.n	80010b0 <__aeabi_fmul+0x228>
 8000f78:	2301      	movs	r3, #1
 8000f7a:	0862      	lsrs	r2, r4, #1
 8000f7c:	401c      	ands	r4, r3
 8000f7e:	4314      	orrs	r4, r2
 8000f80:	0002      	movs	r2, r0
 8000f82:	327f      	adds	r2, #127	; 0x7f
 8000f84:	2a00      	cmp	r2, #0
 8000f86:	dd64      	ble.n	8001052 <__aeabi_fmul+0x1ca>
 8000f88:	0763      	lsls	r3, r4, #29
 8000f8a:	d004      	beq.n	8000f96 <__aeabi_fmul+0x10e>
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4023      	ands	r3, r4
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d000      	beq.n	8000f96 <__aeabi_fmul+0x10e>
 8000f94:	3404      	adds	r4, #4
 8000f96:	0123      	lsls	r3, r4, #4
 8000f98:	d503      	bpl.n	8000fa2 <__aeabi_fmul+0x11a>
 8000f9a:	0002      	movs	r2, r0
 8000f9c:	4b4c      	ldr	r3, [pc, #304]	; (80010d0 <__aeabi_fmul+0x248>)
 8000f9e:	3280      	adds	r2, #128	; 0x80
 8000fa0:	401c      	ands	r4, r3
 8000fa2:	2afe      	cmp	r2, #254	; 0xfe
 8000fa4:	dcbf      	bgt.n	8000f26 <__aeabi_fmul+0x9e>
 8000fa6:	01a4      	lsls	r4, r4, #6
 8000fa8:	0a64      	lsrs	r4, r4, #9
 8000faa:	b2d0      	uxtb	r0, r2
 8000fac:	e7b2      	b.n	8000f14 <__aeabi_fmul+0x8c>
 8000fae:	4643      	mov	r3, r8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d13d      	bne.n	8001030 <__aeabi_fmul+0x1a8>
 8000fb4:	464a      	mov	r2, r9
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	431a      	orrs	r2, r3
 8000fba:	4691      	mov	r9, r2
 8000fbc:	469c      	mov	ip, r3
 8000fbe:	e792      	b.n	8000ee6 <__aeabi_fmul+0x5e>
 8000fc0:	2c00      	cmp	r4, #0
 8000fc2:	d129      	bne.n	8001018 <__aeabi_fmul+0x190>
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	4699      	mov	r9, r3
 8000fc8:	3b03      	subs	r3, #3
 8000fca:	2500      	movs	r5, #0
 8000fcc:	469a      	mov	sl, r3
 8000fce:	e774      	b.n	8000eba <__aeabi_fmul+0x32>
 8000fd0:	2c00      	cmp	r4, #0
 8000fd2:	d11b      	bne.n	800100c <__aeabi_fmul+0x184>
 8000fd4:	2308      	movs	r3, #8
 8000fd6:	4699      	mov	r9, r3
 8000fd8:	3b06      	subs	r3, #6
 8000fda:	25ff      	movs	r5, #255	; 0xff
 8000fdc:	469a      	mov	sl, r3
 8000fde:	e76c      	b.n	8000eba <__aeabi_fmul+0x32>
 8000fe0:	4643      	mov	r3, r8
 8000fe2:	35ff      	adds	r5, #255	; 0xff
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d10b      	bne.n	8001000 <__aeabi_fmul+0x178>
 8000fe8:	2302      	movs	r3, #2
 8000fea:	464a      	mov	r2, r9
 8000fec:	431a      	orrs	r2, r3
 8000fee:	4691      	mov	r9, r2
 8000ff0:	469c      	mov	ip, r3
 8000ff2:	e778      	b.n	8000ee6 <__aeabi_fmul+0x5e>
 8000ff4:	4653      	mov	r3, sl
 8000ff6:	0031      	movs	r1, r6
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d000      	beq.n	8000ffe <__aeabi_fmul+0x176>
 8000ffc:	e783      	b.n	8000f06 <__aeabi_fmul+0x7e>
 8000ffe:	e792      	b.n	8000f26 <__aeabi_fmul+0x9e>
 8001000:	2303      	movs	r3, #3
 8001002:	464a      	mov	r2, r9
 8001004:	431a      	orrs	r2, r3
 8001006:	4691      	mov	r9, r2
 8001008:	469c      	mov	ip, r3
 800100a:	e76c      	b.n	8000ee6 <__aeabi_fmul+0x5e>
 800100c:	230c      	movs	r3, #12
 800100e:	4699      	mov	r9, r3
 8001010:	3b09      	subs	r3, #9
 8001012:	25ff      	movs	r5, #255	; 0xff
 8001014:	469a      	mov	sl, r3
 8001016:	e750      	b.n	8000eba <__aeabi_fmul+0x32>
 8001018:	0020      	movs	r0, r4
 800101a:	f002 f96f 	bl	80032fc <__clzsi2>
 800101e:	2576      	movs	r5, #118	; 0x76
 8001020:	1f43      	subs	r3, r0, #5
 8001022:	409c      	lsls	r4, r3
 8001024:	2300      	movs	r3, #0
 8001026:	426d      	negs	r5, r5
 8001028:	4699      	mov	r9, r3
 800102a:	469a      	mov	sl, r3
 800102c:	1a2d      	subs	r5, r5, r0
 800102e:	e744      	b.n	8000eba <__aeabi_fmul+0x32>
 8001030:	4640      	mov	r0, r8
 8001032:	f002 f963 	bl	80032fc <__clzsi2>
 8001036:	4642      	mov	r2, r8
 8001038:	1f43      	subs	r3, r0, #5
 800103a:	409a      	lsls	r2, r3
 800103c:	2300      	movs	r3, #0
 800103e:	1a2d      	subs	r5, r5, r0
 8001040:	4690      	mov	r8, r2
 8001042:	469c      	mov	ip, r3
 8001044:	3d76      	subs	r5, #118	; 0x76
 8001046:	e74e      	b.n	8000ee6 <__aeabi_fmul+0x5e>
 8001048:	2480      	movs	r4, #128	; 0x80
 800104a:	2100      	movs	r1, #0
 800104c:	20ff      	movs	r0, #255	; 0xff
 800104e:	03e4      	lsls	r4, r4, #15
 8001050:	e760      	b.n	8000f14 <__aeabi_fmul+0x8c>
 8001052:	2301      	movs	r3, #1
 8001054:	1a9b      	subs	r3, r3, r2
 8001056:	2b1b      	cmp	r3, #27
 8001058:	dd00      	ble.n	800105c <__aeabi_fmul+0x1d4>
 800105a:	e759      	b.n	8000f10 <__aeabi_fmul+0x88>
 800105c:	0022      	movs	r2, r4
 800105e:	309e      	adds	r0, #158	; 0x9e
 8001060:	40da      	lsrs	r2, r3
 8001062:	4084      	lsls	r4, r0
 8001064:	0013      	movs	r3, r2
 8001066:	1e62      	subs	r2, r4, #1
 8001068:	4194      	sbcs	r4, r2
 800106a:	431c      	orrs	r4, r3
 800106c:	0763      	lsls	r3, r4, #29
 800106e:	d004      	beq.n	800107a <__aeabi_fmul+0x1f2>
 8001070:	230f      	movs	r3, #15
 8001072:	4023      	ands	r3, r4
 8001074:	2b04      	cmp	r3, #4
 8001076:	d000      	beq.n	800107a <__aeabi_fmul+0x1f2>
 8001078:	3404      	adds	r4, #4
 800107a:	0163      	lsls	r3, r4, #5
 800107c:	d51a      	bpl.n	80010b4 <__aeabi_fmul+0x22c>
 800107e:	2001      	movs	r0, #1
 8001080:	2400      	movs	r4, #0
 8001082:	e747      	b.n	8000f14 <__aeabi_fmul+0x8c>
 8001084:	2080      	movs	r0, #128	; 0x80
 8001086:	03c0      	lsls	r0, r0, #15
 8001088:	4204      	tst	r4, r0
 800108a:	d009      	beq.n	80010a0 <__aeabi_fmul+0x218>
 800108c:	4643      	mov	r3, r8
 800108e:	4203      	tst	r3, r0
 8001090:	d106      	bne.n	80010a0 <__aeabi_fmul+0x218>
 8001092:	4644      	mov	r4, r8
 8001094:	4304      	orrs	r4, r0
 8001096:	0264      	lsls	r4, r4, #9
 8001098:	0039      	movs	r1, r7
 800109a:	20ff      	movs	r0, #255	; 0xff
 800109c:	0a64      	lsrs	r4, r4, #9
 800109e:	e739      	b.n	8000f14 <__aeabi_fmul+0x8c>
 80010a0:	2080      	movs	r0, #128	; 0x80
 80010a2:	03c0      	lsls	r0, r0, #15
 80010a4:	4304      	orrs	r4, r0
 80010a6:	0264      	lsls	r4, r4, #9
 80010a8:	0031      	movs	r1, r6
 80010aa:	20ff      	movs	r0, #255	; 0xff
 80010ac:	0a64      	lsrs	r4, r4, #9
 80010ae:	e731      	b.n	8000f14 <__aeabi_fmul+0x8c>
 80010b0:	0028      	movs	r0, r5
 80010b2:	e765      	b.n	8000f80 <__aeabi_fmul+0xf8>
 80010b4:	01a4      	lsls	r4, r4, #6
 80010b6:	2000      	movs	r0, #0
 80010b8:	0a64      	lsrs	r4, r4, #9
 80010ba:	e72b      	b.n	8000f14 <__aeabi_fmul+0x8c>
 80010bc:	2080      	movs	r0, #128	; 0x80
 80010be:	03c0      	lsls	r0, r0, #15
 80010c0:	4304      	orrs	r4, r0
 80010c2:	0264      	lsls	r4, r4, #9
 80010c4:	20ff      	movs	r0, #255	; 0xff
 80010c6:	0a64      	lsrs	r4, r4, #9
 80010c8:	e724      	b.n	8000f14 <__aeabi_fmul+0x8c>
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	0800c568 	.word	0x0800c568
 80010d0:	f7ffffff 	.word	0xf7ffffff

080010d4 <__aeabi_fsub>:
 80010d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010d6:	46ce      	mov	lr, r9
 80010d8:	4647      	mov	r7, r8
 80010da:	0243      	lsls	r3, r0, #9
 80010dc:	0a5b      	lsrs	r3, r3, #9
 80010de:	024e      	lsls	r6, r1, #9
 80010e0:	00da      	lsls	r2, r3, #3
 80010e2:	4694      	mov	ip, r2
 80010e4:	0a72      	lsrs	r2, r6, #9
 80010e6:	4691      	mov	r9, r2
 80010e8:	0045      	lsls	r5, r0, #1
 80010ea:	004a      	lsls	r2, r1, #1
 80010ec:	b580      	push	{r7, lr}
 80010ee:	0e2d      	lsrs	r5, r5, #24
 80010f0:	001f      	movs	r7, r3
 80010f2:	0fc4      	lsrs	r4, r0, #31
 80010f4:	0e12      	lsrs	r2, r2, #24
 80010f6:	0fc9      	lsrs	r1, r1, #31
 80010f8:	09b6      	lsrs	r6, r6, #6
 80010fa:	2aff      	cmp	r2, #255	; 0xff
 80010fc:	d05b      	beq.n	80011b6 <__aeabi_fsub+0xe2>
 80010fe:	2001      	movs	r0, #1
 8001100:	4041      	eors	r1, r0
 8001102:	428c      	cmp	r4, r1
 8001104:	d039      	beq.n	800117a <__aeabi_fsub+0xa6>
 8001106:	1aa8      	subs	r0, r5, r2
 8001108:	2800      	cmp	r0, #0
 800110a:	dd5a      	ble.n	80011c2 <__aeabi_fsub+0xee>
 800110c:	2a00      	cmp	r2, #0
 800110e:	d06a      	beq.n	80011e6 <__aeabi_fsub+0x112>
 8001110:	2dff      	cmp	r5, #255	; 0xff
 8001112:	d100      	bne.n	8001116 <__aeabi_fsub+0x42>
 8001114:	e0d9      	b.n	80012ca <__aeabi_fsub+0x1f6>
 8001116:	2280      	movs	r2, #128	; 0x80
 8001118:	04d2      	lsls	r2, r2, #19
 800111a:	4316      	orrs	r6, r2
 800111c:	281b      	cmp	r0, #27
 800111e:	dc00      	bgt.n	8001122 <__aeabi_fsub+0x4e>
 8001120:	e0e9      	b.n	80012f6 <__aeabi_fsub+0x222>
 8001122:	2001      	movs	r0, #1
 8001124:	4663      	mov	r3, ip
 8001126:	1a18      	subs	r0, r3, r0
 8001128:	0143      	lsls	r3, r0, #5
 800112a:	d400      	bmi.n	800112e <__aeabi_fsub+0x5a>
 800112c:	e0b4      	b.n	8001298 <__aeabi_fsub+0x1c4>
 800112e:	0180      	lsls	r0, r0, #6
 8001130:	0987      	lsrs	r7, r0, #6
 8001132:	0038      	movs	r0, r7
 8001134:	f002 f8e2 	bl	80032fc <__clzsi2>
 8001138:	3805      	subs	r0, #5
 800113a:	4087      	lsls	r7, r0
 800113c:	4285      	cmp	r5, r0
 800113e:	dc00      	bgt.n	8001142 <__aeabi_fsub+0x6e>
 8001140:	e0cc      	b.n	80012dc <__aeabi_fsub+0x208>
 8001142:	1a2d      	subs	r5, r5, r0
 8001144:	48b5      	ldr	r0, [pc, #724]	; (800141c <__aeabi_fsub+0x348>)
 8001146:	4038      	ands	r0, r7
 8001148:	0743      	lsls	r3, r0, #29
 800114a:	d004      	beq.n	8001156 <__aeabi_fsub+0x82>
 800114c:	230f      	movs	r3, #15
 800114e:	4003      	ands	r3, r0
 8001150:	2b04      	cmp	r3, #4
 8001152:	d000      	beq.n	8001156 <__aeabi_fsub+0x82>
 8001154:	3004      	adds	r0, #4
 8001156:	0143      	lsls	r3, r0, #5
 8001158:	d400      	bmi.n	800115c <__aeabi_fsub+0x88>
 800115a:	e0a0      	b.n	800129e <__aeabi_fsub+0x1ca>
 800115c:	1c6a      	adds	r2, r5, #1
 800115e:	2dfe      	cmp	r5, #254	; 0xfe
 8001160:	d100      	bne.n	8001164 <__aeabi_fsub+0x90>
 8001162:	e08d      	b.n	8001280 <__aeabi_fsub+0x1ac>
 8001164:	0180      	lsls	r0, r0, #6
 8001166:	0a47      	lsrs	r7, r0, #9
 8001168:	b2d2      	uxtb	r2, r2
 800116a:	05d0      	lsls	r0, r2, #23
 800116c:	4338      	orrs	r0, r7
 800116e:	07e4      	lsls	r4, r4, #31
 8001170:	4320      	orrs	r0, r4
 8001172:	bcc0      	pop	{r6, r7}
 8001174:	46b9      	mov	r9, r7
 8001176:	46b0      	mov	r8, r6
 8001178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800117a:	1aa8      	subs	r0, r5, r2
 800117c:	4680      	mov	r8, r0
 800117e:	2800      	cmp	r0, #0
 8001180:	dd45      	ble.n	800120e <__aeabi_fsub+0x13a>
 8001182:	2a00      	cmp	r2, #0
 8001184:	d070      	beq.n	8001268 <__aeabi_fsub+0x194>
 8001186:	2dff      	cmp	r5, #255	; 0xff
 8001188:	d100      	bne.n	800118c <__aeabi_fsub+0xb8>
 800118a:	e09e      	b.n	80012ca <__aeabi_fsub+0x1f6>
 800118c:	2380      	movs	r3, #128	; 0x80
 800118e:	04db      	lsls	r3, r3, #19
 8001190:	431e      	orrs	r6, r3
 8001192:	4643      	mov	r3, r8
 8001194:	2b1b      	cmp	r3, #27
 8001196:	dc00      	bgt.n	800119a <__aeabi_fsub+0xc6>
 8001198:	e0d2      	b.n	8001340 <__aeabi_fsub+0x26c>
 800119a:	2001      	movs	r0, #1
 800119c:	4460      	add	r0, ip
 800119e:	0143      	lsls	r3, r0, #5
 80011a0:	d57a      	bpl.n	8001298 <__aeabi_fsub+0x1c4>
 80011a2:	3501      	adds	r5, #1
 80011a4:	2dff      	cmp	r5, #255	; 0xff
 80011a6:	d06b      	beq.n	8001280 <__aeabi_fsub+0x1ac>
 80011a8:	2301      	movs	r3, #1
 80011aa:	4a9d      	ldr	r2, [pc, #628]	; (8001420 <__aeabi_fsub+0x34c>)
 80011ac:	4003      	ands	r3, r0
 80011ae:	0840      	lsrs	r0, r0, #1
 80011b0:	4010      	ands	r0, r2
 80011b2:	4318      	orrs	r0, r3
 80011b4:	e7c8      	b.n	8001148 <__aeabi_fsub+0x74>
 80011b6:	2e00      	cmp	r6, #0
 80011b8:	d020      	beq.n	80011fc <__aeabi_fsub+0x128>
 80011ba:	428c      	cmp	r4, r1
 80011bc:	d023      	beq.n	8001206 <__aeabi_fsub+0x132>
 80011be:	0028      	movs	r0, r5
 80011c0:	38ff      	subs	r0, #255	; 0xff
 80011c2:	2800      	cmp	r0, #0
 80011c4:	d039      	beq.n	800123a <__aeabi_fsub+0x166>
 80011c6:	1b57      	subs	r7, r2, r5
 80011c8:	2d00      	cmp	r5, #0
 80011ca:	d000      	beq.n	80011ce <__aeabi_fsub+0xfa>
 80011cc:	e09d      	b.n	800130a <__aeabi_fsub+0x236>
 80011ce:	4663      	mov	r3, ip
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d100      	bne.n	80011d6 <__aeabi_fsub+0x102>
 80011d4:	e0db      	b.n	800138e <__aeabi_fsub+0x2ba>
 80011d6:	1e7b      	subs	r3, r7, #1
 80011d8:	2f01      	cmp	r7, #1
 80011da:	d100      	bne.n	80011de <__aeabi_fsub+0x10a>
 80011dc:	e10d      	b.n	80013fa <__aeabi_fsub+0x326>
 80011de:	2fff      	cmp	r7, #255	; 0xff
 80011e0:	d071      	beq.n	80012c6 <__aeabi_fsub+0x1f2>
 80011e2:	001f      	movs	r7, r3
 80011e4:	e098      	b.n	8001318 <__aeabi_fsub+0x244>
 80011e6:	2e00      	cmp	r6, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x118>
 80011ea:	e0a7      	b.n	800133c <__aeabi_fsub+0x268>
 80011ec:	1e42      	subs	r2, r0, #1
 80011ee:	2801      	cmp	r0, #1
 80011f0:	d100      	bne.n	80011f4 <__aeabi_fsub+0x120>
 80011f2:	e0e6      	b.n	80013c2 <__aeabi_fsub+0x2ee>
 80011f4:	28ff      	cmp	r0, #255	; 0xff
 80011f6:	d068      	beq.n	80012ca <__aeabi_fsub+0x1f6>
 80011f8:	0010      	movs	r0, r2
 80011fa:	e78f      	b.n	800111c <__aeabi_fsub+0x48>
 80011fc:	2001      	movs	r0, #1
 80011fe:	4041      	eors	r1, r0
 8001200:	42a1      	cmp	r1, r4
 8001202:	d000      	beq.n	8001206 <__aeabi_fsub+0x132>
 8001204:	e77f      	b.n	8001106 <__aeabi_fsub+0x32>
 8001206:	20ff      	movs	r0, #255	; 0xff
 8001208:	4240      	negs	r0, r0
 800120a:	4680      	mov	r8, r0
 800120c:	44a8      	add	r8, r5
 800120e:	4640      	mov	r0, r8
 8001210:	2800      	cmp	r0, #0
 8001212:	d038      	beq.n	8001286 <__aeabi_fsub+0x1b2>
 8001214:	1b51      	subs	r1, r2, r5
 8001216:	2d00      	cmp	r5, #0
 8001218:	d100      	bne.n	800121c <__aeabi_fsub+0x148>
 800121a:	e0ae      	b.n	800137a <__aeabi_fsub+0x2a6>
 800121c:	2aff      	cmp	r2, #255	; 0xff
 800121e:	d100      	bne.n	8001222 <__aeabi_fsub+0x14e>
 8001220:	e0df      	b.n	80013e2 <__aeabi_fsub+0x30e>
 8001222:	2380      	movs	r3, #128	; 0x80
 8001224:	4660      	mov	r0, ip
 8001226:	04db      	lsls	r3, r3, #19
 8001228:	4318      	orrs	r0, r3
 800122a:	4684      	mov	ip, r0
 800122c:	291b      	cmp	r1, #27
 800122e:	dc00      	bgt.n	8001232 <__aeabi_fsub+0x15e>
 8001230:	e0d9      	b.n	80013e6 <__aeabi_fsub+0x312>
 8001232:	2001      	movs	r0, #1
 8001234:	0015      	movs	r5, r2
 8001236:	1980      	adds	r0, r0, r6
 8001238:	e7b1      	b.n	800119e <__aeabi_fsub+0xca>
 800123a:	20fe      	movs	r0, #254	; 0xfe
 800123c:	1c6a      	adds	r2, r5, #1
 800123e:	4210      	tst	r0, r2
 8001240:	d171      	bne.n	8001326 <__aeabi_fsub+0x252>
 8001242:	2d00      	cmp	r5, #0
 8001244:	d000      	beq.n	8001248 <__aeabi_fsub+0x174>
 8001246:	e0a6      	b.n	8001396 <__aeabi_fsub+0x2c2>
 8001248:	4663      	mov	r3, ip
 800124a:	2b00      	cmp	r3, #0
 800124c:	d100      	bne.n	8001250 <__aeabi_fsub+0x17c>
 800124e:	e0d9      	b.n	8001404 <__aeabi_fsub+0x330>
 8001250:	2200      	movs	r2, #0
 8001252:	2e00      	cmp	r6, #0
 8001254:	d100      	bne.n	8001258 <__aeabi_fsub+0x184>
 8001256:	e788      	b.n	800116a <__aeabi_fsub+0x96>
 8001258:	1b98      	subs	r0, r3, r6
 800125a:	0143      	lsls	r3, r0, #5
 800125c:	d400      	bmi.n	8001260 <__aeabi_fsub+0x18c>
 800125e:	e0e1      	b.n	8001424 <__aeabi_fsub+0x350>
 8001260:	4663      	mov	r3, ip
 8001262:	000c      	movs	r4, r1
 8001264:	1af0      	subs	r0, r6, r3
 8001266:	e76f      	b.n	8001148 <__aeabi_fsub+0x74>
 8001268:	2e00      	cmp	r6, #0
 800126a:	d100      	bne.n	800126e <__aeabi_fsub+0x19a>
 800126c:	e0b7      	b.n	80013de <__aeabi_fsub+0x30a>
 800126e:	0002      	movs	r2, r0
 8001270:	3a01      	subs	r2, #1
 8001272:	2801      	cmp	r0, #1
 8001274:	d100      	bne.n	8001278 <__aeabi_fsub+0x1a4>
 8001276:	e09c      	b.n	80013b2 <__aeabi_fsub+0x2de>
 8001278:	28ff      	cmp	r0, #255	; 0xff
 800127a:	d026      	beq.n	80012ca <__aeabi_fsub+0x1f6>
 800127c:	4690      	mov	r8, r2
 800127e:	e788      	b.n	8001192 <__aeabi_fsub+0xbe>
 8001280:	22ff      	movs	r2, #255	; 0xff
 8001282:	2700      	movs	r7, #0
 8001284:	e771      	b.n	800116a <__aeabi_fsub+0x96>
 8001286:	20fe      	movs	r0, #254	; 0xfe
 8001288:	1c6a      	adds	r2, r5, #1
 800128a:	4210      	tst	r0, r2
 800128c:	d064      	beq.n	8001358 <__aeabi_fsub+0x284>
 800128e:	2aff      	cmp	r2, #255	; 0xff
 8001290:	d0f6      	beq.n	8001280 <__aeabi_fsub+0x1ac>
 8001292:	0015      	movs	r5, r2
 8001294:	4466      	add	r6, ip
 8001296:	0870      	lsrs	r0, r6, #1
 8001298:	0743      	lsls	r3, r0, #29
 800129a:	d000      	beq.n	800129e <__aeabi_fsub+0x1ca>
 800129c:	e756      	b.n	800114c <__aeabi_fsub+0x78>
 800129e:	08c3      	lsrs	r3, r0, #3
 80012a0:	2dff      	cmp	r5, #255	; 0xff
 80012a2:	d012      	beq.n	80012ca <__aeabi_fsub+0x1f6>
 80012a4:	025b      	lsls	r3, r3, #9
 80012a6:	0a5f      	lsrs	r7, r3, #9
 80012a8:	b2ea      	uxtb	r2, r5
 80012aa:	e75e      	b.n	800116a <__aeabi_fsub+0x96>
 80012ac:	4662      	mov	r2, ip
 80012ae:	2a00      	cmp	r2, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_fsub+0x1e0>
 80012b2:	e096      	b.n	80013e2 <__aeabi_fsub+0x30e>
 80012b4:	2e00      	cmp	r6, #0
 80012b6:	d008      	beq.n	80012ca <__aeabi_fsub+0x1f6>
 80012b8:	2280      	movs	r2, #128	; 0x80
 80012ba:	03d2      	lsls	r2, r2, #15
 80012bc:	4213      	tst	r3, r2
 80012be:	d004      	beq.n	80012ca <__aeabi_fsub+0x1f6>
 80012c0:	4648      	mov	r0, r9
 80012c2:	4210      	tst	r0, r2
 80012c4:	d101      	bne.n	80012ca <__aeabi_fsub+0x1f6>
 80012c6:	000c      	movs	r4, r1
 80012c8:	464b      	mov	r3, r9
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d0d8      	beq.n	8001280 <__aeabi_fsub+0x1ac>
 80012ce:	2780      	movs	r7, #128	; 0x80
 80012d0:	03ff      	lsls	r7, r7, #15
 80012d2:	431f      	orrs	r7, r3
 80012d4:	027f      	lsls	r7, r7, #9
 80012d6:	22ff      	movs	r2, #255	; 0xff
 80012d8:	0a7f      	lsrs	r7, r7, #9
 80012da:	e746      	b.n	800116a <__aeabi_fsub+0x96>
 80012dc:	2320      	movs	r3, #32
 80012de:	003a      	movs	r2, r7
 80012e0:	1b45      	subs	r5, r0, r5
 80012e2:	0038      	movs	r0, r7
 80012e4:	3501      	adds	r5, #1
 80012e6:	40ea      	lsrs	r2, r5
 80012e8:	1b5d      	subs	r5, r3, r5
 80012ea:	40a8      	lsls	r0, r5
 80012ec:	1e43      	subs	r3, r0, #1
 80012ee:	4198      	sbcs	r0, r3
 80012f0:	2500      	movs	r5, #0
 80012f2:	4310      	orrs	r0, r2
 80012f4:	e728      	b.n	8001148 <__aeabi_fsub+0x74>
 80012f6:	2320      	movs	r3, #32
 80012f8:	1a1b      	subs	r3, r3, r0
 80012fa:	0032      	movs	r2, r6
 80012fc:	409e      	lsls	r6, r3
 80012fe:	40c2      	lsrs	r2, r0
 8001300:	0030      	movs	r0, r6
 8001302:	1e43      	subs	r3, r0, #1
 8001304:	4198      	sbcs	r0, r3
 8001306:	4310      	orrs	r0, r2
 8001308:	e70c      	b.n	8001124 <__aeabi_fsub+0x50>
 800130a:	2aff      	cmp	r2, #255	; 0xff
 800130c:	d0db      	beq.n	80012c6 <__aeabi_fsub+0x1f2>
 800130e:	2380      	movs	r3, #128	; 0x80
 8001310:	4660      	mov	r0, ip
 8001312:	04db      	lsls	r3, r3, #19
 8001314:	4318      	orrs	r0, r3
 8001316:	4684      	mov	ip, r0
 8001318:	2f1b      	cmp	r7, #27
 800131a:	dd56      	ble.n	80013ca <__aeabi_fsub+0x2f6>
 800131c:	2001      	movs	r0, #1
 800131e:	000c      	movs	r4, r1
 8001320:	0015      	movs	r5, r2
 8001322:	1a30      	subs	r0, r6, r0
 8001324:	e700      	b.n	8001128 <__aeabi_fsub+0x54>
 8001326:	4663      	mov	r3, ip
 8001328:	1b9f      	subs	r7, r3, r6
 800132a:	017b      	lsls	r3, r7, #5
 800132c:	d43d      	bmi.n	80013aa <__aeabi_fsub+0x2d6>
 800132e:	2f00      	cmp	r7, #0
 8001330:	d000      	beq.n	8001334 <__aeabi_fsub+0x260>
 8001332:	e6fe      	b.n	8001132 <__aeabi_fsub+0x5e>
 8001334:	2400      	movs	r4, #0
 8001336:	2200      	movs	r2, #0
 8001338:	2700      	movs	r7, #0
 800133a:	e716      	b.n	800116a <__aeabi_fsub+0x96>
 800133c:	0005      	movs	r5, r0
 800133e:	e7af      	b.n	80012a0 <__aeabi_fsub+0x1cc>
 8001340:	0032      	movs	r2, r6
 8001342:	4643      	mov	r3, r8
 8001344:	4641      	mov	r1, r8
 8001346:	40da      	lsrs	r2, r3
 8001348:	2320      	movs	r3, #32
 800134a:	1a5b      	subs	r3, r3, r1
 800134c:	409e      	lsls	r6, r3
 800134e:	0030      	movs	r0, r6
 8001350:	1e43      	subs	r3, r0, #1
 8001352:	4198      	sbcs	r0, r3
 8001354:	4310      	orrs	r0, r2
 8001356:	e721      	b.n	800119c <__aeabi_fsub+0xc8>
 8001358:	2d00      	cmp	r5, #0
 800135a:	d1a7      	bne.n	80012ac <__aeabi_fsub+0x1d8>
 800135c:	4663      	mov	r3, ip
 800135e:	2b00      	cmp	r3, #0
 8001360:	d059      	beq.n	8001416 <__aeabi_fsub+0x342>
 8001362:	2200      	movs	r2, #0
 8001364:	2e00      	cmp	r6, #0
 8001366:	d100      	bne.n	800136a <__aeabi_fsub+0x296>
 8001368:	e6ff      	b.n	800116a <__aeabi_fsub+0x96>
 800136a:	0030      	movs	r0, r6
 800136c:	4460      	add	r0, ip
 800136e:	0143      	lsls	r3, r0, #5
 8001370:	d592      	bpl.n	8001298 <__aeabi_fsub+0x1c4>
 8001372:	4b2a      	ldr	r3, [pc, #168]	; (800141c <__aeabi_fsub+0x348>)
 8001374:	3501      	adds	r5, #1
 8001376:	4018      	ands	r0, r3
 8001378:	e78e      	b.n	8001298 <__aeabi_fsub+0x1c4>
 800137a:	4663      	mov	r3, ip
 800137c:	2b00      	cmp	r3, #0
 800137e:	d047      	beq.n	8001410 <__aeabi_fsub+0x33c>
 8001380:	1e4b      	subs	r3, r1, #1
 8001382:	2901      	cmp	r1, #1
 8001384:	d015      	beq.n	80013b2 <__aeabi_fsub+0x2de>
 8001386:	29ff      	cmp	r1, #255	; 0xff
 8001388:	d02b      	beq.n	80013e2 <__aeabi_fsub+0x30e>
 800138a:	0019      	movs	r1, r3
 800138c:	e74e      	b.n	800122c <__aeabi_fsub+0x158>
 800138e:	000c      	movs	r4, r1
 8001390:	464b      	mov	r3, r9
 8001392:	003d      	movs	r5, r7
 8001394:	e784      	b.n	80012a0 <__aeabi_fsub+0x1cc>
 8001396:	4662      	mov	r2, ip
 8001398:	2a00      	cmp	r2, #0
 800139a:	d18b      	bne.n	80012b4 <__aeabi_fsub+0x1e0>
 800139c:	2e00      	cmp	r6, #0
 800139e:	d192      	bne.n	80012c6 <__aeabi_fsub+0x1f2>
 80013a0:	2780      	movs	r7, #128	; 0x80
 80013a2:	2400      	movs	r4, #0
 80013a4:	22ff      	movs	r2, #255	; 0xff
 80013a6:	03ff      	lsls	r7, r7, #15
 80013a8:	e6df      	b.n	800116a <__aeabi_fsub+0x96>
 80013aa:	4663      	mov	r3, ip
 80013ac:	000c      	movs	r4, r1
 80013ae:	1af7      	subs	r7, r6, r3
 80013b0:	e6bf      	b.n	8001132 <__aeabi_fsub+0x5e>
 80013b2:	0030      	movs	r0, r6
 80013b4:	4460      	add	r0, ip
 80013b6:	2501      	movs	r5, #1
 80013b8:	0143      	lsls	r3, r0, #5
 80013ba:	d400      	bmi.n	80013be <__aeabi_fsub+0x2ea>
 80013bc:	e76c      	b.n	8001298 <__aeabi_fsub+0x1c4>
 80013be:	2502      	movs	r5, #2
 80013c0:	e6f2      	b.n	80011a8 <__aeabi_fsub+0xd4>
 80013c2:	4663      	mov	r3, ip
 80013c4:	2501      	movs	r5, #1
 80013c6:	1b98      	subs	r0, r3, r6
 80013c8:	e6ae      	b.n	8001128 <__aeabi_fsub+0x54>
 80013ca:	2320      	movs	r3, #32
 80013cc:	4664      	mov	r4, ip
 80013ce:	4660      	mov	r0, ip
 80013d0:	40fc      	lsrs	r4, r7
 80013d2:	1bdf      	subs	r7, r3, r7
 80013d4:	40b8      	lsls	r0, r7
 80013d6:	1e43      	subs	r3, r0, #1
 80013d8:	4198      	sbcs	r0, r3
 80013da:	4320      	orrs	r0, r4
 80013dc:	e79f      	b.n	800131e <__aeabi_fsub+0x24a>
 80013de:	0005      	movs	r5, r0
 80013e0:	e75e      	b.n	80012a0 <__aeabi_fsub+0x1cc>
 80013e2:	464b      	mov	r3, r9
 80013e4:	e771      	b.n	80012ca <__aeabi_fsub+0x1f6>
 80013e6:	2320      	movs	r3, #32
 80013e8:	4665      	mov	r5, ip
 80013ea:	4660      	mov	r0, ip
 80013ec:	40cd      	lsrs	r5, r1
 80013ee:	1a59      	subs	r1, r3, r1
 80013f0:	4088      	lsls	r0, r1
 80013f2:	1e43      	subs	r3, r0, #1
 80013f4:	4198      	sbcs	r0, r3
 80013f6:	4328      	orrs	r0, r5
 80013f8:	e71c      	b.n	8001234 <__aeabi_fsub+0x160>
 80013fa:	4663      	mov	r3, ip
 80013fc:	000c      	movs	r4, r1
 80013fe:	2501      	movs	r5, #1
 8001400:	1af0      	subs	r0, r6, r3
 8001402:	e691      	b.n	8001128 <__aeabi_fsub+0x54>
 8001404:	2e00      	cmp	r6, #0
 8001406:	d095      	beq.n	8001334 <__aeabi_fsub+0x260>
 8001408:	000c      	movs	r4, r1
 800140a:	464f      	mov	r7, r9
 800140c:	2200      	movs	r2, #0
 800140e:	e6ac      	b.n	800116a <__aeabi_fsub+0x96>
 8001410:	464b      	mov	r3, r9
 8001412:	000d      	movs	r5, r1
 8001414:	e744      	b.n	80012a0 <__aeabi_fsub+0x1cc>
 8001416:	464f      	mov	r7, r9
 8001418:	2200      	movs	r2, #0
 800141a:	e6a6      	b.n	800116a <__aeabi_fsub+0x96>
 800141c:	fbffffff 	.word	0xfbffffff
 8001420:	7dffffff 	.word	0x7dffffff
 8001424:	2800      	cmp	r0, #0
 8001426:	d000      	beq.n	800142a <__aeabi_fsub+0x356>
 8001428:	e736      	b.n	8001298 <__aeabi_fsub+0x1c4>
 800142a:	2400      	movs	r4, #0
 800142c:	2700      	movs	r7, #0
 800142e:	e69c      	b.n	800116a <__aeabi_fsub+0x96>

08001430 <__aeabi_f2iz>:
 8001430:	0241      	lsls	r1, r0, #9
 8001432:	0042      	lsls	r2, r0, #1
 8001434:	0fc3      	lsrs	r3, r0, #31
 8001436:	0a49      	lsrs	r1, r1, #9
 8001438:	2000      	movs	r0, #0
 800143a:	0e12      	lsrs	r2, r2, #24
 800143c:	2a7e      	cmp	r2, #126	; 0x7e
 800143e:	dd03      	ble.n	8001448 <__aeabi_f2iz+0x18>
 8001440:	2a9d      	cmp	r2, #157	; 0x9d
 8001442:	dd02      	ble.n	800144a <__aeabi_f2iz+0x1a>
 8001444:	4a09      	ldr	r2, [pc, #36]	; (800146c <__aeabi_f2iz+0x3c>)
 8001446:	1898      	adds	r0, r3, r2
 8001448:	4770      	bx	lr
 800144a:	2080      	movs	r0, #128	; 0x80
 800144c:	0400      	lsls	r0, r0, #16
 800144e:	4301      	orrs	r1, r0
 8001450:	2a95      	cmp	r2, #149	; 0x95
 8001452:	dc07      	bgt.n	8001464 <__aeabi_f2iz+0x34>
 8001454:	2096      	movs	r0, #150	; 0x96
 8001456:	1a82      	subs	r2, r0, r2
 8001458:	40d1      	lsrs	r1, r2
 800145a:	4248      	negs	r0, r1
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1f3      	bne.n	8001448 <__aeabi_f2iz+0x18>
 8001460:	0008      	movs	r0, r1
 8001462:	e7f1      	b.n	8001448 <__aeabi_f2iz+0x18>
 8001464:	3a96      	subs	r2, #150	; 0x96
 8001466:	4091      	lsls	r1, r2
 8001468:	e7f7      	b.n	800145a <__aeabi_f2iz+0x2a>
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	7fffffff 	.word	0x7fffffff

08001470 <__aeabi_i2f>:
 8001470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001472:	2800      	cmp	r0, #0
 8001474:	d013      	beq.n	800149e <__aeabi_i2f+0x2e>
 8001476:	17c3      	asrs	r3, r0, #31
 8001478:	18c6      	adds	r6, r0, r3
 800147a:	405e      	eors	r6, r3
 800147c:	0fc4      	lsrs	r4, r0, #31
 800147e:	0030      	movs	r0, r6
 8001480:	f001 ff3c 	bl	80032fc <__clzsi2>
 8001484:	239e      	movs	r3, #158	; 0x9e
 8001486:	0005      	movs	r5, r0
 8001488:	1a1b      	subs	r3, r3, r0
 800148a:	2b96      	cmp	r3, #150	; 0x96
 800148c:	dc0f      	bgt.n	80014ae <__aeabi_i2f+0x3e>
 800148e:	2808      	cmp	r0, #8
 8001490:	dd01      	ble.n	8001496 <__aeabi_i2f+0x26>
 8001492:	3d08      	subs	r5, #8
 8001494:	40ae      	lsls	r6, r5
 8001496:	0276      	lsls	r6, r6, #9
 8001498:	0a76      	lsrs	r6, r6, #9
 800149a:	b2d8      	uxtb	r0, r3
 800149c:	e002      	b.n	80014a4 <__aeabi_i2f+0x34>
 800149e:	2400      	movs	r4, #0
 80014a0:	2000      	movs	r0, #0
 80014a2:	2600      	movs	r6, #0
 80014a4:	05c0      	lsls	r0, r0, #23
 80014a6:	4330      	orrs	r0, r6
 80014a8:	07e4      	lsls	r4, r4, #31
 80014aa:	4320      	orrs	r0, r4
 80014ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014ae:	2b99      	cmp	r3, #153	; 0x99
 80014b0:	dd0c      	ble.n	80014cc <__aeabi_i2f+0x5c>
 80014b2:	2205      	movs	r2, #5
 80014b4:	0031      	movs	r1, r6
 80014b6:	1a12      	subs	r2, r2, r0
 80014b8:	40d1      	lsrs	r1, r2
 80014ba:	000a      	movs	r2, r1
 80014bc:	0001      	movs	r1, r0
 80014be:	0030      	movs	r0, r6
 80014c0:	311b      	adds	r1, #27
 80014c2:	4088      	lsls	r0, r1
 80014c4:	1e41      	subs	r1, r0, #1
 80014c6:	4188      	sbcs	r0, r1
 80014c8:	4302      	orrs	r2, r0
 80014ca:	0016      	movs	r6, r2
 80014cc:	2d05      	cmp	r5, #5
 80014ce:	dc12      	bgt.n	80014f6 <__aeabi_i2f+0x86>
 80014d0:	0031      	movs	r1, r6
 80014d2:	4f0d      	ldr	r7, [pc, #52]	; (8001508 <__aeabi_i2f+0x98>)
 80014d4:	4039      	ands	r1, r7
 80014d6:	0772      	lsls	r2, r6, #29
 80014d8:	d009      	beq.n	80014ee <__aeabi_i2f+0x7e>
 80014da:	200f      	movs	r0, #15
 80014dc:	4030      	ands	r0, r6
 80014de:	2804      	cmp	r0, #4
 80014e0:	d005      	beq.n	80014ee <__aeabi_i2f+0x7e>
 80014e2:	3104      	adds	r1, #4
 80014e4:	014a      	lsls	r2, r1, #5
 80014e6:	d502      	bpl.n	80014ee <__aeabi_i2f+0x7e>
 80014e8:	239f      	movs	r3, #159	; 0x9f
 80014ea:	4039      	ands	r1, r7
 80014ec:	1b5b      	subs	r3, r3, r5
 80014ee:	0189      	lsls	r1, r1, #6
 80014f0:	0a4e      	lsrs	r6, r1, #9
 80014f2:	b2d8      	uxtb	r0, r3
 80014f4:	e7d6      	b.n	80014a4 <__aeabi_i2f+0x34>
 80014f6:	1f6a      	subs	r2, r5, #5
 80014f8:	4096      	lsls	r6, r2
 80014fa:	0031      	movs	r1, r6
 80014fc:	4f02      	ldr	r7, [pc, #8]	; (8001508 <__aeabi_i2f+0x98>)
 80014fe:	4039      	ands	r1, r7
 8001500:	0772      	lsls	r2, r6, #29
 8001502:	d0f4      	beq.n	80014ee <__aeabi_i2f+0x7e>
 8001504:	e7e9      	b.n	80014da <__aeabi_i2f+0x6a>
 8001506:	46c0      	nop			; (mov r8, r8)
 8001508:	fbffffff 	.word	0xfbffffff

0800150c <__aeabi_ui2f>:
 800150c:	b570      	push	{r4, r5, r6, lr}
 800150e:	1e05      	subs	r5, r0, #0
 8001510:	d00e      	beq.n	8001530 <__aeabi_ui2f+0x24>
 8001512:	f001 fef3 	bl	80032fc <__clzsi2>
 8001516:	239e      	movs	r3, #158	; 0x9e
 8001518:	0004      	movs	r4, r0
 800151a:	1a1b      	subs	r3, r3, r0
 800151c:	2b96      	cmp	r3, #150	; 0x96
 800151e:	dc0c      	bgt.n	800153a <__aeabi_ui2f+0x2e>
 8001520:	2808      	cmp	r0, #8
 8001522:	dd01      	ble.n	8001528 <__aeabi_ui2f+0x1c>
 8001524:	3c08      	subs	r4, #8
 8001526:	40a5      	lsls	r5, r4
 8001528:	026d      	lsls	r5, r5, #9
 800152a:	0a6d      	lsrs	r5, r5, #9
 800152c:	b2d8      	uxtb	r0, r3
 800152e:	e001      	b.n	8001534 <__aeabi_ui2f+0x28>
 8001530:	2000      	movs	r0, #0
 8001532:	2500      	movs	r5, #0
 8001534:	05c0      	lsls	r0, r0, #23
 8001536:	4328      	orrs	r0, r5
 8001538:	bd70      	pop	{r4, r5, r6, pc}
 800153a:	2b99      	cmp	r3, #153	; 0x99
 800153c:	dd09      	ble.n	8001552 <__aeabi_ui2f+0x46>
 800153e:	0002      	movs	r2, r0
 8001540:	0029      	movs	r1, r5
 8001542:	321b      	adds	r2, #27
 8001544:	4091      	lsls	r1, r2
 8001546:	1e4a      	subs	r2, r1, #1
 8001548:	4191      	sbcs	r1, r2
 800154a:	2205      	movs	r2, #5
 800154c:	1a12      	subs	r2, r2, r0
 800154e:	40d5      	lsrs	r5, r2
 8001550:	430d      	orrs	r5, r1
 8001552:	2c05      	cmp	r4, #5
 8001554:	dc12      	bgt.n	800157c <__aeabi_ui2f+0x70>
 8001556:	0029      	movs	r1, r5
 8001558:	4e0c      	ldr	r6, [pc, #48]	; (800158c <__aeabi_ui2f+0x80>)
 800155a:	4031      	ands	r1, r6
 800155c:	076a      	lsls	r2, r5, #29
 800155e:	d009      	beq.n	8001574 <__aeabi_ui2f+0x68>
 8001560:	200f      	movs	r0, #15
 8001562:	4028      	ands	r0, r5
 8001564:	2804      	cmp	r0, #4
 8001566:	d005      	beq.n	8001574 <__aeabi_ui2f+0x68>
 8001568:	3104      	adds	r1, #4
 800156a:	014a      	lsls	r2, r1, #5
 800156c:	d502      	bpl.n	8001574 <__aeabi_ui2f+0x68>
 800156e:	239f      	movs	r3, #159	; 0x9f
 8001570:	4031      	ands	r1, r6
 8001572:	1b1b      	subs	r3, r3, r4
 8001574:	0189      	lsls	r1, r1, #6
 8001576:	0a4d      	lsrs	r5, r1, #9
 8001578:	b2d8      	uxtb	r0, r3
 800157a:	e7db      	b.n	8001534 <__aeabi_ui2f+0x28>
 800157c:	1f62      	subs	r2, r4, #5
 800157e:	4095      	lsls	r5, r2
 8001580:	0029      	movs	r1, r5
 8001582:	4e02      	ldr	r6, [pc, #8]	; (800158c <__aeabi_ui2f+0x80>)
 8001584:	4031      	ands	r1, r6
 8001586:	076a      	lsls	r2, r5, #29
 8001588:	d0f4      	beq.n	8001574 <__aeabi_ui2f+0x68>
 800158a:	e7e9      	b.n	8001560 <__aeabi_ui2f+0x54>
 800158c:	fbffffff 	.word	0xfbffffff

08001590 <__aeabi_dadd>:
 8001590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001592:	464f      	mov	r7, r9
 8001594:	4646      	mov	r6, r8
 8001596:	46d6      	mov	lr, sl
 8001598:	000d      	movs	r5, r1
 800159a:	0004      	movs	r4, r0
 800159c:	b5c0      	push	{r6, r7, lr}
 800159e:	001f      	movs	r7, r3
 80015a0:	0011      	movs	r1, r2
 80015a2:	0328      	lsls	r0, r5, #12
 80015a4:	0f62      	lsrs	r2, r4, #29
 80015a6:	0a40      	lsrs	r0, r0, #9
 80015a8:	4310      	orrs	r0, r2
 80015aa:	007a      	lsls	r2, r7, #1
 80015ac:	0d52      	lsrs	r2, r2, #21
 80015ae:	00e3      	lsls	r3, r4, #3
 80015b0:	033c      	lsls	r4, r7, #12
 80015b2:	4691      	mov	r9, r2
 80015b4:	0a64      	lsrs	r4, r4, #9
 80015b6:	0ffa      	lsrs	r2, r7, #31
 80015b8:	0f4f      	lsrs	r7, r1, #29
 80015ba:	006e      	lsls	r6, r5, #1
 80015bc:	4327      	orrs	r7, r4
 80015be:	4692      	mov	sl, r2
 80015c0:	46b8      	mov	r8, r7
 80015c2:	0d76      	lsrs	r6, r6, #21
 80015c4:	0fed      	lsrs	r5, r5, #31
 80015c6:	00c9      	lsls	r1, r1, #3
 80015c8:	4295      	cmp	r5, r2
 80015ca:	d100      	bne.n	80015ce <__aeabi_dadd+0x3e>
 80015cc:	e099      	b.n	8001702 <__aeabi_dadd+0x172>
 80015ce:	464c      	mov	r4, r9
 80015d0:	1b34      	subs	r4, r6, r4
 80015d2:	46a4      	mov	ip, r4
 80015d4:	2c00      	cmp	r4, #0
 80015d6:	dc00      	bgt.n	80015da <__aeabi_dadd+0x4a>
 80015d8:	e07c      	b.n	80016d4 <__aeabi_dadd+0x144>
 80015da:	464a      	mov	r2, r9
 80015dc:	2a00      	cmp	r2, #0
 80015de:	d100      	bne.n	80015e2 <__aeabi_dadd+0x52>
 80015e0:	e0b8      	b.n	8001754 <__aeabi_dadd+0x1c4>
 80015e2:	4ac5      	ldr	r2, [pc, #788]	; (80018f8 <__aeabi_dadd+0x368>)
 80015e4:	4296      	cmp	r6, r2
 80015e6:	d100      	bne.n	80015ea <__aeabi_dadd+0x5a>
 80015e8:	e11c      	b.n	8001824 <__aeabi_dadd+0x294>
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	003c      	movs	r4, r7
 80015ee:	0412      	lsls	r2, r2, #16
 80015f0:	4314      	orrs	r4, r2
 80015f2:	46a0      	mov	r8, r4
 80015f4:	4662      	mov	r2, ip
 80015f6:	2a38      	cmp	r2, #56	; 0x38
 80015f8:	dd00      	ble.n	80015fc <__aeabi_dadd+0x6c>
 80015fa:	e161      	b.n	80018c0 <__aeabi_dadd+0x330>
 80015fc:	2a1f      	cmp	r2, #31
 80015fe:	dd00      	ble.n	8001602 <__aeabi_dadd+0x72>
 8001600:	e1cc      	b.n	800199c <__aeabi_dadd+0x40c>
 8001602:	4664      	mov	r4, ip
 8001604:	2220      	movs	r2, #32
 8001606:	1b12      	subs	r2, r2, r4
 8001608:	4644      	mov	r4, r8
 800160a:	4094      	lsls	r4, r2
 800160c:	000f      	movs	r7, r1
 800160e:	46a1      	mov	r9, r4
 8001610:	4664      	mov	r4, ip
 8001612:	4091      	lsls	r1, r2
 8001614:	40e7      	lsrs	r7, r4
 8001616:	464c      	mov	r4, r9
 8001618:	1e4a      	subs	r2, r1, #1
 800161a:	4191      	sbcs	r1, r2
 800161c:	433c      	orrs	r4, r7
 800161e:	4642      	mov	r2, r8
 8001620:	4321      	orrs	r1, r4
 8001622:	4664      	mov	r4, ip
 8001624:	40e2      	lsrs	r2, r4
 8001626:	1a80      	subs	r0, r0, r2
 8001628:	1a5c      	subs	r4, r3, r1
 800162a:	42a3      	cmp	r3, r4
 800162c:	419b      	sbcs	r3, r3
 800162e:	425f      	negs	r7, r3
 8001630:	1bc7      	subs	r7, r0, r7
 8001632:	023b      	lsls	r3, r7, #8
 8001634:	d400      	bmi.n	8001638 <__aeabi_dadd+0xa8>
 8001636:	e0d0      	b.n	80017da <__aeabi_dadd+0x24a>
 8001638:	027f      	lsls	r7, r7, #9
 800163a:	0a7f      	lsrs	r7, r7, #9
 800163c:	2f00      	cmp	r7, #0
 800163e:	d100      	bne.n	8001642 <__aeabi_dadd+0xb2>
 8001640:	e0ff      	b.n	8001842 <__aeabi_dadd+0x2b2>
 8001642:	0038      	movs	r0, r7
 8001644:	f001 fe5a 	bl	80032fc <__clzsi2>
 8001648:	0001      	movs	r1, r0
 800164a:	3908      	subs	r1, #8
 800164c:	2320      	movs	r3, #32
 800164e:	0022      	movs	r2, r4
 8001650:	1a5b      	subs	r3, r3, r1
 8001652:	408f      	lsls	r7, r1
 8001654:	40da      	lsrs	r2, r3
 8001656:	408c      	lsls	r4, r1
 8001658:	4317      	orrs	r7, r2
 800165a:	42b1      	cmp	r1, r6
 800165c:	da00      	bge.n	8001660 <__aeabi_dadd+0xd0>
 800165e:	e0ff      	b.n	8001860 <__aeabi_dadd+0x2d0>
 8001660:	1b89      	subs	r1, r1, r6
 8001662:	1c4b      	adds	r3, r1, #1
 8001664:	2b1f      	cmp	r3, #31
 8001666:	dd00      	ble.n	800166a <__aeabi_dadd+0xda>
 8001668:	e0a8      	b.n	80017bc <__aeabi_dadd+0x22c>
 800166a:	2220      	movs	r2, #32
 800166c:	0039      	movs	r1, r7
 800166e:	1ad2      	subs	r2, r2, r3
 8001670:	0020      	movs	r0, r4
 8001672:	4094      	lsls	r4, r2
 8001674:	4091      	lsls	r1, r2
 8001676:	40d8      	lsrs	r0, r3
 8001678:	1e62      	subs	r2, r4, #1
 800167a:	4194      	sbcs	r4, r2
 800167c:	40df      	lsrs	r7, r3
 800167e:	2600      	movs	r6, #0
 8001680:	4301      	orrs	r1, r0
 8001682:	430c      	orrs	r4, r1
 8001684:	0763      	lsls	r3, r4, #29
 8001686:	d009      	beq.n	800169c <__aeabi_dadd+0x10c>
 8001688:	230f      	movs	r3, #15
 800168a:	4023      	ands	r3, r4
 800168c:	2b04      	cmp	r3, #4
 800168e:	d005      	beq.n	800169c <__aeabi_dadd+0x10c>
 8001690:	1d23      	adds	r3, r4, #4
 8001692:	42a3      	cmp	r3, r4
 8001694:	41a4      	sbcs	r4, r4
 8001696:	4264      	negs	r4, r4
 8001698:	193f      	adds	r7, r7, r4
 800169a:	001c      	movs	r4, r3
 800169c:	023b      	lsls	r3, r7, #8
 800169e:	d400      	bmi.n	80016a2 <__aeabi_dadd+0x112>
 80016a0:	e09e      	b.n	80017e0 <__aeabi_dadd+0x250>
 80016a2:	4b95      	ldr	r3, [pc, #596]	; (80018f8 <__aeabi_dadd+0x368>)
 80016a4:	3601      	adds	r6, #1
 80016a6:	429e      	cmp	r6, r3
 80016a8:	d100      	bne.n	80016ac <__aeabi_dadd+0x11c>
 80016aa:	e0b7      	b.n	800181c <__aeabi_dadd+0x28c>
 80016ac:	4a93      	ldr	r2, [pc, #588]	; (80018fc <__aeabi_dadd+0x36c>)
 80016ae:	08e4      	lsrs	r4, r4, #3
 80016b0:	4017      	ands	r7, r2
 80016b2:	077b      	lsls	r3, r7, #29
 80016b4:	0571      	lsls	r1, r6, #21
 80016b6:	027f      	lsls	r7, r7, #9
 80016b8:	4323      	orrs	r3, r4
 80016ba:	0b3f      	lsrs	r7, r7, #12
 80016bc:	0d4a      	lsrs	r2, r1, #21
 80016be:	0512      	lsls	r2, r2, #20
 80016c0:	433a      	orrs	r2, r7
 80016c2:	07ed      	lsls	r5, r5, #31
 80016c4:	432a      	orrs	r2, r5
 80016c6:	0018      	movs	r0, r3
 80016c8:	0011      	movs	r1, r2
 80016ca:	bce0      	pop	{r5, r6, r7}
 80016cc:	46ba      	mov	sl, r7
 80016ce:	46b1      	mov	r9, r6
 80016d0:	46a8      	mov	r8, r5
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d4:	2c00      	cmp	r4, #0
 80016d6:	d04b      	beq.n	8001770 <__aeabi_dadd+0x1e0>
 80016d8:	464c      	mov	r4, r9
 80016da:	1ba4      	subs	r4, r4, r6
 80016dc:	46a4      	mov	ip, r4
 80016de:	2e00      	cmp	r6, #0
 80016e0:	d000      	beq.n	80016e4 <__aeabi_dadd+0x154>
 80016e2:	e123      	b.n	800192c <__aeabi_dadd+0x39c>
 80016e4:	0004      	movs	r4, r0
 80016e6:	431c      	orrs	r4, r3
 80016e8:	d100      	bne.n	80016ec <__aeabi_dadd+0x15c>
 80016ea:	e1af      	b.n	8001a4c <__aeabi_dadd+0x4bc>
 80016ec:	4662      	mov	r2, ip
 80016ee:	1e54      	subs	r4, r2, #1
 80016f0:	2a01      	cmp	r2, #1
 80016f2:	d100      	bne.n	80016f6 <__aeabi_dadd+0x166>
 80016f4:	e215      	b.n	8001b22 <__aeabi_dadd+0x592>
 80016f6:	4d80      	ldr	r5, [pc, #512]	; (80018f8 <__aeabi_dadd+0x368>)
 80016f8:	45ac      	cmp	ip, r5
 80016fa:	d100      	bne.n	80016fe <__aeabi_dadd+0x16e>
 80016fc:	e1c8      	b.n	8001a90 <__aeabi_dadd+0x500>
 80016fe:	46a4      	mov	ip, r4
 8001700:	e11b      	b.n	800193a <__aeabi_dadd+0x3aa>
 8001702:	464a      	mov	r2, r9
 8001704:	1ab2      	subs	r2, r6, r2
 8001706:	4694      	mov	ip, r2
 8001708:	2a00      	cmp	r2, #0
 800170a:	dc00      	bgt.n	800170e <__aeabi_dadd+0x17e>
 800170c:	e0ac      	b.n	8001868 <__aeabi_dadd+0x2d8>
 800170e:	464a      	mov	r2, r9
 8001710:	2a00      	cmp	r2, #0
 8001712:	d043      	beq.n	800179c <__aeabi_dadd+0x20c>
 8001714:	4a78      	ldr	r2, [pc, #480]	; (80018f8 <__aeabi_dadd+0x368>)
 8001716:	4296      	cmp	r6, r2
 8001718:	d100      	bne.n	800171c <__aeabi_dadd+0x18c>
 800171a:	e1af      	b.n	8001a7c <__aeabi_dadd+0x4ec>
 800171c:	2280      	movs	r2, #128	; 0x80
 800171e:	003c      	movs	r4, r7
 8001720:	0412      	lsls	r2, r2, #16
 8001722:	4314      	orrs	r4, r2
 8001724:	46a0      	mov	r8, r4
 8001726:	4662      	mov	r2, ip
 8001728:	2a38      	cmp	r2, #56	; 0x38
 800172a:	dc67      	bgt.n	80017fc <__aeabi_dadd+0x26c>
 800172c:	2a1f      	cmp	r2, #31
 800172e:	dc00      	bgt.n	8001732 <__aeabi_dadd+0x1a2>
 8001730:	e15f      	b.n	80019f2 <__aeabi_dadd+0x462>
 8001732:	4647      	mov	r7, r8
 8001734:	3a20      	subs	r2, #32
 8001736:	40d7      	lsrs	r7, r2
 8001738:	4662      	mov	r2, ip
 800173a:	2a20      	cmp	r2, #32
 800173c:	d005      	beq.n	800174a <__aeabi_dadd+0x1ba>
 800173e:	4664      	mov	r4, ip
 8001740:	2240      	movs	r2, #64	; 0x40
 8001742:	1b12      	subs	r2, r2, r4
 8001744:	4644      	mov	r4, r8
 8001746:	4094      	lsls	r4, r2
 8001748:	4321      	orrs	r1, r4
 800174a:	1e4a      	subs	r2, r1, #1
 800174c:	4191      	sbcs	r1, r2
 800174e:	000c      	movs	r4, r1
 8001750:	433c      	orrs	r4, r7
 8001752:	e057      	b.n	8001804 <__aeabi_dadd+0x274>
 8001754:	003a      	movs	r2, r7
 8001756:	430a      	orrs	r2, r1
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x1cc>
 800175a:	e105      	b.n	8001968 <__aeabi_dadd+0x3d8>
 800175c:	0022      	movs	r2, r4
 800175e:	3a01      	subs	r2, #1
 8001760:	2c01      	cmp	r4, #1
 8001762:	d100      	bne.n	8001766 <__aeabi_dadd+0x1d6>
 8001764:	e182      	b.n	8001a6c <__aeabi_dadd+0x4dc>
 8001766:	4c64      	ldr	r4, [pc, #400]	; (80018f8 <__aeabi_dadd+0x368>)
 8001768:	45a4      	cmp	ip, r4
 800176a:	d05b      	beq.n	8001824 <__aeabi_dadd+0x294>
 800176c:	4694      	mov	ip, r2
 800176e:	e741      	b.n	80015f4 <__aeabi_dadd+0x64>
 8001770:	4c63      	ldr	r4, [pc, #396]	; (8001900 <__aeabi_dadd+0x370>)
 8001772:	1c77      	adds	r7, r6, #1
 8001774:	4227      	tst	r7, r4
 8001776:	d000      	beq.n	800177a <__aeabi_dadd+0x1ea>
 8001778:	e0c4      	b.n	8001904 <__aeabi_dadd+0x374>
 800177a:	0004      	movs	r4, r0
 800177c:	431c      	orrs	r4, r3
 800177e:	2e00      	cmp	r6, #0
 8001780:	d000      	beq.n	8001784 <__aeabi_dadd+0x1f4>
 8001782:	e169      	b.n	8001a58 <__aeabi_dadd+0x4c8>
 8001784:	2c00      	cmp	r4, #0
 8001786:	d100      	bne.n	800178a <__aeabi_dadd+0x1fa>
 8001788:	e1bf      	b.n	8001b0a <__aeabi_dadd+0x57a>
 800178a:	4644      	mov	r4, r8
 800178c:	430c      	orrs	r4, r1
 800178e:	d000      	beq.n	8001792 <__aeabi_dadd+0x202>
 8001790:	e1d0      	b.n	8001b34 <__aeabi_dadd+0x5a4>
 8001792:	0742      	lsls	r2, r0, #29
 8001794:	08db      	lsrs	r3, r3, #3
 8001796:	4313      	orrs	r3, r2
 8001798:	08c0      	lsrs	r0, r0, #3
 800179a:	e029      	b.n	80017f0 <__aeabi_dadd+0x260>
 800179c:	003a      	movs	r2, r7
 800179e:	430a      	orrs	r2, r1
 80017a0:	d100      	bne.n	80017a4 <__aeabi_dadd+0x214>
 80017a2:	e170      	b.n	8001a86 <__aeabi_dadd+0x4f6>
 80017a4:	4662      	mov	r2, ip
 80017a6:	4664      	mov	r4, ip
 80017a8:	3a01      	subs	r2, #1
 80017aa:	2c01      	cmp	r4, #1
 80017ac:	d100      	bne.n	80017b0 <__aeabi_dadd+0x220>
 80017ae:	e0e0      	b.n	8001972 <__aeabi_dadd+0x3e2>
 80017b0:	4c51      	ldr	r4, [pc, #324]	; (80018f8 <__aeabi_dadd+0x368>)
 80017b2:	45a4      	cmp	ip, r4
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dadd+0x228>
 80017b6:	e161      	b.n	8001a7c <__aeabi_dadd+0x4ec>
 80017b8:	4694      	mov	ip, r2
 80017ba:	e7b4      	b.n	8001726 <__aeabi_dadd+0x196>
 80017bc:	003a      	movs	r2, r7
 80017be:	391f      	subs	r1, #31
 80017c0:	40ca      	lsrs	r2, r1
 80017c2:	0011      	movs	r1, r2
 80017c4:	2b20      	cmp	r3, #32
 80017c6:	d003      	beq.n	80017d0 <__aeabi_dadd+0x240>
 80017c8:	2240      	movs	r2, #64	; 0x40
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	409f      	lsls	r7, r3
 80017ce:	433c      	orrs	r4, r7
 80017d0:	1e63      	subs	r3, r4, #1
 80017d2:	419c      	sbcs	r4, r3
 80017d4:	2700      	movs	r7, #0
 80017d6:	2600      	movs	r6, #0
 80017d8:	430c      	orrs	r4, r1
 80017da:	0763      	lsls	r3, r4, #29
 80017dc:	d000      	beq.n	80017e0 <__aeabi_dadd+0x250>
 80017de:	e753      	b.n	8001688 <__aeabi_dadd+0xf8>
 80017e0:	46b4      	mov	ip, r6
 80017e2:	08e4      	lsrs	r4, r4, #3
 80017e4:	077b      	lsls	r3, r7, #29
 80017e6:	4323      	orrs	r3, r4
 80017e8:	08f8      	lsrs	r0, r7, #3
 80017ea:	4a43      	ldr	r2, [pc, #268]	; (80018f8 <__aeabi_dadd+0x368>)
 80017ec:	4594      	cmp	ip, r2
 80017ee:	d01d      	beq.n	800182c <__aeabi_dadd+0x29c>
 80017f0:	4662      	mov	r2, ip
 80017f2:	0307      	lsls	r7, r0, #12
 80017f4:	0552      	lsls	r2, r2, #21
 80017f6:	0b3f      	lsrs	r7, r7, #12
 80017f8:	0d52      	lsrs	r2, r2, #21
 80017fa:	e760      	b.n	80016be <__aeabi_dadd+0x12e>
 80017fc:	4644      	mov	r4, r8
 80017fe:	430c      	orrs	r4, r1
 8001800:	1e62      	subs	r2, r4, #1
 8001802:	4194      	sbcs	r4, r2
 8001804:	18e4      	adds	r4, r4, r3
 8001806:	429c      	cmp	r4, r3
 8001808:	419b      	sbcs	r3, r3
 800180a:	425f      	negs	r7, r3
 800180c:	183f      	adds	r7, r7, r0
 800180e:	023b      	lsls	r3, r7, #8
 8001810:	d5e3      	bpl.n	80017da <__aeabi_dadd+0x24a>
 8001812:	4b39      	ldr	r3, [pc, #228]	; (80018f8 <__aeabi_dadd+0x368>)
 8001814:	3601      	adds	r6, #1
 8001816:	429e      	cmp	r6, r3
 8001818:	d000      	beq.n	800181c <__aeabi_dadd+0x28c>
 800181a:	e0b5      	b.n	8001988 <__aeabi_dadd+0x3f8>
 800181c:	0032      	movs	r2, r6
 800181e:	2700      	movs	r7, #0
 8001820:	2300      	movs	r3, #0
 8001822:	e74c      	b.n	80016be <__aeabi_dadd+0x12e>
 8001824:	0742      	lsls	r2, r0, #29
 8001826:	08db      	lsrs	r3, r3, #3
 8001828:	4313      	orrs	r3, r2
 800182a:	08c0      	lsrs	r0, r0, #3
 800182c:	001a      	movs	r2, r3
 800182e:	4302      	orrs	r2, r0
 8001830:	d100      	bne.n	8001834 <__aeabi_dadd+0x2a4>
 8001832:	e1e1      	b.n	8001bf8 <__aeabi_dadd+0x668>
 8001834:	2780      	movs	r7, #128	; 0x80
 8001836:	033f      	lsls	r7, r7, #12
 8001838:	4307      	orrs	r7, r0
 800183a:	033f      	lsls	r7, r7, #12
 800183c:	4a2e      	ldr	r2, [pc, #184]	; (80018f8 <__aeabi_dadd+0x368>)
 800183e:	0b3f      	lsrs	r7, r7, #12
 8001840:	e73d      	b.n	80016be <__aeabi_dadd+0x12e>
 8001842:	0020      	movs	r0, r4
 8001844:	f001 fd5a 	bl	80032fc <__clzsi2>
 8001848:	0001      	movs	r1, r0
 800184a:	3118      	adds	r1, #24
 800184c:	291f      	cmp	r1, #31
 800184e:	dc00      	bgt.n	8001852 <__aeabi_dadd+0x2c2>
 8001850:	e6fc      	b.n	800164c <__aeabi_dadd+0xbc>
 8001852:	3808      	subs	r0, #8
 8001854:	4084      	lsls	r4, r0
 8001856:	0027      	movs	r7, r4
 8001858:	2400      	movs	r4, #0
 800185a:	42b1      	cmp	r1, r6
 800185c:	db00      	blt.n	8001860 <__aeabi_dadd+0x2d0>
 800185e:	e6ff      	b.n	8001660 <__aeabi_dadd+0xd0>
 8001860:	4a26      	ldr	r2, [pc, #152]	; (80018fc <__aeabi_dadd+0x36c>)
 8001862:	1a76      	subs	r6, r6, r1
 8001864:	4017      	ands	r7, r2
 8001866:	e70d      	b.n	8001684 <__aeabi_dadd+0xf4>
 8001868:	2a00      	cmp	r2, #0
 800186a:	d02f      	beq.n	80018cc <__aeabi_dadd+0x33c>
 800186c:	464a      	mov	r2, r9
 800186e:	1b92      	subs	r2, r2, r6
 8001870:	4694      	mov	ip, r2
 8001872:	2e00      	cmp	r6, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_dadd+0x2e8>
 8001876:	e0ad      	b.n	80019d4 <__aeabi_dadd+0x444>
 8001878:	4a1f      	ldr	r2, [pc, #124]	; (80018f8 <__aeabi_dadd+0x368>)
 800187a:	4591      	cmp	r9, r2
 800187c:	d100      	bne.n	8001880 <__aeabi_dadd+0x2f0>
 800187e:	e10f      	b.n	8001aa0 <__aeabi_dadd+0x510>
 8001880:	2280      	movs	r2, #128	; 0x80
 8001882:	0412      	lsls	r2, r2, #16
 8001884:	4310      	orrs	r0, r2
 8001886:	4662      	mov	r2, ip
 8001888:	2a38      	cmp	r2, #56	; 0x38
 800188a:	dd00      	ble.n	800188e <__aeabi_dadd+0x2fe>
 800188c:	e10f      	b.n	8001aae <__aeabi_dadd+0x51e>
 800188e:	2a1f      	cmp	r2, #31
 8001890:	dd00      	ble.n	8001894 <__aeabi_dadd+0x304>
 8001892:	e180      	b.n	8001b96 <__aeabi_dadd+0x606>
 8001894:	4664      	mov	r4, ip
 8001896:	2220      	movs	r2, #32
 8001898:	001e      	movs	r6, r3
 800189a:	1b12      	subs	r2, r2, r4
 800189c:	4667      	mov	r7, ip
 800189e:	0004      	movs	r4, r0
 80018a0:	4093      	lsls	r3, r2
 80018a2:	4094      	lsls	r4, r2
 80018a4:	40fe      	lsrs	r6, r7
 80018a6:	1e5a      	subs	r2, r3, #1
 80018a8:	4193      	sbcs	r3, r2
 80018aa:	40f8      	lsrs	r0, r7
 80018ac:	4334      	orrs	r4, r6
 80018ae:	431c      	orrs	r4, r3
 80018b0:	4480      	add	r8, r0
 80018b2:	1864      	adds	r4, r4, r1
 80018b4:	428c      	cmp	r4, r1
 80018b6:	41bf      	sbcs	r7, r7
 80018b8:	427f      	negs	r7, r7
 80018ba:	464e      	mov	r6, r9
 80018bc:	4447      	add	r7, r8
 80018be:	e7a6      	b.n	800180e <__aeabi_dadd+0x27e>
 80018c0:	4642      	mov	r2, r8
 80018c2:	430a      	orrs	r2, r1
 80018c4:	0011      	movs	r1, r2
 80018c6:	1e4a      	subs	r2, r1, #1
 80018c8:	4191      	sbcs	r1, r2
 80018ca:	e6ad      	b.n	8001628 <__aeabi_dadd+0x98>
 80018cc:	4c0c      	ldr	r4, [pc, #48]	; (8001900 <__aeabi_dadd+0x370>)
 80018ce:	1c72      	adds	r2, r6, #1
 80018d0:	4222      	tst	r2, r4
 80018d2:	d000      	beq.n	80018d6 <__aeabi_dadd+0x346>
 80018d4:	e0a1      	b.n	8001a1a <__aeabi_dadd+0x48a>
 80018d6:	0002      	movs	r2, r0
 80018d8:	431a      	orrs	r2, r3
 80018da:	2e00      	cmp	r6, #0
 80018dc:	d000      	beq.n	80018e0 <__aeabi_dadd+0x350>
 80018de:	e0fa      	b.n	8001ad6 <__aeabi_dadd+0x546>
 80018e0:	2a00      	cmp	r2, #0
 80018e2:	d100      	bne.n	80018e6 <__aeabi_dadd+0x356>
 80018e4:	e145      	b.n	8001b72 <__aeabi_dadd+0x5e2>
 80018e6:	003a      	movs	r2, r7
 80018e8:	430a      	orrs	r2, r1
 80018ea:	d000      	beq.n	80018ee <__aeabi_dadd+0x35e>
 80018ec:	e146      	b.n	8001b7c <__aeabi_dadd+0x5ec>
 80018ee:	0742      	lsls	r2, r0, #29
 80018f0:	08db      	lsrs	r3, r3, #3
 80018f2:	4313      	orrs	r3, r2
 80018f4:	08c0      	lsrs	r0, r0, #3
 80018f6:	e77b      	b.n	80017f0 <__aeabi_dadd+0x260>
 80018f8:	000007ff 	.word	0x000007ff
 80018fc:	ff7fffff 	.word	0xff7fffff
 8001900:	000007fe 	.word	0x000007fe
 8001904:	4647      	mov	r7, r8
 8001906:	1a5c      	subs	r4, r3, r1
 8001908:	1bc2      	subs	r2, r0, r7
 800190a:	42a3      	cmp	r3, r4
 800190c:	41bf      	sbcs	r7, r7
 800190e:	427f      	negs	r7, r7
 8001910:	46b9      	mov	r9, r7
 8001912:	0017      	movs	r7, r2
 8001914:	464a      	mov	r2, r9
 8001916:	1abf      	subs	r7, r7, r2
 8001918:	023a      	lsls	r2, r7, #8
 800191a:	d500      	bpl.n	800191e <__aeabi_dadd+0x38e>
 800191c:	e08d      	b.n	8001a3a <__aeabi_dadd+0x4aa>
 800191e:	0023      	movs	r3, r4
 8001920:	433b      	orrs	r3, r7
 8001922:	d000      	beq.n	8001926 <__aeabi_dadd+0x396>
 8001924:	e68a      	b.n	800163c <__aeabi_dadd+0xac>
 8001926:	2000      	movs	r0, #0
 8001928:	2500      	movs	r5, #0
 800192a:	e761      	b.n	80017f0 <__aeabi_dadd+0x260>
 800192c:	4cb4      	ldr	r4, [pc, #720]	; (8001c00 <__aeabi_dadd+0x670>)
 800192e:	45a1      	cmp	r9, r4
 8001930:	d100      	bne.n	8001934 <__aeabi_dadd+0x3a4>
 8001932:	e0ad      	b.n	8001a90 <__aeabi_dadd+0x500>
 8001934:	2480      	movs	r4, #128	; 0x80
 8001936:	0424      	lsls	r4, r4, #16
 8001938:	4320      	orrs	r0, r4
 800193a:	4664      	mov	r4, ip
 800193c:	2c38      	cmp	r4, #56	; 0x38
 800193e:	dc3d      	bgt.n	80019bc <__aeabi_dadd+0x42c>
 8001940:	4662      	mov	r2, ip
 8001942:	2c1f      	cmp	r4, #31
 8001944:	dd00      	ble.n	8001948 <__aeabi_dadd+0x3b8>
 8001946:	e0b7      	b.n	8001ab8 <__aeabi_dadd+0x528>
 8001948:	2520      	movs	r5, #32
 800194a:	001e      	movs	r6, r3
 800194c:	1b2d      	subs	r5, r5, r4
 800194e:	0004      	movs	r4, r0
 8001950:	40ab      	lsls	r3, r5
 8001952:	40ac      	lsls	r4, r5
 8001954:	40d6      	lsrs	r6, r2
 8001956:	40d0      	lsrs	r0, r2
 8001958:	4642      	mov	r2, r8
 800195a:	1e5d      	subs	r5, r3, #1
 800195c:	41ab      	sbcs	r3, r5
 800195e:	4334      	orrs	r4, r6
 8001960:	1a12      	subs	r2, r2, r0
 8001962:	4690      	mov	r8, r2
 8001964:	4323      	orrs	r3, r4
 8001966:	e02c      	b.n	80019c2 <__aeabi_dadd+0x432>
 8001968:	0742      	lsls	r2, r0, #29
 800196a:	08db      	lsrs	r3, r3, #3
 800196c:	4313      	orrs	r3, r2
 800196e:	08c0      	lsrs	r0, r0, #3
 8001970:	e73b      	b.n	80017ea <__aeabi_dadd+0x25a>
 8001972:	185c      	adds	r4, r3, r1
 8001974:	429c      	cmp	r4, r3
 8001976:	419b      	sbcs	r3, r3
 8001978:	4440      	add	r0, r8
 800197a:	425b      	negs	r3, r3
 800197c:	18c7      	adds	r7, r0, r3
 800197e:	2601      	movs	r6, #1
 8001980:	023b      	lsls	r3, r7, #8
 8001982:	d400      	bmi.n	8001986 <__aeabi_dadd+0x3f6>
 8001984:	e729      	b.n	80017da <__aeabi_dadd+0x24a>
 8001986:	2602      	movs	r6, #2
 8001988:	4a9e      	ldr	r2, [pc, #632]	; (8001c04 <__aeabi_dadd+0x674>)
 800198a:	0863      	lsrs	r3, r4, #1
 800198c:	4017      	ands	r7, r2
 800198e:	2201      	movs	r2, #1
 8001990:	4014      	ands	r4, r2
 8001992:	431c      	orrs	r4, r3
 8001994:	07fb      	lsls	r3, r7, #31
 8001996:	431c      	orrs	r4, r3
 8001998:	087f      	lsrs	r7, r7, #1
 800199a:	e673      	b.n	8001684 <__aeabi_dadd+0xf4>
 800199c:	4644      	mov	r4, r8
 800199e:	3a20      	subs	r2, #32
 80019a0:	40d4      	lsrs	r4, r2
 80019a2:	4662      	mov	r2, ip
 80019a4:	2a20      	cmp	r2, #32
 80019a6:	d005      	beq.n	80019b4 <__aeabi_dadd+0x424>
 80019a8:	4667      	mov	r7, ip
 80019aa:	2240      	movs	r2, #64	; 0x40
 80019ac:	1bd2      	subs	r2, r2, r7
 80019ae:	4647      	mov	r7, r8
 80019b0:	4097      	lsls	r7, r2
 80019b2:	4339      	orrs	r1, r7
 80019b4:	1e4a      	subs	r2, r1, #1
 80019b6:	4191      	sbcs	r1, r2
 80019b8:	4321      	orrs	r1, r4
 80019ba:	e635      	b.n	8001628 <__aeabi_dadd+0x98>
 80019bc:	4303      	orrs	r3, r0
 80019be:	1e58      	subs	r0, r3, #1
 80019c0:	4183      	sbcs	r3, r0
 80019c2:	1acc      	subs	r4, r1, r3
 80019c4:	42a1      	cmp	r1, r4
 80019c6:	41bf      	sbcs	r7, r7
 80019c8:	4643      	mov	r3, r8
 80019ca:	427f      	negs	r7, r7
 80019cc:	4655      	mov	r5, sl
 80019ce:	464e      	mov	r6, r9
 80019d0:	1bdf      	subs	r7, r3, r7
 80019d2:	e62e      	b.n	8001632 <__aeabi_dadd+0xa2>
 80019d4:	0002      	movs	r2, r0
 80019d6:	431a      	orrs	r2, r3
 80019d8:	d100      	bne.n	80019dc <__aeabi_dadd+0x44c>
 80019da:	e0bd      	b.n	8001b58 <__aeabi_dadd+0x5c8>
 80019dc:	4662      	mov	r2, ip
 80019de:	4664      	mov	r4, ip
 80019e0:	3a01      	subs	r2, #1
 80019e2:	2c01      	cmp	r4, #1
 80019e4:	d100      	bne.n	80019e8 <__aeabi_dadd+0x458>
 80019e6:	e0e5      	b.n	8001bb4 <__aeabi_dadd+0x624>
 80019e8:	4c85      	ldr	r4, [pc, #532]	; (8001c00 <__aeabi_dadd+0x670>)
 80019ea:	45a4      	cmp	ip, r4
 80019ec:	d058      	beq.n	8001aa0 <__aeabi_dadd+0x510>
 80019ee:	4694      	mov	ip, r2
 80019f0:	e749      	b.n	8001886 <__aeabi_dadd+0x2f6>
 80019f2:	4664      	mov	r4, ip
 80019f4:	2220      	movs	r2, #32
 80019f6:	1b12      	subs	r2, r2, r4
 80019f8:	4644      	mov	r4, r8
 80019fa:	4094      	lsls	r4, r2
 80019fc:	000f      	movs	r7, r1
 80019fe:	46a1      	mov	r9, r4
 8001a00:	4664      	mov	r4, ip
 8001a02:	4091      	lsls	r1, r2
 8001a04:	40e7      	lsrs	r7, r4
 8001a06:	464c      	mov	r4, r9
 8001a08:	1e4a      	subs	r2, r1, #1
 8001a0a:	4191      	sbcs	r1, r2
 8001a0c:	433c      	orrs	r4, r7
 8001a0e:	4642      	mov	r2, r8
 8001a10:	430c      	orrs	r4, r1
 8001a12:	4661      	mov	r1, ip
 8001a14:	40ca      	lsrs	r2, r1
 8001a16:	1880      	adds	r0, r0, r2
 8001a18:	e6f4      	b.n	8001804 <__aeabi_dadd+0x274>
 8001a1a:	4c79      	ldr	r4, [pc, #484]	; (8001c00 <__aeabi_dadd+0x670>)
 8001a1c:	42a2      	cmp	r2, r4
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dadd+0x492>
 8001a20:	e6fd      	b.n	800181e <__aeabi_dadd+0x28e>
 8001a22:	1859      	adds	r1, r3, r1
 8001a24:	4299      	cmp	r1, r3
 8001a26:	419b      	sbcs	r3, r3
 8001a28:	4440      	add	r0, r8
 8001a2a:	425f      	negs	r7, r3
 8001a2c:	19c7      	adds	r7, r0, r7
 8001a2e:	07fc      	lsls	r4, r7, #31
 8001a30:	0849      	lsrs	r1, r1, #1
 8001a32:	0016      	movs	r6, r2
 8001a34:	430c      	orrs	r4, r1
 8001a36:	087f      	lsrs	r7, r7, #1
 8001a38:	e6cf      	b.n	80017da <__aeabi_dadd+0x24a>
 8001a3a:	1acc      	subs	r4, r1, r3
 8001a3c:	42a1      	cmp	r1, r4
 8001a3e:	41bf      	sbcs	r7, r7
 8001a40:	4643      	mov	r3, r8
 8001a42:	427f      	negs	r7, r7
 8001a44:	1a18      	subs	r0, r3, r0
 8001a46:	4655      	mov	r5, sl
 8001a48:	1bc7      	subs	r7, r0, r7
 8001a4a:	e5f7      	b.n	800163c <__aeabi_dadd+0xac>
 8001a4c:	08c9      	lsrs	r1, r1, #3
 8001a4e:	077b      	lsls	r3, r7, #29
 8001a50:	4655      	mov	r5, sl
 8001a52:	430b      	orrs	r3, r1
 8001a54:	08f8      	lsrs	r0, r7, #3
 8001a56:	e6c8      	b.n	80017ea <__aeabi_dadd+0x25a>
 8001a58:	2c00      	cmp	r4, #0
 8001a5a:	d000      	beq.n	8001a5e <__aeabi_dadd+0x4ce>
 8001a5c:	e081      	b.n	8001b62 <__aeabi_dadd+0x5d2>
 8001a5e:	4643      	mov	r3, r8
 8001a60:	430b      	orrs	r3, r1
 8001a62:	d115      	bne.n	8001a90 <__aeabi_dadd+0x500>
 8001a64:	2080      	movs	r0, #128	; 0x80
 8001a66:	2500      	movs	r5, #0
 8001a68:	0300      	lsls	r0, r0, #12
 8001a6a:	e6e3      	b.n	8001834 <__aeabi_dadd+0x2a4>
 8001a6c:	1a5c      	subs	r4, r3, r1
 8001a6e:	42a3      	cmp	r3, r4
 8001a70:	419b      	sbcs	r3, r3
 8001a72:	1bc7      	subs	r7, r0, r7
 8001a74:	425b      	negs	r3, r3
 8001a76:	2601      	movs	r6, #1
 8001a78:	1aff      	subs	r7, r7, r3
 8001a7a:	e5da      	b.n	8001632 <__aeabi_dadd+0xa2>
 8001a7c:	0742      	lsls	r2, r0, #29
 8001a7e:	08db      	lsrs	r3, r3, #3
 8001a80:	4313      	orrs	r3, r2
 8001a82:	08c0      	lsrs	r0, r0, #3
 8001a84:	e6d2      	b.n	800182c <__aeabi_dadd+0x29c>
 8001a86:	0742      	lsls	r2, r0, #29
 8001a88:	08db      	lsrs	r3, r3, #3
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	08c0      	lsrs	r0, r0, #3
 8001a8e:	e6ac      	b.n	80017ea <__aeabi_dadd+0x25a>
 8001a90:	4643      	mov	r3, r8
 8001a92:	4642      	mov	r2, r8
 8001a94:	08c9      	lsrs	r1, r1, #3
 8001a96:	075b      	lsls	r3, r3, #29
 8001a98:	4655      	mov	r5, sl
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	08d0      	lsrs	r0, r2, #3
 8001a9e:	e6c5      	b.n	800182c <__aeabi_dadd+0x29c>
 8001aa0:	4643      	mov	r3, r8
 8001aa2:	4642      	mov	r2, r8
 8001aa4:	075b      	lsls	r3, r3, #29
 8001aa6:	08c9      	lsrs	r1, r1, #3
 8001aa8:	430b      	orrs	r3, r1
 8001aaa:	08d0      	lsrs	r0, r2, #3
 8001aac:	e6be      	b.n	800182c <__aeabi_dadd+0x29c>
 8001aae:	4303      	orrs	r3, r0
 8001ab0:	001c      	movs	r4, r3
 8001ab2:	1e63      	subs	r3, r4, #1
 8001ab4:	419c      	sbcs	r4, r3
 8001ab6:	e6fc      	b.n	80018b2 <__aeabi_dadd+0x322>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	3c20      	subs	r4, #32
 8001abc:	40e2      	lsrs	r2, r4
 8001abe:	0014      	movs	r4, r2
 8001ac0:	4662      	mov	r2, ip
 8001ac2:	2a20      	cmp	r2, #32
 8001ac4:	d003      	beq.n	8001ace <__aeabi_dadd+0x53e>
 8001ac6:	2540      	movs	r5, #64	; 0x40
 8001ac8:	1aad      	subs	r5, r5, r2
 8001aca:	40a8      	lsls	r0, r5
 8001acc:	4303      	orrs	r3, r0
 8001ace:	1e58      	subs	r0, r3, #1
 8001ad0:	4183      	sbcs	r3, r0
 8001ad2:	4323      	orrs	r3, r4
 8001ad4:	e775      	b.n	80019c2 <__aeabi_dadd+0x432>
 8001ad6:	2a00      	cmp	r2, #0
 8001ad8:	d0e2      	beq.n	8001aa0 <__aeabi_dadd+0x510>
 8001ada:	003a      	movs	r2, r7
 8001adc:	430a      	orrs	r2, r1
 8001ade:	d0cd      	beq.n	8001a7c <__aeabi_dadd+0x4ec>
 8001ae0:	0742      	lsls	r2, r0, #29
 8001ae2:	08db      	lsrs	r3, r3, #3
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	2280      	movs	r2, #128	; 0x80
 8001ae8:	08c0      	lsrs	r0, r0, #3
 8001aea:	0312      	lsls	r2, r2, #12
 8001aec:	4210      	tst	r0, r2
 8001aee:	d006      	beq.n	8001afe <__aeabi_dadd+0x56e>
 8001af0:	08fc      	lsrs	r4, r7, #3
 8001af2:	4214      	tst	r4, r2
 8001af4:	d103      	bne.n	8001afe <__aeabi_dadd+0x56e>
 8001af6:	0020      	movs	r0, r4
 8001af8:	08cb      	lsrs	r3, r1, #3
 8001afa:	077a      	lsls	r2, r7, #29
 8001afc:	4313      	orrs	r3, r2
 8001afe:	0f5a      	lsrs	r2, r3, #29
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	0752      	lsls	r2, r2, #29
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	4313      	orrs	r3, r2
 8001b08:	e690      	b.n	800182c <__aeabi_dadd+0x29c>
 8001b0a:	4643      	mov	r3, r8
 8001b0c:	430b      	orrs	r3, r1
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dadd+0x582>
 8001b10:	e709      	b.n	8001926 <__aeabi_dadd+0x396>
 8001b12:	4643      	mov	r3, r8
 8001b14:	4642      	mov	r2, r8
 8001b16:	08c9      	lsrs	r1, r1, #3
 8001b18:	075b      	lsls	r3, r3, #29
 8001b1a:	4655      	mov	r5, sl
 8001b1c:	430b      	orrs	r3, r1
 8001b1e:	08d0      	lsrs	r0, r2, #3
 8001b20:	e666      	b.n	80017f0 <__aeabi_dadd+0x260>
 8001b22:	1acc      	subs	r4, r1, r3
 8001b24:	42a1      	cmp	r1, r4
 8001b26:	4189      	sbcs	r1, r1
 8001b28:	1a3f      	subs	r7, r7, r0
 8001b2a:	4249      	negs	r1, r1
 8001b2c:	4655      	mov	r5, sl
 8001b2e:	2601      	movs	r6, #1
 8001b30:	1a7f      	subs	r7, r7, r1
 8001b32:	e57e      	b.n	8001632 <__aeabi_dadd+0xa2>
 8001b34:	4642      	mov	r2, r8
 8001b36:	1a5c      	subs	r4, r3, r1
 8001b38:	1a87      	subs	r7, r0, r2
 8001b3a:	42a3      	cmp	r3, r4
 8001b3c:	4192      	sbcs	r2, r2
 8001b3e:	4252      	negs	r2, r2
 8001b40:	1abf      	subs	r7, r7, r2
 8001b42:	023a      	lsls	r2, r7, #8
 8001b44:	d53d      	bpl.n	8001bc2 <__aeabi_dadd+0x632>
 8001b46:	1acc      	subs	r4, r1, r3
 8001b48:	42a1      	cmp	r1, r4
 8001b4a:	4189      	sbcs	r1, r1
 8001b4c:	4643      	mov	r3, r8
 8001b4e:	4249      	negs	r1, r1
 8001b50:	1a1f      	subs	r7, r3, r0
 8001b52:	4655      	mov	r5, sl
 8001b54:	1a7f      	subs	r7, r7, r1
 8001b56:	e595      	b.n	8001684 <__aeabi_dadd+0xf4>
 8001b58:	077b      	lsls	r3, r7, #29
 8001b5a:	08c9      	lsrs	r1, r1, #3
 8001b5c:	430b      	orrs	r3, r1
 8001b5e:	08f8      	lsrs	r0, r7, #3
 8001b60:	e643      	b.n	80017ea <__aeabi_dadd+0x25a>
 8001b62:	4644      	mov	r4, r8
 8001b64:	08db      	lsrs	r3, r3, #3
 8001b66:	430c      	orrs	r4, r1
 8001b68:	d130      	bne.n	8001bcc <__aeabi_dadd+0x63c>
 8001b6a:	0742      	lsls	r2, r0, #29
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	08c0      	lsrs	r0, r0, #3
 8001b70:	e65c      	b.n	800182c <__aeabi_dadd+0x29c>
 8001b72:	077b      	lsls	r3, r7, #29
 8001b74:	08c9      	lsrs	r1, r1, #3
 8001b76:	430b      	orrs	r3, r1
 8001b78:	08f8      	lsrs	r0, r7, #3
 8001b7a:	e639      	b.n	80017f0 <__aeabi_dadd+0x260>
 8001b7c:	185c      	adds	r4, r3, r1
 8001b7e:	429c      	cmp	r4, r3
 8001b80:	419b      	sbcs	r3, r3
 8001b82:	4440      	add	r0, r8
 8001b84:	425b      	negs	r3, r3
 8001b86:	18c7      	adds	r7, r0, r3
 8001b88:	023b      	lsls	r3, r7, #8
 8001b8a:	d400      	bmi.n	8001b8e <__aeabi_dadd+0x5fe>
 8001b8c:	e625      	b.n	80017da <__aeabi_dadd+0x24a>
 8001b8e:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <__aeabi_dadd+0x674>)
 8001b90:	2601      	movs	r6, #1
 8001b92:	401f      	ands	r7, r3
 8001b94:	e621      	b.n	80017da <__aeabi_dadd+0x24a>
 8001b96:	0004      	movs	r4, r0
 8001b98:	3a20      	subs	r2, #32
 8001b9a:	40d4      	lsrs	r4, r2
 8001b9c:	4662      	mov	r2, ip
 8001b9e:	2a20      	cmp	r2, #32
 8001ba0:	d004      	beq.n	8001bac <__aeabi_dadd+0x61c>
 8001ba2:	2240      	movs	r2, #64	; 0x40
 8001ba4:	4666      	mov	r6, ip
 8001ba6:	1b92      	subs	r2, r2, r6
 8001ba8:	4090      	lsls	r0, r2
 8001baa:	4303      	orrs	r3, r0
 8001bac:	1e5a      	subs	r2, r3, #1
 8001bae:	4193      	sbcs	r3, r2
 8001bb0:	431c      	orrs	r4, r3
 8001bb2:	e67e      	b.n	80018b2 <__aeabi_dadd+0x322>
 8001bb4:	185c      	adds	r4, r3, r1
 8001bb6:	428c      	cmp	r4, r1
 8001bb8:	4189      	sbcs	r1, r1
 8001bba:	4440      	add	r0, r8
 8001bbc:	4249      	negs	r1, r1
 8001bbe:	1847      	adds	r7, r0, r1
 8001bc0:	e6dd      	b.n	800197e <__aeabi_dadd+0x3ee>
 8001bc2:	0023      	movs	r3, r4
 8001bc4:	433b      	orrs	r3, r7
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dadd+0x63a>
 8001bc8:	e6ad      	b.n	8001926 <__aeabi_dadd+0x396>
 8001bca:	e606      	b.n	80017da <__aeabi_dadd+0x24a>
 8001bcc:	0744      	lsls	r4, r0, #29
 8001bce:	4323      	orrs	r3, r4
 8001bd0:	2480      	movs	r4, #128	; 0x80
 8001bd2:	08c0      	lsrs	r0, r0, #3
 8001bd4:	0324      	lsls	r4, r4, #12
 8001bd6:	4220      	tst	r0, r4
 8001bd8:	d008      	beq.n	8001bec <__aeabi_dadd+0x65c>
 8001bda:	4642      	mov	r2, r8
 8001bdc:	08d6      	lsrs	r6, r2, #3
 8001bde:	4226      	tst	r6, r4
 8001be0:	d104      	bne.n	8001bec <__aeabi_dadd+0x65c>
 8001be2:	4655      	mov	r5, sl
 8001be4:	0030      	movs	r0, r6
 8001be6:	08cb      	lsrs	r3, r1, #3
 8001be8:	0751      	lsls	r1, r2, #29
 8001bea:	430b      	orrs	r3, r1
 8001bec:	0f5a      	lsrs	r2, r3, #29
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	08db      	lsrs	r3, r3, #3
 8001bf2:	0752      	lsls	r2, r2, #29
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	e619      	b.n	800182c <__aeabi_dadd+0x29c>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	4a01      	ldr	r2, [pc, #4]	; (8001c00 <__aeabi_dadd+0x670>)
 8001bfc:	001f      	movs	r7, r3
 8001bfe:	e55e      	b.n	80016be <__aeabi_dadd+0x12e>
 8001c00:	000007ff 	.word	0x000007ff
 8001c04:	ff7fffff 	.word	0xff7fffff

08001c08 <__aeabi_ddiv>:
 8001c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0a:	4657      	mov	r7, sl
 8001c0c:	464e      	mov	r6, r9
 8001c0e:	4645      	mov	r5, r8
 8001c10:	46de      	mov	lr, fp
 8001c12:	b5e0      	push	{r5, r6, r7, lr}
 8001c14:	4681      	mov	r9, r0
 8001c16:	0005      	movs	r5, r0
 8001c18:	030c      	lsls	r4, r1, #12
 8001c1a:	0048      	lsls	r0, r1, #1
 8001c1c:	4692      	mov	sl, r2
 8001c1e:	001f      	movs	r7, r3
 8001c20:	b085      	sub	sp, #20
 8001c22:	0b24      	lsrs	r4, r4, #12
 8001c24:	0d40      	lsrs	r0, r0, #21
 8001c26:	0fce      	lsrs	r6, r1, #31
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_ddiv+0x26>
 8001c2c:	e156      	b.n	8001edc <__aeabi_ddiv+0x2d4>
 8001c2e:	4bd4      	ldr	r3, [pc, #848]	; (8001f80 <__aeabi_ddiv+0x378>)
 8001c30:	4298      	cmp	r0, r3
 8001c32:	d100      	bne.n	8001c36 <__aeabi_ddiv+0x2e>
 8001c34:	e172      	b.n	8001f1c <__aeabi_ddiv+0x314>
 8001c36:	0f6b      	lsrs	r3, r5, #29
 8001c38:	00e4      	lsls	r4, r4, #3
 8001c3a:	431c      	orrs	r4, r3
 8001c3c:	2380      	movs	r3, #128	; 0x80
 8001c3e:	041b      	lsls	r3, r3, #16
 8001c40:	4323      	orrs	r3, r4
 8001c42:	4698      	mov	r8, r3
 8001c44:	4bcf      	ldr	r3, [pc, #828]	; (8001f84 <__aeabi_ddiv+0x37c>)
 8001c46:	00ed      	lsls	r5, r5, #3
 8001c48:	469b      	mov	fp, r3
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	4483      	add	fp, r0
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	033c      	lsls	r4, r7, #12
 8001c54:	007b      	lsls	r3, r7, #1
 8001c56:	4650      	mov	r0, sl
 8001c58:	0b24      	lsrs	r4, r4, #12
 8001c5a:	0d5b      	lsrs	r3, r3, #21
 8001c5c:	0fff      	lsrs	r7, r7, #31
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d100      	bne.n	8001c64 <__aeabi_ddiv+0x5c>
 8001c62:	e11f      	b.n	8001ea4 <__aeabi_ddiv+0x29c>
 8001c64:	4ac6      	ldr	r2, [pc, #792]	; (8001f80 <__aeabi_ddiv+0x378>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d100      	bne.n	8001c6c <__aeabi_ddiv+0x64>
 8001c6a:	e162      	b.n	8001f32 <__aeabi_ddiv+0x32a>
 8001c6c:	49c5      	ldr	r1, [pc, #788]	; (8001f84 <__aeabi_ddiv+0x37c>)
 8001c6e:	0f42      	lsrs	r2, r0, #29
 8001c70:	468c      	mov	ip, r1
 8001c72:	00e4      	lsls	r4, r4, #3
 8001c74:	4659      	mov	r1, fp
 8001c76:	4314      	orrs	r4, r2
 8001c78:	2280      	movs	r2, #128	; 0x80
 8001c7a:	4463      	add	r3, ip
 8001c7c:	0412      	lsls	r2, r2, #16
 8001c7e:	1acb      	subs	r3, r1, r3
 8001c80:	4314      	orrs	r4, r2
 8001c82:	469b      	mov	fp, r3
 8001c84:	00c2      	lsls	r2, r0, #3
 8001c86:	2000      	movs	r0, #0
 8001c88:	0033      	movs	r3, r6
 8001c8a:	407b      	eors	r3, r7
 8001c8c:	469a      	mov	sl, r3
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2b0f      	cmp	r3, #15
 8001c92:	d827      	bhi.n	8001ce4 <__aeabi_ddiv+0xdc>
 8001c94:	49bc      	ldr	r1, [pc, #752]	; (8001f88 <__aeabi_ddiv+0x380>)
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	58cb      	ldr	r3, [r1, r3]
 8001c9a:	469f      	mov	pc, r3
 8001c9c:	46b2      	mov	sl, r6
 8001c9e:	9b00      	ldr	r3, [sp, #0]
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d016      	beq.n	8001cd2 <__aeabi_ddiv+0xca>
 8001ca4:	2b03      	cmp	r3, #3
 8001ca6:	d100      	bne.n	8001caa <__aeabi_ddiv+0xa2>
 8001ca8:	e28e      	b.n	80021c8 <__aeabi_ddiv+0x5c0>
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d000      	beq.n	8001cb0 <__aeabi_ddiv+0xa8>
 8001cae:	e0d9      	b.n	8001e64 <__aeabi_ddiv+0x25c>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	2400      	movs	r4, #0
 8001cb4:	2500      	movs	r5, #0
 8001cb6:	4652      	mov	r2, sl
 8001cb8:	051b      	lsls	r3, r3, #20
 8001cba:	4323      	orrs	r3, r4
 8001cbc:	07d2      	lsls	r2, r2, #31
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	0028      	movs	r0, r5
 8001cc2:	0019      	movs	r1, r3
 8001cc4:	b005      	add	sp, #20
 8001cc6:	bcf0      	pop	{r4, r5, r6, r7}
 8001cc8:	46bb      	mov	fp, r7
 8001cca:	46b2      	mov	sl, r6
 8001ccc:	46a9      	mov	r9, r5
 8001cce:	46a0      	mov	r8, r4
 8001cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd2:	2400      	movs	r4, #0
 8001cd4:	2500      	movs	r5, #0
 8001cd6:	4baa      	ldr	r3, [pc, #680]	; (8001f80 <__aeabi_ddiv+0x378>)
 8001cd8:	e7ed      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8001cda:	46ba      	mov	sl, r7
 8001cdc:	46a0      	mov	r8, r4
 8001cde:	0015      	movs	r5, r2
 8001ce0:	9000      	str	r0, [sp, #0]
 8001ce2:	e7dc      	b.n	8001c9e <__aeabi_ddiv+0x96>
 8001ce4:	4544      	cmp	r4, r8
 8001ce6:	d200      	bcs.n	8001cea <__aeabi_ddiv+0xe2>
 8001ce8:	e1c7      	b.n	800207a <__aeabi_ddiv+0x472>
 8001cea:	d100      	bne.n	8001cee <__aeabi_ddiv+0xe6>
 8001cec:	e1c2      	b.n	8002074 <__aeabi_ddiv+0x46c>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	425b      	negs	r3, r3
 8001cf2:	469c      	mov	ip, r3
 8001cf4:	002e      	movs	r6, r5
 8001cf6:	4640      	mov	r0, r8
 8001cf8:	2500      	movs	r5, #0
 8001cfa:	44e3      	add	fp, ip
 8001cfc:	0223      	lsls	r3, r4, #8
 8001cfe:	0e14      	lsrs	r4, r2, #24
 8001d00:	431c      	orrs	r4, r3
 8001d02:	0c1b      	lsrs	r3, r3, #16
 8001d04:	4699      	mov	r9, r3
 8001d06:	0423      	lsls	r3, r4, #16
 8001d08:	0c1f      	lsrs	r7, r3, #16
 8001d0a:	0212      	lsls	r2, r2, #8
 8001d0c:	4649      	mov	r1, r9
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	9701      	str	r7, [sp, #4]
 8001d12:	f7fe fa9b 	bl	800024c <__aeabi_uidivmod>
 8001d16:	0002      	movs	r2, r0
 8001d18:	437a      	muls	r2, r7
 8001d1a:	040b      	lsls	r3, r1, #16
 8001d1c:	0c31      	lsrs	r1, r6, #16
 8001d1e:	4680      	mov	r8, r0
 8001d20:	4319      	orrs	r1, r3
 8001d22:	428a      	cmp	r2, r1
 8001d24:	d907      	bls.n	8001d36 <__aeabi_ddiv+0x12e>
 8001d26:	2301      	movs	r3, #1
 8001d28:	425b      	negs	r3, r3
 8001d2a:	469c      	mov	ip, r3
 8001d2c:	1909      	adds	r1, r1, r4
 8001d2e:	44e0      	add	r8, ip
 8001d30:	428c      	cmp	r4, r1
 8001d32:	d800      	bhi.n	8001d36 <__aeabi_ddiv+0x12e>
 8001d34:	e207      	b.n	8002146 <__aeabi_ddiv+0x53e>
 8001d36:	1a88      	subs	r0, r1, r2
 8001d38:	4649      	mov	r1, r9
 8001d3a:	f7fe fa87 	bl	800024c <__aeabi_uidivmod>
 8001d3e:	0409      	lsls	r1, r1, #16
 8001d40:	468c      	mov	ip, r1
 8001d42:	0431      	lsls	r1, r6, #16
 8001d44:	4666      	mov	r6, ip
 8001d46:	9a01      	ldr	r2, [sp, #4]
 8001d48:	0c09      	lsrs	r1, r1, #16
 8001d4a:	4342      	muls	r2, r0
 8001d4c:	0003      	movs	r3, r0
 8001d4e:	4331      	orrs	r1, r6
 8001d50:	428a      	cmp	r2, r1
 8001d52:	d904      	bls.n	8001d5e <__aeabi_ddiv+0x156>
 8001d54:	1909      	adds	r1, r1, r4
 8001d56:	3b01      	subs	r3, #1
 8001d58:	428c      	cmp	r4, r1
 8001d5a:	d800      	bhi.n	8001d5e <__aeabi_ddiv+0x156>
 8001d5c:	e1ed      	b.n	800213a <__aeabi_ddiv+0x532>
 8001d5e:	1a88      	subs	r0, r1, r2
 8001d60:	4642      	mov	r2, r8
 8001d62:	0412      	lsls	r2, r2, #16
 8001d64:	431a      	orrs	r2, r3
 8001d66:	4690      	mov	r8, r2
 8001d68:	4641      	mov	r1, r8
 8001d6a:	9b00      	ldr	r3, [sp, #0]
 8001d6c:	040e      	lsls	r6, r1, #16
 8001d6e:	0c1b      	lsrs	r3, r3, #16
 8001d70:	001f      	movs	r7, r3
 8001d72:	9302      	str	r3, [sp, #8]
 8001d74:	9b00      	ldr	r3, [sp, #0]
 8001d76:	0c36      	lsrs	r6, r6, #16
 8001d78:	041b      	lsls	r3, r3, #16
 8001d7a:	0c19      	lsrs	r1, r3, #16
 8001d7c:	000b      	movs	r3, r1
 8001d7e:	4373      	muls	r3, r6
 8001d80:	0c12      	lsrs	r2, r2, #16
 8001d82:	437e      	muls	r6, r7
 8001d84:	9103      	str	r1, [sp, #12]
 8001d86:	4351      	muls	r1, r2
 8001d88:	437a      	muls	r2, r7
 8001d8a:	0c1f      	lsrs	r7, r3, #16
 8001d8c:	46bc      	mov	ip, r7
 8001d8e:	1876      	adds	r6, r6, r1
 8001d90:	4466      	add	r6, ip
 8001d92:	42b1      	cmp	r1, r6
 8001d94:	d903      	bls.n	8001d9e <__aeabi_ddiv+0x196>
 8001d96:	2180      	movs	r1, #128	; 0x80
 8001d98:	0249      	lsls	r1, r1, #9
 8001d9a:	468c      	mov	ip, r1
 8001d9c:	4462      	add	r2, ip
 8001d9e:	0c31      	lsrs	r1, r6, #16
 8001da0:	188a      	adds	r2, r1, r2
 8001da2:	0431      	lsls	r1, r6, #16
 8001da4:	041e      	lsls	r6, r3, #16
 8001da6:	0c36      	lsrs	r6, r6, #16
 8001da8:	198e      	adds	r6, r1, r6
 8001daa:	4290      	cmp	r0, r2
 8001dac:	d302      	bcc.n	8001db4 <__aeabi_ddiv+0x1ac>
 8001dae:	d112      	bne.n	8001dd6 <__aeabi_ddiv+0x1ce>
 8001db0:	42b5      	cmp	r5, r6
 8001db2:	d210      	bcs.n	8001dd6 <__aeabi_ddiv+0x1ce>
 8001db4:	4643      	mov	r3, r8
 8001db6:	1e59      	subs	r1, r3, #1
 8001db8:	9b00      	ldr	r3, [sp, #0]
 8001dba:	469c      	mov	ip, r3
 8001dbc:	4465      	add	r5, ip
 8001dbe:	001f      	movs	r7, r3
 8001dc0:	429d      	cmp	r5, r3
 8001dc2:	419b      	sbcs	r3, r3
 8001dc4:	425b      	negs	r3, r3
 8001dc6:	191b      	adds	r3, r3, r4
 8001dc8:	18c0      	adds	r0, r0, r3
 8001dca:	4284      	cmp	r4, r0
 8001dcc:	d200      	bcs.n	8001dd0 <__aeabi_ddiv+0x1c8>
 8001dce:	e1a0      	b.n	8002112 <__aeabi_ddiv+0x50a>
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_ddiv+0x1cc>
 8001dd2:	e19b      	b.n	800210c <__aeabi_ddiv+0x504>
 8001dd4:	4688      	mov	r8, r1
 8001dd6:	1bae      	subs	r6, r5, r6
 8001dd8:	42b5      	cmp	r5, r6
 8001dda:	41ad      	sbcs	r5, r5
 8001ddc:	1a80      	subs	r0, r0, r2
 8001dde:	426d      	negs	r5, r5
 8001de0:	1b40      	subs	r0, r0, r5
 8001de2:	4284      	cmp	r4, r0
 8001de4:	d100      	bne.n	8001de8 <__aeabi_ddiv+0x1e0>
 8001de6:	e1d5      	b.n	8002194 <__aeabi_ddiv+0x58c>
 8001de8:	4649      	mov	r1, r9
 8001dea:	f7fe fa2f 	bl	800024c <__aeabi_uidivmod>
 8001dee:	9a01      	ldr	r2, [sp, #4]
 8001df0:	040b      	lsls	r3, r1, #16
 8001df2:	4342      	muls	r2, r0
 8001df4:	0c31      	lsrs	r1, r6, #16
 8001df6:	0005      	movs	r5, r0
 8001df8:	4319      	orrs	r1, r3
 8001dfa:	428a      	cmp	r2, r1
 8001dfc:	d900      	bls.n	8001e00 <__aeabi_ddiv+0x1f8>
 8001dfe:	e16c      	b.n	80020da <__aeabi_ddiv+0x4d2>
 8001e00:	1a88      	subs	r0, r1, r2
 8001e02:	4649      	mov	r1, r9
 8001e04:	f7fe fa22 	bl	800024c <__aeabi_uidivmod>
 8001e08:	9a01      	ldr	r2, [sp, #4]
 8001e0a:	0436      	lsls	r6, r6, #16
 8001e0c:	4342      	muls	r2, r0
 8001e0e:	0409      	lsls	r1, r1, #16
 8001e10:	0c36      	lsrs	r6, r6, #16
 8001e12:	0003      	movs	r3, r0
 8001e14:	430e      	orrs	r6, r1
 8001e16:	42b2      	cmp	r2, r6
 8001e18:	d900      	bls.n	8001e1c <__aeabi_ddiv+0x214>
 8001e1a:	e153      	b.n	80020c4 <__aeabi_ddiv+0x4bc>
 8001e1c:	9803      	ldr	r0, [sp, #12]
 8001e1e:	1ab6      	subs	r6, r6, r2
 8001e20:	0002      	movs	r2, r0
 8001e22:	042d      	lsls	r5, r5, #16
 8001e24:	431d      	orrs	r5, r3
 8001e26:	9f02      	ldr	r7, [sp, #8]
 8001e28:	042b      	lsls	r3, r5, #16
 8001e2a:	0c1b      	lsrs	r3, r3, #16
 8001e2c:	435a      	muls	r2, r3
 8001e2e:	437b      	muls	r3, r7
 8001e30:	469c      	mov	ip, r3
 8001e32:	0c29      	lsrs	r1, r5, #16
 8001e34:	4348      	muls	r0, r1
 8001e36:	0c13      	lsrs	r3, r2, #16
 8001e38:	4484      	add	ip, r0
 8001e3a:	4463      	add	r3, ip
 8001e3c:	4379      	muls	r1, r7
 8001e3e:	4298      	cmp	r0, r3
 8001e40:	d903      	bls.n	8001e4a <__aeabi_ddiv+0x242>
 8001e42:	2080      	movs	r0, #128	; 0x80
 8001e44:	0240      	lsls	r0, r0, #9
 8001e46:	4684      	mov	ip, r0
 8001e48:	4461      	add	r1, ip
 8001e4a:	0c18      	lsrs	r0, r3, #16
 8001e4c:	0412      	lsls	r2, r2, #16
 8001e4e:	041b      	lsls	r3, r3, #16
 8001e50:	0c12      	lsrs	r2, r2, #16
 8001e52:	1841      	adds	r1, r0, r1
 8001e54:	189b      	adds	r3, r3, r2
 8001e56:	428e      	cmp	r6, r1
 8001e58:	d200      	bcs.n	8001e5c <__aeabi_ddiv+0x254>
 8001e5a:	e0ff      	b.n	800205c <__aeabi_ddiv+0x454>
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_ddiv+0x258>
 8001e5e:	e0fa      	b.n	8002056 <__aeabi_ddiv+0x44e>
 8001e60:	2301      	movs	r3, #1
 8001e62:	431d      	orrs	r5, r3
 8001e64:	4a49      	ldr	r2, [pc, #292]	; (8001f8c <__aeabi_ddiv+0x384>)
 8001e66:	445a      	add	r2, fp
 8001e68:	2a00      	cmp	r2, #0
 8001e6a:	dc00      	bgt.n	8001e6e <__aeabi_ddiv+0x266>
 8001e6c:	e0aa      	b.n	8001fc4 <__aeabi_ddiv+0x3bc>
 8001e6e:	076b      	lsls	r3, r5, #29
 8001e70:	d000      	beq.n	8001e74 <__aeabi_ddiv+0x26c>
 8001e72:	e13d      	b.n	80020f0 <__aeabi_ddiv+0x4e8>
 8001e74:	08ed      	lsrs	r5, r5, #3
 8001e76:	4643      	mov	r3, r8
 8001e78:	01db      	lsls	r3, r3, #7
 8001e7a:	d506      	bpl.n	8001e8a <__aeabi_ddiv+0x282>
 8001e7c:	4642      	mov	r2, r8
 8001e7e:	4b44      	ldr	r3, [pc, #272]	; (8001f90 <__aeabi_ddiv+0x388>)
 8001e80:	401a      	ands	r2, r3
 8001e82:	4690      	mov	r8, r2
 8001e84:	2280      	movs	r2, #128	; 0x80
 8001e86:	00d2      	lsls	r2, r2, #3
 8001e88:	445a      	add	r2, fp
 8001e8a:	4b42      	ldr	r3, [pc, #264]	; (8001f94 <__aeabi_ddiv+0x38c>)
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	dd00      	ble.n	8001e92 <__aeabi_ddiv+0x28a>
 8001e90:	e71f      	b.n	8001cd2 <__aeabi_ddiv+0xca>
 8001e92:	4643      	mov	r3, r8
 8001e94:	075b      	lsls	r3, r3, #29
 8001e96:	431d      	orrs	r5, r3
 8001e98:	4643      	mov	r3, r8
 8001e9a:	0552      	lsls	r2, r2, #21
 8001e9c:	025c      	lsls	r4, r3, #9
 8001e9e:	0b24      	lsrs	r4, r4, #12
 8001ea0:	0d53      	lsrs	r3, r2, #21
 8001ea2:	e708      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8001ea4:	4652      	mov	r2, sl
 8001ea6:	4322      	orrs	r2, r4
 8001ea8:	d100      	bne.n	8001eac <__aeabi_ddiv+0x2a4>
 8001eaa:	e07b      	b.n	8001fa4 <__aeabi_ddiv+0x39c>
 8001eac:	2c00      	cmp	r4, #0
 8001eae:	d100      	bne.n	8001eb2 <__aeabi_ddiv+0x2aa>
 8001eb0:	e0fa      	b.n	80020a8 <__aeabi_ddiv+0x4a0>
 8001eb2:	0020      	movs	r0, r4
 8001eb4:	f001 fa22 	bl	80032fc <__clzsi2>
 8001eb8:	0002      	movs	r2, r0
 8001eba:	3a0b      	subs	r2, #11
 8001ebc:	231d      	movs	r3, #29
 8001ebe:	0001      	movs	r1, r0
 8001ec0:	1a9b      	subs	r3, r3, r2
 8001ec2:	4652      	mov	r2, sl
 8001ec4:	3908      	subs	r1, #8
 8001ec6:	40da      	lsrs	r2, r3
 8001ec8:	408c      	lsls	r4, r1
 8001eca:	4314      	orrs	r4, r2
 8001ecc:	4652      	mov	r2, sl
 8001ece:	408a      	lsls	r2, r1
 8001ed0:	4b31      	ldr	r3, [pc, #196]	; (8001f98 <__aeabi_ddiv+0x390>)
 8001ed2:	4458      	add	r0, fp
 8001ed4:	469b      	mov	fp, r3
 8001ed6:	4483      	add	fp, r0
 8001ed8:	2000      	movs	r0, #0
 8001eda:	e6d5      	b.n	8001c88 <__aeabi_ddiv+0x80>
 8001edc:	464b      	mov	r3, r9
 8001ede:	4323      	orrs	r3, r4
 8001ee0:	4698      	mov	r8, r3
 8001ee2:	d044      	beq.n	8001f6e <__aeabi_ddiv+0x366>
 8001ee4:	2c00      	cmp	r4, #0
 8001ee6:	d100      	bne.n	8001eea <__aeabi_ddiv+0x2e2>
 8001ee8:	e0ce      	b.n	8002088 <__aeabi_ddiv+0x480>
 8001eea:	0020      	movs	r0, r4
 8001eec:	f001 fa06 	bl	80032fc <__clzsi2>
 8001ef0:	0001      	movs	r1, r0
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	390b      	subs	r1, #11
 8001ef6:	231d      	movs	r3, #29
 8001ef8:	1a5b      	subs	r3, r3, r1
 8001efa:	4649      	mov	r1, r9
 8001efc:	0010      	movs	r0, r2
 8001efe:	40d9      	lsrs	r1, r3
 8001f00:	3808      	subs	r0, #8
 8001f02:	4084      	lsls	r4, r0
 8001f04:	000b      	movs	r3, r1
 8001f06:	464d      	mov	r5, r9
 8001f08:	4323      	orrs	r3, r4
 8001f0a:	4698      	mov	r8, r3
 8001f0c:	4085      	lsls	r5, r0
 8001f0e:	4823      	ldr	r0, [pc, #140]	; (8001f9c <__aeabi_ddiv+0x394>)
 8001f10:	1a83      	subs	r3, r0, r2
 8001f12:	469b      	mov	fp, r3
 8001f14:	2300      	movs	r3, #0
 8001f16:	4699      	mov	r9, r3
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	e69a      	b.n	8001c52 <__aeabi_ddiv+0x4a>
 8001f1c:	464b      	mov	r3, r9
 8001f1e:	4323      	orrs	r3, r4
 8001f20:	4698      	mov	r8, r3
 8001f22:	d11d      	bne.n	8001f60 <__aeabi_ddiv+0x358>
 8001f24:	2308      	movs	r3, #8
 8001f26:	4699      	mov	r9, r3
 8001f28:	3b06      	subs	r3, #6
 8001f2a:	2500      	movs	r5, #0
 8001f2c:	4683      	mov	fp, r0
 8001f2e:	9300      	str	r3, [sp, #0]
 8001f30:	e68f      	b.n	8001c52 <__aeabi_ddiv+0x4a>
 8001f32:	4652      	mov	r2, sl
 8001f34:	4322      	orrs	r2, r4
 8001f36:	d109      	bne.n	8001f4c <__aeabi_ddiv+0x344>
 8001f38:	2302      	movs	r3, #2
 8001f3a:	4649      	mov	r1, r9
 8001f3c:	4319      	orrs	r1, r3
 8001f3e:	4b18      	ldr	r3, [pc, #96]	; (8001fa0 <__aeabi_ddiv+0x398>)
 8001f40:	4689      	mov	r9, r1
 8001f42:	469c      	mov	ip, r3
 8001f44:	2400      	movs	r4, #0
 8001f46:	2002      	movs	r0, #2
 8001f48:	44e3      	add	fp, ip
 8001f4a:	e69d      	b.n	8001c88 <__aeabi_ddiv+0x80>
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	464a      	mov	r2, r9
 8001f50:	431a      	orrs	r2, r3
 8001f52:	4b13      	ldr	r3, [pc, #76]	; (8001fa0 <__aeabi_ddiv+0x398>)
 8001f54:	4691      	mov	r9, r2
 8001f56:	469c      	mov	ip, r3
 8001f58:	4652      	mov	r2, sl
 8001f5a:	2003      	movs	r0, #3
 8001f5c:	44e3      	add	fp, ip
 8001f5e:	e693      	b.n	8001c88 <__aeabi_ddiv+0x80>
 8001f60:	230c      	movs	r3, #12
 8001f62:	4699      	mov	r9, r3
 8001f64:	3b09      	subs	r3, #9
 8001f66:	46a0      	mov	r8, r4
 8001f68:	4683      	mov	fp, r0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	e671      	b.n	8001c52 <__aeabi_ddiv+0x4a>
 8001f6e:	2304      	movs	r3, #4
 8001f70:	4699      	mov	r9, r3
 8001f72:	2300      	movs	r3, #0
 8001f74:	469b      	mov	fp, r3
 8001f76:	3301      	adds	r3, #1
 8001f78:	2500      	movs	r5, #0
 8001f7a:	9300      	str	r3, [sp, #0]
 8001f7c:	e669      	b.n	8001c52 <__aeabi_ddiv+0x4a>
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	000007ff 	.word	0x000007ff
 8001f84:	fffffc01 	.word	0xfffffc01
 8001f88:	0800c5a8 	.word	0x0800c5a8
 8001f8c:	000003ff 	.word	0x000003ff
 8001f90:	feffffff 	.word	0xfeffffff
 8001f94:	000007fe 	.word	0x000007fe
 8001f98:	000003f3 	.word	0x000003f3
 8001f9c:	fffffc0d 	.word	0xfffffc0d
 8001fa0:	fffff801 	.word	0xfffff801
 8001fa4:	4649      	mov	r1, r9
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	4319      	orrs	r1, r3
 8001faa:	4689      	mov	r9, r1
 8001fac:	2400      	movs	r4, #0
 8001fae:	2001      	movs	r0, #1
 8001fb0:	e66a      	b.n	8001c88 <__aeabi_ddiv+0x80>
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	2480      	movs	r4, #128	; 0x80
 8001fb6:	469a      	mov	sl, r3
 8001fb8:	2500      	movs	r5, #0
 8001fba:	4b8a      	ldr	r3, [pc, #552]	; (80021e4 <__aeabi_ddiv+0x5dc>)
 8001fbc:	0324      	lsls	r4, r4, #12
 8001fbe:	e67a      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8001fc0:	2501      	movs	r5, #1
 8001fc2:	426d      	negs	r5, r5
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	1a9b      	subs	r3, r3, r2
 8001fc8:	2b38      	cmp	r3, #56	; 0x38
 8001fca:	dd00      	ble.n	8001fce <__aeabi_ddiv+0x3c6>
 8001fcc:	e670      	b.n	8001cb0 <__aeabi_ddiv+0xa8>
 8001fce:	2b1f      	cmp	r3, #31
 8001fd0:	dc00      	bgt.n	8001fd4 <__aeabi_ddiv+0x3cc>
 8001fd2:	e0bf      	b.n	8002154 <__aeabi_ddiv+0x54c>
 8001fd4:	211f      	movs	r1, #31
 8001fd6:	4249      	negs	r1, r1
 8001fd8:	1a8a      	subs	r2, r1, r2
 8001fda:	4641      	mov	r1, r8
 8001fdc:	40d1      	lsrs	r1, r2
 8001fde:	000a      	movs	r2, r1
 8001fe0:	2b20      	cmp	r3, #32
 8001fe2:	d004      	beq.n	8001fee <__aeabi_ddiv+0x3e6>
 8001fe4:	4641      	mov	r1, r8
 8001fe6:	4b80      	ldr	r3, [pc, #512]	; (80021e8 <__aeabi_ddiv+0x5e0>)
 8001fe8:	445b      	add	r3, fp
 8001fea:	4099      	lsls	r1, r3
 8001fec:	430d      	orrs	r5, r1
 8001fee:	1e6b      	subs	r3, r5, #1
 8001ff0:	419d      	sbcs	r5, r3
 8001ff2:	2307      	movs	r3, #7
 8001ff4:	432a      	orrs	r2, r5
 8001ff6:	001d      	movs	r5, r3
 8001ff8:	2400      	movs	r4, #0
 8001ffa:	4015      	ands	r5, r2
 8001ffc:	4213      	tst	r3, r2
 8001ffe:	d100      	bne.n	8002002 <__aeabi_ddiv+0x3fa>
 8002000:	e0d4      	b.n	80021ac <__aeabi_ddiv+0x5a4>
 8002002:	210f      	movs	r1, #15
 8002004:	2300      	movs	r3, #0
 8002006:	4011      	ands	r1, r2
 8002008:	2904      	cmp	r1, #4
 800200a:	d100      	bne.n	800200e <__aeabi_ddiv+0x406>
 800200c:	e0cb      	b.n	80021a6 <__aeabi_ddiv+0x59e>
 800200e:	1d11      	adds	r1, r2, #4
 8002010:	4291      	cmp	r1, r2
 8002012:	4192      	sbcs	r2, r2
 8002014:	4252      	negs	r2, r2
 8002016:	189b      	adds	r3, r3, r2
 8002018:	000a      	movs	r2, r1
 800201a:	0219      	lsls	r1, r3, #8
 800201c:	d400      	bmi.n	8002020 <__aeabi_ddiv+0x418>
 800201e:	e0c2      	b.n	80021a6 <__aeabi_ddiv+0x59e>
 8002020:	2301      	movs	r3, #1
 8002022:	2400      	movs	r4, #0
 8002024:	2500      	movs	r5, #0
 8002026:	e646      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	4641      	mov	r1, r8
 800202c:	031b      	lsls	r3, r3, #12
 800202e:	4219      	tst	r1, r3
 8002030:	d008      	beq.n	8002044 <__aeabi_ddiv+0x43c>
 8002032:	421c      	tst	r4, r3
 8002034:	d106      	bne.n	8002044 <__aeabi_ddiv+0x43c>
 8002036:	431c      	orrs	r4, r3
 8002038:	0324      	lsls	r4, r4, #12
 800203a:	46ba      	mov	sl, r7
 800203c:	0015      	movs	r5, r2
 800203e:	4b69      	ldr	r3, [pc, #420]	; (80021e4 <__aeabi_ddiv+0x5dc>)
 8002040:	0b24      	lsrs	r4, r4, #12
 8002042:	e638      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8002044:	2480      	movs	r4, #128	; 0x80
 8002046:	4643      	mov	r3, r8
 8002048:	0324      	lsls	r4, r4, #12
 800204a:	431c      	orrs	r4, r3
 800204c:	0324      	lsls	r4, r4, #12
 800204e:	46b2      	mov	sl, r6
 8002050:	4b64      	ldr	r3, [pc, #400]	; (80021e4 <__aeabi_ddiv+0x5dc>)
 8002052:	0b24      	lsrs	r4, r4, #12
 8002054:	e62f      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 8002056:	2b00      	cmp	r3, #0
 8002058:	d100      	bne.n	800205c <__aeabi_ddiv+0x454>
 800205a:	e703      	b.n	8001e64 <__aeabi_ddiv+0x25c>
 800205c:	19a6      	adds	r6, r4, r6
 800205e:	1e68      	subs	r0, r5, #1
 8002060:	42a6      	cmp	r6, r4
 8002062:	d200      	bcs.n	8002066 <__aeabi_ddiv+0x45e>
 8002064:	e08d      	b.n	8002182 <__aeabi_ddiv+0x57a>
 8002066:	428e      	cmp	r6, r1
 8002068:	d200      	bcs.n	800206c <__aeabi_ddiv+0x464>
 800206a:	e0a3      	b.n	80021b4 <__aeabi_ddiv+0x5ac>
 800206c:	d100      	bne.n	8002070 <__aeabi_ddiv+0x468>
 800206e:	e0b3      	b.n	80021d8 <__aeabi_ddiv+0x5d0>
 8002070:	0005      	movs	r5, r0
 8002072:	e6f5      	b.n	8001e60 <__aeabi_ddiv+0x258>
 8002074:	42aa      	cmp	r2, r5
 8002076:	d900      	bls.n	800207a <__aeabi_ddiv+0x472>
 8002078:	e639      	b.n	8001cee <__aeabi_ddiv+0xe6>
 800207a:	4643      	mov	r3, r8
 800207c:	07de      	lsls	r6, r3, #31
 800207e:	0858      	lsrs	r0, r3, #1
 8002080:	086b      	lsrs	r3, r5, #1
 8002082:	431e      	orrs	r6, r3
 8002084:	07ed      	lsls	r5, r5, #31
 8002086:	e639      	b.n	8001cfc <__aeabi_ddiv+0xf4>
 8002088:	4648      	mov	r0, r9
 800208a:	f001 f937 	bl	80032fc <__clzsi2>
 800208e:	0001      	movs	r1, r0
 8002090:	0002      	movs	r2, r0
 8002092:	3115      	adds	r1, #21
 8002094:	3220      	adds	r2, #32
 8002096:	291c      	cmp	r1, #28
 8002098:	dc00      	bgt.n	800209c <__aeabi_ddiv+0x494>
 800209a:	e72c      	b.n	8001ef6 <__aeabi_ddiv+0x2ee>
 800209c:	464b      	mov	r3, r9
 800209e:	3808      	subs	r0, #8
 80020a0:	4083      	lsls	r3, r0
 80020a2:	2500      	movs	r5, #0
 80020a4:	4698      	mov	r8, r3
 80020a6:	e732      	b.n	8001f0e <__aeabi_ddiv+0x306>
 80020a8:	f001 f928 	bl	80032fc <__clzsi2>
 80020ac:	0003      	movs	r3, r0
 80020ae:	001a      	movs	r2, r3
 80020b0:	3215      	adds	r2, #21
 80020b2:	3020      	adds	r0, #32
 80020b4:	2a1c      	cmp	r2, #28
 80020b6:	dc00      	bgt.n	80020ba <__aeabi_ddiv+0x4b2>
 80020b8:	e700      	b.n	8001ebc <__aeabi_ddiv+0x2b4>
 80020ba:	4654      	mov	r4, sl
 80020bc:	3b08      	subs	r3, #8
 80020be:	2200      	movs	r2, #0
 80020c0:	409c      	lsls	r4, r3
 80020c2:	e705      	b.n	8001ed0 <__aeabi_ddiv+0x2c8>
 80020c4:	1936      	adds	r6, r6, r4
 80020c6:	3b01      	subs	r3, #1
 80020c8:	42b4      	cmp	r4, r6
 80020ca:	d900      	bls.n	80020ce <__aeabi_ddiv+0x4c6>
 80020cc:	e6a6      	b.n	8001e1c <__aeabi_ddiv+0x214>
 80020ce:	42b2      	cmp	r2, r6
 80020d0:	d800      	bhi.n	80020d4 <__aeabi_ddiv+0x4cc>
 80020d2:	e6a3      	b.n	8001e1c <__aeabi_ddiv+0x214>
 80020d4:	1e83      	subs	r3, r0, #2
 80020d6:	1936      	adds	r6, r6, r4
 80020d8:	e6a0      	b.n	8001e1c <__aeabi_ddiv+0x214>
 80020da:	1909      	adds	r1, r1, r4
 80020dc:	3d01      	subs	r5, #1
 80020de:	428c      	cmp	r4, r1
 80020e0:	d900      	bls.n	80020e4 <__aeabi_ddiv+0x4dc>
 80020e2:	e68d      	b.n	8001e00 <__aeabi_ddiv+0x1f8>
 80020e4:	428a      	cmp	r2, r1
 80020e6:	d800      	bhi.n	80020ea <__aeabi_ddiv+0x4e2>
 80020e8:	e68a      	b.n	8001e00 <__aeabi_ddiv+0x1f8>
 80020ea:	1e85      	subs	r5, r0, #2
 80020ec:	1909      	adds	r1, r1, r4
 80020ee:	e687      	b.n	8001e00 <__aeabi_ddiv+0x1f8>
 80020f0:	230f      	movs	r3, #15
 80020f2:	402b      	ands	r3, r5
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d100      	bne.n	80020fa <__aeabi_ddiv+0x4f2>
 80020f8:	e6bc      	b.n	8001e74 <__aeabi_ddiv+0x26c>
 80020fa:	2305      	movs	r3, #5
 80020fc:	425b      	negs	r3, r3
 80020fe:	42ab      	cmp	r3, r5
 8002100:	419b      	sbcs	r3, r3
 8002102:	3504      	adds	r5, #4
 8002104:	425b      	negs	r3, r3
 8002106:	08ed      	lsrs	r5, r5, #3
 8002108:	4498      	add	r8, r3
 800210a:	e6b4      	b.n	8001e76 <__aeabi_ddiv+0x26e>
 800210c:	42af      	cmp	r7, r5
 800210e:	d900      	bls.n	8002112 <__aeabi_ddiv+0x50a>
 8002110:	e660      	b.n	8001dd4 <__aeabi_ddiv+0x1cc>
 8002112:	4282      	cmp	r2, r0
 8002114:	d804      	bhi.n	8002120 <__aeabi_ddiv+0x518>
 8002116:	d000      	beq.n	800211a <__aeabi_ddiv+0x512>
 8002118:	e65c      	b.n	8001dd4 <__aeabi_ddiv+0x1cc>
 800211a:	42ae      	cmp	r6, r5
 800211c:	d800      	bhi.n	8002120 <__aeabi_ddiv+0x518>
 800211e:	e659      	b.n	8001dd4 <__aeabi_ddiv+0x1cc>
 8002120:	2302      	movs	r3, #2
 8002122:	425b      	negs	r3, r3
 8002124:	469c      	mov	ip, r3
 8002126:	9b00      	ldr	r3, [sp, #0]
 8002128:	44e0      	add	r8, ip
 800212a:	469c      	mov	ip, r3
 800212c:	4465      	add	r5, ip
 800212e:	429d      	cmp	r5, r3
 8002130:	419b      	sbcs	r3, r3
 8002132:	425b      	negs	r3, r3
 8002134:	191b      	adds	r3, r3, r4
 8002136:	18c0      	adds	r0, r0, r3
 8002138:	e64d      	b.n	8001dd6 <__aeabi_ddiv+0x1ce>
 800213a:	428a      	cmp	r2, r1
 800213c:	d800      	bhi.n	8002140 <__aeabi_ddiv+0x538>
 800213e:	e60e      	b.n	8001d5e <__aeabi_ddiv+0x156>
 8002140:	1e83      	subs	r3, r0, #2
 8002142:	1909      	adds	r1, r1, r4
 8002144:	e60b      	b.n	8001d5e <__aeabi_ddiv+0x156>
 8002146:	428a      	cmp	r2, r1
 8002148:	d800      	bhi.n	800214c <__aeabi_ddiv+0x544>
 800214a:	e5f4      	b.n	8001d36 <__aeabi_ddiv+0x12e>
 800214c:	1e83      	subs	r3, r0, #2
 800214e:	4698      	mov	r8, r3
 8002150:	1909      	adds	r1, r1, r4
 8002152:	e5f0      	b.n	8001d36 <__aeabi_ddiv+0x12e>
 8002154:	4925      	ldr	r1, [pc, #148]	; (80021ec <__aeabi_ddiv+0x5e4>)
 8002156:	0028      	movs	r0, r5
 8002158:	4459      	add	r1, fp
 800215a:	408d      	lsls	r5, r1
 800215c:	4642      	mov	r2, r8
 800215e:	408a      	lsls	r2, r1
 8002160:	1e69      	subs	r1, r5, #1
 8002162:	418d      	sbcs	r5, r1
 8002164:	4641      	mov	r1, r8
 8002166:	40d8      	lsrs	r0, r3
 8002168:	40d9      	lsrs	r1, r3
 800216a:	4302      	orrs	r2, r0
 800216c:	432a      	orrs	r2, r5
 800216e:	000b      	movs	r3, r1
 8002170:	0751      	lsls	r1, r2, #29
 8002172:	d100      	bne.n	8002176 <__aeabi_ddiv+0x56e>
 8002174:	e751      	b.n	800201a <__aeabi_ddiv+0x412>
 8002176:	210f      	movs	r1, #15
 8002178:	4011      	ands	r1, r2
 800217a:	2904      	cmp	r1, #4
 800217c:	d000      	beq.n	8002180 <__aeabi_ddiv+0x578>
 800217e:	e746      	b.n	800200e <__aeabi_ddiv+0x406>
 8002180:	e74b      	b.n	800201a <__aeabi_ddiv+0x412>
 8002182:	0005      	movs	r5, r0
 8002184:	428e      	cmp	r6, r1
 8002186:	d000      	beq.n	800218a <__aeabi_ddiv+0x582>
 8002188:	e66a      	b.n	8001e60 <__aeabi_ddiv+0x258>
 800218a:	9a00      	ldr	r2, [sp, #0]
 800218c:	4293      	cmp	r3, r2
 800218e:	d000      	beq.n	8002192 <__aeabi_ddiv+0x58a>
 8002190:	e666      	b.n	8001e60 <__aeabi_ddiv+0x258>
 8002192:	e667      	b.n	8001e64 <__aeabi_ddiv+0x25c>
 8002194:	4a16      	ldr	r2, [pc, #88]	; (80021f0 <__aeabi_ddiv+0x5e8>)
 8002196:	445a      	add	r2, fp
 8002198:	2a00      	cmp	r2, #0
 800219a:	dc00      	bgt.n	800219e <__aeabi_ddiv+0x596>
 800219c:	e710      	b.n	8001fc0 <__aeabi_ddiv+0x3b8>
 800219e:	2301      	movs	r3, #1
 80021a0:	2500      	movs	r5, #0
 80021a2:	4498      	add	r8, r3
 80021a4:	e667      	b.n	8001e76 <__aeabi_ddiv+0x26e>
 80021a6:	075d      	lsls	r5, r3, #29
 80021a8:	025b      	lsls	r3, r3, #9
 80021aa:	0b1c      	lsrs	r4, r3, #12
 80021ac:	08d2      	lsrs	r2, r2, #3
 80021ae:	2300      	movs	r3, #0
 80021b0:	4315      	orrs	r5, r2
 80021b2:	e580      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 80021b4:	9800      	ldr	r0, [sp, #0]
 80021b6:	3d02      	subs	r5, #2
 80021b8:	0042      	lsls	r2, r0, #1
 80021ba:	4282      	cmp	r2, r0
 80021bc:	41bf      	sbcs	r7, r7
 80021be:	427f      	negs	r7, r7
 80021c0:	193c      	adds	r4, r7, r4
 80021c2:	1936      	adds	r6, r6, r4
 80021c4:	9200      	str	r2, [sp, #0]
 80021c6:	e7dd      	b.n	8002184 <__aeabi_ddiv+0x57c>
 80021c8:	2480      	movs	r4, #128	; 0x80
 80021ca:	4643      	mov	r3, r8
 80021cc:	0324      	lsls	r4, r4, #12
 80021ce:	431c      	orrs	r4, r3
 80021d0:	0324      	lsls	r4, r4, #12
 80021d2:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <__aeabi_ddiv+0x5dc>)
 80021d4:	0b24      	lsrs	r4, r4, #12
 80021d6:	e56e      	b.n	8001cb6 <__aeabi_ddiv+0xae>
 80021d8:	9a00      	ldr	r2, [sp, #0]
 80021da:	429a      	cmp	r2, r3
 80021dc:	d3ea      	bcc.n	80021b4 <__aeabi_ddiv+0x5ac>
 80021de:	0005      	movs	r5, r0
 80021e0:	e7d3      	b.n	800218a <__aeabi_ddiv+0x582>
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	000007ff 	.word	0x000007ff
 80021e8:	0000043e 	.word	0x0000043e
 80021ec:	0000041e 	.word	0x0000041e
 80021f0:	000003ff 	.word	0x000003ff

080021f4 <__eqdf2>:
 80021f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021f6:	464e      	mov	r6, r9
 80021f8:	4645      	mov	r5, r8
 80021fa:	46de      	mov	lr, fp
 80021fc:	4657      	mov	r7, sl
 80021fe:	4690      	mov	r8, r2
 8002200:	b5e0      	push	{r5, r6, r7, lr}
 8002202:	0017      	movs	r7, r2
 8002204:	031a      	lsls	r2, r3, #12
 8002206:	0b12      	lsrs	r2, r2, #12
 8002208:	0005      	movs	r5, r0
 800220a:	4684      	mov	ip, r0
 800220c:	4819      	ldr	r0, [pc, #100]	; (8002274 <__eqdf2+0x80>)
 800220e:	030e      	lsls	r6, r1, #12
 8002210:	004c      	lsls	r4, r1, #1
 8002212:	4691      	mov	r9, r2
 8002214:	005a      	lsls	r2, r3, #1
 8002216:	0fdb      	lsrs	r3, r3, #31
 8002218:	469b      	mov	fp, r3
 800221a:	0b36      	lsrs	r6, r6, #12
 800221c:	0d64      	lsrs	r4, r4, #21
 800221e:	0fc9      	lsrs	r1, r1, #31
 8002220:	0d52      	lsrs	r2, r2, #21
 8002222:	4284      	cmp	r4, r0
 8002224:	d019      	beq.n	800225a <__eqdf2+0x66>
 8002226:	4282      	cmp	r2, r0
 8002228:	d010      	beq.n	800224c <__eqdf2+0x58>
 800222a:	2001      	movs	r0, #1
 800222c:	4294      	cmp	r4, r2
 800222e:	d10e      	bne.n	800224e <__eqdf2+0x5a>
 8002230:	454e      	cmp	r6, r9
 8002232:	d10c      	bne.n	800224e <__eqdf2+0x5a>
 8002234:	2001      	movs	r0, #1
 8002236:	45c4      	cmp	ip, r8
 8002238:	d109      	bne.n	800224e <__eqdf2+0x5a>
 800223a:	4559      	cmp	r1, fp
 800223c:	d017      	beq.n	800226e <__eqdf2+0x7a>
 800223e:	2c00      	cmp	r4, #0
 8002240:	d105      	bne.n	800224e <__eqdf2+0x5a>
 8002242:	0030      	movs	r0, r6
 8002244:	4328      	orrs	r0, r5
 8002246:	1e43      	subs	r3, r0, #1
 8002248:	4198      	sbcs	r0, r3
 800224a:	e000      	b.n	800224e <__eqdf2+0x5a>
 800224c:	2001      	movs	r0, #1
 800224e:	bcf0      	pop	{r4, r5, r6, r7}
 8002250:	46bb      	mov	fp, r7
 8002252:	46b2      	mov	sl, r6
 8002254:	46a9      	mov	r9, r5
 8002256:	46a0      	mov	r8, r4
 8002258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225a:	0033      	movs	r3, r6
 800225c:	2001      	movs	r0, #1
 800225e:	432b      	orrs	r3, r5
 8002260:	d1f5      	bne.n	800224e <__eqdf2+0x5a>
 8002262:	42a2      	cmp	r2, r4
 8002264:	d1f3      	bne.n	800224e <__eqdf2+0x5a>
 8002266:	464b      	mov	r3, r9
 8002268:	433b      	orrs	r3, r7
 800226a:	d1f0      	bne.n	800224e <__eqdf2+0x5a>
 800226c:	e7e2      	b.n	8002234 <__eqdf2+0x40>
 800226e:	2000      	movs	r0, #0
 8002270:	e7ed      	b.n	800224e <__eqdf2+0x5a>
 8002272:	46c0      	nop			; (mov r8, r8)
 8002274:	000007ff 	.word	0x000007ff

08002278 <__gedf2>:
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227a:	4647      	mov	r7, r8
 800227c:	46ce      	mov	lr, r9
 800227e:	0004      	movs	r4, r0
 8002280:	0018      	movs	r0, r3
 8002282:	0016      	movs	r6, r2
 8002284:	031b      	lsls	r3, r3, #12
 8002286:	0b1b      	lsrs	r3, r3, #12
 8002288:	4d2d      	ldr	r5, [pc, #180]	; (8002340 <__gedf2+0xc8>)
 800228a:	004a      	lsls	r2, r1, #1
 800228c:	4699      	mov	r9, r3
 800228e:	b580      	push	{r7, lr}
 8002290:	0043      	lsls	r3, r0, #1
 8002292:	030f      	lsls	r7, r1, #12
 8002294:	46a4      	mov	ip, r4
 8002296:	46b0      	mov	r8, r6
 8002298:	0b3f      	lsrs	r7, r7, #12
 800229a:	0d52      	lsrs	r2, r2, #21
 800229c:	0fc9      	lsrs	r1, r1, #31
 800229e:	0d5b      	lsrs	r3, r3, #21
 80022a0:	0fc0      	lsrs	r0, r0, #31
 80022a2:	42aa      	cmp	r2, r5
 80022a4:	d021      	beq.n	80022ea <__gedf2+0x72>
 80022a6:	42ab      	cmp	r3, r5
 80022a8:	d013      	beq.n	80022d2 <__gedf2+0x5a>
 80022aa:	2a00      	cmp	r2, #0
 80022ac:	d122      	bne.n	80022f4 <__gedf2+0x7c>
 80022ae:	433c      	orrs	r4, r7
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d102      	bne.n	80022ba <__gedf2+0x42>
 80022b4:	464d      	mov	r5, r9
 80022b6:	432e      	orrs	r6, r5
 80022b8:	d022      	beq.n	8002300 <__gedf2+0x88>
 80022ba:	2c00      	cmp	r4, #0
 80022bc:	d010      	beq.n	80022e0 <__gedf2+0x68>
 80022be:	4281      	cmp	r1, r0
 80022c0:	d022      	beq.n	8002308 <__gedf2+0x90>
 80022c2:	2002      	movs	r0, #2
 80022c4:	3901      	subs	r1, #1
 80022c6:	4008      	ands	r0, r1
 80022c8:	3801      	subs	r0, #1
 80022ca:	bcc0      	pop	{r6, r7}
 80022cc:	46b9      	mov	r9, r7
 80022ce:	46b0      	mov	r8, r6
 80022d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d2:	464d      	mov	r5, r9
 80022d4:	432e      	orrs	r6, r5
 80022d6:	d129      	bne.n	800232c <__gedf2+0xb4>
 80022d8:	2a00      	cmp	r2, #0
 80022da:	d1f0      	bne.n	80022be <__gedf2+0x46>
 80022dc:	433c      	orrs	r4, r7
 80022de:	d1ee      	bne.n	80022be <__gedf2+0x46>
 80022e0:	2800      	cmp	r0, #0
 80022e2:	d1f2      	bne.n	80022ca <__gedf2+0x52>
 80022e4:	2001      	movs	r0, #1
 80022e6:	4240      	negs	r0, r0
 80022e8:	e7ef      	b.n	80022ca <__gedf2+0x52>
 80022ea:	003d      	movs	r5, r7
 80022ec:	4325      	orrs	r5, r4
 80022ee:	d11d      	bne.n	800232c <__gedf2+0xb4>
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d0ee      	beq.n	80022d2 <__gedf2+0x5a>
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d1e2      	bne.n	80022be <__gedf2+0x46>
 80022f8:	464c      	mov	r4, r9
 80022fa:	4326      	orrs	r6, r4
 80022fc:	d1df      	bne.n	80022be <__gedf2+0x46>
 80022fe:	e7e0      	b.n	80022c2 <__gedf2+0x4a>
 8002300:	2000      	movs	r0, #0
 8002302:	2c00      	cmp	r4, #0
 8002304:	d0e1      	beq.n	80022ca <__gedf2+0x52>
 8002306:	e7dc      	b.n	80022c2 <__gedf2+0x4a>
 8002308:	429a      	cmp	r2, r3
 800230a:	dc0a      	bgt.n	8002322 <__gedf2+0xaa>
 800230c:	dbe8      	blt.n	80022e0 <__gedf2+0x68>
 800230e:	454f      	cmp	r7, r9
 8002310:	d8d7      	bhi.n	80022c2 <__gedf2+0x4a>
 8002312:	d00e      	beq.n	8002332 <__gedf2+0xba>
 8002314:	2000      	movs	r0, #0
 8002316:	454f      	cmp	r7, r9
 8002318:	d2d7      	bcs.n	80022ca <__gedf2+0x52>
 800231a:	2900      	cmp	r1, #0
 800231c:	d0e2      	beq.n	80022e4 <__gedf2+0x6c>
 800231e:	0008      	movs	r0, r1
 8002320:	e7d3      	b.n	80022ca <__gedf2+0x52>
 8002322:	4243      	negs	r3, r0
 8002324:	4158      	adcs	r0, r3
 8002326:	0040      	lsls	r0, r0, #1
 8002328:	3801      	subs	r0, #1
 800232a:	e7ce      	b.n	80022ca <__gedf2+0x52>
 800232c:	2002      	movs	r0, #2
 800232e:	4240      	negs	r0, r0
 8002330:	e7cb      	b.n	80022ca <__gedf2+0x52>
 8002332:	45c4      	cmp	ip, r8
 8002334:	d8c5      	bhi.n	80022c2 <__gedf2+0x4a>
 8002336:	2000      	movs	r0, #0
 8002338:	45c4      	cmp	ip, r8
 800233a:	d2c6      	bcs.n	80022ca <__gedf2+0x52>
 800233c:	e7ed      	b.n	800231a <__gedf2+0xa2>
 800233e:	46c0      	nop			; (mov r8, r8)
 8002340:	000007ff 	.word	0x000007ff

08002344 <__ledf2>:
 8002344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002346:	4647      	mov	r7, r8
 8002348:	46ce      	mov	lr, r9
 800234a:	0004      	movs	r4, r0
 800234c:	0018      	movs	r0, r3
 800234e:	0016      	movs	r6, r2
 8002350:	031b      	lsls	r3, r3, #12
 8002352:	0b1b      	lsrs	r3, r3, #12
 8002354:	4d2c      	ldr	r5, [pc, #176]	; (8002408 <__ledf2+0xc4>)
 8002356:	004a      	lsls	r2, r1, #1
 8002358:	4699      	mov	r9, r3
 800235a:	b580      	push	{r7, lr}
 800235c:	0043      	lsls	r3, r0, #1
 800235e:	030f      	lsls	r7, r1, #12
 8002360:	46a4      	mov	ip, r4
 8002362:	46b0      	mov	r8, r6
 8002364:	0b3f      	lsrs	r7, r7, #12
 8002366:	0d52      	lsrs	r2, r2, #21
 8002368:	0fc9      	lsrs	r1, r1, #31
 800236a:	0d5b      	lsrs	r3, r3, #21
 800236c:	0fc0      	lsrs	r0, r0, #31
 800236e:	42aa      	cmp	r2, r5
 8002370:	d00d      	beq.n	800238e <__ledf2+0x4a>
 8002372:	42ab      	cmp	r3, r5
 8002374:	d010      	beq.n	8002398 <__ledf2+0x54>
 8002376:	2a00      	cmp	r2, #0
 8002378:	d127      	bne.n	80023ca <__ledf2+0x86>
 800237a:	433c      	orrs	r4, r7
 800237c:	2b00      	cmp	r3, #0
 800237e:	d111      	bne.n	80023a4 <__ledf2+0x60>
 8002380:	464d      	mov	r5, r9
 8002382:	432e      	orrs	r6, r5
 8002384:	d10e      	bne.n	80023a4 <__ledf2+0x60>
 8002386:	2000      	movs	r0, #0
 8002388:	2c00      	cmp	r4, #0
 800238a:	d015      	beq.n	80023b8 <__ledf2+0x74>
 800238c:	e00e      	b.n	80023ac <__ledf2+0x68>
 800238e:	003d      	movs	r5, r7
 8002390:	4325      	orrs	r5, r4
 8002392:	d110      	bne.n	80023b6 <__ledf2+0x72>
 8002394:	4293      	cmp	r3, r2
 8002396:	d118      	bne.n	80023ca <__ledf2+0x86>
 8002398:	464d      	mov	r5, r9
 800239a:	432e      	orrs	r6, r5
 800239c:	d10b      	bne.n	80023b6 <__ledf2+0x72>
 800239e:	2a00      	cmp	r2, #0
 80023a0:	d102      	bne.n	80023a8 <__ledf2+0x64>
 80023a2:	433c      	orrs	r4, r7
 80023a4:	2c00      	cmp	r4, #0
 80023a6:	d00b      	beq.n	80023c0 <__ledf2+0x7c>
 80023a8:	4281      	cmp	r1, r0
 80023aa:	d014      	beq.n	80023d6 <__ledf2+0x92>
 80023ac:	2002      	movs	r0, #2
 80023ae:	3901      	subs	r1, #1
 80023b0:	4008      	ands	r0, r1
 80023b2:	3801      	subs	r0, #1
 80023b4:	e000      	b.n	80023b8 <__ledf2+0x74>
 80023b6:	2002      	movs	r0, #2
 80023b8:	bcc0      	pop	{r6, r7}
 80023ba:	46b9      	mov	r9, r7
 80023bc:	46b0      	mov	r8, r6
 80023be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c0:	2800      	cmp	r0, #0
 80023c2:	d1f9      	bne.n	80023b8 <__ledf2+0x74>
 80023c4:	2001      	movs	r0, #1
 80023c6:	4240      	negs	r0, r0
 80023c8:	e7f6      	b.n	80023b8 <__ledf2+0x74>
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1ec      	bne.n	80023a8 <__ledf2+0x64>
 80023ce:	464c      	mov	r4, r9
 80023d0:	4326      	orrs	r6, r4
 80023d2:	d1e9      	bne.n	80023a8 <__ledf2+0x64>
 80023d4:	e7ea      	b.n	80023ac <__ledf2+0x68>
 80023d6:	429a      	cmp	r2, r3
 80023d8:	dd04      	ble.n	80023e4 <__ledf2+0xa0>
 80023da:	4243      	negs	r3, r0
 80023dc:	4158      	adcs	r0, r3
 80023de:	0040      	lsls	r0, r0, #1
 80023e0:	3801      	subs	r0, #1
 80023e2:	e7e9      	b.n	80023b8 <__ledf2+0x74>
 80023e4:	429a      	cmp	r2, r3
 80023e6:	dbeb      	blt.n	80023c0 <__ledf2+0x7c>
 80023e8:	454f      	cmp	r7, r9
 80023ea:	d8df      	bhi.n	80023ac <__ledf2+0x68>
 80023ec:	d006      	beq.n	80023fc <__ledf2+0xb8>
 80023ee:	2000      	movs	r0, #0
 80023f0:	454f      	cmp	r7, r9
 80023f2:	d2e1      	bcs.n	80023b8 <__ledf2+0x74>
 80023f4:	2900      	cmp	r1, #0
 80023f6:	d0e5      	beq.n	80023c4 <__ledf2+0x80>
 80023f8:	0008      	movs	r0, r1
 80023fa:	e7dd      	b.n	80023b8 <__ledf2+0x74>
 80023fc:	45c4      	cmp	ip, r8
 80023fe:	d8d5      	bhi.n	80023ac <__ledf2+0x68>
 8002400:	2000      	movs	r0, #0
 8002402:	45c4      	cmp	ip, r8
 8002404:	d2d8      	bcs.n	80023b8 <__ledf2+0x74>
 8002406:	e7f5      	b.n	80023f4 <__ledf2+0xb0>
 8002408:	000007ff 	.word	0x000007ff

0800240c <__aeabi_dmul>:
 800240c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800240e:	4657      	mov	r7, sl
 8002410:	464e      	mov	r6, r9
 8002412:	4645      	mov	r5, r8
 8002414:	46de      	mov	lr, fp
 8002416:	b5e0      	push	{r5, r6, r7, lr}
 8002418:	4698      	mov	r8, r3
 800241a:	030c      	lsls	r4, r1, #12
 800241c:	004b      	lsls	r3, r1, #1
 800241e:	0006      	movs	r6, r0
 8002420:	4692      	mov	sl, r2
 8002422:	b087      	sub	sp, #28
 8002424:	0b24      	lsrs	r4, r4, #12
 8002426:	0d5b      	lsrs	r3, r3, #21
 8002428:	0fcf      	lsrs	r7, r1, #31
 800242a:	2b00      	cmp	r3, #0
 800242c:	d100      	bne.n	8002430 <__aeabi_dmul+0x24>
 800242e:	e15c      	b.n	80026ea <__aeabi_dmul+0x2de>
 8002430:	4ad9      	ldr	r2, [pc, #868]	; (8002798 <__aeabi_dmul+0x38c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d100      	bne.n	8002438 <__aeabi_dmul+0x2c>
 8002436:	e175      	b.n	8002724 <__aeabi_dmul+0x318>
 8002438:	0f42      	lsrs	r2, r0, #29
 800243a:	00e4      	lsls	r4, r4, #3
 800243c:	4314      	orrs	r4, r2
 800243e:	2280      	movs	r2, #128	; 0x80
 8002440:	0412      	lsls	r2, r2, #16
 8002442:	4314      	orrs	r4, r2
 8002444:	4ad5      	ldr	r2, [pc, #852]	; (800279c <__aeabi_dmul+0x390>)
 8002446:	00c5      	lsls	r5, r0, #3
 8002448:	4694      	mov	ip, r2
 800244a:	4463      	add	r3, ip
 800244c:	9300      	str	r3, [sp, #0]
 800244e:	2300      	movs	r3, #0
 8002450:	4699      	mov	r9, r3
 8002452:	469b      	mov	fp, r3
 8002454:	4643      	mov	r3, r8
 8002456:	4642      	mov	r2, r8
 8002458:	031e      	lsls	r6, r3, #12
 800245a:	0fd2      	lsrs	r2, r2, #31
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4650      	mov	r0, sl
 8002460:	4690      	mov	r8, r2
 8002462:	0b36      	lsrs	r6, r6, #12
 8002464:	0d5b      	lsrs	r3, r3, #21
 8002466:	d100      	bne.n	800246a <__aeabi_dmul+0x5e>
 8002468:	e120      	b.n	80026ac <__aeabi_dmul+0x2a0>
 800246a:	4acb      	ldr	r2, [pc, #812]	; (8002798 <__aeabi_dmul+0x38c>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d100      	bne.n	8002472 <__aeabi_dmul+0x66>
 8002470:	e162      	b.n	8002738 <__aeabi_dmul+0x32c>
 8002472:	49ca      	ldr	r1, [pc, #808]	; (800279c <__aeabi_dmul+0x390>)
 8002474:	0f42      	lsrs	r2, r0, #29
 8002476:	468c      	mov	ip, r1
 8002478:	9900      	ldr	r1, [sp, #0]
 800247a:	4463      	add	r3, ip
 800247c:	00f6      	lsls	r6, r6, #3
 800247e:	468c      	mov	ip, r1
 8002480:	4316      	orrs	r6, r2
 8002482:	2280      	movs	r2, #128	; 0x80
 8002484:	449c      	add	ip, r3
 8002486:	0412      	lsls	r2, r2, #16
 8002488:	4663      	mov	r3, ip
 800248a:	4316      	orrs	r6, r2
 800248c:	00c2      	lsls	r2, r0, #3
 800248e:	2000      	movs	r0, #0
 8002490:	9300      	str	r3, [sp, #0]
 8002492:	9900      	ldr	r1, [sp, #0]
 8002494:	4643      	mov	r3, r8
 8002496:	3101      	adds	r1, #1
 8002498:	468c      	mov	ip, r1
 800249a:	4649      	mov	r1, r9
 800249c:	407b      	eors	r3, r7
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	290f      	cmp	r1, #15
 80024a2:	d826      	bhi.n	80024f2 <__aeabi_dmul+0xe6>
 80024a4:	4bbe      	ldr	r3, [pc, #760]	; (80027a0 <__aeabi_dmul+0x394>)
 80024a6:	0089      	lsls	r1, r1, #2
 80024a8:	5859      	ldr	r1, [r3, r1]
 80024aa:	468f      	mov	pc, r1
 80024ac:	4643      	mov	r3, r8
 80024ae:	9301      	str	r3, [sp, #4]
 80024b0:	0034      	movs	r4, r6
 80024b2:	0015      	movs	r5, r2
 80024b4:	4683      	mov	fp, r0
 80024b6:	465b      	mov	r3, fp
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d016      	beq.n	80024ea <__aeabi_dmul+0xde>
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d100      	bne.n	80024c2 <__aeabi_dmul+0xb6>
 80024c0:	e203      	b.n	80028ca <__aeabi_dmul+0x4be>
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d000      	beq.n	80024c8 <__aeabi_dmul+0xbc>
 80024c6:	e0cd      	b.n	8002664 <__aeabi_dmul+0x258>
 80024c8:	2200      	movs	r2, #0
 80024ca:	2400      	movs	r4, #0
 80024cc:	2500      	movs	r5, #0
 80024ce:	9b01      	ldr	r3, [sp, #4]
 80024d0:	0512      	lsls	r2, r2, #20
 80024d2:	4322      	orrs	r2, r4
 80024d4:	07db      	lsls	r3, r3, #31
 80024d6:	431a      	orrs	r2, r3
 80024d8:	0028      	movs	r0, r5
 80024da:	0011      	movs	r1, r2
 80024dc:	b007      	add	sp, #28
 80024de:	bcf0      	pop	{r4, r5, r6, r7}
 80024e0:	46bb      	mov	fp, r7
 80024e2:	46b2      	mov	sl, r6
 80024e4:	46a9      	mov	r9, r5
 80024e6:	46a0      	mov	r8, r4
 80024e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024ea:	2400      	movs	r4, #0
 80024ec:	2500      	movs	r5, #0
 80024ee:	4aaa      	ldr	r2, [pc, #680]	; (8002798 <__aeabi_dmul+0x38c>)
 80024f0:	e7ed      	b.n	80024ce <__aeabi_dmul+0xc2>
 80024f2:	0c28      	lsrs	r0, r5, #16
 80024f4:	042d      	lsls	r5, r5, #16
 80024f6:	0c2d      	lsrs	r5, r5, #16
 80024f8:	002b      	movs	r3, r5
 80024fa:	0c11      	lsrs	r1, r2, #16
 80024fc:	0412      	lsls	r2, r2, #16
 80024fe:	0c12      	lsrs	r2, r2, #16
 8002500:	4353      	muls	r3, r2
 8002502:	4698      	mov	r8, r3
 8002504:	0013      	movs	r3, r2
 8002506:	002f      	movs	r7, r5
 8002508:	4343      	muls	r3, r0
 800250a:	4699      	mov	r9, r3
 800250c:	434f      	muls	r7, r1
 800250e:	444f      	add	r7, r9
 8002510:	46bb      	mov	fp, r7
 8002512:	4647      	mov	r7, r8
 8002514:	000b      	movs	r3, r1
 8002516:	0c3f      	lsrs	r7, r7, #16
 8002518:	46ba      	mov	sl, r7
 800251a:	4343      	muls	r3, r0
 800251c:	44da      	add	sl, fp
 800251e:	9302      	str	r3, [sp, #8]
 8002520:	45d1      	cmp	r9, sl
 8002522:	d904      	bls.n	800252e <__aeabi_dmul+0x122>
 8002524:	2780      	movs	r7, #128	; 0x80
 8002526:	027f      	lsls	r7, r7, #9
 8002528:	46b9      	mov	r9, r7
 800252a:	444b      	add	r3, r9
 800252c:	9302      	str	r3, [sp, #8]
 800252e:	4653      	mov	r3, sl
 8002530:	0c1b      	lsrs	r3, r3, #16
 8002532:	469b      	mov	fp, r3
 8002534:	4653      	mov	r3, sl
 8002536:	041f      	lsls	r7, r3, #16
 8002538:	4643      	mov	r3, r8
 800253a:	041b      	lsls	r3, r3, #16
 800253c:	0c1b      	lsrs	r3, r3, #16
 800253e:	4698      	mov	r8, r3
 8002540:	003b      	movs	r3, r7
 8002542:	4443      	add	r3, r8
 8002544:	9304      	str	r3, [sp, #16]
 8002546:	0c33      	lsrs	r3, r6, #16
 8002548:	0436      	lsls	r6, r6, #16
 800254a:	0c36      	lsrs	r6, r6, #16
 800254c:	4698      	mov	r8, r3
 800254e:	0033      	movs	r3, r6
 8002550:	4343      	muls	r3, r0
 8002552:	4699      	mov	r9, r3
 8002554:	4643      	mov	r3, r8
 8002556:	4343      	muls	r3, r0
 8002558:	002f      	movs	r7, r5
 800255a:	469a      	mov	sl, r3
 800255c:	4643      	mov	r3, r8
 800255e:	4377      	muls	r7, r6
 8002560:	435d      	muls	r5, r3
 8002562:	0c38      	lsrs	r0, r7, #16
 8002564:	444d      	add	r5, r9
 8002566:	1945      	adds	r5, r0, r5
 8002568:	45a9      	cmp	r9, r5
 800256a:	d903      	bls.n	8002574 <__aeabi_dmul+0x168>
 800256c:	2380      	movs	r3, #128	; 0x80
 800256e:	025b      	lsls	r3, r3, #9
 8002570:	4699      	mov	r9, r3
 8002572:	44ca      	add	sl, r9
 8002574:	043f      	lsls	r7, r7, #16
 8002576:	0c28      	lsrs	r0, r5, #16
 8002578:	0c3f      	lsrs	r7, r7, #16
 800257a:	042d      	lsls	r5, r5, #16
 800257c:	19ed      	adds	r5, r5, r7
 800257e:	0c27      	lsrs	r7, r4, #16
 8002580:	0424      	lsls	r4, r4, #16
 8002582:	0c24      	lsrs	r4, r4, #16
 8002584:	0003      	movs	r3, r0
 8002586:	0020      	movs	r0, r4
 8002588:	4350      	muls	r0, r2
 800258a:	437a      	muls	r2, r7
 800258c:	4691      	mov	r9, r2
 800258e:	003a      	movs	r2, r7
 8002590:	4453      	add	r3, sl
 8002592:	9305      	str	r3, [sp, #20]
 8002594:	0c03      	lsrs	r3, r0, #16
 8002596:	469a      	mov	sl, r3
 8002598:	434a      	muls	r2, r1
 800259a:	4361      	muls	r1, r4
 800259c:	4449      	add	r1, r9
 800259e:	4451      	add	r1, sl
 80025a0:	44ab      	add	fp, r5
 80025a2:	4589      	cmp	r9, r1
 80025a4:	d903      	bls.n	80025ae <__aeabi_dmul+0x1a2>
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	025b      	lsls	r3, r3, #9
 80025aa:	4699      	mov	r9, r3
 80025ac:	444a      	add	r2, r9
 80025ae:	0400      	lsls	r0, r0, #16
 80025b0:	0c0b      	lsrs	r3, r1, #16
 80025b2:	0c00      	lsrs	r0, r0, #16
 80025b4:	0409      	lsls	r1, r1, #16
 80025b6:	1809      	adds	r1, r1, r0
 80025b8:	0020      	movs	r0, r4
 80025ba:	4699      	mov	r9, r3
 80025bc:	4643      	mov	r3, r8
 80025be:	4370      	muls	r0, r6
 80025c0:	435c      	muls	r4, r3
 80025c2:	437e      	muls	r6, r7
 80025c4:	435f      	muls	r7, r3
 80025c6:	0c03      	lsrs	r3, r0, #16
 80025c8:	4698      	mov	r8, r3
 80025ca:	19a4      	adds	r4, r4, r6
 80025cc:	4444      	add	r4, r8
 80025ce:	444a      	add	r2, r9
 80025d0:	9703      	str	r7, [sp, #12]
 80025d2:	42a6      	cmp	r6, r4
 80025d4:	d904      	bls.n	80025e0 <__aeabi_dmul+0x1d4>
 80025d6:	2380      	movs	r3, #128	; 0x80
 80025d8:	025b      	lsls	r3, r3, #9
 80025da:	4698      	mov	r8, r3
 80025dc:	4447      	add	r7, r8
 80025de:	9703      	str	r7, [sp, #12]
 80025e0:	0423      	lsls	r3, r4, #16
 80025e2:	9e02      	ldr	r6, [sp, #8]
 80025e4:	469a      	mov	sl, r3
 80025e6:	9b05      	ldr	r3, [sp, #20]
 80025e8:	445e      	add	r6, fp
 80025ea:	4698      	mov	r8, r3
 80025ec:	42ae      	cmp	r6, r5
 80025ee:	41ad      	sbcs	r5, r5
 80025f0:	1876      	adds	r6, r6, r1
 80025f2:	428e      	cmp	r6, r1
 80025f4:	4189      	sbcs	r1, r1
 80025f6:	0400      	lsls	r0, r0, #16
 80025f8:	0c00      	lsrs	r0, r0, #16
 80025fa:	4450      	add	r0, sl
 80025fc:	4440      	add	r0, r8
 80025fe:	426d      	negs	r5, r5
 8002600:	1947      	adds	r7, r0, r5
 8002602:	46b8      	mov	r8, r7
 8002604:	4693      	mov	fp, r2
 8002606:	4249      	negs	r1, r1
 8002608:	4689      	mov	r9, r1
 800260a:	44c3      	add	fp, r8
 800260c:	44d9      	add	r9, fp
 800260e:	4298      	cmp	r0, r3
 8002610:	4180      	sbcs	r0, r0
 8002612:	45a8      	cmp	r8, r5
 8002614:	41ad      	sbcs	r5, r5
 8002616:	4593      	cmp	fp, r2
 8002618:	4192      	sbcs	r2, r2
 800261a:	4589      	cmp	r9, r1
 800261c:	4189      	sbcs	r1, r1
 800261e:	426d      	negs	r5, r5
 8002620:	4240      	negs	r0, r0
 8002622:	4328      	orrs	r0, r5
 8002624:	0c24      	lsrs	r4, r4, #16
 8002626:	4252      	negs	r2, r2
 8002628:	4249      	negs	r1, r1
 800262a:	430a      	orrs	r2, r1
 800262c:	9b03      	ldr	r3, [sp, #12]
 800262e:	1900      	adds	r0, r0, r4
 8002630:	1880      	adds	r0, r0, r2
 8002632:	18c7      	adds	r7, r0, r3
 8002634:	464b      	mov	r3, r9
 8002636:	0ddc      	lsrs	r4, r3, #23
 8002638:	9b04      	ldr	r3, [sp, #16]
 800263a:	0275      	lsls	r5, r6, #9
 800263c:	431d      	orrs	r5, r3
 800263e:	1e6a      	subs	r2, r5, #1
 8002640:	4195      	sbcs	r5, r2
 8002642:	464b      	mov	r3, r9
 8002644:	0df6      	lsrs	r6, r6, #23
 8002646:	027f      	lsls	r7, r7, #9
 8002648:	4335      	orrs	r5, r6
 800264a:	025a      	lsls	r2, r3, #9
 800264c:	433c      	orrs	r4, r7
 800264e:	4315      	orrs	r5, r2
 8002650:	01fb      	lsls	r3, r7, #7
 8002652:	d400      	bmi.n	8002656 <__aeabi_dmul+0x24a>
 8002654:	e11c      	b.n	8002890 <__aeabi_dmul+0x484>
 8002656:	2101      	movs	r1, #1
 8002658:	086a      	lsrs	r2, r5, #1
 800265a:	400d      	ands	r5, r1
 800265c:	4315      	orrs	r5, r2
 800265e:	07e2      	lsls	r2, r4, #31
 8002660:	4315      	orrs	r5, r2
 8002662:	0864      	lsrs	r4, r4, #1
 8002664:	494f      	ldr	r1, [pc, #316]	; (80027a4 <__aeabi_dmul+0x398>)
 8002666:	4461      	add	r1, ip
 8002668:	2900      	cmp	r1, #0
 800266a:	dc00      	bgt.n	800266e <__aeabi_dmul+0x262>
 800266c:	e0b0      	b.n	80027d0 <__aeabi_dmul+0x3c4>
 800266e:	076b      	lsls	r3, r5, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_dmul+0x27a>
 8002672:	220f      	movs	r2, #15
 8002674:	402a      	ands	r2, r5
 8002676:	2a04      	cmp	r2, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_dmul+0x27a>
 800267a:	1d2a      	adds	r2, r5, #4
 800267c:	42aa      	cmp	r2, r5
 800267e:	41ad      	sbcs	r5, r5
 8002680:	426d      	negs	r5, r5
 8002682:	1964      	adds	r4, r4, r5
 8002684:	0015      	movs	r5, r2
 8002686:	01e3      	lsls	r3, r4, #7
 8002688:	d504      	bpl.n	8002694 <__aeabi_dmul+0x288>
 800268a:	2180      	movs	r1, #128	; 0x80
 800268c:	4a46      	ldr	r2, [pc, #280]	; (80027a8 <__aeabi_dmul+0x39c>)
 800268e:	00c9      	lsls	r1, r1, #3
 8002690:	4014      	ands	r4, r2
 8002692:	4461      	add	r1, ip
 8002694:	4a45      	ldr	r2, [pc, #276]	; (80027ac <__aeabi_dmul+0x3a0>)
 8002696:	4291      	cmp	r1, r2
 8002698:	dd00      	ble.n	800269c <__aeabi_dmul+0x290>
 800269a:	e726      	b.n	80024ea <__aeabi_dmul+0xde>
 800269c:	0762      	lsls	r2, r4, #29
 800269e:	08ed      	lsrs	r5, r5, #3
 80026a0:	0264      	lsls	r4, r4, #9
 80026a2:	0549      	lsls	r1, r1, #21
 80026a4:	4315      	orrs	r5, r2
 80026a6:	0b24      	lsrs	r4, r4, #12
 80026a8:	0d4a      	lsrs	r2, r1, #21
 80026aa:	e710      	b.n	80024ce <__aeabi_dmul+0xc2>
 80026ac:	4652      	mov	r2, sl
 80026ae:	4332      	orrs	r2, r6
 80026b0:	d100      	bne.n	80026b4 <__aeabi_dmul+0x2a8>
 80026b2:	e07f      	b.n	80027b4 <__aeabi_dmul+0x3a8>
 80026b4:	2e00      	cmp	r6, #0
 80026b6:	d100      	bne.n	80026ba <__aeabi_dmul+0x2ae>
 80026b8:	e0dc      	b.n	8002874 <__aeabi_dmul+0x468>
 80026ba:	0030      	movs	r0, r6
 80026bc:	f000 fe1e 	bl	80032fc <__clzsi2>
 80026c0:	0002      	movs	r2, r0
 80026c2:	3a0b      	subs	r2, #11
 80026c4:	231d      	movs	r3, #29
 80026c6:	0001      	movs	r1, r0
 80026c8:	1a9b      	subs	r3, r3, r2
 80026ca:	4652      	mov	r2, sl
 80026cc:	3908      	subs	r1, #8
 80026ce:	40da      	lsrs	r2, r3
 80026d0:	408e      	lsls	r6, r1
 80026d2:	4316      	orrs	r6, r2
 80026d4:	4652      	mov	r2, sl
 80026d6:	408a      	lsls	r2, r1
 80026d8:	9b00      	ldr	r3, [sp, #0]
 80026da:	4935      	ldr	r1, [pc, #212]	; (80027b0 <__aeabi_dmul+0x3a4>)
 80026dc:	1a18      	subs	r0, r3, r0
 80026de:	0003      	movs	r3, r0
 80026e0:	468c      	mov	ip, r1
 80026e2:	4463      	add	r3, ip
 80026e4:	2000      	movs	r0, #0
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	e6d3      	b.n	8002492 <__aeabi_dmul+0x86>
 80026ea:	0025      	movs	r5, r4
 80026ec:	4305      	orrs	r5, r0
 80026ee:	d04a      	beq.n	8002786 <__aeabi_dmul+0x37a>
 80026f0:	2c00      	cmp	r4, #0
 80026f2:	d100      	bne.n	80026f6 <__aeabi_dmul+0x2ea>
 80026f4:	e0b0      	b.n	8002858 <__aeabi_dmul+0x44c>
 80026f6:	0020      	movs	r0, r4
 80026f8:	f000 fe00 	bl	80032fc <__clzsi2>
 80026fc:	0001      	movs	r1, r0
 80026fe:	0002      	movs	r2, r0
 8002700:	390b      	subs	r1, #11
 8002702:	231d      	movs	r3, #29
 8002704:	0010      	movs	r0, r2
 8002706:	1a5b      	subs	r3, r3, r1
 8002708:	0031      	movs	r1, r6
 800270a:	0035      	movs	r5, r6
 800270c:	3808      	subs	r0, #8
 800270e:	4084      	lsls	r4, r0
 8002710:	40d9      	lsrs	r1, r3
 8002712:	4085      	lsls	r5, r0
 8002714:	430c      	orrs	r4, r1
 8002716:	4826      	ldr	r0, [pc, #152]	; (80027b0 <__aeabi_dmul+0x3a4>)
 8002718:	1a83      	subs	r3, r0, r2
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	2300      	movs	r3, #0
 800271e:	4699      	mov	r9, r3
 8002720:	469b      	mov	fp, r3
 8002722:	e697      	b.n	8002454 <__aeabi_dmul+0x48>
 8002724:	0005      	movs	r5, r0
 8002726:	4325      	orrs	r5, r4
 8002728:	d126      	bne.n	8002778 <__aeabi_dmul+0x36c>
 800272a:	2208      	movs	r2, #8
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	2302      	movs	r3, #2
 8002730:	2400      	movs	r4, #0
 8002732:	4691      	mov	r9, r2
 8002734:	469b      	mov	fp, r3
 8002736:	e68d      	b.n	8002454 <__aeabi_dmul+0x48>
 8002738:	4652      	mov	r2, sl
 800273a:	9b00      	ldr	r3, [sp, #0]
 800273c:	4332      	orrs	r2, r6
 800273e:	d110      	bne.n	8002762 <__aeabi_dmul+0x356>
 8002740:	4915      	ldr	r1, [pc, #84]	; (8002798 <__aeabi_dmul+0x38c>)
 8002742:	2600      	movs	r6, #0
 8002744:	468c      	mov	ip, r1
 8002746:	4463      	add	r3, ip
 8002748:	4649      	mov	r1, r9
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	2302      	movs	r3, #2
 800274e:	4319      	orrs	r1, r3
 8002750:	4689      	mov	r9, r1
 8002752:	2002      	movs	r0, #2
 8002754:	e69d      	b.n	8002492 <__aeabi_dmul+0x86>
 8002756:	465b      	mov	r3, fp
 8002758:	9701      	str	r7, [sp, #4]
 800275a:	2b02      	cmp	r3, #2
 800275c:	d000      	beq.n	8002760 <__aeabi_dmul+0x354>
 800275e:	e6ad      	b.n	80024bc <__aeabi_dmul+0xb0>
 8002760:	e6c3      	b.n	80024ea <__aeabi_dmul+0xde>
 8002762:	4a0d      	ldr	r2, [pc, #52]	; (8002798 <__aeabi_dmul+0x38c>)
 8002764:	2003      	movs	r0, #3
 8002766:	4694      	mov	ip, r2
 8002768:	4463      	add	r3, ip
 800276a:	464a      	mov	r2, r9
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	2303      	movs	r3, #3
 8002770:	431a      	orrs	r2, r3
 8002772:	4691      	mov	r9, r2
 8002774:	4652      	mov	r2, sl
 8002776:	e68c      	b.n	8002492 <__aeabi_dmul+0x86>
 8002778:	220c      	movs	r2, #12
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2303      	movs	r3, #3
 800277e:	0005      	movs	r5, r0
 8002780:	4691      	mov	r9, r2
 8002782:	469b      	mov	fp, r3
 8002784:	e666      	b.n	8002454 <__aeabi_dmul+0x48>
 8002786:	2304      	movs	r3, #4
 8002788:	4699      	mov	r9, r3
 800278a:	2300      	movs	r3, #0
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	3301      	adds	r3, #1
 8002790:	2400      	movs	r4, #0
 8002792:	469b      	mov	fp, r3
 8002794:	e65e      	b.n	8002454 <__aeabi_dmul+0x48>
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	000007ff 	.word	0x000007ff
 800279c:	fffffc01 	.word	0xfffffc01
 80027a0:	0800c5e8 	.word	0x0800c5e8
 80027a4:	000003ff 	.word	0x000003ff
 80027a8:	feffffff 	.word	0xfeffffff
 80027ac:	000007fe 	.word	0x000007fe
 80027b0:	fffffc0d 	.word	0xfffffc0d
 80027b4:	4649      	mov	r1, r9
 80027b6:	2301      	movs	r3, #1
 80027b8:	4319      	orrs	r1, r3
 80027ba:	4689      	mov	r9, r1
 80027bc:	2600      	movs	r6, #0
 80027be:	2001      	movs	r0, #1
 80027c0:	e667      	b.n	8002492 <__aeabi_dmul+0x86>
 80027c2:	2300      	movs	r3, #0
 80027c4:	2480      	movs	r4, #128	; 0x80
 80027c6:	2500      	movs	r5, #0
 80027c8:	4a43      	ldr	r2, [pc, #268]	; (80028d8 <__aeabi_dmul+0x4cc>)
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	0324      	lsls	r4, r4, #12
 80027ce:	e67e      	b.n	80024ce <__aeabi_dmul+0xc2>
 80027d0:	2001      	movs	r0, #1
 80027d2:	1a40      	subs	r0, r0, r1
 80027d4:	2838      	cmp	r0, #56	; 0x38
 80027d6:	dd00      	ble.n	80027da <__aeabi_dmul+0x3ce>
 80027d8:	e676      	b.n	80024c8 <__aeabi_dmul+0xbc>
 80027da:	281f      	cmp	r0, #31
 80027dc:	dd5b      	ble.n	8002896 <__aeabi_dmul+0x48a>
 80027de:	221f      	movs	r2, #31
 80027e0:	0023      	movs	r3, r4
 80027e2:	4252      	negs	r2, r2
 80027e4:	1a51      	subs	r1, r2, r1
 80027e6:	40cb      	lsrs	r3, r1
 80027e8:	0019      	movs	r1, r3
 80027ea:	2820      	cmp	r0, #32
 80027ec:	d003      	beq.n	80027f6 <__aeabi_dmul+0x3ea>
 80027ee:	4a3b      	ldr	r2, [pc, #236]	; (80028dc <__aeabi_dmul+0x4d0>)
 80027f0:	4462      	add	r2, ip
 80027f2:	4094      	lsls	r4, r2
 80027f4:	4325      	orrs	r5, r4
 80027f6:	1e6a      	subs	r2, r5, #1
 80027f8:	4195      	sbcs	r5, r2
 80027fa:	002a      	movs	r2, r5
 80027fc:	430a      	orrs	r2, r1
 80027fe:	2107      	movs	r1, #7
 8002800:	000d      	movs	r5, r1
 8002802:	2400      	movs	r4, #0
 8002804:	4015      	ands	r5, r2
 8002806:	4211      	tst	r1, r2
 8002808:	d05b      	beq.n	80028c2 <__aeabi_dmul+0x4b6>
 800280a:	210f      	movs	r1, #15
 800280c:	2400      	movs	r4, #0
 800280e:	4011      	ands	r1, r2
 8002810:	2904      	cmp	r1, #4
 8002812:	d053      	beq.n	80028bc <__aeabi_dmul+0x4b0>
 8002814:	1d11      	adds	r1, r2, #4
 8002816:	4291      	cmp	r1, r2
 8002818:	4192      	sbcs	r2, r2
 800281a:	4252      	negs	r2, r2
 800281c:	18a4      	adds	r4, r4, r2
 800281e:	000a      	movs	r2, r1
 8002820:	0223      	lsls	r3, r4, #8
 8002822:	d54b      	bpl.n	80028bc <__aeabi_dmul+0x4b0>
 8002824:	2201      	movs	r2, #1
 8002826:	2400      	movs	r4, #0
 8002828:	2500      	movs	r5, #0
 800282a:	e650      	b.n	80024ce <__aeabi_dmul+0xc2>
 800282c:	2380      	movs	r3, #128	; 0x80
 800282e:	031b      	lsls	r3, r3, #12
 8002830:	421c      	tst	r4, r3
 8002832:	d009      	beq.n	8002848 <__aeabi_dmul+0x43c>
 8002834:	421e      	tst	r6, r3
 8002836:	d107      	bne.n	8002848 <__aeabi_dmul+0x43c>
 8002838:	4333      	orrs	r3, r6
 800283a:	031c      	lsls	r4, r3, #12
 800283c:	4643      	mov	r3, r8
 800283e:	0015      	movs	r5, r2
 8002840:	0b24      	lsrs	r4, r4, #12
 8002842:	4a25      	ldr	r2, [pc, #148]	; (80028d8 <__aeabi_dmul+0x4cc>)
 8002844:	9301      	str	r3, [sp, #4]
 8002846:	e642      	b.n	80024ce <__aeabi_dmul+0xc2>
 8002848:	2280      	movs	r2, #128	; 0x80
 800284a:	0312      	lsls	r2, r2, #12
 800284c:	4314      	orrs	r4, r2
 800284e:	0324      	lsls	r4, r4, #12
 8002850:	4a21      	ldr	r2, [pc, #132]	; (80028d8 <__aeabi_dmul+0x4cc>)
 8002852:	0b24      	lsrs	r4, r4, #12
 8002854:	9701      	str	r7, [sp, #4]
 8002856:	e63a      	b.n	80024ce <__aeabi_dmul+0xc2>
 8002858:	f000 fd50 	bl	80032fc <__clzsi2>
 800285c:	0001      	movs	r1, r0
 800285e:	0002      	movs	r2, r0
 8002860:	3115      	adds	r1, #21
 8002862:	3220      	adds	r2, #32
 8002864:	291c      	cmp	r1, #28
 8002866:	dc00      	bgt.n	800286a <__aeabi_dmul+0x45e>
 8002868:	e74b      	b.n	8002702 <__aeabi_dmul+0x2f6>
 800286a:	0034      	movs	r4, r6
 800286c:	3808      	subs	r0, #8
 800286e:	2500      	movs	r5, #0
 8002870:	4084      	lsls	r4, r0
 8002872:	e750      	b.n	8002716 <__aeabi_dmul+0x30a>
 8002874:	f000 fd42 	bl	80032fc <__clzsi2>
 8002878:	0003      	movs	r3, r0
 800287a:	001a      	movs	r2, r3
 800287c:	3215      	adds	r2, #21
 800287e:	3020      	adds	r0, #32
 8002880:	2a1c      	cmp	r2, #28
 8002882:	dc00      	bgt.n	8002886 <__aeabi_dmul+0x47a>
 8002884:	e71e      	b.n	80026c4 <__aeabi_dmul+0x2b8>
 8002886:	4656      	mov	r6, sl
 8002888:	3b08      	subs	r3, #8
 800288a:	2200      	movs	r2, #0
 800288c:	409e      	lsls	r6, r3
 800288e:	e723      	b.n	80026d8 <__aeabi_dmul+0x2cc>
 8002890:	9b00      	ldr	r3, [sp, #0]
 8002892:	469c      	mov	ip, r3
 8002894:	e6e6      	b.n	8002664 <__aeabi_dmul+0x258>
 8002896:	4912      	ldr	r1, [pc, #72]	; (80028e0 <__aeabi_dmul+0x4d4>)
 8002898:	0022      	movs	r2, r4
 800289a:	4461      	add	r1, ip
 800289c:	002e      	movs	r6, r5
 800289e:	408d      	lsls	r5, r1
 80028a0:	408a      	lsls	r2, r1
 80028a2:	40c6      	lsrs	r6, r0
 80028a4:	1e69      	subs	r1, r5, #1
 80028a6:	418d      	sbcs	r5, r1
 80028a8:	4332      	orrs	r2, r6
 80028aa:	432a      	orrs	r2, r5
 80028ac:	40c4      	lsrs	r4, r0
 80028ae:	0753      	lsls	r3, r2, #29
 80028b0:	d0b6      	beq.n	8002820 <__aeabi_dmul+0x414>
 80028b2:	210f      	movs	r1, #15
 80028b4:	4011      	ands	r1, r2
 80028b6:	2904      	cmp	r1, #4
 80028b8:	d1ac      	bne.n	8002814 <__aeabi_dmul+0x408>
 80028ba:	e7b1      	b.n	8002820 <__aeabi_dmul+0x414>
 80028bc:	0765      	lsls	r5, r4, #29
 80028be:	0264      	lsls	r4, r4, #9
 80028c0:	0b24      	lsrs	r4, r4, #12
 80028c2:	08d2      	lsrs	r2, r2, #3
 80028c4:	4315      	orrs	r5, r2
 80028c6:	2200      	movs	r2, #0
 80028c8:	e601      	b.n	80024ce <__aeabi_dmul+0xc2>
 80028ca:	2280      	movs	r2, #128	; 0x80
 80028cc:	0312      	lsls	r2, r2, #12
 80028ce:	4314      	orrs	r4, r2
 80028d0:	0324      	lsls	r4, r4, #12
 80028d2:	4a01      	ldr	r2, [pc, #4]	; (80028d8 <__aeabi_dmul+0x4cc>)
 80028d4:	0b24      	lsrs	r4, r4, #12
 80028d6:	e5fa      	b.n	80024ce <__aeabi_dmul+0xc2>
 80028d8:	000007ff 	.word	0x000007ff
 80028dc:	0000043e 	.word	0x0000043e
 80028e0:	0000041e 	.word	0x0000041e

080028e4 <__aeabi_dsub>:
 80028e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028e6:	4657      	mov	r7, sl
 80028e8:	464e      	mov	r6, r9
 80028ea:	4645      	mov	r5, r8
 80028ec:	46de      	mov	lr, fp
 80028ee:	b5e0      	push	{r5, r6, r7, lr}
 80028f0:	001e      	movs	r6, r3
 80028f2:	0017      	movs	r7, r2
 80028f4:	004a      	lsls	r2, r1, #1
 80028f6:	030b      	lsls	r3, r1, #12
 80028f8:	0d52      	lsrs	r2, r2, #21
 80028fa:	0a5b      	lsrs	r3, r3, #9
 80028fc:	4690      	mov	r8, r2
 80028fe:	0f42      	lsrs	r2, r0, #29
 8002900:	431a      	orrs	r2, r3
 8002902:	0fcd      	lsrs	r5, r1, #31
 8002904:	4ccd      	ldr	r4, [pc, #820]	; (8002c3c <__aeabi_dsub+0x358>)
 8002906:	0331      	lsls	r1, r6, #12
 8002908:	00c3      	lsls	r3, r0, #3
 800290a:	4694      	mov	ip, r2
 800290c:	0070      	lsls	r0, r6, #1
 800290e:	0f7a      	lsrs	r2, r7, #29
 8002910:	0a49      	lsrs	r1, r1, #9
 8002912:	00ff      	lsls	r7, r7, #3
 8002914:	469a      	mov	sl, r3
 8002916:	46b9      	mov	r9, r7
 8002918:	0d40      	lsrs	r0, r0, #21
 800291a:	0ff6      	lsrs	r6, r6, #31
 800291c:	4311      	orrs	r1, r2
 800291e:	42a0      	cmp	r0, r4
 8002920:	d100      	bne.n	8002924 <__aeabi_dsub+0x40>
 8002922:	e0b1      	b.n	8002a88 <__aeabi_dsub+0x1a4>
 8002924:	2201      	movs	r2, #1
 8002926:	4056      	eors	r6, r2
 8002928:	46b3      	mov	fp, r6
 800292a:	42b5      	cmp	r5, r6
 800292c:	d100      	bne.n	8002930 <__aeabi_dsub+0x4c>
 800292e:	e088      	b.n	8002a42 <__aeabi_dsub+0x15e>
 8002930:	4642      	mov	r2, r8
 8002932:	1a12      	subs	r2, r2, r0
 8002934:	2a00      	cmp	r2, #0
 8002936:	dc00      	bgt.n	800293a <__aeabi_dsub+0x56>
 8002938:	e0ae      	b.n	8002a98 <__aeabi_dsub+0x1b4>
 800293a:	2800      	cmp	r0, #0
 800293c:	d100      	bne.n	8002940 <__aeabi_dsub+0x5c>
 800293e:	e0c1      	b.n	8002ac4 <__aeabi_dsub+0x1e0>
 8002940:	48be      	ldr	r0, [pc, #760]	; (8002c3c <__aeabi_dsub+0x358>)
 8002942:	4580      	cmp	r8, r0
 8002944:	d100      	bne.n	8002948 <__aeabi_dsub+0x64>
 8002946:	e151      	b.n	8002bec <__aeabi_dsub+0x308>
 8002948:	2080      	movs	r0, #128	; 0x80
 800294a:	0400      	lsls	r0, r0, #16
 800294c:	4301      	orrs	r1, r0
 800294e:	2a38      	cmp	r2, #56	; 0x38
 8002950:	dd00      	ble.n	8002954 <__aeabi_dsub+0x70>
 8002952:	e17b      	b.n	8002c4c <__aeabi_dsub+0x368>
 8002954:	2a1f      	cmp	r2, #31
 8002956:	dd00      	ble.n	800295a <__aeabi_dsub+0x76>
 8002958:	e1ee      	b.n	8002d38 <__aeabi_dsub+0x454>
 800295a:	2020      	movs	r0, #32
 800295c:	003e      	movs	r6, r7
 800295e:	1a80      	subs	r0, r0, r2
 8002960:	000c      	movs	r4, r1
 8002962:	40d6      	lsrs	r6, r2
 8002964:	40d1      	lsrs	r1, r2
 8002966:	4087      	lsls	r7, r0
 8002968:	4662      	mov	r2, ip
 800296a:	4084      	lsls	r4, r0
 800296c:	1a52      	subs	r2, r2, r1
 800296e:	1e78      	subs	r0, r7, #1
 8002970:	4187      	sbcs	r7, r0
 8002972:	4694      	mov	ip, r2
 8002974:	4334      	orrs	r4, r6
 8002976:	4327      	orrs	r7, r4
 8002978:	1bdc      	subs	r4, r3, r7
 800297a:	42a3      	cmp	r3, r4
 800297c:	419b      	sbcs	r3, r3
 800297e:	4662      	mov	r2, ip
 8002980:	425b      	negs	r3, r3
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	4699      	mov	r9, r3
 8002986:	464b      	mov	r3, r9
 8002988:	021b      	lsls	r3, r3, #8
 800298a:	d400      	bmi.n	800298e <__aeabi_dsub+0xaa>
 800298c:	e118      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 800298e:	464b      	mov	r3, r9
 8002990:	0258      	lsls	r0, r3, #9
 8002992:	0a43      	lsrs	r3, r0, #9
 8002994:	4699      	mov	r9, r3
 8002996:	464b      	mov	r3, r9
 8002998:	2b00      	cmp	r3, #0
 800299a:	d100      	bne.n	800299e <__aeabi_dsub+0xba>
 800299c:	e137      	b.n	8002c0e <__aeabi_dsub+0x32a>
 800299e:	4648      	mov	r0, r9
 80029a0:	f000 fcac 	bl	80032fc <__clzsi2>
 80029a4:	0001      	movs	r1, r0
 80029a6:	3908      	subs	r1, #8
 80029a8:	2320      	movs	r3, #32
 80029aa:	0022      	movs	r2, r4
 80029ac:	4648      	mov	r0, r9
 80029ae:	1a5b      	subs	r3, r3, r1
 80029b0:	40da      	lsrs	r2, r3
 80029b2:	4088      	lsls	r0, r1
 80029b4:	408c      	lsls	r4, r1
 80029b6:	4643      	mov	r3, r8
 80029b8:	4310      	orrs	r0, r2
 80029ba:	4588      	cmp	r8, r1
 80029bc:	dd00      	ble.n	80029c0 <__aeabi_dsub+0xdc>
 80029be:	e136      	b.n	8002c2e <__aeabi_dsub+0x34a>
 80029c0:	1ac9      	subs	r1, r1, r3
 80029c2:	1c4b      	adds	r3, r1, #1
 80029c4:	2b1f      	cmp	r3, #31
 80029c6:	dd00      	ble.n	80029ca <__aeabi_dsub+0xe6>
 80029c8:	e0ea      	b.n	8002ba0 <__aeabi_dsub+0x2bc>
 80029ca:	2220      	movs	r2, #32
 80029cc:	0026      	movs	r6, r4
 80029ce:	1ad2      	subs	r2, r2, r3
 80029d0:	0001      	movs	r1, r0
 80029d2:	4094      	lsls	r4, r2
 80029d4:	40de      	lsrs	r6, r3
 80029d6:	40d8      	lsrs	r0, r3
 80029d8:	2300      	movs	r3, #0
 80029da:	4091      	lsls	r1, r2
 80029dc:	1e62      	subs	r2, r4, #1
 80029de:	4194      	sbcs	r4, r2
 80029e0:	4681      	mov	r9, r0
 80029e2:	4698      	mov	r8, r3
 80029e4:	4331      	orrs	r1, r6
 80029e6:	430c      	orrs	r4, r1
 80029e8:	0763      	lsls	r3, r4, #29
 80029ea:	d009      	beq.n	8002a00 <__aeabi_dsub+0x11c>
 80029ec:	230f      	movs	r3, #15
 80029ee:	4023      	ands	r3, r4
 80029f0:	2b04      	cmp	r3, #4
 80029f2:	d005      	beq.n	8002a00 <__aeabi_dsub+0x11c>
 80029f4:	1d23      	adds	r3, r4, #4
 80029f6:	42a3      	cmp	r3, r4
 80029f8:	41a4      	sbcs	r4, r4
 80029fa:	4264      	negs	r4, r4
 80029fc:	44a1      	add	r9, r4
 80029fe:	001c      	movs	r4, r3
 8002a00:	464b      	mov	r3, r9
 8002a02:	021b      	lsls	r3, r3, #8
 8002a04:	d400      	bmi.n	8002a08 <__aeabi_dsub+0x124>
 8002a06:	e0de      	b.n	8002bc6 <__aeabi_dsub+0x2e2>
 8002a08:	4641      	mov	r1, r8
 8002a0a:	4b8c      	ldr	r3, [pc, #560]	; (8002c3c <__aeabi_dsub+0x358>)
 8002a0c:	3101      	adds	r1, #1
 8002a0e:	4299      	cmp	r1, r3
 8002a10:	d100      	bne.n	8002a14 <__aeabi_dsub+0x130>
 8002a12:	e0e7      	b.n	8002be4 <__aeabi_dsub+0x300>
 8002a14:	464b      	mov	r3, r9
 8002a16:	488a      	ldr	r0, [pc, #552]	; (8002c40 <__aeabi_dsub+0x35c>)
 8002a18:	08e4      	lsrs	r4, r4, #3
 8002a1a:	4003      	ands	r3, r0
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	0549      	lsls	r1, r1, #21
 8002a20:	075b      	lsls	r3, r3, #29
 8002a22:	0240      	lsls	r0, r0, #9
 8002a24:	4323      	orrs	r3, r4
 8002a26:	0d4a      	lsrs	r2, r1, #21
 8002a28:	0b04      	lsrs	r4, r0, #12
 8002a2a:	0512      	lsls	r2, r2, #20
 8002a2c:	07ed      	lsls	r5, r5, #31
 8002a2e:	4322      	orrs	r2, r4
 8002a30:	432a      	orrs	r2, r5
 8002a32:	0018      	movs	r0, r3
 8002a34:	0011      	movs	r1, r2
 8002a36:	bcf0      	pop	{r4, r5, r6, r7}
 8002a38:	46bb      	mov	fp, r7
 8002a3a:	46b2      	mov	sl, r6
 8002a3c:	46a9      	mov	r9, r5
 8002a3e:	46a0      	mov	r8, r4
 8002a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a42:	4642      	mov	r2, r8
 8002a44:	1a12      	subs	r2, r2, r0
 8002a46:	2a00      	cmp	r2, #0
 8002a48:	dd52      	ble.n	8002af0 <__aeabi_dsub+0x20c>
 8002a4a:	2800      	cmp	r0, #0
 8002a4c:	d100      	bne.n	8002a50 <__aeabi_dsub+0x16c>
 8002a4e:	e09c      	b.n	8002b8a <__aeabi_dsub+0x2a6>
 8002a50:	45a0      	cmp	r8, r4
 8002a52:	d100      	bne.n	8002a56 <__aeabi_dsub+0x172>
 8002a54:	e0ca      	b.n	8002bec <__aeabi_dsub+0x308>
 8002a56:	2080      	movs	r0, #128	; 0x80
 8002a58:	0400      	lsls	r0, r0, #16
 8002a5a:	4301      	orrs	r1, r0
 8002a5c:	2a38      	cmp	r2, #56	; 0x38
 8002a5e:	dd00      	ble.n	8002a62 <__aeabi_dsub+0x17e>
 8002a60:	e149      	b.n	8002cf6 <__aeabi_dsub+0x412>
 8002a62:	2a1f      	cmp	r2, #31
 8002a64:	dc00      	bgt.n	8002a68 <__aeabi_dsub+0x184>
 8002a66:	e197      	b.n	8002d98 <__aeabi_dsub+0x4b4>
 8002a68:	0010      	movs	r0, r2
 8002a6a:	000e      	movs	r6, r1
 8002a6c:	3820      	subs	r0, #32
 8002a6e:	40c6      	lsrs	r6, r0
 8002a70:	2a20      	cmp	r2, #32
 8002a72:	d004      	beq.n	8002a7e <__aeabi_dsub+0x19a>
 8002a74:	2040      	movs	r0, #64	; 0x40
 8002a76:	1a82      	subs	r2, r0, r2
 8002a78:	4091      	lsls	r1, r2
 8002a7a:	430f      	orrs	r7, r1
 8002a7c:	46b9      	mov	r9, r7
 8002a7e:	464c      	mov	r4, r9
 8002a80:	1e62      	subs	r2, r4, #1
 8002a82:	4194      	sbcs	r4, r2
 8002a84:	4334      	orrs	r4, r6
 8002a86:	e13a      	b.n	8002cfe <__aeabi_dsub+0x41a>
 8002a88:	000a      	movs	r2, r1
 8002a8a:	433a      	orrs	r2, r7
 8002a8c:	d028      	beq.n	8002ae0 <__aeabi_dsub+0x1fc>
 8002a8e:	46b3      	mov	fp, r6
 8002a90:	42b5      	cmp	r5, r6
 8002a92:	d02b      	beq.n	8002aec <__aeabi_dsub+0x208>
 8002a94:	4a6b      	ldr	r2, [pc, #428]	; (8002c44 <__aeabi_dsub+0x360>)
 8002a96:	4442      	add	r2, r8
 8002a98:	2a00      	cmp	r2, #0
 8002a9a:	d05d      	beq.n	8002b58 <__aeabi_dsub+0x274>
 8002a9c:	4642      	mov	r2, r8
 8002a9e:	4644      	mov	r4, r8
 8002aa0:	1a82      	subs	r2, r0, r2
 8002aa2:	2c00      	cmp	r4, #0
 8002aa4:	d000      	beq.n	8002aa8 <__aeabi_dsub+0x1c4>
 8002aa6:	e0f5      	b.n	8002c94 <__aeabi_dsub+0x3b0>
 8002aa8:	4665      	mov	r5, ip
 8002aaa:	431d      	orrs	r5, r3
 8002aac:	d100      	bne.n	8002ab0 <__aeabi_dsub+0x1cc>
 8002aae:	e19c      	b.n	8002dea <__aeabi_dsub+0x506>
 8002ab0:	1e55      	subs	r5, r2, #1
 8002ab2:	2a01      	cmp	r2, #1
 8002ab4:	d100      	bne.n	8002ab8 <__aeabi_dsub+0x1d4>
 8002ab6:	e1fb      	b.n	8002eb0 <__aeabi_dsub+0x5cc>
 8002ab8:	4c60      	ldr	r4, [pc, #384]	; (8002c3c <__aeabi_dsub+0x358>)
 8002aba:	42a2      	cmp	r2, r4
 8002abc:	d100      	bne.n	8002ac0 <__aeabi_dsub+0x1dc>
 8002abe:	e1bd      	b.n	8002e3c <__aeabi_dsub+0x558>
 8002ac0:	002a      	movs	r2, r5
 8002ac2:	e0f0      	b.n	8002ca6 <__aeabi_dsub+0x3c2>
 8002ac4:	0008      	movs	r0, r1
 8002ac6:	4338      	orrs	r0, r7
 8002ac8:	d100      	bne.n	8002acc <__aeabi_dsub+0x1e8>
 8002aca:	e0c3      	b.n	8002c54 <__aeabi_dsub+0x370>
 8002acc:	1e50      	subs	r0, r2, #1
 8002ace:	2a01      	cmp	r2, #1
 8002ad0:	d100      	bne.n	8002ad4 <__aeabi_dsub+0x1f0>
 8002ad2:	e1a8      	b.n	8002e26 <__aeabi_dsub+0x542>
 8002ad4:	4c59      	ldr	r4, [pc, #356]	; (8002c3c <__aeabi_dsub+0x358>)
 8002ad6:	42a2      	cmp	r2, r4
 8002ad8:	d100      	bne.n	8002adc <__aeabi_dsub+0x1f8>
 8002ada:	e087      	b.n	8002bec <__aeabi_dsub+0x308>
 8002adc:	0002      	movs	r2, r0
 8002ade:	e736      	b.n	800294e <__aeabi_dsub+0x6a>
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	4056      	eors	r6, r2
 8002ae4:	46b3      	mov	fp, r6
 8002ae6:	42b5      	cmp	r5, r6
 8002ae8:	d000      	beq.n	8002aec <__aeabi_dsub+0x208>
 8002aea:	e721      	b.n	8002930 <__aeabi_dsub+0x4c>
 8002aec:	4a55      	ldr	r2, [pc, #340]	; (8002c44 <__aeabi_dsub+0x360>)
 8002aee:	4442      	add	r2, r8
 8002af0:	2a00      	cmp	r2, #0
 8002af2:	d100      	bne.n	8002af6 <__aeabi_dsub+0x212>
 8002af4:	e0b5      	b.n	8002c62 <__aeabi_dsub+0x37e>
 8002af6:	4642      	mov	r2, r8
 8002af8:	4644      	mov	r4, r8
 8002afa:	1a82      	subs	r2, r0, r2
 8002afc:	2c00      	cmp	r4, #0
 8002afe:	d100      	bne.n	8002b02 <__aeabi_dsub+0x21e>
 8002b00:	e138      	b.n	8002d74 <__aeabi_dsub+0x490>
 8002b02:	4e4e      	ldr	r6, [pc, #312]	; (8002c3c <__aeabi_dsub+0x358>)
 8002b04:	42b0      	cmp	r0, r6
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x226>
 8002b08:	e1de      	b.n	8002ec8 <__aeabi_dsub+0x5e4>
 8002b0a:	2680      	movs	r6, #128	; 0x80
 8002b0c:	4664      	mov	r4, ip
 8002b0e:	0436      	lsls	r6, r6, #16
 8002b10:	4334      	orrs	r4, r6
 8002b12:	46a4      	mov	ip, r4
 8002b14:	2a38      	cmp	r2, #56	; 0x38
 8002b16:	dd00      	ble.n	8002b1a <__aeabi_dsub+0x236>
 8002b18:	e196      	b.n	8002e48 <__aeabi_dsub+0x564>
 8002b1a:	2a1f      	cmp	r2, #31
 8002b1c:	dd00      	ble.n	8002b20 <__aeabi_dsub+0x23c>
 8002b1e:	e224      	b.n	8002f6a <__aeabi_dsub+0x686>
 8002b20:	2620      	movs	r6, #32
 8002b22:	1ab4      	subs	r4, r6, r2
 8002b24:	46a2      	mov	sl, r4
 8002b26:	4664      	mov	r4, ip
 8002b28:	4656      	mov	r6, sl
 8002b2a:	40b4      	lsls	r4, r6
 8002b2c:	46a1      	mov	r9, r4
 8002b2e:	001c      	movs	r4, r3
 8002b30:	464e      	mov	r6, r9
 8002b32:	40d4      	lsrs	r4, r2
 8002b34:	4326      	orrs	r6, r4
 8002b36:	0034      	movs	r4, r6
 8002b38:	4656      	mov	r6, sl
 8002b3a:	40b3      	lsls	r3, r6
 8002b3c:	1e5e      	subs	r6, r3, #1
 8002b3e:	41b3      	sbcs	r3, r6
 8002b40:	431c      	orrs	r4, r3
 8002b42:	4663      	mov	r3, ip
 8002b44:	40d3      	lsrs	r3, r2
 8002b46:	18c9      	adds	r1, r1, r3
 8002b48:	19e4      	adds	r4, r4, r7
 8002b4a:	42bc      	cmp	r4, r7
 8002b4c:	41bf      	sbcs	r7, r7
 8002b4e:	427f      	negs	r7, r7
 8002b50:	46b9      	mov	r9, r7
 8002b52:	4680      	mov	r8, r0
 8002b54:	4489      	add	r9, r1
 8002b56:	e0d8      	b.n	8002d0a <__aeabi_dsub+0x426>
 8002b58:	4640      	mov	r0, r8
 8002b5a:	4c3b      	ldr	r4, [pc, #236]	; (8002c48 <__aeabi_dsub+0x364>)
 8002b5c:	3001      	adds	r0, #1
 8002b5e:	4220      	tst	r0, r4
 8002b60:	d000      	beq.n	8002b64 <__aeabi_dsub+0x280>
 8002b62:	e0b4      	b.n	8002cce <__aeabi_dsub+0x3ea>
 8002b64:	4640      	mov	r0, r8
 8002b66:	2800      	cmp	r0, #0
 8002b68:	d000      	beq.n	8002b6c <__aeabi_dsub+0x288>
 8002b6a:	e144      	b.n	8002df6 <__aeabi_dsub+0x512>
 8002b6c:	4660      	mov	r0, ip
 8002b6e:	4318      	orrs	r0, r3
 8002b70:	d100      	bne.n	8002b74 <__aeabi_dsub+0x290>
 8002b72:	e190      	b.n	8002e96 <__aeabi_dsub+0x5b2>
 8002b74:	0008      	movs	r0, r1
 8002b76:	4338      	orrs	r0, r7
 8002b78:	d000      	beq.n	8002b7c <__aeabi_dsub+0x298>
 8002b7a:	e1aa      	b.n	8002ed2 <__aeabi_dsub+0x5ee>
 8002b7c:	4661      	mov	r1, ip
 8002b7e:	08db      	lsrs	r3, r3, #3
 8002b80:	0749      	lsls	r1, r1, #29
 8002b82:	430b      	orrs	r3, r1
 8002b84:	4661      	mov	r1, ip
 8002b86:	08cc      	lsrs	r4, r1, #3
 8002b88:	e027      	b.n	8002bda <__aeabi_dsub+0x2f6>
 8002b8a:	0008      	movs	r0, r1
 8002b8c:	4338      	orrs	r0, r7
 8002b8e:	d061      	beq.n	8002c54 <__aeabi_dsub+0x370>
 8002b90:	1e50      	subs	r0, r2, #1
 8002b92:	2a01      	cmp	r2, #1
 8002b94:	d100      	bne.n	8002b98 <__aeabi_dsub+0x2b4>
 8002b96:	e139      	b.n	8002e0c <__aeabi_dsub+0x528>
 8002b98:	42a2      	cmp	r2, r4
 8002b9a:	d027      	beq.n	8002bec <__aeabi_dsub+0x308>
 8002b9c:	0002      	movs	r2, r0
 8002b9e:	e75d      	b.n	8002a5c <__aeabi_dsub+0x178>
 8002ba0:	0002      	movs	r2, r0
 8002ba2:	391f      	subs	r1, #31
 8002ba4:	40ca      	lsrs	r2, r1
 8002ba6:	0011      	movs	r1, r2
 8002ba8:	2b20      	cmp	r3, #32
 8002baa:	d003      	beq.n	8002bb4 <__aeabi_dsub+0x2d0>
 8002bac:	2240      	movs	r2, #64	; 0x40
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	4098      	lsls	r0, r3
 8002bb2:	4304      	orrs	r4, r0
 8002bb4:	1e63      	subs	r3, r4, #1
 8002bb6:	419c      	sbcs	r4, r3
 8002bb8:	2300      	movs	r3, #0
 8002bba:	4699      	mov	r9, r3
 8002bbc:	4698      	mov	r8, r3
 8002bbe:	430c      	orrs	r4, r1
 8002bc0:	0763      	lsls	r3, r4, #29
 8002bc2:	d000      	beq.n	8002bc6 <__aeabi_dsub+0x2e2>
 8002bc4:	e712      	b.n	80029ec <__aeabi_dsub+0x108>
 8002bc6:	464b      	mov	r3, r9
 8002bc8:	464a      	mov	r2, r9
 8002bca:	08e4      	lsrs	r4, r4, #3
 8002bcc:	075b      	lsls	r3, r3, #29
 8002bce:	4323      	orrs	r3, r4
 8002bd0:	08d4      	lsrs	r4, r2, #3
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	4919      	ldr	r1, [pc, #100]	; (8002c3c <__aeabi_dsub+0x358>)
 8002bd6:	428a      	cmp	r2, r1
 8002bd8:	d00e      	beq.n	8002bf8 <__aeabi_dsub+0x314>
 8002bda:	0324      	lsls	r4, r4, #12
 8002bdc:	0552      	lsls	r2, r2, #21
 8002bde:	0b24      	lsrs	r4, r4, #12
 8002be0:	0d52      	lsrs	r2, r2, #21
 8002be2:	e722      	b.n	8002a2a <__aeabi_dsub+0x146>
 8002be4:	000a      	movs	r2, r1
 8002be6:	2400      	movs	r4, #0
 8002be8:	2300      	movs	r3, #0
 8002bea:	e71e      	b.n	8002a2a <__aeabi_dsub+0x146>
 8002bec:	08db      	lsrs	r3, r3, #3
 8002bee:	4662      	mov	r2, ip
 8002bf0:	0752      	lsls	r2, r2, #29
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	4662      	mov	r2, ip
 8002bf6:	08d4      	lsrs	r4, r2, #3
 8002bf8:	001a      	movs	r2, r3
 8002bfa:	4322      	orrs	r2, r4
 8002bfc:	d100      	bne.n	8002c00 <__aeabi_dsub+0x31c>
 8002bfe:	e1fc      	b.n	8002ffa <__aeabi_dsub+0x716>
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	0312      	lsls	r2, r2, #12
 8002c04:	4314      	orrs	r4, r2
 8002c06:	0324      	lsls	r4, r4, #12
 8002c08:	4a0c      	ldr	r2, [pc, #48]	; (8002c3c <__aeabi_dsub+0x358>)
 8002c0a:	0b24      	lsrs	r4, r4, #12
 8002c0c:	e70d      	b.n	8002a2a <__aeabi_dsub+0x146>
 8002c0e:	0020      	movs	r0, r4
 8002c10:	f000 fb74 	bl	80032fc <__clzsi2>
 8002c14:	0001      	movs	r1, r0
 8002c16:	3118      	adds	r1, #24
 8002c18:	291f      	cmp	r1, #31
 8002c1a:	dc00      	bgt.n	8002c1e <__aeabi_dsub+0x33a>
 8002c1c:	e6c4      	b.n	80029a8 <__aeabi_dsub+0xc4>
 8002c1e:	3808      	subs	r0, #8
 8002c20:	4084      	lsls	r4, r0
 8002c22:	4643      	mov	r3, r8
 8002c24:	0020      	movs	r0, r4
 8002c26:	2400      	movs	r4, #0
 8002c28:	4588      	cmp	r8, r1
 8002c2a:	dc00      	bgt.n	8002c2e <__aeabi_dsub+0x34a>
 8002c2c:	e6c8      	b.n	80029c0 <__aeabi_dsub+0xdc>
 8002c2e:	4a04      	ldr	r2, [pc, #16]	; (8002c40 <__aeabi_dsub+0x35c>)
 8002c30:	1a5b      	subs	r3, r3, r1
 8002c32:	4010      	ands	r0, r2
 8002c34:	4698      	mov	r8, r3
 8002c36:	4681      	mov	r9, r0
 8002c38:	e6d6      	b.n	80029e8 <__aeabi_dsub+0x104>
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	000007ff 	.word	0x000007ff
 8002c40:	ff7fffff 	.word	0xff7fffff
 8002c44:	fffff801 	.word	0xfffff801
 8002c48:	000007fe 	.word	0x000007fe
 8002c4c:	430f      	orrs	r7, r1
 8002c4e:	1e7a      	subs	r2, r7, #1
 8002c50:	4197      	sbcs	r7, r2
 8002c52:	e691      	b.n	8002978 <__aeabi_dsub+0x94>
 8002c54:	4661      	mov	r1, ip
 8002c56:	08db      	lsrs	r3, r3, #3
 8002c58:	0749      	lsls	r1, r1, #29
 8002c5a:	430b      	orrs	r3, r1
 8002c5c:	4661      	mov	r1, ip
 8002c5e:	08cc      	lsrs	r4, r1, #3
 8002c60:	e7b8      	b.n	8002bd4 <__aeabi_dsub+0x2f0>
 8002c62:	4640      	mov	r0, r8
 8002c64:	4cd3      	ldr	r4, [pc, #844]	; (8002fb4 <__aeabi_dsub+0x6d0>)
 8002c66:	3001      	adds	r0, #1
 8002c68:	4220      	tst	r0, r4
 8002c6a:	d000      	beq.n	8002c6e <__aeabi_dsub+0x38a>
 8002c6c:	e0a2      	b.n	8002db4 <__aeabi_dsub+0x4d0>
 8002c6e:	4640      	mov	r0, r8
 8002c70:	2800      	cmp	r0, #0
 8002c72:	d000      	beq.n	8002c76 <__aeabi_dsub+0x392>
 8002c74:	e101      	b.n	8002e7a <__aeabi_dsub+0x596>
 8002c76:	4660      	mov	r0, ip
 8002c78:	4318      	orrs	r0, r3
 8002c7a:	d100      	bne.n	8002c7e <__aeabi_dsub+0x39a>
 8002c7c:	e15e      	b.n	8002f3c <__aeabi_dsub+0x658>
 8002c7e:	0008      	movs	r0, r1
 8002c80:	4338      	orrs	r0, r7
 8002c82:	d000      	beq.n	8002c86 <__aeabi_dsub+0x3a2>
 8002c84:	e15f      	b.n	8002f46 <__aeabi_dsub+0x662>
 8002c86:	4661      	mov	r1, ip
 8002c88:	08db      	lsrs	r3, r3, #3
 8002c8a:	0749      	lsls	r1, r1, #29
 8002c8c:	430b      	orrs	r3, r1
 8002c8e:	4661      	mov	r1, ip
 8002c90:	08cc      	lsrs	r4, r1, #3
 8002c92:	e7a2      	b.n	8002bda <__aeabi_dsub+0x2f6>
 8002c94:	4dc8      	ldr	r5, [pc, #800]	; (8002fb8 <__aeabi_dsub+0x6d4>)
 8002c96:	42a8      	cmp	r0, r5
 8002c98:	d100      	bne.n	8002c9c <__aeabi_dsub+0x3b8>
 8002c9a:	e0cf      	b.n	8002e3c <__aeabi_dsub+0x558>
 8002c9c:	2580      	movs	r5, #128	; 0x80
 8002c9e:	4664      	mov	r4, ip
 8002ca0:	042d      	lsls	r5, r5, #16
 8002ca2:	432c      	orrs	r4, r5
 8002ca4:	46a4      	mov	ip, r4
 8002ca6:	2a38      	cmp	r2, #56	; 0x38
 8002ca8:	dc56      	bgt.n	8002d58 <__aeabi_dsub+0x474>
 8002caa:	2a1f      	cmp	r2, #31
 8002cac:	dd00      	ble.n	8002cb0 <__aeabi_dsub+0x3cc>
 8002cae:	e0d1      	b.n	8002e54 <__aeabi_dsub+0x570>
 8002cb0:	2520      	movs	r5, #32
 8002cb2:	001e      	movs	r6, r3
 8002cb4:	1aad      	subs	r5, r5, r2
 8002cb6:	4664      	mov	r4, ip
 8002cb8:	40ab      	lsls	r3, r5
 8002cba:	40ac      	lsls	r4, r5
 8002cbc:	40d6      	lsrs	r6, r2
 8002cbe:	1e5d      	subs	r5, r3, #1
 8002cc0:	41ab      	sbcs	r3, r5
 8002cc2:	4334      	orrs	r4, r6
 8002cc4:	4323      	orrs	r3, r4
 8002cc6:	4664      	mov	r4, ip
 8002cc8:	40d4      	lsrs	r4, r2
 8002cca:	1b09      	subs	r1, r1, r4
 8002ccc:	e049      	b.n	8002d62 <__aeabi_dsub+0x47e>
 8002cce:	4660      	mov	r0, ip
 8002cd0:	1bdc      	subs	r4, r3, r7
 8002cd2:	1a46      	subs	r6, r0, r1
 8002cd4:	42a3      	cmp	r3, r4
 8002cd6:	4180      	sbcs	r0, r0
 8002cd8:	4240      	negs	r0, r0
 8002cda:	4681      	mov	r9, r0
 8002cdc:	0030      	movs	r0, r6
 8002cde:	464e      	mov	r6, r9
 8002ce0:	1b80      	subs	r0, r0, r6
 8002ce2:	4681      	mov	r9, r0
 8002ce4:	0200      	lsls	r0, r0, #8
 8002ce6:	d476      	bmi.n	8002dd6 <__aeabi_dsub+0x4f2>
 8002ce8:	464b      	mov	r3, r9
 8002cea:	4323      	orrs	r3, r4
 8002cec:	d000      	beq.n	8002cf0 <__aeabi_dsub+0x40c>
 8002cee:	e652      	b.n	8002996 <__aeabi_dsub+0xb2>
 8002cf0:	2400      	movs	r4, #0
 8002cf2:	2500      	movs	r5, #0
 8002cf4:	e771      	b.n	8002bda <__aeabi_dsub+0x2f6>
 8002cf6:	4339      	orrs	r1, r7
 8002cf8:	000c      	movs	r4, r1
 8002cfa:	1e62      	subs	r2, r4, #1
 8002cfc:	4194      	sbcs	r4, r2
 8002cfe:	18e4      	adds	r4, r4, r3
 8002d00:	429c      	cmp	r4, r3
 8002d02:	419b      	sbcs	r3, r3
 8002d04:	425b      	negs	r3, r3
 8002d06:	4463      	add	r3, ip
 8002d08:	4699      	mov	r9, r3
 8002d0a:	464b      	mov	r3, r9
 8002d0c:	021b      	lsls	r3, r3, #8
 8002d0e:	d400      	bmi.n	8002d12 <__aeabi_dsub+0x42e>
 8002d10:	e756      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002d12:	2301      	movs	r3, #1
 8002d14:	469c      	mov	ip, r3
 8002d16:	4ba8      	ldr	r3, [pc, #672]	; (8002fb8 <__aeabi_dsub+0x6d4>)
 8002d18:	44e0      	add	r8, ip
 8002d1a:	4598      	cmp	r8, r3
 8002d1c:	d038      	beq.n	8002d90 <__aeabi_dsub+0x4ac>
 8002d1e:	464b      	mov	r3, r9
 8002d20:	48a6      	ldr	r0, [pc, #664]	; (8002fbc <__aeabi_dsub+0x6d8>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	4003      	ands	r3, r0
 8002d26:	0018      	movs	r0, r3
 8002d28:	0863      	lsrs	r3, r4, #1
 8002d2a:	4014      	ands	r4, r2
 8002d2c:	431c      	orrs	r4, r3
 8002d2e:	07c3      	lsls	r3, r0, #31
 8002d30:	431c      	orrs	r4, r3
 8002d32:	0843      	lsrs	r3, r0, #1
 8002d34:	4699      	mov	r9, r3
 8002d36:	e657      	b.n	80029e8 <__aeabi_dsub+0x104>
 8002d38:	0010      	movs	r0, r2
 8002d3a:	000e      	movs	r6, r1
 8002d3c:	3820      	subs	r0, #32
 8002d3e:	40c6      	lsrs	r6, r0
 8002d40:	2a20      	cmp	r2, #32
 8002d42:	d004      	beq.n	8002d4e <__aeabi_dsub+0x46a>
 8002d44:	2040      	movs	r0, #64	; 0x40
 8002d46:	1a82      	subs	r2, r0, r2
 8002d48:	4091      	lsls	r1, r2
 8002d4a:	430f      	orrs	r7, r1
 8002d4c:	46b9      	mov	r9, r7
 8002d4e:	464f      	mov	r7, r9
 8002d50:	1e7a      	subs	r2, r7, #1
 8002d52:	4197      	sbcs	r7, r2
 8002d54:	4337      	orrs	r7, r6
 8002d56:	e60f      	b.n	8002978 <__aeabi_dsub+0x94>
 8002d58:	4662      	mov	r2, ip
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	0013      	movs	r3, r2
 8002d5e:	1e5a      	subs	r2, r3, #1
 8002d60:	4193      	sbcs	r3, r2
 8002d62:	1afc      	subs	r4, r7, r3
 8002d64:	42a7      	cmp	r7, r4
 8002d66:	41bf      	sbcs	r7, r7
 8002d68:	427f      	negs	r7, r7
 8002d6a:	1bcb      	subs	r3, r1, r7
 8002d6c:	4699      	mov	r9, r3
 8002d6e:	465d      	mov	r5, fp
 8002d70:	4680      	mov	r8, r0
 8002d72:	e608      	b.n	8002986 <__aeabi_dsub+0xa2>
 8002d74:	4666      	mov	r6, ip
 8002d76:	431e      	orrs	r6, r3
 8002d78:	d100      	bne.n	8002d7c <__aeabi_dsub+0x498>
 8002d7a:	e0be      	b.n	8002efa <__aeabi_dsub+0x616>
 8002d7c:	1e56      	subs	r6, r2, #1
 8002d7e:	2a01      	cmp	r2, #1
 8002d80:	d100      	bne.n	8002d84 <__aeabi_dsub+0x4a0>
 8002d82:	e109      	b.n	8002f98 <__aeabi_dsub+0x6b4>
 8002d84:	4c8c      	ldr	r4, [pc, #560]	; (8002fb8 <__aeabi_dsub+0x6d4>)
 8002d86:	42a2      	cmp	r2, r4
 8002d88:	d100      	bne.n	8002d8c <__aeabi_dsub+0x4a8>
 8002d8a:	e119      	b.n	8002fc0 <__aeabi_dsub+0x6dc>
 8002d8c:	0032      	movs	r2, r6
 8002d8e:	e6c1      	b.n	8002b14 <__aeabi_dsub+0x230>
 8002d90:	4642      	mov	r2, r8
 8002d92:	2400      	movs	r4, #0
 8002d94:	2300      	movs	r3, #0
 8002d96:	e648      	b.n	8002a2a <__aeabi_dsub+0x146>
 8002d98:	2020      	movs	r0, #32
 8002d9a:	000c      	movs	r4, r1
 8002d9c:	1a80      	subs	r0, r0, r2
 8002d9e:	003e      	movs	r6, r7
 8002da0:	4087      	lsls	r7, r0
 8002da2:	4084      	lsls	r4, r0
 8002da4:	40d6      	lsrs	r6, r2
 8002da6:	1e78      	subs	r0, r7, #1
 8002da8:	4187      	sbcs	r7, r0
 8002daa:	40d1      	lsrs	r1, r2
 8002dac:	4334      	orrs	r4, r6
 8002dae:	433c      	orrs	r4, r7
 8002db0:	448c      	add	ip, r1
 8002db2:	e7a4      	b.n	8002cfe <__aeabi_dsub+0x41a>
 8002db4:	4a80      	ldr	r2, [pc, #512]	; (8002fb8 <__aeabi_dsub+0x6d4>)
 8002db6:	4290      	cmp	r0, r2
 8002db8:	d100      	bne.n	8002dbc <__aeabi_dsub+0x4d8>
 8002dba:	e0e9      	b.n	8002f90 <__aeabi_dsub+0x6ac>
 8002dbc:	19df      	adds	r7, r3, r7
 8002dbe:	429f      	cmp	r7, r3
 8002dc0:	419b      	sbcs	r3, r3
 8002dc2:	4461      	add	r1, ip
 8002dc4:	425b      	negs	r3, r3
 8002dc6:	18c9      	adds	r1, r1, r3
 8002dc8:	07cc      	lsls	r4, r1, #31
 8002dca:	087f      	lsrs	r7, r7, #1
 8002dcc:	084b      	lsrs	r3, r1, #1
 8002dce:	4699      	mov	r9, r3
 8002dd0:	4680      	mov	r8, r0
 8002dd2:	433c      	orrs	r4, r7
 8002dd4:	e6f4      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002dd6:	1afc      	subs	r4, r7, r3
 8002dd8:	42a7      	cmp	r7, r4
 8002dda:	41bf      	sbcs	r7, r7
 8002ddc:	4663      	mov	r3, ip
 8002dde:	427f      	negs	r7, r7
 8002de0:	1ac9      	subs	r1, r1, r3
 8002de2:	1bcb      	subs	r3, r1, r7
 8002de4:	4699      	mov	r9, r3
 8002de6:	465d      	mov	r5, fp
 8002de8:	e5d5      	b.n	8002996 <__aeabi_dsub+0xb2>
 8002dea:	08ff      	lsrs	r7, r7, #3
 8002dec:	074b      	lsls	r3, r1, #29
 8002dee:	465d      	mov	r5, fp
 8002df0:	433b      	orrs	r3, r7
 8002df2:	08cc      	lsrs	r4, r1, #3
 8002df4:	e6ee      	b.n	8002bd4 <__aeabi_dsub+0x2f0>
 8002df6:	4662      	mov	r2, ip
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	d000      	beq.n	8002dfe <__aeabi_dsub+0x51a>
 8002dfc:	e082      	b.n	8002f04 <__aeabi_dsub+0x620>
 8002dfe:	000b      	movs	r3, r1
 8002e00:	433b      	orrs	r3, r7
 8002e02:	d11b      	bne.n	8002e3c <__aeabi_dsub+0x558>
 8002e04:	2480      	movs	r4, #128	; 0x80
 8002e06:	2500      	movs	r5, #0
 8002e08:	0324      	lsls	r4, r4, #12
 8002e0a:	e6f9      	b.n	8002c00 <__aeabi_dsub+0x31c>
 8002e0c:	19dc      	adds	r4, r3, r7
 8002e0e:	429c      	cmp	r4, r3
 8002e10:	419b      	sbcs	r3, r3
 8002e12:	4461      	add	r1, ip
 8002e14:	4689      	mov	r9, r1
 8002e16:	425b      	negs	r3, r3
 8002e18:	4499      	add	r9, r3
 8002e1a:	464b      	mov	r3, r9
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	d444      	bmi.n	8002eaa <__aeabi_dsub+0x5c6>
 8002e20:	2301      	movs	r3, #1
 8002e22:	4698      	mov	r8, r3
 8002e24:	e6cc      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002e26:	1bdc      	subs	r4, r3, r7
 8002e28:	4662      	mov	r2, ip
 8002e2a:	42a3      	cmp	r3, r4
 8002e2c:	419b      	sbcs	r3, r3
 8002e2e:	1a51      	subs	r1, r2, r1
 8002e30:	425b      	negs	r3, r3
 8002e32:	1acb      	subs	r3, r1, r3
 8002e34:	4699      	mov	r9, r3
 8002e36:	2301      	movs	r3, #1
 8002e38:	4698      	mov	r8, r3
 8002e3a:	e5a4      	b.n	8002986 <__aeabi_dsub+0xa2>
 8002e3c:	08ff      	lsrs	r7, r7, #3
 8002e3e:	074b      	lsls	r3, r1, #29
 8002e40:	465d      	mov	r5, fp
 8002e42:	433b      	orrs	r3, r7
 8002e44:	08cc      	lsrs	r4, r1, #3
 8002e46:	e6d7      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002e48:	4662      	mov	r2, ip
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	0014      	movs	r4, r2
 8002e4e:	1e63      	subs	r3, r4, #1
 8002e50:	419c      	sbcs	r4, r3
 8002e52:	e679      	b.n	8002b48 <__aeabi_dsub+0x264>
 8002e54:	0015      	movs	r5, r2
 8002e56:	4664      	mov	r4, ip
 8002e58:	3d20      	subs	r5, #32
 8002e5a:	40ec      	lsrs	r4, r5
 8002e5c:	46a0      	mov	r8, r4
 8002e5e:	2a20      	cmp	r2, #32
 8002e60:	d005      	beq.n	8002e6e <__aeabi_dsub+0x58a>
 8002e62:	2540      	movs	r5, #64	; 0x40
 8002e64:	4664      	mov	r4, ip
 8002e66:	1aaa      	subs	r2, r5, r2
 8002e68:	4094      	lsls	r4, r2
 8002e6a:	4323      	orrs	r3, r4
 8002e6c:	469a      	mov	sl, r3
 8002e6e:	4654      	mov	r4, sl
 8002e70:	1e63      	subs	r3, r4, #1
 8002e72:	419c      	sbcs	r4, r3
 8002e74:	4643      	mov	r3, r8
 8002e76:	4323      	orrs	r3, r4
 8002e78:	e773      	b.n	8002d62 <__aeabi_dsub+0x47e>
 8002e7a:	4662      	mov	r2, ip
 8002e7c:	431a      	orrs	r2, r3
 8002e7e:	d023      	beq.n	8002ec8 <__aeabi_dsub+0x5e4>
 8002e80:	000a      	movs	r2, r1
 8002e82:	433a      	orrs	r2, r7
 8002e84:	d000      	beq.n	8002e88 <__aeabi_dsub+0x5a4>
 8002e86:	e0a0      	b.n	8002fca <__aeabi_dsub+0x6e6>
 8002e88:	4662      	mov	r2, ip
 8002e8a:	08db      	lsrs	r3, r3, #3
 8002e8c:	0752      	lsls	r2, r2, #29
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	4662      	mov	r2, ip
 8002e92:	08d4      	lsrs	r4, r2, #3
 8002e94:	e6b0      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002e96:	000b      	movs	r3, r1
 8002e98:	433b      	orrs	r3, r7
 8002e9a:	d100      	bne.n	8002e9e <__aeabi_dsub+0x5ba>
 8002e9c:	e728      	b.n	8002cf0 <__aeabi_dsub+0x40c>
 8002e9e:	08ff      	lsrs	r7, r7, #3
 8002ea0:	074b      	lsls	r3, r1, #29
 8002ea2:	465d      	mov	r5, fp
 8002ea4:	433b      	orrs	r3, r7
 8002ea6:	08cc      	lsrs	r4, r1, #3
 8002ea8:	e697      	b.n	8002bda <__aeabi_dsub+0x2f6>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	4698      	mov	r8, r3
 8002eae:	e736      	b.n	8002d1e <__aeabi_dsub+0x43a>
 8002eb0:	1afc      	subs	r4, r7, r3
 8002eb2:	42a7      	cmp	r7, r4
 8002eb4:	41bf      	sbcs	r7, r7
 8002eb6:	4663      	mov	r3, ip
 8002eb8:	427f      	negs	r7, r7
 8002eba:	1ac9      	subs	r1, r1, r3
 8002ebc:	1bcb      	subs	r3, r1, r7
 8002ebe:	4699      	mov	r9, r3
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	465d      	mov	r5, fp
 8002ec4:	4698      	mov	r8, r3
 8002ec6:	e55e      	b.n	8002986 <__aeabi_dsub+0xa2>
 8002ec8:	074b      	lsls	r3, r1, #29
 8002eca:	08ff      	lsrs	r7, r7, #3
 8002ecc:	433b      	orrs	r3, r7
 8002ece:	08cc      	lsrs	r4, r1, #3
 8002ed0:	e692      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002ed2:	1bdc      	subs	r4, r3, r7
 8002ed4:	4660      	mov	r0, ip
 8002ed6:	42a3      	cmp	r3, r4
 8002ed8:	41b6      	sbcs	r6, r6
 8002eda:	1a40      	subs	r0, r0, r1
 8002edc:	4276      	negs	r6, r6
 8002ede:	1b80      	subs	r0, r0, r6
 8002ee0:	4681      	mov	r9, r0
 8002ee2:	0200      	lsls	r0, r0, #8
 8002ee4:	d560      	bpl.n	8002fa8 <__aeabi_dsub+0x6c4>
 8002ee6:	1afc      	subs	r4, r7, r3
 8002ee8:	42a7      	cmp	r7, r4
 8002eea:	41bf      	sbcs	r7, r7
 8002eec:	4663      	mov	r3, ip
 8002eee:	427f      	negs	r7, r7
 8002ef0:	1ac9      	subs	r1, r1, r3
 8002ef2:	1bcb      	subs	r3, r1, r7
 8002ef4:	4699      	mov	r9, r3
 8002ef6:	465d      	mov	r5, fp
 8002ef8:	e576      	b.n	80029e8 <__aeabi_dsub+0x104>
 8002efa:	08ff      	lsrs	r7, r7, #3
 8002efc:	074b      	lsls	r3, r1, #29
 8002efe:	433b      	orrs	r3, r7
 8002f00:	08cc      	lsrs	r4, r1, #3
 8002f02:	e667      	b.n	8002bd4 <__aeabi_dsub+0x2f0>
 8002f04:	000a      	movs	r2, r1
 8002f06:	08db      	lsrs	r3, r3, #3
 8002f08:	433a      	orrs	r2, r7
 8002f0a:	d100      	bne.n	8002f0e <__aeabi_dsub+0x62a>
 8002f0c:	e66f      	b.n	8002bee <__aeabi_dsub+0x30a>
 8002f0e:	4662      	mov	r2, ip
 8002f10:	0752      	lsls	r2, r2, #29
 8002f12:	4313      	orrs	r3, r2
 8002f14:	4662      	mov	r2, ip
 8002f16:	08d4      	lsrs	r4, r2, #3
 8002f18:	2280      	movs	r2, #128	; 0x80
 8002f1a:	0312      	lsls	r2, r2, #12
 8002f1c:	4214      	tst	r4, r2
 8002f1e:	d007      	beq.n	8002f30 <__aeabi_dsub+0x64c>
 8002f20:	08c8      	lsrs	r0, r1, #3
 8002f22:	4210      	tst	r0, r2
 8002f24:	d104      	bne.n	8002f30 <__aeabi_dsub+0x64c>
 8002f26:	465d      	mov	r5, fp
 8002f28:	0004      	movs	r4, r0
 8002f2a:	08fb      	lsrs	r3, r7, #3
 8002f2c:	0749      	lsls	r1, r1, #29
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	0f5a      	lsrs	r2, r3, #29
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	08db      	lsrs	r3, r3, #3
 8002f36:	0752      	lsls	r2, r2, #29
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	e65d      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002f3c:	074b      	lsls	r3, r1, #29
 8002f3e:	08ff      	lsrs	r7, r7, #3
 8002f40:	433b      	orrs	r3, r7
 8002f42:	08cc      	lsrs	r4, r1, #3
 8002f44:	e649      	b.n	8002bda <__aeabi_dsub+0x2f6>
 8002f46:	19dc      	adds	r4, r3, r7
 8002f48:	429c      	cmp	r4, r3
 8002f4a:	419b      	sbcs	r3, r3
 8002f4c:	4461      	add	r1, ip
 8002f4e:	4689      	mov	r9, r1
 8002f50:	425b      	negs	r3, r3
 8002f52:	4499      	add	r9, r3
 8002f54:	464b      	mov	r3, r9
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	d400      	bmi.n	8002f5c <__aeabi_dsub+0x678>
 8002f5a:	e631      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002f5c:	464a      	mov	r2, r9
 8002f5e:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <__aeabi_dsub+0x6d8>)
 8002f60:	401a      	ands	r2, r3
 8002f62:	2301      	movs	r3, #1
 8002f64:	4691      	mov	r9, r2
 8002f66:	4698      	mov	r8, r3
 8002f68:	e62a      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002f6a:	0016      	movs	r6, r2
 8002f6c:	4664      	mov	r4, ip
 8002f6e:	3e20      	subs	r6, #32
 8002f70:	40f4      	lsrs	r4, r6
 8002f72:	46a0      	mov	r8, r4
 8002f74:	2a20      	cmp	r2, #32
 8002f76:	d005      	beq.n	8002f84 <__aeabi_dsub+0x6a0>
 8002f78:	2640      	movs	r6, #64	; 0x40
 8002f7a:	4664      	mov	r4, ip
 8002f7c:	1ab2      	subs	r2, r6, r2
 8002f7e:	4094      	lsls	r4, r2
 8002f80:	4323      	orrs	r3, r4
 8002f82:	469a      	mov	sl, r3
 8002f84:	4654      	mov	r4, sl
 8002f86:	1e63      	subs	r3, r4, #1
 8002f88:	419c      	sbcs	r4, r3
 8002f8a:	4643      	mov	r3, r8
 8002f8c:	431c      	orrs	r4, r3
 8002f8e:	e5db      	b.n	8002b48 <__aeabi_dsub+0x264>
 8002f90:	0002      	movs	r2, r0
 8002f92:	2400      	movs	r4, #0
 8002f94:	2300      	movs	r3, #0
 8002f96:	e548      	b.n	8002a2a <__aeabi_dsub+0x146>
 8002f98:	19dc      	adds	r4, r3, r7
 8002f9a:	42bc      	cmp	r4, r7
 8002f9c:	41bf      	sbcs	r7, r7
 8002f9e:	4461      	add	r1, ip
 8002fa0:	4689      	mov	r9, r1
 8002fa2:	427f      	negs	r7, r7
 8002fa4:	44b9      	add	r9, r7
 8002fa6:	e738      	b.n	8002e1a <__aeabi_dsub+0x536>
 8002fa8:	464b      	mov	r3, r9
 8002faa:	4323      	orrs	r3, r4
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x6cc>
 8002fae:	e69f      	b.n	8002cf0 <__aeabi_dsub+0x40c>
 8002fb0:	e606      	b.n	8002bc0 <__aeabi_dsub+0x2dc>
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	000007fe 	.word	0x000007fe
 8002fb8:	000007ff 	.word	0x000007ff
 8002fbc:	ff7fffff 	.word	0xff7fffff
 8002fc0:	08ff      	lsrs	r7, r7, #3
 8002fc2:	074b      	lsls	r3, r1, #29
 8002fc4:	433b      	orrs	r3, r7
 8002fc6:	08cc      	lsrs	r4, r1, #3
 8002fc8:	e616      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002fca:	4662      	mov	r2, ip
 8002fcc:	08db      	lsrs	r3, r3, #3
 8002fce:	0752      	lsls	r2, r2, #29
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	4662      	mov	r2, ip
 8002fd4:	08d4      	lsrs	r4, r2, #3
 8002fd6:	2280      	movs	r2, #128	; 0x80
 8002fd8:	0312      	lsls	r2, r2, #12
 8002fda:	4214      	tst	r4, r2
 8002fdc:	d007      	beq.n	8002fee <__aeabi_dsub+0x70a>
 8002fde:	08c8      	lsrs	r0, r1, #3
 8002fe0:	4210      	tst	r0, r2
 8002fe2:	d104      	bne.n	8002fee <__aeabi_dsub+0x70a>
 8002fe4:	465d      	mov	r5, fp
 8002fe6:	0004      	movs	r4, r0
 8002fe8:	08fb      	lsrs	r3, r7, #3
 8002fea:	0749      	lsls	r1, r1, #29
 8002fec:	430b      	orrs	r3, r1
 8002fee:	0f5a      	lsrs	r2, r3, #29
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	0752      	lsls	r2, r2, #29
 8002ff4:	08db      	lsrs	r3, r3, #3
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	e5fe      	b.n	8002bf8 <__aeabi_dsub+0x314>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	4a01      	ldr	r2, [pc, #4]	; (8003004 <__aeabi_dsub+0x720>)
 8002ffe:	001c      	movs	r4, r3
 8003000:	e513      	b.n	8002a2a <__aeabi_dsub+0x146>
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	000007ff 	.word	0x000007ff

08003008 <__aeabi_dcmpun>:
 8003008:	b570      	push	{r4, r5, r6, lr}
 800300a:	0005      	movs	r5, r0
 800300c:	480c      	ldr	r0, [pc, #48]	; (8003040 <__aeabi_dcmpun+0x38>)
 800300e:	031c      	lsls	r4, r3, #12
 8003010:	0016      	movs	r6, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	030a      	lsls	r2, r1, #12
 8003016:	0049      	lsls	r1, r1, #1
 8003018:	0b12      	lsrs	r2, r2, #12
 800301a:	0d49      	lsrs	r1, r1, #21
 800301c:	0b24      	lsrs	r4, r4, #12
 800301e:	0d5b      	lsrs	r3, r3, #21
 8003020:	4281      	cmp	r1, r0
 8003022:	d008      	beq.n	8003036 <__aeabi_dcmpun+0x2e>
 8003024:	4a06      	ldr	r2, [pc, #24]	; (8003040 <__aeabi_dcmpun+0x38>)
 8003026:	2000      	movs	r0, #0
 8003028:	4293      	cmp	r3, r2
 800302a:	d103      	bne.n	8003034 <__aeabi_dcmpun+0x2c>
 800302c:	0020      	movs	r0, r4
 800302e:	4330      	orrs	r0, r6
 8003030:	1e43      	subs	r3, r0, #1
 8003032:	4198      	sbcs	r0, r3
 8003034:	bd70      	pop	{r4, r5, r6, pc}
 8003036:	2001      	movs	r0, #1
 8003038:	432a      	orrs	r2, r5
 800303a:	d1fb      	bne.n	8003034 <__aeabi_dcmpun+0x2c>
 800303c:	e7f2      	b.n	8003024 <__aeabi_dcmpun+0x1c>
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	000007ff 	.word	0x000007ff

08003044 <__aeabi_d2iz>:
 8003044:	000a      	movs	r2, r1
 8003046:	b530      	push	{r4, r5, lr}
 8003048:	4c13      	ldr	r4, [pc, #76]	; (8003098 <__aeabi_d2iz+0x54>)
 800304a:	0053      	lsls	r3, r2, #1
 800304c:	0309      	lsls	r1, r1, #12
 800304e:	0005      	movs	r5, r0
 8003050:	0b09      	lsrs	r1, r1, #12
 8003052:	2000      	movs	r0, #0
 8003054:	0d5b      	lsrs	r3, r3, #21
 8003056:	0fd2      	lsrs	r2, r2, #31
 8003058:	42a3      	cmp	r3, r4
 800305a:	dd04      	ble.n	8003066 <__aeabi_d2iz+0x22>
 800305c:	480f      	ldr	r0, [pc, #60]	; (800309c <__aeabi_d2iz+0x58>)
 800305e:	4283      	cmp	r3, r0
 8003060:	dd02      	ble.n	8003068 <__aeabi_d2iz+0x24>
 8003062:	4b0f      	ldr	r3, [pc, #60]	; (80030a0 <__aeabi_d2iz+0x5c>)
 8003064:	18d0      	adds	r0, r2, r3
 8003066:	bd30      	pop	{r4, r5, pc}
 8003068:	2080      	movs	r0, #128	; 0x80
 800306a:	0340      	lsls	r0, r0, #13
 800306c:	4301      	orrs	r1, r0
 800306e:	480d      	ldr	r0, [pc, #52]	; (80030a4 <__aeabi_d2iz+0x60>)
 8003070:	1ac0      	subs	r0, r0, r3
 8003072:	281f      	cmp	r0, #31
 8003074:	dd08      	ble.n	8003088 <__aeabi_d2iz+0x44>
 8003076:	480c      	ldr	r0, [pc, #48]	; (80030a8 <__aeabi_d2iz+0x64>)
 8003078:	1ac3      	subs	r3, r0, r3
 800307a:	40d9      	lsrs	r1, r3
 800307c:	000b      	movs	r3, r1
 800307e:	4258      	negs	r0, r3
 8003080:	2a00      	cmp	r2, #0
 8003082:	d1f0      	bne.n	8003066 <__aeabi_d2iz+0x22>
 8003084:	0018      	movs	r0, r3
 8003086:	e7ee      	b.n	8003066 <__aeabi_d2iz+0x22>
 8003088:	4c08      	ldr	r4, [pc, #32]	; (80030ac <__aeabi_d2iz+0x68>)
 800308a:	40c5      	lsrs	r5, r0
 800308c:	46a4      	mov	ip, r4
 800308e:	4463      	add	r3, ip
 8003090:	4099      	lsls	r1, r3
 8003092:	000b      	movs	r3, r1
 8003094:	432b      	orrs	r3, r5
 8003096:	e7f2      	b.n	800307e <__aeabi_d2iz+0x3a>
 8003098:	000003fe 	.word	0x000003fe
 800309c:	0000041d 	.word	0x0000041d
 80030a0:	7fffffff 	.word	0x7fffffff
 80030a4:	00000433 	.word	0x00000433
 80030a8:	00000413 	.word	0x00000413
 80030ac:	fffffbed 	.word	0xfffffbed

080030b0 <__aeabi_i2d>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	2800      	cmp	r0, #0
 80030b4:	d016      	beq.n	80030e4 <__aeabi_i2d+0x34>
 80030b6:	17c3      	asrs	r3, r0, #31
 80030b8:	18c5      	adds	r5, r0, r3
 80030ba:	405d      	eors	r5, r3
 80030bc:	0fc4      	lsrs	r4, r0, #31
 80030be:	0028      	movs	r0, r5
 80030c0:	f000 f91c 	bl	80032fc <__clzsi2>
 80030c4:	4a11      	ldr	r2, [pc, #68]	; (800310c <__aeabi_i2d+0x5c>)
 80030c6:	1a12      	subs	r2, r2, r0
 80030c8:	280a      	cmp	r0, #10
 80030ca:	dc16      	bgt.n	80030fa <__aeabi_i2d+0x4a>
 80030cc:	0003      	movs	r3, r0
 80030ce:	002e      	movs	r6, r5
 80030d0:	3315      	adds	r3, #21
 80030d2:	409e      	lsls	r6, r3
 80030d4:	230b      	movs	r3, #11
 80030d6:	1a18      	subs	r0, r3, r0
 80030d8:	40c5      	lsrs	r5, r0
 80030da:	0552      	lsls	r2, r2, #21
 80030dc:	032d      	lsls	r5, r5, #12
 80030de:	0b2d      	lsrs	r5, r5, #12
 80030e0:	0d53      	lsrs	r3, r2, #21
 80030e2:	e003      	b.n	80030ec <__aeabi_i2d+0x3c>
 80030e4:	2400      	movs	r4, #0
 80030e6:	2300      	movs	r3, #0
 80030e8:	2500      	movs	r5, #0
 80030ea:	2600      	movs	r6, #0
 80030ec:	051b      	lsls	r3, r3, #20
 80030ee:	432b      	orrs	r3, r5
 80030f0:	07e4      	lsls	r4, r4, #31
 80030f2:	4323      	orrs	r3, r4
 80030f4:	0030      	movs	r0, r6
 80030f6:	0019      	movs	r1, r3
 80030f8:	bd70      	pop	{r4, r5, r6, pc}
 80030fa:	380b      	subs	r0, #11
 80030fc:	4085      	lsls	r5, r0
 80030fe:	0552      	lsls	r2, r2, #21
 8003100:	032d      	lsls	r5, r5, #12
 8003102:	2600      	movs	r6, #0
 8003104:	0b2d      	lsrs	r5, r5, #12
 8003106:	0d53      	lsrs	r3, r2, #21
 8003108:	e7f0      	b.n	80030ec <__aeabi_i2d+0x3c>
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	0000041e 	.word	0x0000041e

08003110 <__aeabi_ui2d>:
 8003110:	b510      	push	{r4, lr}
 8003112:	1e04      	subs	r4, r0, #0
 8003114:	d010      	beq.n	8003138 <__aeabi_ui2d+0x28>
 8003116:	f000 f8f1 	bl	80032fc <__clzsi2>
 800311a:	4b0f      	ldr	r3, [pc, #60]	; (8003158 <__aeabi_ui2d+0x48>)
 800311c:	1a1b      	subs	r3, r3, r0
 800311e:	280a      	cmp	r0, #10
 8003120:	dc11      	bgt.n	8003146 <__aeabi_ui2d+0x36>
 8003122:	220b      	movs	r2, #11
 8003124:	0021      	movs	r1, r4
 8003126:	1a12      	subs	r2, r2, r0
 8003128:	40d1      	lsrs	r1, r2
 800312a:	3015      	adds	r0, #21
 800312c:	030a      	lsls	r2, r1, #12
 800312e:	055b      	lsls	r3, r3, #21
 8003130:	4084      	lsls	r4, r0
 8003132:	0b12      	lsrs	r2, r2, #12
 8003134:	0d5b      	lsrs	r3, r3, #21
 8003136:	e001      	b.n	800313c <__aeabi_ui2d+0x2c>
 8003138:	2300      	movs	r3, #0
 800313a:	2200      	movs	r2, #0
 800313c:	051b      	lsls	r3, r3, #20
 800313e:	4313      	orrs	r3, r2
 8003140:	0020      	movs	r0, r4
 8003142:	0019      	movs	r1, r3
 8003144:	bd10      	pop	{r4, pc}
 8003146:	0022      	movs	r2, r4
 8003148:	380b      	subs	r0, #11
 800314a:	4082      	lsls	r2, r0
 800314c:	055b      	lsls	r3, r3, #21
 800314e:	0312      	lsls	r2, r2, #12
 8003150:	2400      	movs	r4, #0
 8003152:	0b12      	lsrs	r2, r2, #12
 8003154:	0d5b      	lsrs	r3, r3, #21
 8003156:	e7f1      	b.n	800313c <__aeabi_ui2d+0x2c>
 8003158:	0000041e 	.word	0x0000041e

0800315c <__aeabi_f2d>:
 800315c:	b570      	push	{r4, r5, r6, lr}
 800315e:	0043      	lsls	r3, r0, #1
 8003160:	0246      	lsls	r6, r0, #9
 8003162:	0fc4      	lsrs	r4, r0, #31
 8003164:	20fe      	movs	r0, #254	; 0xfe
 8003166:	0e1b      	lsrs	r3, r3, #24
 8003168:	1c59      	adds	r1, r3, #1
 800316a:	0a75      	lsrs	r5, r6, #9
 800316c:	4208      	tst	r0, r1
 800316e:	d00c      	beq.n	800318a <__aeabi_f2d+0x2e>
 8003170:	22e0      	movs	r2, #224	; 0xe0
 8003172:	0092      	lsls	r2, r2, #2
 8003174:	4694      	mov	ip, r2
 8003176:	076d      	lsls	r5, r5, #29
 8003178:	0b36      	lsrs	r6, r6, #12
 800317a:	4463      	add	r3, ip
 800317c:	051b      	lsls	r3, r3, #20
 800317e:	4333      	orrs	r3, r6
 8003180:	07e4      	lsls	r4, r4, #31
 8003182:	4323      	orrs	r3, r4
 8003184:	0028      	movs	r0, r5
 8003186:	0019      	movs	r1, r3
 8003188:	bd70      	pop	{r4, r5, r6, pc}
 800318a:	2b00      	cmp	r3, #0
 800318c:	d114      	bne.n	80031b8 <__aeabi_f2d+0x5c>
 800318e:	2d00      	cmp	r5, #0
 8003190:	d01b      	beq.n	80031ca <__aeabi_f2d+0x6e>
 8003192:	0028      	movs	r0, r5
 8003194:	f000 f8b2 	bl	80032fc <__clzsi2>
 8003198:	280a      	cmp	r0, #10
 800319a:	dc1c      	bgt.n	80031d6 <__aeabi_f2d+0x7a>
 800319c:	230b      	movs	r3, #11
 800319e:	002e      	movs	r6, r5
 80031a0:	1a1b      	subs	r3, r3, r0
 80031a2:	40de      	lsrs	r6, r3
 80031a4:	0003      	movs	r3, r0
 80031a6:	3315      	adds	r3, #21
 80031a8:	409d      	lsls	r5, r3
 80031aa:	4a0e      	ldr	r2, [pc, #56]	; (80031e4 <__aeabi_f2d+0x88>)
 80031ac:	0336      	lsls	r6, r6, #12
 80031ae:	1a12      	subs	r2, r2, r0
 80031b0:	0552      	lsls	r2, r2, #21
 80031b2:	0b36      	lsrs	r6, r6, #12
 80031b4:	0d53      	lsrs	r3, r2, #21
 80031b6:	e7e1      	b.n	800317c <__aeabi_f2d+0x20>
 80031b8:	2d00      	cmp	r5, #0
 80031ba:	d009      	beq.n	80031d0 <__aeabi_f2d+0x74>
 80031bc:	2280      	movs	r2, #128	; 0x80
 80031be:	0b36      	lsrs	r6, r6, #12
 80031c0:	0312      	lsls	r2, r2, #12
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <__aeabi_f2d+0x8c>)
 80031c4:	076d      	lsls	r5, r5, #29
 80031c6:	4316      	orrs	r6, r2
 80031c8:	e7d8      	b.n	800317c <__aeabi_f2d+0x20>
 80031ca:	2300      	movs	r3, #0
 80031cc:	2600      	movs	r6, #0
 80031ce:	e7d5      	b.n	800317c <__aeabi_f2d+0x20>
 80031d0:	2600      	movs	r6, #0
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <__aeabi_f2d+0x8c>)
 80031d4:	e7d2      	b.n	800317c <__aeabi_f2d+0x20>
 80031d6:	0003      	movs	r3, r0
 80031d8:	3b0b      	subs	r3, #11
 80031da:	409d      	lsls	r5, r3
 80031dc:	002e      	movs	r6, r5
 80031de:	2500      	movs	r5, #0
 80031e0:	e7e3      	b.n	80031aa <__aeabi_f2d+0x4e>
 80031e2:	46c0      	nop			; (mov r8, r8)
 80031e4:	00000389 	.word	0x00000389
 80031e8:	000007ff 	.word	0x000007ff

080031ec <__aeabi_d2f>:
 80031ec:	0002      	movs	r2, r0
 80031ee:	004b      	lsls	r3, r1, #1
 80031f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031f2:	0d5b      	lsrs	r3, r3, #21
 80031f4:	030c      	lsls	r4, r1, #12
 80031f6:	4e3d      	ldr	r6, [pc, #244]	; (80032ec <__aeabi_d2f+0x100>)
 80031f8:	0a64      	lsrs	r4, r4, #9
 80031fa:	0f40      	lsrs	r0, r0, #29
 80031fc:	1c5f      	adds	r7, r3, #1
 80031fe:	0fc9      	lsrs	r1, r1, #31
 8003200:	4304      	orrs	r4, r0
 8003202:	00d5      	lsls	r5, r2, #3
 8003204:	4237      	tst	r7, r6
 8003206:	d00a      	beq.n	800321e <__aeabi_d2f+0x32>
 8003208:	4839      	ldr	r0, [pc, #228]	; (80032f0 <__aeabi_d2f+0x104>)
 800320a:	181e      	adds	r6, r3, r0
 800320c:	2efe      	cmp	r6, #254	; 0xfe
 800320e:	dd16      	ble.n	800323e <__aeabi_d2f+0x52>
 8003210:	20ff      	movs	r0, #255	; 0xff
 8003212:	2400      	movs	r4, #0
 8003214:	05c0      	lsls	r0, r0, #23
 8003216:	4320      	orrs	r0, r4
 8003218:	07c9      	lsls	r1, r1, #31
 800321a:	4308      	orrs	r0, r1
 800321c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <__aeabi_d2f+0x44>
 8003222:	432c      	orrs	r4, r5
 8003224:	d026      	beq.n	8003274 <__aeabi_d2f+0x88>
 8003226:	2205      	movs	r2, #5
 8003228:	0192      	lsls	r2, r2, #6
 800322a:	0a54      	lsrs	r4, r2, #9
 800322c:	b2d8      	uxtb	r0, r3
 800322e:	e7f1      	b.n	8003214 <__aeabi_d2f+0x28>
 8003230:	4325      	orrs	r5, r4
 8003232:	d0ed      	beq.n	8003210 <__aeabi_d2f+0x24>
 8003234:	2080      	movs	r0, #128	; 0x80
 8003236:	03c0      	lsls	r0, r0, #15
 8003238:	4304      	orrs	r4, r0
 800323a:	20ff      	movs	r0, #255	; 0xff
 800323c:	e7ea      	b.n	8003214 <__aeabi_d2f+0x28>
 800323e:	2e00      	cmp	r6, #0
 8003240:	dd1b      	ble.n	800327a <__aeabi_d2f+0x8e>
 8003242:	0192      	lsls	r2, r2, #6
 8003244:	1e53      	subs	r3, r2, #1
 8003246:	419a      	sbcs	r2, r3
 8003248:	00e4      	lsls	r4, r4, #3
 800324a:	0f6d      	lsrs	r5, r5, #29
 800324c:	4322      	orrs	r2, r4
 800324e:	432a      	orrs	r2, r5
 8003250:	0753      	lsls	r3, r2, #29
 8003252:	d048      	beq.n	80032e6 <__aeabi_d2f+0xfa>
 8003254:	230f      	movs	r3, #15
 8003256:	4013      	ands	r3, r2
 8003258:	2b04      	cmp	r3, #4
 800325a:	d000      	beq.n	800325e <__aeabi_d2f+0x72>
 800325c:	3204      	adds	r2, #4
 800325e:	2380      	movs	r3, #128	; 0x80
 8003260:	04db      	lsls	r3, r3, #19
 8003262:	4013      	ands	r3, r2
 8003264:	d03f      	beq.n	80032e6 <__aeabi_d2f+0xfa>
 8003266:	1c70      	adds	r0, r6, #1
 8003268:	2efe      	cmp	r6, #254	; 0xfe
 800326a:	d0d1      	beq.n	8003210 <__aeabi_d2f+0x24>
 800326c:	0192      	lsls	r2, r2, #6
 800326e:	0a54      	lsrs	r4, r2, #9
 8003270:	b2c0      	uxtb	r0, r0
 8003272:	e7cf      	b.n	8003214 <__aeabi_d2f+0x28>
 8003274:	2000      	movs	r0, #0
 8003276:	2400      	movs	r4, #0
 8003278:	e7cc      	b.n	8003214 <__aeabi_d2f+0x28>
 800327a:	0032      	movs	r2, r6
 800327c:	3217      	adds	r2, #23
 800327e:	db22      	blt.n	80032c6 <__aeabi_d2f+0xda>
 8003280:	2080      	movs	r0, #128	; 0x80
 8003282:	0400      	lsls	r0, r0, #16
 8003284:	4320      	orrs	r0, r4
 8003286:	241e      	movs	r4, #30
 8003288:	1ba4      	subs	r4, r4, r6
 800328a:	2c1f      	cmp	r4, #31
 800328c:	dd1d      	ble.n	80032ca <__aeabi_d2f+0xde>
 800328e:	2202      	movs	r2, #2
 8003290:	4252      	negs	r2, r2
 8003292:	1b96      	subs	r6, r2, r6
 8003294:	0002      	movs	r2, r0
 8003296:	40f2      	lsrs	r2, r6
 8003298:	0016      	movs	r6, r2
 800329a:	2c20      	cmp	r4, #32
 800329c:	d004      	beq.n	80032a8 <__aeabi_d2f+0xbc>
 800329e:	4a15      	ldr	r2, [pc, #84]	; (80032f4 <__aeabi_d2f+0x108>)
 80032a0:	4694      	mov	ip, r2
 80032a2:	4463      	add	r3, ip
 80032a4:	4098      	lsls	r0, r3
 80032a6:	4305      	orrs	r5, r0
 80032a8:	002a      	movs	r2, r5
 80032aa:	1e53      	subs	r3, r2, #1
 80032ac:	419a      	sbcs	r2, r3
 80032ae:	4332      	orrs	r2, r6
 80032b0:	2600      	movs	r6, #0
 80032b2:	0753      	lsls	r3, r2, #29
 80032b4:	d1ce      	bne.n	8003254 <__aeabi_d2f+0x68>
 80032b6:	2480      	movs	r4, #128	; 0x80
 80032b8:	0013      	movs	r3, r2
 80032ba:	04e4      	lsls	r4, r4, #19
 80032bc:	2001      	movs	r0, #1
 80032be:	4023      	ands	r3, r4
 80032c0:	4222      	tst	r2, r4
 80032c2:	d1d3      	bne.n	800326c <__aeabi_d2f+0x80>
 80032c4:	e7b0      	b.n	8003228 <__aeabi_d2f+0x3c>
 80032c6:	2300      	movs	r3, #0
 80032c8:	e7ad      	b.n	8003226 <__aeabi_d2f+0x3a>
 80032ca:	4a0b      	ldr	r2, [pc, #44]	; (80032f8 <__aeabi_d2f+0x10c>)
 80032cc:	4694      	mov	ip, r2
 80032ce:	002a      	movs	r2, r5
 80032d0:	40e2      	lsrs	r2, r4
 80032d2:	0014      	movs	r4, r2
 80032d4:	002a      	movs	r2, r5
 80032d6:	4463      	add	r3, ip
 80032d8:	409a      	lsls	r2, r3
 80032da:	4098      	lsls	r0, r3
 80032dc:	1e55      	subs	r5, r2, #1
 80032de:	41aa      	sbcs	r2, r5
 80032e0:	4302      	orrs	r2, r0
 80032e2:	4322      	orrs	r2, r4
 80032e4:	e7e4      	b.n	80032b0 <__aeabi_d2f+0xc4>
 80032e6:	0033      	movs	r3, r6
 80032e8:	e79e      	b.n	8003228 <__aeabi_d2f+0x3c>
 80032ea:	46c0      	nop			; (mov r8, r8)
 80032ec:	000007fe 	.word	0x000007fe
 80032f0:	fffffc80 	.word	0xfffffc80
 80032f4:	fffffca2 	.word	0xfffffca2
 80032f8:	fffffc82 	.word	0xfffffc82

080032fc <__clzsi2>:
 80032fc:	211c      	movs	r1, #28
 80032fe:	2301      	movs	r3, #1
 8003300:	041b      	lsls	r3, r3, #16
 8003302:	4298      	cmp	r0, r3
 8003304:	d301      	bcc.n	800330a <__clzsi2+0xe>
 8003306:	0c00      	lsrs	r0, r0, #16
 8003308:	3910      	subs	r1, #16
 800330a:	0a1b      	lsrs	r3, r3, #8
 800330c:	4298      	cmp	r0, r3
 800330e:	d301      	bcc.n	8003314 <__clzsi2+0x18>
 8003310:	0a00      	lsrs	r0, r0, #8
 8003312:	3908      	subs	r1, #8
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	4298      	cmp	r0, r3
 8003318:	d301      	bcc.n	800331e <__clzsi2+0x22>
 800331a:	0900      	lsrs	r0, r0, #4
 800331c:	3904      	subs	r1, #4
 800331e:	a202      	add	r2, pc, #8	; (adr r2, 8003328 <__clzsi2+0x2c>)
 8003320:	5c10      	ldrb	r0, [r2, r0]
 8003322:	1840      	adds	r0, r0, r1
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			; (mov r8, r8)
 8003328:	02020304 	.word	0x02020304
 800332c:	01010101 	.word	0x01010101
	...

08003338 <__clzdi2>:
 8003338:	b510      	push	{r4, lr}
 800333a:	2900      	cmp	r1, #0
 800333c:	d103      	bne.n	8003346 <__clzdi2+0xe>
 800333e:	f7ff ffdd 	bl	80032fc <__clzsi2>
 8003342:	3020      	adds	r0, #32
 8003344:	e002      	b.n	800334c <__clzdi2+0x14>
 8003346:	0008      	movs	r0, r1
 8003348:	f7ff ffd8 	bl	80032fc <__clzsi2>
 800334c:	bd10      	pop	{r4, pc}
 800334e:	46c0      	nop			; (mov r8, r8)

08003350 <VL53L1X_SensorInit>:
	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
	return status;
}

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	0002      	movs	r2, r0
 8003358:	1dbb      	adds	r3, r7, #6
 800335a:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 800335c:	230f      	movs	r3, #15
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	2200      	movs	r2, #0
 8003362:	701a      	strb	r2, [r3, #0]
	uint8_t Addr = 0x00, tmp;
 8003364:	210e      	movs	r1, #14
 8003366:	187b      	adds	r3, r7, r1
 8003368:	2200      	movs	r2, #0
 800336a:	701a      	strb	r2, [r3, #0]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 800336c:	187b      	adds	r3, r7, r1
 800336e:	222d      	movs	r2, #45	; 0x2d
 8003370:	701a      	strb	r2, [r3, #0]
 8003372:	e01a      	b.n	80033aa <VL53L1X_SensorInit+0x5a>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8003374:	240e      	movs	r4, #14
 8003376:	193b      	adds	r3, r7, r4
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	b299      	uxth	r1, r3
 800337c:	193b      	adds	r3, r7, r4
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	3b2d      	subs	r3, #45	; 0x2d
 8003382:	4a3e      	ldr	r2, [pc, #248]	; (800347c <VL53L1X_SensorInit+0x12c>)
 8003384:	5cd2      	ldrb	r2, [r2, r3]
 8003386:	1dbb      	adds	r3, r7, #6
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	0018      	movs	r0, r3
 800338c:	f001 fd1a 	bl	8004dc4 <VL53L1_WrByte>
 8003390:	0003      	movs	r3, r0
 8003392:	0019      	movs	r1, r3
 8003394:	220f      	movs	r2, #15
 8003396:	18bb      	adds	r3, r7, r2
 8003398:	18ba      	adds	r2, r7, r2
 800339a:	7812      	ldrb	r2, [r2, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	701a      	strb	r2, [r3, #0]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 80033a0:	193b      	adds	r3, r7, r4
 80033a2:	781a      	ldrb	r2, [r3, #0]
 80033a4:	193b      	adds	r3, r7, r4
 80033a6:	3201      	adds	r2, #1
 80033a8:	701a      	strb	r2, [r3, #0]
 80033aa:	230e      	movs	r3, #14
 80033ac:	18fb      	adds	r3, r7, r3
 80033ae:	781b      	ldrb	r3, [r3, #0]
 80033b0:	2b87      	cmp	r3, #135	; 0x87
 80033b2:	d9df      	bls.n	8003374 <VL53L1X_SensorInit+0x24>
	}
	status |= VL53L1X_StartRanging(dev);
 80033b4:	1dbb      	adds	r3, r7, #6
 80033b6:	881b      	ldrh	r3, [r3, #0]
 80033b8:	0018      	movs	r0, r3
 80033ba:	f000 f8b3 	bl	8003524 <VL53L1X_StartRanging>
 80033be:	0003      	movs	r3, r0
 80033c0:	0019      	movs	r1, r3
 80033c2:	220f      	movs	r2, #15
 80033c4:	18bb      	adds	r3, r7, r2
 80033c6:	18ba      	adds	r2, r7, r2
 80033c8:	7812      	ldrb	r2, [r2, #0]
 80033ca:	430a      	orrs	r2, r1
 80033cc:	701a      	strb	r2, [r3, #0]
	tmp  = 0;
 80033ce:	230d      	movs	r3, #13
 80033d0:	18fb      	adds	r3, r7, r3
 80033d2:	2200      	movs	r2, #0
 80033d4:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 80033d6:	e00f      	b.n	80033f8 <VL53L1X_SensorInit+0xa8>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 80033d8:	230d      	movs	r3, #13
 80033da:	18fa      	adds	r2, r7, r3
 80033dc:	1dbb      	adds	r3, r7, #6
 80033de:	881b      	ldrh	r3, [r3, #0]
 80033e0:	0011      	movs	r1, r2
 80033e2:	0018      	movs	r0, r3
 80033e4:	f000 f8dc 	bl	80035a0 <VL53L1X_CheckForDataReady>
 80033e8:	0003      	movs	r3, r0
 80033ea:	0019      	movs	r1, r3
 80033ec:	220f      	movs	r2, #15
 80033ee:	18bb      	adds	r3, r7, r2
 80033f0:	18ba      	adds	r2, r7, r2
 80033f2:	7812      	ldrb	r2, [r2, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	701a      	strb	r2, [r3, #0]
	while(tmp==0){
 80033f8:	230d      	movs	r3, #13
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0ea      	beq.n	80033d8 <VL53L1X_SensorInit+0x88>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 8003402:	1dbb      	adds	r3, r7, #6
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	0018      	movs	r0, r3
 8003408:	f000 f83a 	bl	8003480 <VL53L1X_ClearInterrupt>
 800340c:	0003      	movs	r3, r0
 800340e:	0019      	movs	r1, r3
 8003410:	240f      	movs	r4, #15
 8003412:	193b      	adds	r3, r7, r4
 8003414:	193a      	adds	r2, r7, r4
 8003416:	7812      	ldrb	r2, [r2, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	701a      	strb	r2, [r3, #0]
	status |= VL53L1X_StopRanging(dev);
 800341c:	1dbb      	adds	r3, r7, #6
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	0018      	movs	r0, r3
 8003422:	f000 f89e 	bl	8003562 <VL53L1X_StopRanging>
 8003426:	0003      	movs	r3, r0
 8003428:	0019      	movs	r1, r3
 800342a:	193b      	adds	r3, r7, r4
 800342c:	193a      	adds	r2, r7, r4
 800342e:	7812      	ldrb	r2, [r2, #0]
 8003430:	430a      	orrs	r2, r1
 8003432:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8003434:	1dbb      	adds	r3, r7, #6
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	2209      	movs	r2, #9
 800343a:	2108      	movs	r1, #8
 800343c:	0018      	movs	r0, r3
 800343e:	f001 fcc1 	bl	8004dc4 <VL53L1_WrByte>
 8003442:	0003      	movs	r3, r0
 8003444:	0019      	movs	r1, r3
 8003446:	193b      	adds	r3, r7, r4
 8003448:	193a      	adds	r2, r7, r4
 800344a:	7812      	ldrb	r2, [r2, #0]
 800344c:	430a      	orrs	r2, r1
 800344e:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 8003450:	1dbb      	adds	r3, r7, #6
 8003452:	881b      	ldrh	r3, [r3, #0]
 8003454:	2200      	movs	r2, #0
 8003456:	210b      	movs	r1, #11
 8003458:	0018      	movs	r0, r3
 800345a:	f001 fcb3 	bl	8004dc4 <VL53L1_WrByte>
 800345e:	0003      	movs	r3, r0
 8003460:	0019      	movs	r1, r3
 8003462:	193b      	adds	r3, r7, r4
 8003464:	193a      	adds	r2, r7, r4
 8003466:	7812      	ldrb	r2, [r2, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	701a      	strb	r2, [r3, #0]
	return status;
 800346c:	193b      	adds	r3, r7, r4
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	b25b      	sxtb	r3, r3
}
 8003472:	0018      	movs	r0, r3
 8003474:	46bd      	mov	sp, r7
 8003476:	b005      	add	sp, #20
 8003478:	bd90      	pop	{r4, r7, pc}
 800347a:	46c0      	nop			; (mov r8, r8)
 800347c:	0800c628 	.word	0x0800c628

08003480 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	0002      	movs	r2, r0
 8003488:	1dbb      	adds	r3, r7, #6
 800348a:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 800348c:	240f      	movs	r4, #15
 800348e:	193b      	adds	r3, r7, r4
 8003490:	2200      	movs	r2, #0
 8003492:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8003494:	1dbb      	adds	r3, r7, #6
 8003496:	881b      	ldrh	r3, [r3, #0]
 8003498:	2201      	movs	r2, #1
 800349a:	2186      	movs	r1, #134	; 0x86
 800349c:	0018      	movs	r0, r3
 800349e:	f001 fc91 	bl	8004dc4 <VL53L1_WrByte>
 80034a2:	0003      	movs	r3, r0
 80034a4:	0019      	movs	r1, r3
 80034a6:	193b      	adds	r3, r7, r4
 80034a8:	193a      	adds	r2, r7, r4
 80034aa:	7812      	ldrb	r2, [r2, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	701a      	strb	r2, [r3, #0]
	return status;
 80034b0:	193b      	adds	r3, r7, r4
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	b25b      	sxtb	r3, r3
}
 80034b6:	0018      	movs	r0, r3
 80034b8:	46bd      	mov	sp, r7
 80034ba:	b005      	add	sp, #20
 80034bc:	bd90      	pop	{r4, r7, pc}

080034be <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 80034be:	b5b0      	push	{r4, r5, r7, lr}
 80034c0:	b084      	sub	sp, #16
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	0002      	movs	r2, r0
 80034c6:	6039      	str	r1, [r7, #0]
 80034c8:	1dbb      	adds	r3, r7, #6
 80034ca:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 80034cc:	240f      	movs	r4, #15
 80034ce:	193b      	adds	r3, r7, r4
 80034d0:	2200      	movs	r2, #0
 80034d2:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 80034d4:	250e      	movs	r5, #14
 80034d6:	197a      	adds	r2, r7, r5
 80034d8:	1dbb      	adds	r3, r7, #6
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	2130      	movs	r1, #48	; 0x30
 80034de:	0018      	movs	r0, r3
 80034e0:	f001 fd36 	bl	8004f50 <VL53L1_RdByte>
 80034e4:	0003      	movs	r3, r0
 80034e6:	0019      	movs	r1, r3
 80034e8:	0020      	movs	r0, r4
 80034ea:	183b      	adds	r3, r7, r0
 80034ec:	183a      	adds	r2, r7, r0
 80034ee:	7812      	ldrb	r2, [r2, #0]
 80034f0:	430a      	orrs	r2, r1
 80034f2:	701a      	strb	r2, [r3, #0]
	Temp = Temp & 0x10;
 80034f4:	197b      	adds	r3, r7, r5
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2210      	movs	r2, #16
 80034fa:	4013      	ands	r3, r2
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	197b      	adds	r3, r7, r5
 8003500:	701a      	strb	r2, [r3, #0]
	*pInterruptPolarity = !(Temp>>4);
 8003502:	197b      	adds	r3, r7, r5
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	091b      	lsrs	r3, r3, #4
 8003508:	b2db      	uxtb	r3, r3
 800350a:	425a      	negs	r2, r3
 800350c:	4153      	adcs	r3, r2
 800350e:	b2db      	uxtb	r3, r3
 8003510:	001a      	movs	r2, r3
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	701a      	strb	r2, [r3, #0]
	return status;
 8003516:	183b      	adds	r3, r7, r0
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b25b      	sxtb	r3, r3
}
 800351c:	0018      	movs	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	b004      	add	sp, #16
 8003522:	bdb0      	pop	{r4, r5, r7, pc}

08003524 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	0002      	movs	r2, r0
 800352c:	1dbb      	adds	r3, r7, #6
 800352e:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003530:	240f      	movs	r4, #15
 8003532:	193b      	adds	r3, r7, r4
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8003538:	1dbb      	adds	r3, r7, #6
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	2240      	movs	r2, #64	; 0x40
 800353e:	2187      	movs	r1, #135	; 0x87
 8003540:	0018      	movs	r0, r3
 8003542:	f001 fc3f 	bl	8004dc4 <VL53L1_WrByte>
 8003546:	0003      	movs	r3, r0
 8003548:	0019      	movs	r1, r3
 800354a:	193b      	adds	r3, r7, r4
 800354c:	193a      	adds	r2, r7, r4
 800354e:	7812      	ldrb	r2, [r2, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	701a      	strb	r2, [r3, #0]
	return status;
 8003554:	193b      	adds	r3, r7, r4
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	b25b      	sxtb	r3, r3
}
 800355a:	0018      	movs	r0, r3
 800355c:	46bd      	mov	sp, r7
 800355e:	b005      	add	sp, #20
 8003560:	bd90      	pop	{r4, r7, pc}

08003562 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 8003562:	b590      	push	{r4, r7, lr}
 8003564:	b085      	sub	sp, #20
 8003566:	af00      	add	r7, sp, #0
 8003568:	0002      	movs	r2, r0
 800356a:	1dbb      	adds	r3, r7, #6
 800356c:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 800356e:	240f      	movs	r4, #15
 8003570:	193b      	adds	r3, r7, r4
 8003572:	2200      	movs	r2, #0
 8003574:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8003576:	1dbb      	adds	r3, r7, #6
 8003578:	881b      	ldrh	r3, [r3, #0]
 800357a:	2200      	movs	r2, #0
 800357c:	2187      	movs	r1, #135	; 0x87
 800357e:	0018      	movs	r0, r3
 8003580:	f001 fc20 	bl	8004dc4 <VL53L1_WrByte>
 8003584:	0003      	movs	r3, r0
 8003586:	0019      	movs	r1, r3
 8003588:	193b      	adds	r3, r7, r4
 800358a:	193a      	adds	r2, r7, r4
 800358c:	7812      	ldrb	r2, [r2, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	701a      	strb	r2, [r3, #0]
	return status;
 8003592:	193b      	adds	r3, r7, r4
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	b25b      	sxtb	r3, r3
}
 8003598:	0018      	movs	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	b005      	add	sp, #20
 800359e:	bd90      	pop	{r4, r7, pc}

080035a0 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 80035a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035a2:	b085      	sub	sp, #20
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	0002      	movs	r2, r0
 80035a8:	6039      	str	r1, [r7, #0]
 80035aa:	1dbb      	adds	r3, r7, #6
 80035ac:	801a      	strh	r2, [r3, #0]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 80035ae:	240f      	movs	r4, #15
 80035b0:	193b      	adds	r3, r7, r4
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 80035b6:	250d      	movs	r5, #13
 80035b8:	197a      	adds	r2, r7, r5
 80035ba:	1dbb      	adds	r3, r7, #6
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	0011      	movs	r1, r2
 80035c0:	0018      	movs	r0, r3
 80035c2:	f7ff ff7c 	bl	80034be <VL53L1X_GetInterruptPolarity>
 80035c6:	0003      	movs	r3, r0
 80035c8:	0019      	movs	r1, r3
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	193a      	adds	r2, r7, r4
 80035ce:	7812      	ldrb	r2, [r2, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 80035d4:	260e      	movs	r6, #14
 80035d6:	19ba      	adds	r2, r7, r6
 80035d8:	1dbb      	adds	r3, r7, #6
 80035da:	881b      	ldrh	r3, [r3, #0]
 80035dc:	2131      	movs	r1, #49	; 0x31
 80035de:	0018      	movs	r0, r3
 80035e0:	f001 fcb6 	bl	8004f50 <VL53L1_RdByte>
 80035e4:	0003      	movs	r3, r0
 80035e6:	0019      	movs	r1, r3
 80035e8:	193b      	adds	r3, r7, r4
 80035ea:	193a      	adds	r2, r7, r4
 80035ec:	7812      	ldrb	r2, [r2, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	701a      	strb	r2, [r3, #0]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 80035f2:	193b      	adds	r3, r7, r4
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	b25b      	sxtb	r3, r3
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d10f      	bne.n	800361c <VL53L1X_CheckForDataReady+0x7c>
		if ((Temp & 1) == IntPol)
 80035fc:	19bb      	adds	r3, r7, r6
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	001a      	movs	r2, r3
 8003602:	2301      	movs	r3, #1
 8003604:	4013      	ands	r3, r2
 8003606:	197a      	adds	r2, r7, r5
 8003608:	7812      	ldrb	r2, [r2, #0]
 800360a:	4293      	cmp	r3, r2
 800360c:	d103      	bne.n	8003616 <VL53L1X_CheckForDataReady+0x76>
			*isDataReady = 1;
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2201      	movs	r2, #1
 8003612:	701a      	strb	r2, [r3, #0]
 8003614:	e002      	b.n	800361c <VL53L1X_CheckForDataReady+0x7c>
		else
			*isDataReady = 0;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	2200      	movs	r2, #0
 800361a:	701a      	strb	r2, [r3, #0]
	}
	return status;
 800361c:	230f      	movs	r3, #15
 800361e:	18fb      	adds	r3, r7, r3
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	b25b      	sxtb	r3, r3
}
 8003624:	0018      	movs	r0, r3
 8003626:	46bd      	mov	sp, r7
 8003628:	b005      	add	sp, #20
 800362a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800362c <VL53L1X_SetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_SetTimingBudgetInMs(uint16_t dev, uint16_t TimingBudgetInMs)
{
 800362c:	b5b0      	push	{r4, r5, r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	0002      	movs	r2, r0
 8003634:	1dbb      	adds	r3, r7, #6
 8003636:	801a      	strh	r2, [r3, #0]
 8003638:	1d3b      	adds	r3, r7, #4
 800363a:	1c0a      	adds	r2, r1, #0
 800363c:	801a      	strh	r2, [r3, #0]
	uint16_t DM;
	VL53L1X_ERROR  status=0;
 800363e:	240f      	movs	r4, #15
 8003640:	193b      	adds	r3, r7, r4
 8003642:	2200      	movs	r2, #0
 8003644:	701a      	strb	r2, [r3, #0]

	status |= VL53L1X_GetDistanceMode(dev, &DM);
 8003646:	250c      	movs	r5, #12
 8003648:	197a      	adds	r2, r7, r5
 800364a:	1dbb      	adds	r3, r7, #6
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	0011      	movs	r1, r2
 8003650:	0018      	movs	r0, r3
 8003652:	f000 faa5 	bl	8003ba0 <VL53L1X_GetDistanceMode>
 8003656:	0003      	movs	r3, r0
 8003658:	0019      	movs	r1, r3
 800365a:	193b      	adds	r3, r7, r4
 800365c:	193a      	adds	r2, r7, r4
 800365e:	7812      	ldrb	r2, [r2, #0]
 8003660:	430a      	orrs	r2, r1
 8003662:	701a      	strb	r2, [r3, #0]
	if (DM == 0)
 8003664:	197b      	adds	r3, r7, r5
 8003666:	881b      	ldrh	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d101      	bne.n	8003670 <VL53L1X_SetTimingBudgetInMs+0x44>
		return 1;
 800366c:	2301      	movs	r3, #1
 800366e:	e11a      	b.n	80038a6 <VL53L1X_SetTimingBudgetInMs+0x27a>
	else if (DM == 1) {	/* Short DistanceMode */
 8003670:	230c      	movs	r3, #12
 8003672:	18fb      	adds	r3, r7, r3
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	2b01      	cmp	r3, #1
 8003678:	d000      	beq.n	800367c <VL53L1X_SetTimingBudgetInMs+0x50>
 800367a:	e092      	b.n	80037a2 <VL53L1X_SetTimingBudgetInMs+0x176>
		switch (TimingBudgetInMs) {
 800367c:	1d3b      	adds	r3, r7, #4
 800367e:	881b      	ldrh	r3, [r3, #0]
 8003680:	22fa      	movs	r2, #250	; 0xfa
 8003682:	0052      	lsls	r2, r2, #1
 8003684:	4293      	cmp	r3, r2
 8003686:	d100      	bne.n	800368a <VL53L1X_SetTimingBudgetInMs+0x5e>
 8003688:	e077      	b.n	800377a <VL53L1X_SetTimingBudgetInMs+0x14e>
 800368a:	22fa      	movs	r2, #250	; 0xfa
 800368c:	0052      	lsls	r2, r2, #1
 800368e:	4293      	cmp	r3, r2
 8003690:	dd00      	ble.n	8003694 <VL53L1X_SetTimingBudgetInMs+0x68>
 8003692:	e081      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
 8003694:	2bc8      	cmp	r3, #200	; 0xc8
 8003696:	d100      	bne.n	800369a <VL53L1X_SetTimingBudgetInMs+0x6e>
 8003698:	e060      	b.n	800375c <VL53L1X_SetTimingBudgetInMs+0x130>
 800369a:	dd00      	ble.n	800369e <VL53L1X_SetTimingBudgetInMs+0x72>
 800369c:	e07c      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
 800369e:	2b64      	cmp	r3, #100	; 0x64
 80036a0:	d04c      	beq.n	800373c <VL53L1X_SetTimingBudgetInMs+0x110>
 80036a2:	dd00      	ble.n	80036a6 <VL53L1X_SetTimingBudgetInMs+0x7a>
 80036a4:	e078      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
 80036a6:	2b32      	cmp	r3, #50	; 0x32
 80036a8:	d037      	beq.n	800371a <VL53L1X_SetTimingBudgetInMs+0xee>
 80036aa:	dd00      	ble.n	80036ae <VL53L1X_SetTimingBudgetInMs+0x82>
 80036ac:	e074      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
 80036ae:	2b21      	cmp	r3, #33	; 0x21
 80036b0:	d024      	beq.n	80036fc <VL53L1X_SetTimingBudgetInMs+0xd0>
 80036b2:	dd00      	ble.n	80036b6 <VL53L1X_SetTimingBudgetInMs+0x8a>
 80036b4:	e070      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
 80036b6:	2b0f      	cmp	r3, #15
 80036b8:	d002      	beq.n	80036c0 <VL53L1X_SetTimingBudgetInMs+0x94>
 80036ba:	2b14      	cmp	r3, #20
 80036bc:	d00f      	beq.n	80036de <VL53L1X_SetTimingBudgetInMs+0xb2>
 80036be:	e06b      	b.n	8003798 <VL53L1X_SetTimingBudgetInMs+0x16c>
		case 15: /* only available in short distance mode */
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80036c0:	1dbb      	adds	r3, r7, #6
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	221d      	movs	r2, #29
 80036c6:	215e      	movs	r1, #94	; 0x5e
 80036c8:	0018      	movs	r0, r3
 80036ca:	f001 fbb7 	bl	8004e3c <VL53L1_WrWord>
					0x01D);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80036ce:	1dbb      	adds	r3, r7, #6
 80036d0:	881b      	ldrh	r3, [r3, #0]
 80036d2:	2227      	movs	r2, #39	; 0x27
 80036d4:	2161      	movs	r1, #97	; 0x61
 80036d6:	0018      	movs	r0, r3
 80036d8:	f001 fbb0 	bl	8004e3c <VL53L1_WrWord>
					0x0027);
			break;
 80036dc:	e0df      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80036de:	1dbb      	adds	r3, r7, #6
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	2251      	movs	r2, #81	; 0x51
 80036e4:	215e      	movs	r1, #94	; 0x5e
 80036e6:	0018      	movs	r0, r3
 80036e8:	f001 fba8 	bl	8004e3c <VL53L1_WrWord>
					0x0051);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80036ec:	1dbb      	adds	r3, r7, #6
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	226e      	movs	r2, #110	; 0x6e
 80036f2:	2161      	movs	r1, #97	; 0x61
 80036f4:	0018      	movs	r0, r3
 80036f6:	f001 fba1 	bl	8004e3c <VL53L1_WrWord>
					0x006E);
			break;
 80036fa:	e0d0      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80036fc:	1dbb      	adds	r3, r7, #6
 80036fe:	881b      	ldrh	r3, [r3, #0]
 8003700:	22d6      	movs	r2, #214	; 0xd6
 8003702:	215e      	movs	r1, #94	; 0x5e
 8003704:	0018      	movs	r0, r3
 8003706:	f001 fb99 	bl	8004e3c <VL53L1_WrWord>
					0x00D6);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 800370a:	1dbb      	adds	r3, r7, #6
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	226e      	movs	r2, #110	; 0x6e
 8003710:	2161      	movs	r1, #97	; 0x61
 8003712:	0018      	movs	r0, r3
 8003714:	f001 fb92 	bl	8004e3c <VL53L1_WrWord>
					0x006E);
			break;
 8003718:	e0c1      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 800371a:	23d7      	movs	r3, #215	; 0xd7
 800371c:	005a      	lsls	r2, r3, #1
 800371e:	1dbb      	adds	r3, r7, #6
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	215e      	movs	r1, #94	; 0x5e
 8003724:	0018      	movs	r0, r3
 8003726:	f001 fb89 	bl	8004e3c <VL53L1_WrWord>
					0x1AE);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 800372a:	23f4      	movs	r3, #244	; 0xf4
 800372c:	005a      	lsls	r2, r3, #1
 800372e:	1dbb      	adds	r3, r7, #6
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	2161      	movs	r1, #97	; 0x61
 8003734:	0018      	movs	r0, r3
 8003736:	f001 fb81 	bl	8004e3c <VL53L1_WrWord>
					0x01E8);
			break;
 800373a:	e0b0      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 800373c:	4a5c      	ldr	r2, [pc, #368]	; (80038b0 <VL53L1X_SetTimingBudgetInMs+0x284>)
 800373e:	1dbb      	adds	r3, r7, #6
 8003740:	881b      	ldrh	r3, [r3, #0]
 8003742:	215e      	movs	r1, #94	; 0x5e
 8003744:	0018      	movs	r0, r3
 8003746:	f001 fb79 	bl	8004e3c <VL53L1_WrWord>
					0x02E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 800374a:	23e2      	movs	r3, #226	; 0xe2
 800374c:	009a      	lsls	r2, r3, #2
 800374e:	1dbb      	adds	r3, r7, #6
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	2161      	movs	r1, #97	; 0x61
 8003754:	0018      	movs	r0, r3
 8003756:	f001 fb71 	bl	8004e3c <VL53L1_WrWord>
					0x0388);
			break;
 800375a:	e0a0      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 800375c:	4a55      	ldr	r2, [pc, #340]	; (80038b4 <VL53L1X_SetTimingBudgetInMs+0x288>)
 800375e:	1dbb      	adds	r3, r7, #6
 8003760:	881b      	ldrh	r3, [r3, #0]
 8003762:	215e      	movs	r1, #94	; 0x5e
 8003764:	0018      	movs	r0, r3
 8003766:	f001 fb69 	bl	8004e3c <VL53L1_WrWord>
					0x03E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 800376a:	4a53      	ldr	r2, [pc, #332]	; (80038b8 <VL53L1X_SetTimingBudgetInMs+0x28c>)
 800376c:	1dbb      	adds	r3, r7, #6
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	2161      	movs	r1, #97	; 0x61
 8003772:	0018      	movs	r0, r3
 8003774:	f001 fb62 	bl	8004e3c <VL53L1_WrWord>
					0x0496);
			break;
 8003778:	e091      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 800377a:	4a50      	ldr	r2, [pc, #320]	; (80038bc <VL53L1X_SetTimingBudgetInMs+0x290>)
 800377c:	1dbb      	adds	r3, r7, #6
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	215e      	movs	r1, #94	; 0x5e
 8003782:	0018      	movs	r0, r3
 8003784:	f001 fb5a 	bl	8004e3c <VL53L1_WrWord>
					0x0591);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003788:	4a4d      	ldr	r2, [pc, #308]	; (80038c0 <VL53L1X_SetTimingBudgetInMs+0x294>)
 800378a:	1dbb      	adds	r3, r7, #6
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	2161      	movs	r1, #97	; 0x61
 8003790:	0018      	movs	r0, r3
 8003792:	f001 fb53 	bl	8004e3c <VL53L1_WrWord>
					0x05C1);
			break;
 8003796:	e082      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		default:
			status = 1;
 8003798:	230f      	movs	r3, #15
 800379a:	18fb      	adds	r3, r7, r3
 800379c:	2201      	movs	r2, #1
 800379e:	701a      	strb	r2, [r3, #0]
			break;
 80037a0:	e07d      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		}
	} else {
		switch (TimingBudgetInMs) {
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	22fa      	movs	r2, #250	; 0xfa
 80037a8:	0052      	lsls	r2, r2, #1
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d100      	bne.n	80037b0 <VL53L1X_SetTimingBudgetInMs+0x184>
 80037ae:	e062      	b.n	8003876 <VL53L1X_SetTimingBudgetInMs+0x24a>
 80037b0:	22fa      	movs	r2, #250	; 0xfa
 80037b2:	0052      	lsls	r2, r2, #1
 80037b4:	4293      	cmp	r3, r2
 80037b6:	dd00      	ble.n	80037ba <VL53L1X_SetTimingBudgetInMs+0x18e>
 80037b8:	e06c      	b.n	8003894 <VL53L1X_SetTimingBudgetInMs+0x268>
 80037ba:	2bc8      	cmp	r3, #200	; 0xc8
 80037bc:	d04b      	beq.n	8003856 <VL53L1X_SetTimingBudgetInMs+0x22a>
 80037be:	dd00      	ble.n	80037c2 <VL53L1X_SetTimingBudgetInMs+0x196>
 80037c0:	e068      	b.n	8003894 <VL53L1X_SetTimingBudgetInMs+0x268>
 80037c2:	2b64      	cmp	r3, #100	; 0x64
 80037c4:	d036      	beq.n	8003834 <VL53L1X_SetTimingBudgetInMs+0x208>
 80037c6:	dd00      	ble.n	80037ca <VL53L1X_SetTimingBudgetInMs+0x19e>
 80037c8:	e064      	b.n	8003894 <VL53L1X_SetTimingBudgetInMs+0x268>
 80037ca:	2b32      	cmp	r3, #50	; 0x32
 80037cc:	d023      	beq.n	8003816 <VL53L1X_SetTimingBudgetInMs+0x1ea>
 80037ce:	dc61      	bgt.n	8003894 <VL53L1X_SetTimingBudgetInMs+0x268>
 80037d0:	2b14      	cmp	r3, #20
 80037d2:	d002      	beq.n	80037da <VL53L1X_SetTimingBudgetInMs+0x1ae>
 80037d4:	2b21      	cmp	r3, #33	; 0x21
 80037d6:	d00f      	beq.n	80037f8 <VL53L1X_SetTimingBudgetInMs+0x1cc>
 80037d8:	e05c      	b.n	8003894 <VL53L1X_SetTimingBudgetInMs+0x268>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80037da:	1dbb      	adds	r3, r7, #6
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	221e      	movs	r2, #30
 80037e0:	215e      	movs	r1, #94	; 0x5e
 80037e2:	0018      	movs	r0, r3
 80037e4:	f001 fb2a 	bl	8004e3c <VL53L1_WrWord>
					0x001E);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80037e8:	1dbb      	adds	r3, r7, #6
 80037ea:	881b      	ldrh	r3, [r3, #0]
 80037ec:	2222      	movs	r2, #34	; 0x22
 80037ee:	2161      	movs	r1, #97	; 0x61
 80037f0:	0018      	movs	r0, r3
 80037f2:	f001 fb23 	bl	8004e3c <VL53L1_WrWord>
					0x0022);
			break;
 80037f6:	e052      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80037f8:	1dbb      	adds	r3, r7, #6
 80037fa:	881b      	ldrh	r3, [r3, #0]
 80037fc:	2260      	movs	r2, #96	; 0x60
 80037fe:	215e      	movs	r1, #94	; 0x5e
 8003800:	0018      	movs	r0, r3
 8003802:	f001 fb1b 	bl	8004e3c <VL53L1_WrWord>
					0x0060);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003806:	1dbb      	adds	r3, r7, #6
 8003808:	881b      	ldrh	r3, [r3, #0]
 800380a:	226e      	movs	r2, #110	; 0x6e
 800380c:	2161      	movs	r1, #97	; 0x61
 800380e:	0018      	movs	r0, r3
 8003810:	f001 fb14 	bl	8004e3c <VL53L1_WrWord>
					0x006E);
			break;
 8003814:	e043      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003816:	1dbb      	adds	r3, r7, #6
 8003818:	881b      	ldrh	r3, [r3, #0]
 800381a:	22ad      	movs	r2, #173	; 0xad
 800381c:	215e      	movs	r1, #94	; 0x5e
 800381e:	0018      	movs	r0, r3
 8003820:	f001 fb0c 	bl	8004e3c <VL53L1_WrWord>
					0x00AD);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003824:	1dbb      	adds	r3, r7, #6
 8003826:	881b      	ldrh	r3, [r3, #0]
 8003828:	22c6      	movs	r2, #198	; 0xc6
 800382a:	2161      	movs	r1, #97	; 0x61
 800382c:	0018      	movs	r0, r3
 800382e:	f001 fb05 	bl	8004e3c <VL53L1_WrWord>
					0x00C6);
			break;
 8003832:	e034      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003834:	23e6      	movs	r3, #230	; 0xe6
 8003836:	005a      	lsls	r2, r3, #1
 8003838:	1dbb      	adds	r3, r7, #6
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	215e      	movs	r1, #94	; 0x5e
 800383e:	0018      	movs	r0, r3
 8003840:	f001 fafc 	bl	8004e3c <VL53L1_WrWord>
					0x01CC);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003844:	23f5      	movs	r3, #245	; 0xf5
 8003846:	005a      	lsls	r2, r3, #1
 8003848:	1dbb      	adds	r3, r7, #6
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	2161      	movs	r1, #97	; 0x61
 800384e:	0018      	movs	r0, r3
 8003850:	f001 faf4 	bl	8004e3c <VL53L1_WrWord>
					0x01EA);
			break;
 8003854:	e023      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003856:	4a1b      	ldr	r2, [pc, #108]	; (80038c4 <VL53L1X_SetTimingBudgetInMs+0x298>)
 8003858:	1dbb      	adds	r3, r7, #6
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	215e      	movs	r1, #94	; 0x5e
 800385e:	0018      	movs	r0, r3
 8003860:	f001 faec 	bl	8004e3c <VL53L1_WrWord>
					0x02D9);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003864:	23be      	movs	r3, #190	; 0xbe
 8003866:	009a      	lsls	r2, r3, #2
 8003868:	1dbb      	adds	r3, r7, #6
 800386a:	881b      	ldrh	r3, [r3, #0]
 800386c:	2161      	movs	r1, #97	; 0x61
 800386e:	0018      	movs	r0, r3
 8003870:	f001 fae4 	bl	8004e3c <VL53L1_WrWord>
					0x02F8);
			break;
 8003874:	e013      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8003876:	4a14      	ldr	r2, [pc, #80]	; (80038c8 <VL53L1X_SetTimingBudgetInMs+0x29c>)
 8003878:	1dbb      	adds	r3, r7, #6
 800387a:	881b      	ldrh	r3, [r3, #0]
 800387c:	215e      	movs	r1, #94	; 0x5e
 800387e:	0018      	movs	r0, r3
 8003880:	f001 fadc 	bl	8004e3c <VL53L1_WrWord>
					0x048F);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8003884:	4a11      	ldr	r2, [pc, #68]	; (80038cc <VL53L1X_SetTimingBudgetInMs+0x2a0>)
 8003886:	1dbb      	adds	r3, r7, #6
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	2161      	movs	r1, #97	; 0x61
 800388c:	0018      	movs	r0, r3
 800388e:	f001 fad5 	bl	8004e3c <VL53L1_WrWord>
					0x04A4);
			break;
 8003892:	e004      	b.n	800389e <VL53L1X_SetTimingBudgetInMs+0x272>
		default:
			status = 1;
 8003894:	230f      	movs	r3, #15
 8003896:	18fb      	adds	r3, r7, r3
 8003898:	2201      	movs	r2, #1
 800389a:	701a      	strb	r2, [r3, #0]
			break;
 800389c:	46c0      	nop			; (mov r8, r8)
		}
	}
	return status;
 800389e:	230f      	movs	r3, #15
 80038a0:	18fb      	adds	r3, r7, r3
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	b25b      	sxtb	r3, r3
}
 80038a6:	0018      	movs	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	b004      	add	sp, #16
 80038ac:	bdb0      	pop	{r4, r5, r7, pc}
 80038ae:	46c0      	nop			; (mov r8, r8)
 80038b0:	000002e1 	.word	0x000002e1
 80038b4:	000003e1 	.word	0x000003e1
 80038b8:	00000496 	.word	0x00000496
 80038bc:	00000591 	.word	0x00000591
 80038c0:	000005c1 	.word	0x000005c1
 80038c4:	000002d9 	.word	0x000002d9
 80038c8:	0000048f 	.word	0x0000048f
 80038cc:	000004a4 	.word	0x000004a4

080038d0 <VL53L1X_GetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_GetTimingBudgetInMs(uint16_t dev, uint16_t *pTimingBudget)
{
 80038d0:	b5b0      	push	{r4, r5, r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	0002      	movs	r2, r0
 80038d8:	6039      	str	r1, [r7, #0]
 80038da:	1dbb      	adds	r3, r7, #6
 80038dc:	801a      	strh	r2, [r3, #0]
	uint16_t Temp;
	VL53L1X_ERROR status = 0;
 80038de:	240f      	movs	r4, #15
 80038e0:	193b      	adds	r3, r7, r4
 80038e2:	2200      	movs	r2, #0
 80038e4:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 80038e6:	250c      	movs	r5, #12
 80038e8:	197a      	adds	r2, r7, r5
 80038ea:	1dbb      	adds	r3, r7, #6
 80038ec:	881b      	ldrh	r3, [r3, #0]
 80038ee:	215e      	movs	r1, #94	; 0x5e
 80038f0:	0018      	movs	r0, r3
 80038f2:	f001 fb73 	bl	8004fdc <VL53L1_RdWord>
 80038f6:	0003      	movs	r3, r0
 80038f8:	0019      	movs	r1, r3
 80038fa:	193b      	adds	r3, r7, r4
 80038fc:	193a      	adds	r2, r7, r4
 80038fe:	7812      	ldrb	r2, [r2, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	701a      	strb	r2, [r3, #0]
	switch (Temp) {
 8003904:	197b      	adds	r3, r7, r5
 8003906:	881b      	ldrh	r3, [r3, #0]
 8003908:	4a37      	ldr	r2, [pc, #220]	; (80039e8 <VL53L1X_GetTimingBudgetInMs+0x118>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d100      	bne.n	8003910 <VL53L1X_GetTimingBudgetInMs+0x40>
 800390e:	e057      	b.n	80039c0 <VL53L1X_GetTimingBudgetInMs+0xf0>
 8003910:	4a35      	ldr	r2, [pc, #212]	; (80039e8 <VL53L1X_GetTimingBudgetInMs+0x118>)
 8003912:	4293      	cmp	r3, r2
 8003914:	dd00      	ble.n	8003918 <VL53L1X_GetTimingBudgetInMs+0x48>
 8003916:	e058      	b.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003918:	4a34      	ldr	r2, [pc, #208]	; (80039ec <VL53L1X_GetTimingBudgetInMs+0x11c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d100      	bne.n	8003920 <VL53L1X_GetTimingBudgetInMs+0x50>
 800391e:	e04f      	b.n	80039c0 <VL53L1X_GetTimingBudgetInMs+0xf0>
 8003920:	2292      	movs	r2, #146	; 0x92
 8003922:	00d2      	lsls	r2, r2, #3
 8003924:	4293      	cmp	r3, r2
 8003926:	db00      	blt.n	800392a <VL53L1X_GetTimingBudgetInMs+0x5a>
 8003928:	e04f      	b.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 800392a:	4a31      	ldr	r2, [pc, #196]	; (80039f0 <VL53L1X_GetTimingBudgetInMs+0x120>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d043      	beq.n	80039b8 <VL53L1X_GetTimingBudgetInMs+0xe8>
 8003930:	4a2f      	ldr	r2, [pc, #188]	; (80039f0 <VL53L1X_GetTimingBudgetInMs+0x120>)
 8003932:	4293      	cmp	r3, r2
 8003934:	dc49      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003936:	4a2f      	ldr	r2, [pc, #188]	; (80039f4 <VL53L1X_GetTimingBudgetInMs+0x124>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d039      	beq.n	80039b0 <VL53L1X_GetTimingBudgetInMs+0xe0>
 800393c:	4a2d      	ldr	r2, [pc, #180]	; (80039f4 <VL53L1X_GetTimingBudgetInMs+0x124>)
 800393e:	4293      	cmp	r3, r2
 8003940:	dc43      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003942:	4a2d      	ldr	r2, [pc, #180]	; (80039f8 <VL53L1X_GetTimingBudgetInMs+0x128>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d037      	beq.n	80039b8 <VL53L1X_GetTimingBudgetInMs+0xe8>
 8003948:	4a2b      	ldr	r2, [pc, #172]	; (80039f8 <VL53L1X_GetTimingBudgetInMs+0x128>)
 800394a:	4293      	cmp	r3, r2
 800394c:	dc3d      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 800394e:	22e6      	movs	r2, #230	; 0xe6
 8003950:	0052      	lsls	r2, r2, #1
 8003952:	4293      	cmp	r3, r2
 8003954:	d02c      	beq.n	80039b0 <VL53L1X_GetTimingBudgetInMs+0xe0>
 8003956:	22e6      	movs	r2, #230	; 0xe6
 8003958:	0052      	lsls	r2, r2, #1
 800395a:	4293      	cmp	r3, r2
 800395c:	dc35      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 800395e:	22d7      	movs	r2, #215	; 0xd7
 8003960:	0052      	lsls	r2, r2, #1
 8003962:	4293      	cmp	r3, r2
 8003964:	d020      	beq.n	80039a8 <VL53L1X_GetTimingBudgetInMs+0xd8>
 8003966:	22d7      	movs	r2, #215	; 0xd7
 8003968:	0052      	lsls	r2, r2, #1
 800396a:	4293      	cmp	r3, r2
 800396c:	dc2d      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 800396e:	2bd6      	cmp	r3, #214	; 0xd6
 8003970:	d016      	beq.n	80039a0 <VL53L1X_GetTimingBudgetInMs+0xd0>
 8003972:	dc2a      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003974:	2bad      	cmp	r3, #173	; 0xad
 8003976:	d017      	beq.n	80039a8 <VL53L1X_GetTimingBudgetInMs+0xd8>
 8003978:	dc27      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 800397a:	2b60      	cmp	r3, #96	; 0x60
 800397c:	d010      	beq.n	80039a0 <VL53L1X_GetTimingBudgetInMs+0xd0>
 800397e:	dc24      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003980:	2b51      	cmp	r3, #81	; 0x51
 8003982:	d009      	beq.n	8003998 <VL53L1X_GetTimingBudgetInMs+0xc8>
 8003984:	dc21      	bgt.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
 8003986:	2b1d      	cmp	r3, #29
 8003988:	d002      	beq.n	8003990 <VL53L1X_GetTimingBudgetInMs+0xc0>
 800398a:	2b1e      	cmp	r3, #30
 800398c:	d004      	beq.n	8003998 <VL53L1X_GetTimingBudgetInMs+0xc8>
 800398e:	e01c      	b.n	80039ca <VL53L1X_GetTimingBudgetInMs+0xfa>
		case 0x001D :
			*pTimingBudget = 15;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	220f      	movs	r2, #15
 8003994:	801a      	strh	r2, [r3, #0]
			break;
 8003996:	e01f      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x0051 :
		case 0x001E :
			*pTimingBudget = 20;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	2214      	movs	r2, #20
 800399c:	801a      	strh	r2, [r3, #0]
			break;
 800399e:	e01b      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x00D6 :
		case 0x0060 :
			*pTimingBudget = 33;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	2221      	movs	r2, #33	; 0x21
 80039a4:	801a      	strh	r2, [r3, #0]
			break;
 80039a6:	e017      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x1AE :
		case 0x00AD :
			*pTimingBudget = 50;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	2232      	movs	r2, #50	; 0x32
 80039ac:	801a      	strh	r2, [r3, #0]
			break;
 80039ae:	e013      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x02E1 :
		case 0x01CC :
			*pTimingBudget = 100;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2264      	movs	r2, #100	; 0x64
 80039b4:	801a      	strh	r2, [r3, #0]
			break;
 80039b6:	e00f      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x03E1 :
		case 0x02D9 :
			*pTimingBudget = 200;
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	22c8      	movs	r2, #200	; 0xc8
 80039bc:	801a      	strh	r2, [r3, #0]
			break;
 80039be:	e00b      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		case 0x0591 :
		case 0x048F :
			*pTimingBudget = 500;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	22fa      	movs	r2, #250	; 0xfa
 80039c4:	0052      	lsls	r2, r2, #1
 80039c6:	801a      	strh	r2, [r3, #0]
			break;
 80039c8:	e006      	b.n	80039d8 <VL53L1X_GetTimingBudgetInMs+0x108>
		default:
			status = 1;
 80039ca:	230f      	movs	r3, #15
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	2201      	movs	r2, #1
 80039d0:	701a      	strb	r2, [r3, #0]
			*pTimingBudget = 0;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	2200      	movs	r2, #0
 80039d6:	801a      	strh	r2, [r3, #0]
	}
	return status;
 80039d8:	230f      	movs	r3, #15
 80039da:	18fb      	adds	r3, r7, r3
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	b25b      	sxtb	r3, r3
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	b004      	add	sp, #16
 80039e6:	bdb0      	pop	{r4, r5, r7, pc}
 80039e8:	00000591 	.word	0x00000591
 80039ec:	0000048f 	.word	0x0000048f
 80039f0:	000003e1 	.word	0x000003e1
 80039f4:	000002e1 	.word	0x000002e1
 80039f8:	000002d9 	.word	0x000002d9

080039fc <VL53L1X_SetDistanceMode>:

VL53L1X_ERROR VL53L1X_SetDistanceMode(uint16_t dev, uint16_t DM)
{
 80039fc:	b5b0      	push	{r4, r5, r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	0002      	movs	r2, r0
 8003a04:	1dbb      	adds	r3, r7, #6
 8003a06:	801a      	strh	r2, [r3, #0]
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	1c0a      	adds	r2, r1, #0
 8003a0c:	801a      	strh	r2, [r3, #0]
	uint16_t TB;
	VL53L1X_ERROR status = 0;
 8003a0e:	240f      	movs	r4, #15
 8003a10:	193b      	adds	r3, r7, r4
 8003a12:	2200      	movs	r2, #0
 8003a14:	701a      	strb	r2, [r3, #0]

	status |= VL53L1X_GetTimingBudgetInMs(dev, &TB);
 8003a16:	230c      	movs	r3, #12
 8003a18:	18fa      	adds	r2, r7, r3
 8003a1a:	1dbb      	adds	r3, r7, #6
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	0011      	movs	r1, r2
 8003a20:	0018      	movs	r0, r3
 8003a22:	f7ff ff55 	bl	80038d0 <VL53L1X_GetTimingBudgetInMs>
 8003a26:	0003      	movs	r3, r0
 8003a28:	0019      	movs	r1, r3
 8003a2a:	193b      	adds	r3, r7, r4
 8003a2c:	193a      	adds	r2, r7, r4
 8003a2e:	7812      	ldrb	r2, [r2, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	701a      	strb	r2, [r3, #0]
	if (status != 0)
 8003a34:	193b      	adds	r3, r7, r4
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	b25b      	sxtb	r3, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <VL53L1X_SetDistanceMode+0x46>
		return 1;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e0a1      	b.n	8003b86 <VL53L1X_SetDistanceMode+0x18a>
	switch (DM) {
 8003a42:	1d3b      	adds	r3, r7, #4
 8003a44:	881b      	ldrh	r3, [r3, #0]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d002      	beq.n	8003a50 <VL53L1X_SetDistanceMode+0x54>
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d03e      	beq.n	8003acc <VL53L1X_SetDistanceMode+0xd0>
 8003a4e:	e07b      	b.n	8003b48 <VL53L1X_SetDistanceMode+0x14c>
	case 1:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x14);
 8003a50:	250f      	movs	r5, #15
 8003a52:	197c      	adds	r4, r7, r5
 8003a54:	1dbb      	adds	r3, r7, #6
 8003a56:	881b      	ldrh	r3, [r3, #0]
 8003a58:	2214      	movs	r2, #20
 8003a5a:	214b      	movs	r1, #75	; 0x4b
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f001 f9b1 	bl	8004dc4 <VL53L1_WrByte>
 8003a62:	0003      	movs	r3, r0
 8003a64:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x07);
 8003a66:	197c      	adds	r4, r7, r5
 8003a68:	1dbb      	adds	r3, r7, #6
 8003a6a:	881b      	ldrh	r3, [r3, #0]
 8003a6c:	2207      	movs	r2, #7
 8003a6e:	2160      	movs	r1, #96	; 0x60
 8003a70:	0018      	movs	r0, r3
 8003a72:	f001 f9a7 	bl	8004dc4 <VL53L1_WrByte>
 8003a76:	0003      	movs	r3, r0
 8003a78:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x05);
 8003a7a:	197c      	adds	r4, r7, r5
 8003a7c:	1dbb      	adds	r3, r7, #6
 8003a7e:	881b      	ldrh	r3, [r3, #0]
 8003a80:	2205      	movs	r2, #5
 8003a82:	2163      	movs	r1, #99	; 0x63
 8003a84:	0018      	movs	r0, r3
 8003a86:	f001 f99d 	bl	8004dc4 <VL53L1_WrByte>
 8003a8a:	0003      	movs	r3, r0
 8003a8c:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0x38);
 8003a8e:	197c      	adds	r4, r7, r5
 8003a90:	1dbb      	adds	r3, r7, #6
 8003a92:	881b      	ldrh	r3, [r3, #0]
 8003a94:	2238      	movs	r2, #56	; 0x38
 8003a96:	2169      	movs	r1, #105	; 0x69
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f001 f993 	bl	8004dc4 <VL53L1_WrByte>
 8003a9e:	0003      	movs	r3, r0
 8003aa0:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0705);
 8003aa2:	197c      	adds	r4, r7, r5
 8003aa4:	4a3a      	ldr	r2, [pc, #232]	; (8003b90 <VL53L1X_SetDistanceMode+0x194>)
 8003aa6:	1dbb      	adds	r3, r7, #6
 8003aa8:	881b      	ldrh	r3, [r3, #0]
 8003aaa:	2178      	movs	r1, #120	; 0x78
 8003aac:	0018      	movs	r0, r3
 8003aae:	f001 f9c5 	bl	8004e3c <VL53L1_WrWord>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0606);
 8003ab6:	197c      	adds	r4, r7, r5
 8003ab8:	4a36      	ldr	r2, [pc, #216]	; (8003b94 <VL53L1X_SetDistanceMode+0x198>)
 8003aba:	1dbb      	adds	r3, r7, #6
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	217a      	movs	r1, #122	; 0x7a
 8003ac0:	0018      	movs	r0, r3
 8003ac2:	f001 f9bb 	bl	8004e3c <VL53L1_WrWord>
 8003ac6:	0003      	movs	r3, r0
 8003ac8:	7023      	strb	r3, [r4, #0]
		break;
 8003aca:	e042      	b.n	8003b52 <VL53L1X_SetDistanceMode+0x156>
	case 2:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x0A);
 8003acc:	250f      	movs	r5, #15
 8003ace:	197c      	adds	r4, r7, r5
 8003ad0:	1dbb      	adds	r3, r7, #6
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	220a      	movs	r2, #10
 8003ad6:	214b      	movs	r1, #75	; 0x4b
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f001 f973 	bl	8004dc4 <VL53L1_WrByte>
 8003ade:	0003      	movs	r3, r0
 8003ae0:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x0F);
 8003ae2:	197c      	adds	r4, r7, r5
 8003ae4:	1dbb      	adds	r3, r7, #6
 8003ae6:	881b      	ldrh	r3, [r3, #0]
 8003ae8:	220f      	movs	r2, #15
 8003aea:	2160      	movs	r1, #96	; 0x60
 8003aec:	0018      	movs	r0, r3
 8003aee:	f001 f969 	bl	8004dc4 <VL53L1_WrByte>
 8003af2:	0003      	movs	r3, r0
 8003af4:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x0D);
 8003af6:	197c      	adds	r4, r7, r5
 8003af8:	1dbb      	adds	r3, r7, #6
 8003afa:	881b      	ldrh	r3, [r3, #0]
 8003afc:	220d      	movs	r2, #13
 8003afe:	2163      	movs	r1, #99	; 0x63
 8003b00:	0018      	movs	r0, r3
 8003b02:	f001 f95f 	bl	8004dc4 <VL53L1_WrByte>
 8003b06:	0003      	movs	r3, r0
 8003b08:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0xB8);
 8003b0a:	197c      	adds	r4, r7, r5
 8003b0c:	1dbb      	adds	r3, r7, #6
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	22b8      	movs	r2, #184	; 0xb8
 8003b12:	2169      	movs	r1, #105	; 0x69
 8003b14:	0018      	movs	r0, r3
 8003b16:	f001 f955 	bl	8004dc4 <VL53L1_WrByte>
 8003b1a:	0003      	movs	r3, r0
 8003b1c:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0F0D);
 8003b1e:	197c      	adds	r4, r7, r5
 8003b20:	4a1d      	ldr	r2, [pc, #116]	; (8003b98 <VL53L1X_SetDistanceMode+0x19c>)
 8003b22:	1dbb      	adds	r3, r7, #6
 8003b24:	881b      	ldrh	r3, [r3, #0]
 8003b26:	2178      	movs	r1, #120	; 0x78
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f001 f987 	bl	8004e3c <VL53L1_WrWord>
 8003b2e:	0003      	movs	r3, r0
 8003b30:	7023      	strb	r3, [r4, #0]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0E0E);
 8003b32:	197c      	adds	r4, r7, r5
 8003b34:	4a19      	ldr	r2, [pc, #100]	; (8003b9c <VL53L1X_SetDistanceMode+0x1a0>)
 8003b36:	1dbb      	adds	r3, r7, #6
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	217a      	movs	r1, #122	; 0x7a
 8003b3c:	0018      	movs	r0, r3
 8003b3e:	f001 f97d 	bl	8004e3c <VL53L1_WrWord>
 8003b42:	0003      	movs	r3, r0
 8003b44:	7023      	strb	r3, [r4, #0]
		break;
 8003b46:	e004      	b.n	8003b52 <VL53L1X_SetDistanceMode+0x156>
	default:
		status = 1;
 8003b48:	230f      	movs	r3, #15
 8003b4a:	18fb      	adds	r3, r7, r3
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]
		break;
 8003b50:	46c0      	nop			; (mov r8, r8)
	}

	if (status == 0)
 8003b52:	240f      	movs	r4, #15
 8003b54:	193b      	adds	r3, r7, r4
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	b25b      	sxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10f      	bne.n	8003b7e <VL53L1X_SetDistanceMode+0x182>
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8003b5e:	230c      	movs	r3, #12
 8003b60:	18fb      	adds	r3, r7, r3
 8003b62:	881a      	ldrh	r2, [r3, #0]
 8003b64:	1dbb      	adds	r3, r7, #6
 8003b66:	881b      	ldrh	r3, [r3, #0]
 8003b68:	0011      	movs	r1, r2
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7ff fd5e 	bl	800362c <VL53L1X_SetTimingBudgetInMs>
 8003b70:	0003      	movs	r3, r0
 8003b72:	0019      	movs	r1, r3
 8003b74:	193b      	adds	r3, r7, r4
 8003b76:	193a      	adds	r2, r7, r4
 8003b78:	7812      	ldrb	r2, [r2, #0]
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	701a      	strb	r2, [r3, #0]
	return status;
 8003b7e:	230f      	movs	r3, #15
 8003b80:	18fb      	adds	r3, r7, r3
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	b25b      	sxtb	r3, r3
}
 8003b86:	0018      	movs	r0, r3
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	b004      	add	sp, #16
 8003b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8003b8e:	46c0      	nop			; (mov r8, r8)
 8003b90:	00000705 	.word	0x00000705
 8003b94:	00000606 	.word	0x00000606
 8003b98:	00000f0d 	.word	0x00000f0d
 8003b9c:	00000e0e 	.word	0x00000e0e

08003ba0 <VL53L1X_GetDistanceMode>:

VL53L1X_ERROR VL53L1X_GetDistanceMode(uint16_t dev, uint16_t *DM)
{
 8003ba0:	b5b0      	push	{r4, r5, r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	0002      	movs	r2, r0
 8003ba8:	6039      	str	r1, [r7, #0]
 8003baa:	1dbb      	adds	r3, r7, #6
 8003bac:	801a      	strh	r2, [r3, #0]
	uint8_t TempDM, status=0;
 8003bae:	240f      	movs	r4, #15
 8003bb0:	193b      	adds	r3, r7, r4
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 8003bb6:	250e      	movs	r5, #14
 8003bb8:	197a      	adds	r2, r7, r5
 8003bba:	1dbb      	adds	r3, r7, #6
 8003bbc:	881b      	ldrh	r3, [r3, #0]
 8003bbe:	214b      	movs	r1, #75	; 0x4b
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f001 f9c5 	bl	8004f50 <VL53L1_RdByte>
 8003bc6:	0003      	movs	r3, r0
 8003bc8:	001a      	movs	r2, r3
 8003bca:	193b      	adds	r3, r7, r4
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	b25b      	sxtb	r3, r3
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	b25a      	sxtb	r2, r3
 8003bd4:	193b      	adds	r3, r7, r4
 8003bd6:	701a      	strb	r2, [r3, #0]
	if (TempDM == 0x14)
 8003bd8:	197b      	adds	r3, r7, r5
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b14      	cmp	r3, #20
 8003bde:	d102      	bne.n	8003be6 <VL53L1X_GetDistanceMode+0x46>
		*DM=1;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	2201      	movs	r2, #1
 8003be4:	801a      	strh	r2, [r3, #0]
	if(TempDM == 0x0A)
 8003be6:	230e      	movs	r3, #14
 8003be8:	18fb      	adds	r3, r7, r3
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b0a      	cmp	r3, #10
 8003bee:	d102      	bne.n	8003bf6 <VL53L1X_GetDistanceMode+0x56>
		*DM=2;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	2202      	movs	r2, #2
 8003bf4:	801a      	strh	r2, [r3, #0]
	return status;
 8003bf6:	230f      	movs	r3, #15
 8003bf8:	18fb      	adds	r3, r7, r3
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	b25b      	sxtb	r3, r3
}
 8003bfe:	0018      	movs	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	b004      	add	sp, #16
 8003c04:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003c08 <VL53L1X_SetInterMeasurementInMs>:

VL53L1X_ERROR VL53L1X_SetInterMeasurementInMs(uint16_t dev, uint32_t InterMeasMs)
{
 8003c08:	b5b0      	push	{r4, r5, r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	0002      	movs	r2, r0
 8003c10:	6039      	str	r1, [r7, #0]
 8003c12:	1dbb      	adds	r3, r7, #6
 8003c14:	801a      	strh	r2, [r3, #0]
	uint16_t ClockPLL;
	VL53L1X_ERROR status = 0;
 8003c16:	240f      	movs	r4, #15
 8003c18:	193b      	adds	r3, r7, r4
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8003c1e:	250c      	movs	r5, #12
 8003c20:	197a      	adds	r2, r7, r5
 8003c22:	1dbb      	adds	r3, r7, #6
 8003c24:	881b      	ldrh	r3, [r3, #0]
 8003c26:	21de      	movs	r1, #222	; 0xde
 8003c28:	0018      	movs	r0, r3
 8003c2a:	f001 f9d7 	bl	8004fdc <VL53L1_RdWord>
 8003c2e:	0003      	movs	r3, r0
 8003c30:	0019      	movs	r1, r3
 8003c32:	193b      	adds	r3, r7, r4
 8003c34:	193a      	adds	r2, r7, r4
 8003c36:	7812      	ldrb	r2, [r2, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	701a      	strb	r2, [r3, #0]
	ClockPLL = ClockPLL&0x3FF;
 8003c3c:	197b      	adds	r3, r7, r5
 8003c3e:	881b      	ldrh	r3, [r3, #0]
 8003c40:	059b      	lsls	r3, r3, #22
 8003c42:	0d9b      	lsrs	r3, r3, #22
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	197b      	adds	r3, r7, r5
 8003c48:	801a      	strh	r2, [r3, #0]
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 8003c4a:	197b      	adds	r3, r7, r5
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	001a      	movs	r2, r3
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	4353      	muls	r3, r2
 8003c54:	0018      	movs	r0, r3
 8003c56:	f7ff fa5b 	bl	8003110 <__aeabi_ui2d>
 8003c5a:	4a0c      	ldr	r2, [pc, #48]	; (8003c8c <VL53L1X_SetInterMeasurementInMs+0x84>)
 8003c5c:	4b0c      	ldr	r3, [pc, #48]	; (8003c90 <VL53L1X_SetInterMeasurementInMs+0x88>)
 8003c5e:	f7fe fbd5 	bl	800240c <__aeabi_dmul>
 8003c62:	0002      	movs	r2, r0
 8003c64:	000b      	movs	r3, r1
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
 8003c66:	0010      	movs	r0, r2
 8003c68:	0019      	movs	r1, r3
 8003c6a:	f7fc fcbd 	bl	80005e8 <__aeabi_d2uiz>
 8003c6e:	0002      	movs	r2, r0
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	216c      	movs	r1, #108	; 0x6c
 8003c76:	0018      	movs	r0, r3
 8003c78:	f001 f924 	bl	8004ec4 <VL53L1_WrDWord>
	return status;
 8003c7c:	193b      	adds	r3, r7, r4
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	b25b      	sxtb	r3, r3

}
 8003c82:	0018      	movs	r0, r3
 8003c84:	46bd      	mov	sp, r7
 8003c86:	b004      	add	sp, #16
 8003c88:	bdb0      	pop	{r4, r5, r7, pc}
 8003c8a:	46c0      	nop			; (mov r8, r8)
 8003c8c:	33333333 	.word	0x33333333
 8003c90:	3ff13333 	.word	0x3ff13333

08003c94 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8003c94:	b5b0      	push	{r4, r5, r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	0002      	movs	r2, r0
 8003c9c:	6039      	str	r1, [r7, #0]
 8003c9e:	1dbb      	adds	r3, r7, #6
 8003ca0:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003ca2:	240f      	movs	r4, #15
 8003ca4:	193b      	adds	r3, r7, r4
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
	uint8_t tmp = 0;
 8003caa:	250e      	movs	r5, #14
 8003cac:	197b      	adds	r3, r7, r5
 8003cae:	2200      	movs	r2, #0
 8003cb0:	701a      	strb	r2, [r3, #0]

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8003cb2:	197a      	adds	r2, r7, r5
 8003cb4:	1dbb      	adds	r3, r7, #6
 8003cb6:	881b      	ldrh	r3, [r3, #0]
 8003cb8:	21e5      	movs	r1, #229	; 0xe5
 8003cba:	0018      	movs	r0, r3
 8003cbc:	f001 f948 	bl	8004f50 <VL53L1_RdByte>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	0019      	movs	r1, r3
 8003cc4:	193b      	adds	r3, r7, r4
 8003cc6:	193a      	adds	r2, r7, r4
 8003cc8:	7812      	ldrb	r2, [r2, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	701a      	strb	r2, [r3, #0]
	*state = tmp;
 8003cce:	197b      	adds	r3, r7, r5
 8003cd0:	781a      	ldrb	r2, [r3, #0]
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	701a      	strb	r2, [r3, #0]
	return status;
 8003cd6:	193b      	adds	r3, r7, r4
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	b25b      	sxtb	r3, r3
}
 8003cdc:	0018      	movs	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b004      	add	sp, #16
 8003ce2:	bdb0      	pop	{r4, r5, r7, pc}

08003ce4 <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 8003ce4:	b5b0      	push	{r4, r5, r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	0002      	movs	r2, r0
 8003cec:	6039      	str	r1, [r7, #0]
 8003cee:	1dbb      	adds	r3, r7, #6
 8003cf0:	801a      	strh	r2, [r3, #0]
	VL53L1X_ERROR status = 0;
 8003cf2:	240f      	movs	r4, #15
 8003cf4:	193b      	adds	r3, r7, r4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	701a      	strb	r2, [r3, #0]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 8003cfa:	250c      	movs	r5, #12
 8003cfc:	197a      	adds	r2, r7, r5
 8003cfe:	1dbb      	adds	r3, r7, #6
 8003d00:	881b      	ldrh	r3, [r3, #0]
 8003d02:	2196      	movs	r1, #150	; 0x96
 8003d04:	0018      	movs	r0, r3
 8003d06:	f001 f969 	bl	8004fdc <VL53L1_RdWord>
 8003d0a:	0003      	movs	r3, r0
 8003d0c:	0019      	movs	r1, r3
 8003d0e:	0020      	movs	r0, r4
 8003d10:	183b      	adds	r3, r7, r0
 8003d12:	183a      	adds	r2, r7, r0
 8003d14:	7812      	ldrb	r2, [r2, #0]
 8003d16:	430a      	orrs	r2, r1
 8003d18:	701a      	strb	r2, [r3, #0]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8003d1a:	197b      	adds	r3, r7, r5
 8003d1c:	881a      	ldrh	r2, [r3, #0]
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	801a      	strh	r2, [r3, #0]
	return status;
 8003d22:	183b      	adds	r3, r7, r0
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b25b      	sxtb	r3, r3
}
 8003d28:	0018      	movs	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b004      	add	sp, #16
 8003d2e:	bdb0      	pop	{r4, r5, r7, pc}

08003d30 <IR_Init>:
#define dev 0x52  // address of IR distance sensor



void IR_Init()
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
	uint8_t sensorState=0;
 8003d36:	1dfb      	adds	r3, r7, #7
 8003d38:	2200      	movs	r2, #0
 8003d3a:	701a      	strb	r2, [r3, #0]
	 while(sensorState==0){
 8003d3c:	e007      	b.n	8003d4e <IR_Init+0x1e>
			VL53L1X_BootState(dev, &sensorState);
 8003d3e:	1dfb      	adds	r3, r7, #7
 8003d40:	0019      	movs	r1, r3
 8003d42:	2052      	movs	r0, #82	; 0x52
 8003d44:	f7ff ffa6 	bl	8003c94 <VL53L1X_BootState>
		HAL_Delay(2);
 8003d48:	2002      	movs	r0, #2
 8003d4a:	f001 fa33 	bl	80051b4 <HAL_Delay>
	 while(sensorState==0){
 8003d4e:	1dfb      	adds	r3, r7, #7
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0f3      	beq.n	8003d3e <IR_Init+0xe>
	  }


	  /* This function must to be called to initialize the sensor with the default setting  */
	  VL53L1X_SensorInit(dev);
 8003d56:	2052      	movs	r0, #82	; 0x52
 8003d58:	f7ff fafa 	bl	8003350 <VL53L1X_SensorInit>
	  /* Optional functions to be used to change the main ranging parameters according the application requirements to get the best ranging performances */
	  VL53L1X_SetDistanceMode(dev, 1); /* 1=short, 2=long */
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	2052      	movs	r0, #82	; 0x52
 8003d60:	f7ff fe4c 	bl	80039fc <VL53L1X_SetDistanceMode>
	  VL53L1X_SetTimingBudgetInMs(dev, 50); /* in ms possible values [20, 50, 100, 200, 500] */
 8003d64:	2132      	movs	r1, #50	; 0x32
 8003d66:	2052      	movs	r0, #82	; 0x52
 8003d68:	f7ff fc60 	bl	800362c <VL53L1X_SetTimingBudgetInMs>
	  VL53L1X_SetInterMeasurementInMs(dev, 100); /* in ms, IM must be > = TB */
 8003d6c:	2164      	movs	r1, #100	; 0x64
 8003d6e:	2052      	movs	r0, #82	; 0x52
 8003d70:	f7ff ff4a 	bl	8003c08 <VL53L1X_SetInterMeasurementInMs>
	//  status = VL53L1X_SetOffset(dev,20); /* offset compensation in mm */
	//  status = VL53L1X_SetROI(dev, 16, 16); /* minimum ROI 4,4 */
	//	status = VL53L1X_CalibrateOffset(dev, 140, &offset); /* may take few second to perform the offset cal*/
	//	status = VL53L1X_CalibrateXtalk(dev, 1000, &xtalk); /* may take few second to perform the xtalk cal */
}
 8003d74:	46c0      	nop			; (mov r8, r8)
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <IR_Get_Distance>:


uint16_t IR_Get_Distance()
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
	uint8_t sensorState=0;
 8003d82:	1dfb      	adds	r3, r7, #7
 8003d84:	2200      	movs	r2, #0
 8003d86:	701a      	strb	r2, [r3, #0]
//	if(VL53L1X_BootState(dev, &sensorState)==0)
//	{
//		return 1;
//	}

	VL53L1X_StartRanging(dev);
 8003d88:	2052      	movs	r0, #82	; 0x52
 8003d8a:	f7ff fbcb 	bl	8003524 <VL53L1X_StartRanging>

	while (dataReady == 0){
 8003d8e:	e007      	b.n	8003da0 <IR_Get_Distance+0x24>
			  VL53L1X_CheckForDataReady(dev, &dataReady);
 8003d90:	1cfb      	adds	r3, r7, #3
 8003d92:	0019      	movs	r1, r3
 8003d94:	2052      	movs	r0, #82	; 0x52
 8003d96:	f7ff fc03 	bl	80035a0 <VL53L1X_CheckForDataReady>
			  HAL_Delay(2);
 8003d9a:	2002      	movs	r0, #2
 8003d9c:	f001 fa0a 	bl	80051b4 <HAL_Delay>
	while (dataReady == 0){
 8003da0:	1cfb      	adds	r3, r7, #3
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d0f3      	beq.n	8003d90 <IR_Get_Distance+0x14>
		  }
		  dataReady = 0;
 8003da8:	1cfb      	adds	r3, r7, #3
 8003daa:	2200      	movs	r2, #0
 8003dac:	701a      	strb	r2, [r3, #0]
		  VL53L1X_GetDistance(dev, &Distance);
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	0019      	movs	r1, r3
 8003db2:	2052      	movs	r0, #82	; 0x52
 8003db4:	f7ff ff96 	bl	8003ce4 <VL53L1X_GetDistance>

		  VL53L1X_ClearInterrupt(dev); /* clear interrupt has to be called to enable next interrupt*/
 8003db8:	2052      	movs	r0, #82	; 0x52
 8003dba:	f7ff fb61 	bl	8003480 <VL53L1X_ClearInterrupt>
		  VL53L1X_StopRanging(dev);
 8003dbe:	2052      	movs	r0, #82	; 0x52
 8003dc0:	f7ff fbcf 	bl	8003562 <VL53L1X_StopRanging>
		  return Distance;
 8003dc4:	1d3b      	adds	r3, r7, #4
 8003dc6:	881b      	ldrh	r3, [r3, #0]
}
 8003dc8:	0018      	movs	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	b002      	add	sp, #8
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003dd0:	b590      	push	{r4, r7, lr}
 8003dd2:	b089      	sub	sp, #36	; 0x24
 8003dd4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dd6:	240c      	movs	r4, #12
 8003dd8:	193b      	adds	r3, r7, r4
 8003dda:	0018      	movs	r0, r3
 8003ddc:	2314      	movs	r3, #20
 8003dde:	001a      	movs	r2, r3
 8003de0:	2100      	movs	r1, #0
 8003de2:	f005 fbb8 	bl	8009556 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de6:	4b2a      	ldr	r3, [pc, #168]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dea:	4b29      	ldr	r3, [pc, #164]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003dec:	2104      	movs	r1, #4
 8003dee:	430a      	orrs	r2, r1
 8003df0:	62da      	str	r2, [r3, #44]	; 0x2c
 8003df2:	4b27      	ldr	r3, [pc, #156]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	2204      	movs	r2, #4
 8003df8:	4013      	ands	r3, r2
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003dfe:	4b24      	ldr	r3, [pc, #144]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e02:	4b23      	ldr	r3, [pc, #140]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e04:	2180      	movs	r1, #128	; 0x80
 8003e06:	430a      	orrs	r2, r1
 8003e08:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e0a:	4b21      	ldr	r3, [pc, #132]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	2280      	movs	r2, #128	; 0x80
 8003e10:	4013      	ands	r3, r2
 8003e12:	607b      	str	r3, [r7, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e16:	4b1e      	ldr	r3, [pc, #120]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1a:	4b1d      	ldr	r3, [pc, #116]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	62da      	str	r2, [r3, #44]	; 0x2c
 8003e22:	4b1b      	ldr	r3, [pc, #108]	; (8003e90 <MX_GPIO_Init+0xc0>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e26:	2201      	movs	r2, #1
 8003e28:	4013      	ands	r3, r2
 8003e2a:	603b      	str	r3, [r7, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003e2e:	23a0      	movs	r3, #160	; 0xa0
 8003e30:	05db      	lsls	r3, r3, #23
 8003e32:	2200      	movs	r2, #0
 8003e34:	2120      	movs	r1, #32
 8003e36:	0018      	movs	r0, r3
 8003e38:	f001 fcc4 	bl	80057c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003e3c:	193b      	adds	r3, r7, r4
 8003e3e:	2280      	movs	r2, #128	; 0x80
 8003e40:	0192      	lsls	r2, r2, #6
 8003e42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003e44:	193b      	adds	r3, r7, r4
 8003e46:	2284      	movs	r2, #132	; 0x84
 8003e48:	0392      	lsls	r2, r2, #14
 8003e4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	2200      	movs	r2, #0
 8003e50:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003e52:	193b      	adds	r3, r7, r4
 8003e54:	4a0f      	ldr	r2, [pc, #60]	; (8003e94 <MX_GPIO_Init+0xc4>)
 8003e56:	0019      	movs	r1, r3
 8003e58:	0010      	movs	r0, r2
 8003e5a:	f001 fb35 	bl	80054c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003e5e:	0021      	movs	r1, r4
 8003e60:	187b      	adds	r3, r7, r1
 8003e62:	2220      	movs	r2, #32
 8003e64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e66:	187b      	adds	r3, r7, r1
 8003e68:	2201      	movs	r2, #1
 8003e6a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6c:	187b      	adds	r3, r7, r1
 8003e6e:	2200      	movs	r2, #0
 8003e70:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e72:	187b      	adds	r3, r7, r1
 8003e74:	2200      	movs	r2, #0
 8003e76:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003e78:	187a      	adds	r2, r7, r1
 8003e7a:	23a0      	movs	r3, #160	; 0xa0
 8003e7c:	05db      	lsls	r3, r3, #23
 8003e7e:	0011      	movs	r1, r2
 8003e80:	0018      	movs	r0, r3
 8003e82:	f001 fb21 	bl	80054c8 <HAL_GPIO_Init>

}
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	b009      	add	sp, #36	; 0x24
 8003e8c:	bd90      	pop	{r4, r7, pc}
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	40021000 	.word	0x40021000
 8003e94:	50000800 	.word	0x50000800

08003e98 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003e9e:	4a1c      	ldr	r2, [pc, #112]	; (8003f10 <MX_I2C1_Init+0x78>)
 8003ea0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8003ea2:	4b1a      	ldr	r3, [pc, #104]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ea4:	4a1b      	ldr	r2, [pc, #108]	; (8003f14 <MX_I2C1_Init+0x7c>)
 8003ea6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003ea8:	4b18      	ldr	r3, [pc, #96]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eae:	4b17      	ldr	r3, [pc, #92]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003eb4:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003eba:	4b14      	ldr	r3, [pc, #80]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003ec0:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ec6:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ecc:	4b0f      	ldr	r3, [pc, #60]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ed2:	4b0e      	ldr	r3, [pc, #56]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f001 fc93 	bl	8005800 <HAL_I2C_Init>
 8003eda:	1e03      	subs	r3, r0, #0
 8003edc:	d001      	beq.n	8003ee2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003ede:	f000 fc2d 	bl	800473c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ee2:	4b0a      	ldr	r3, [pc, #40]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	0018      	movs	r0, r3
 8003ee8:	f002 f928 	bl	800613c <HAL_I2CEx_ConfigAnalogFilter>
 8003eec:	1e03      	subs	r3, r0, #0
 8003eee:	d001      	beq.n	8003ef4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003ef0:	f000 fc24 	bl	800473c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <MX_I2C1_Init+0x74>)
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f002 f96b 	bl	80061d4 <HAL_I2CEx_ConfigDigitalFilter>
 8003efe:	1e03      	subs	r3, r0, #0
 8003f00:	d001      	beq.n	8003f06 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003f02:	f000 fc1b 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	20000200 	.word	0x20000200
 8003f10:	40005400 	.word	0x40005400
 8003f14:	00707cbb 	.word	0x00707cbb

08003f18 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003f18:	b590      	push	{r4, r7, lr}
 8003f1a:	b089      	sub	sp, #36	; 0x24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f20:	240c      	movs	r4, #12
 8003f22:	193b      	adds	r3, r7, r4
 8003f24:	0018      	movs	r0, r3
 8003f26:	2314      	movs	r3, #20
 8003f28:	001a      	movs	r2, r3
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	f005 fb13 	bl	8009556 <memset>
  if(i2cHandle->Instance==I2C1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a18      	ldr	r2, [pc, #96]	; (8003f98 <HAL_I2C_MspInit+0x80>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d12a      	bne.n	8003f90 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f3a:	4b18      	ldr	r3, [pc, #96]	; (8003f9c <HAL_I2C_MspInit+0x84>)
 8003f3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f3e:	4b17      	ldr	r3, [pc, #92]	; (8003f9c <HAL_I2C_MspInit+0x84>)
 8003f40:	2101      	movs	r1, #1
 8003f42:	430a      	orrs	r2, r1
 8003f44:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <HAL_I2C_MspInit+0x84>)
 8003f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	60bb      	str	r3, [r7, #8]
 8003f50:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003f52:	193b      	adds	r3, r7, r4
 8003f54:	22c0      	movs	r2, #192	; 0xc0
 8003f56:	00d2      	lsls	r2, r2, #3
 8003f58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f5a:	0021      	movs	r1, r4
 8003f5c:	187b      	adds	r3, r7, r1
 8003f5e:	2212      	movs	r2, #18
 8003f60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f62:	187b      	adds	r3, r7, r1
 8003f64:	2201      	movs	r2, #1
 8003f66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f68:	187b      	adds	r3, r7, r1
 8003f6a:	2203      	movs	r2, #3
 8003f6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003f6e:	187b      	adds	r3, r7, r1
 8003f70:	2206      	movs	r2, #6
 8003f72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f74:	187a      	adds	r2, r7, r1
 8003f76:	23a0      	movs	r3, #160	; 0xa0
 8003f78:	05db      	lsls	r3, r3, #23
 8003f7a:	0011      	movs	r1, r2
 8003f7c:	0018      	movs	r0, r3
 8003f7e:	f001 faa3 	bl	80054c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <HAL_I2C_MspInit+0x84>)
 8003f84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f86:	4b05      	ldr	r3, [pc, #20]	; (8003f9c <HAL_I2C_MspInit+0x84>)
 8003f88:	2180      	movs	r1, #128	; 0x80
 8003f8a:	0389      	lsls	r1, r1, #14
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003f90:	46c0      	nop			; (mov r8, r8)
 8003f92:	46bd      	mov	sp, r7
 8003f94:	b009      	add	sp, #36	; 0x24
 8003f96:	bd90      	pop	{r4, r7, pc}
 8003f98:	40005400 	.word	0x40005400
 8003f9c:	40021000 	.word	0x40021000

08003fa0 <lcd_init>:
#include "i2c.h"



void lcd_init(struct lcd_disp * lcd)
{
 8003fa0:	b590      	push	{r4, r7, lr}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8003fa8:	210f      	movs	r1, #15
 8003faa:	187b      	adds	r3, r7, r1
 8003fac:	2200      	movs	r2, #0
 8003fae:	701a      	strb	r2, [r3, #0]
	/* set backlight */
	if(lcd->bl)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2223      	movs	r2, #35	; 0x23
 8003fb4:	5c9b      	ldrb	r3, [r3, r2]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d002      	beq.n	8003fc0 <lcd_init+0x20>
	{
		xpin = BL_PIN;
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	2208      	movs	r2, #8
 8003fbe:	701a      	strb	r2, [r3, #0]
	}

	/* init sequence */
	HAL_Delay(40);
 8003fc0:	2028      	movs	r0, #40	; 0x28
 8003fc2:	f001 f8f7 	bl	80051b4 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	7818      	ldrb	r0, [r3, #0]
 8003fca:	240f      	movs	r4, #15
 8003fcc:	193b      	adds	r3, r7, r4
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	001a      	movs	r2, r3
 8003fd2:	2130      	movs	r1, #48	; 0x30
 8003fd4:	f000 f82e 	bl	8004034 <lcd_write>
	HAL_Delay(5);
 8003fd8:	2005      	movs	r0, #5
 8003fda:	f001 f8eb 	bl	80051b4 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	7818      	ldrb	r0, [r3, #0]
 8003fe2:	193b      	adds	r3, r7, r4
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	001a      	movs	r2, r3
 8003fe8:	2130      	movs	r1, #48	; 0x30
 8003fea:	f000 f823 	bl	8004034 <lcd_write>
	HAL_Delay(1);
 8003fee:	2001      	movs	r0, #1
 8003ff0:	f001 f8e0 	bl	80051b4 <HAL_Delay>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	7818      	ldrb	r0, [r3, #0]
 8003ff8:	193b      	adds	r3, r7, r4
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	001a      	movs	r2, r3
 8003ffe:	2130      	movs	r1, #48	; 0x30
 8004000:	f000 f818 	bl	8004034 <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	7818      	ldrb	r0, [r3, #0]
 8004008:	193b      	adds	r3, r7, r4
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	001a      	movs	r2, r3
 800400e:	2102      	movs	r1, #2
 8004010:	f000 f810 	bl	8004034 <lcd_write>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	7818      	ldrb	r0, [r3, #0]
 8004018:	193b      	adds	r3, r7, r4
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	001a      	movs	r2, r3
 800401e:	210c      	movs	r1, #12
 8004020:	f000 f808 	bl	8004034 <lcd_write>

	/* clear */
	lcd_clear(lcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	0018      	movs	r0, r3
 8004028:	f000 f8ce 	bl	80041c8 <lcd_clear>

}
 800402c:	46c0      	nop			; (mov r8, r8)
 800402e:	46bd      	mov	sp, r7
 8004030:	b005      	add	sp, #20
 8004032:	bd90      	pop	{r4, r7, pc}

08004034 <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin)
{
 8004034:	b590      	push	{r4, r7, lr}
 8004036:	b087      	sub	sp, #28
 8004038:	af02      	add	r7, sp, #8
 800403a:	0004      	movs	r4, r0
 800403c:	0008      	movs	r0, r1
 800403e:	0011      	movs	r1, r2
 8004040:	1dfb      	adds	r3, r7, #7
 8004042:	1c22      	adds	r2, r4, #0
 8004044:	701a      	strb	r2, [r3, #0]
 8004046:	1dbb      	adds	r3, r7, #6
 8004048:	1c02      	adds	r2, r0, #0
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	1d7b      	adds	r3, r7, #5
 800404e:	1c0a      	adds	r2, r1, #0
 8004050:	701a      	strb	r2, [r3, #0]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 8004052:	1dbb      	adds	r3, r7, #6
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	220f      	movs	r2, #15
 8004058:	4393      	bics	r3, r2
 800405a:	b2da      	uxtb	r2, r3
 800405c:	1d7b      	adds	r3, r7, #5
 800405e:	781b      	ldrb	r3, [r3, #0]
 8004060:	4313      	orrs	r3, r2
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2204      	movs	r2, #4
 8004066:	4313      	orrs	r3, r2
 8004068:	b2da      	uxtb	r2, r3
 800406a:	210c      	movs	r1, #12
 800406c:	187b      	adds	r3, r7, r1
 800406e:	701a      	strb	r2, [r3, #0]
	tx_data[1] = (data & 0xF0) | xpin;
 8004070:	1dbb      	adds	r3, r7, #6
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	b25b      	sxtb	r3, r3
 8004076:	220f      	movs	r2, #15
 8004078:	4393      	bics	r3, r2
 800407a:	b25a      	sxtb	r2, r3
 800407c:	1d7b      	adds	r3, r7, #5
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	b25b      	sxtb	r3, r3
 8004082:	4313      	orrs	r3, r2
 8004084:	b25b      	sxtb	r3, r3
 8004086:	b2da      	uxtb	r2, r3
 8004088:	187b      	adds	r3, r7, r1
 800408a:	705a      	strb	r2, [r3, #1]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 800408c:	1dbb      	adds	r3, r7, #6
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	b2da      	uxtb	r2, r3
 8004094:	1d7b      	adds	r3, r7, #5
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	4313      	orrs	r3, r2
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2204      	movs	r2, #4
 800409e:	4313      	orrs	r3, r2
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	187b      	adds	r3, r7, r1
 80040a4:	709a      	strb	r2, [r3, #2]
	tx_data[3] = (data << 4) | xpin;
 80040a6:	1dbb      	adds	r3, r7, #6
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	b25a      	sxtb	r2, r3
 80040ae:	1d7b      	adds	r3, r7, #5
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	b25b      	sxtb	r3, r3
 80040b4:	4313      	orrs	r3, r2
 80040b6:	b25b      	sxtb	r3, r3
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	0008      	movs	r0, r1
 80040bc:	187b      	adds	r3, r7, r1
 80040be:	70da      	strb	r2, [r3, #3]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 80040c0:	1dfb      	adds	r3, r7, #7
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	b299      	uxth	r1, r3
 80040c6:	183a      	adds	r2, r7, r0
 80040c8:	4806      	ldr	r0, [pc, #24]	; (80040e4 <lcd_write+0xb0>)
 80040ca:	2364      	movs	r3, #100	; 0x64
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	2304      	movs	r3, #4
 80040d0:	f001 fc2c 	bl	800592c <HAL_I2C_Master_Transmit>

	HAL_Delay(5);
 80040d4:	2005      	movs	r0, #5
 80040d6:	f001 f86d 	bl	80051b4 <HAL_Delay>
}
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	46bd      	mov	sp, r7
 80040de:	b005      	add	sp, #20
 80040e0:	bd90      	pop	{r4, r7, pc}
 80040e2:	46c0      	nop			; (mov r8, r8)
 80040e4:	20000200 	.word	0x20000200

080040e8 <lcd_display>:

void lcd_display(struct lcd_disp * lcd)
{
 80040e8:	b590      	push	{r4, r7, lr}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 80040f0:	210f      	movs	r1, #15
 80040f2:	187b      	adds	r3, r7, r1
 80040f4:	2200      	movs	r2, #0
 80040f6:	701a      	strb	r2, [r3, #0]
 80040f8:	230e      	movs	r3, #14
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]

	/* set backlight */
	if(lcd->bl)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2223      	movs	r2, #35	; 0x23
 8004104:	5c9b      	ldrb	r3, [r3, r2]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d002      	beq.n	8004110 <lcd_display+0x28>
	{
		xpin = BL_PIN;
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2208      	movs	r2, #8
 800410e:	701a      	strb	r2, [r3, #0]
	}

	lcd_clear(lcd);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	0018      	movs	r0, r3
 8004114:	f000 f858 	bl	80041c8 <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	7818      	ldrb	r0, [r3, #0]
 800411c:	230f      	movs	r3, #15
 800411e:	18fb      	adds	r3, r7, r3
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	001a      	movs	r2, r3
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	f7ff ff85 	bl	8004034 <lcd_write>
	while(lcd->f_line[i])
 800412a:	e015      	b.n	8004158 <lcd_display+0x70>
	{
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	7818      	ldrb	r0, [r3, #0]
 8004130:	240e      	movs	r4, #14
 8004132:	193b      	adds	r3, r7, r4
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	18d3      	adds	r3, r2, r3
 800413a:	7859      	ldrb	r1, [r3, #1]
 800413c:	230f      	movs	r3, #15
 800413e:	18fb      	adds	r3, r7, r3
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	2201      	movs	r2, #1
 8004144:	4313      	orrs	r3, r2
 8004146:	b2db      	uxtb	r3, r3
 8004148:	001a      	movs	r2, r3
 800414a:	f7ff ff73 	bl	8004034 <lcd_write>
		i++;
 800414e:	193b      	adds	r3, r7, r4
 8004150:	781a      	ldrb	r2, [r3, #0]
 8004152:	193b      	adds	r3, r7, r4
 8004154:	3201      	adds	r2, #1
 8004156:	701a      	strb	r2, [r3, #0]
	while(lcd->f_line[i])
 8004158:	210e      	movs	r1, #14
 800415a:	187b      	adds	r3, r7, r1
 800415c:	781b      	ldrb	r3, [r3, #0]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	18d3      	adds	r3, r2, r3
 8004162:	785b      	ldrb	r3, [r3, #1]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e1      	bne.n	800412c <lcd_display+0x44>
	}

	/* send second line data */
	i = 0;
 8004168:	187b      	adds	r3, r7, r1
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	7818      	ldrb	r0, [r3, #0]
 8004172:	230f      	movs	r3, #15
 8004174:	18fb      	adds	r3, r7, r3
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	001a      	movs	r2, r3
 800417a:	21c0      	movs	r1, #192	; 0xc0
 800417c:	f7ff ff5a 	bl	8004034 <lcd_write>
	while(lcd->s_line[i])
 8004180:	e015      	b.n	80041ae <lcd_display+0xc6>
	{
		lcd_write(lcd->addr, lcd->s_line[i], (xpin | RS_PIN));
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	7818      	ldrb	r0, [r3, #0]
 8004186:	240e      	movs	r4, #14
 8004188:	193b      	adds	r3, r7, r4
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	18d3      	adds	r3, r2, r3
 8004190:	7c99      	ldrb	r1, [r3, #18]
 8004192:	230f      	movs	r3, #15
 8004194:	18fb      	adds	r3, r7, r3
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	2201      	movs	r2, #1
 800419a:	4313      	orrs	r3, r2
 800419c:	b2db      	uxtb	r3, r3
 800419e:	001a      	movs	r2, r3
 80041a0:	f7ff ff48 	bl	8004034 <lcd_write>
		i++;
 80041a4:	193b      	adds	r3, r7, r4
 80041a6:	781a      	ldrb	r2, [r3, #0]
 80041a8:	193b      	adds	r3, r7, r4
 80041aa:	3201      	adds	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
	while(lcd->s_line[i])
 80041ae:	230e      	movs	r3, #14
 80041b0:	18fb      	adds	r3, r7, r3
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	18d3      	adds	r3, r2, r3
 80041b8:	7c9b      	ldrb	r3, [r3, #18]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1e1      	bne.n	8004182 <lcd_display+0x9a>
	}
}
 80041be:	46c0      	nop			; (mov r8, r8)
 80041c0:	46c0      	nop			; (mov r8, r8)
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b005      	add	sp, #20
 80041c6:	bd90      	pop	{r4, r7, pc}

080041c8 <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 80041d0:	210f      	movs	r1, #15
 80041d2:	187b      	adds	r3, r7, r1
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]

	/* set backlight */
	if(lcd->bl)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2223      	movs	r2, #35	; 0x23
 80041dc:	5c9b      	ldrb	r3, [r3, r2]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d002      	beq.n	80041e8 <lcd_clear+0x20>
	{
		xpin = BL_PIN;
 80041e2:	187b      	adds	r3, r7, r1
 80041e4:	2208      	movs	r2, #8
 80041e6:	701a      	strb	r2, [r3, #0]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	7818      	ldrb	r0, [r3, #0]
 80041ec:	230f      	movs	r3, #15
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	001a      	movs	r2, r3
 80041f4:	2101      	movs	r1, #1
 80041f6:	f7ff ff1d 	bl	8004034 <lcd_write>
}
 80041fa:	46c0      	nop			; (mov r8, r8)
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b004      	add	sp, #16
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004206:	b085      	sub	sp, #20
 8004208:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800420a:	f000 ff63 	bl	80050d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800420e:	f000 f8d9 	bl	80043c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004212:	f7ff fddd 	bl	8003dd0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004216:	f7ff fe3f 	bl	8003e98 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800421a:	f000 fd11 	bl	8004c40 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800421e:	f000 fbc9 	bl	80049b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004222:	f000 fc1b 	bl	8004a5c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004226:	4b53      	ldr	r3, [pc, #332]	; (8004374 <main+0x170>)
 8004228:	2100      	movs	r1, #0
 800422a:	0018      	movs	r0, r3
 800422c:	f003 f812 	bl	8007254 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart2, &znak, 1);
 8004230:	4951      	ldr	r1, [pc, #324]	; (8004378 <main+0x174>)
 8004232:	4b52      	ldr	r3, [pc, #328]	; (800437c <main+0x178>)
 8004234:	2201      	movs	r2, #1
 8004236:	0018      	movs	r0, r3
 8004238:	f003 fed8 	bl	8007fec <HAL_UART_Receive_IT>
  disp.addr = (0x27<<1);
 800423c:	4b50      	ldr	r3, [pc, #320]	; (8004380 <main+0x17c>)
 800423e:	224e      	movs	r2, #78	; 0x4e
 8004240:	701a      	strb	r2, [r3, #0]
  disp.bl = true;
 8004242:	4b4f      	ldr	r3, [pc, #316]	; (8004380 <main+0x17c>)
 8004244:	2223      	movs	r2, #35	; 0x23
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]
  lcd_init(&disp);
 800424a:	4b4d      	ldr	r3, [pc, #308]	; (8004380 <main+0x17c>)
 800424c:	0018      	movs	r0, r3
 800424e:	f7ff fea7 	bl	8003fa0 <lcd_init>
  sprintf((char *)disp.f_line, "To 1. linia");
 8004252:	4a4c      	ldr	r2, [pc, #304]	; (8004384 <main+0x180>)
 8004254:	4b4c      	ldr	r3, [pc, #304]	; (8004388 <main+0x184>)
 8004256:	0011      	movs	r1, r2
 8004258:	0018      	movs	r0, r3
 800425a:	f005 fdf3 	bl	8009e44 <siprintf>
  sprintf((char *)disp.s_line, "To w. linia");
 800425e:	4a4b      	ldr	r2, [pc, #300]	; (800438c <main+0x188>)
 8004260:	4b4b      	ldr	r3, [pc, #300]	; (8004390 <main+0x18c>)
 8004262:	0011      	movs	r1, r2
 8004264:	0018      	movs	r0, r3
 8004266:	f005 fded 	bl	8009e44 <siprintf>
  lcd_display(&disp);
 800426a:	4b45      	ldr	r3, [pc, #276]	; (8004380 <main+0x17c>)
 800426c:	0018      	movs	r0, r3
 800426e:	f7ff ff3b 	bl	80040e8 <lcd_display>
 // HAL_TIM_Base_Start_IT(&htim2);
  set_ang(850);
 8004272:	4b48      	ldr	r3, [pc, #288]	; (8004394 <main+0x190>)
 8004274:	0018      	movs	r0, r3
 8004276:	f000 fa67 	bl	8004748 <set_ang>

  //bma_init();
  IR_Init();
 800427a:	f7ff fd59 	bl	8003d30 <IR_Init>

  //PID VARIABLES INIT
  PID.Kd =300.0; // 700
 800427e:	4b46      	ldr	r3, [pc, #280]	; (8004398 <main+0x194>)
 8004280:	4a46      	ldr	r2, [pc, #280]	; (800439c <main+0x198>)
 8004282:	609a      	str	r2, [r3, #8]
  PID.Ki = 0.1;
 8004284:	4b44      	ldr	r3, [pc, #272]	; (8004398 <main+0x194>)
 8004286:	4a46      	ldr	r2, [pc, #280]	; (80043a0 <main+0x19c>)
 8004288:	60da      	str	r2, [r3, #12]
  PID.Kp = 0.6; // 1.5 ustawione bylo
 800428a:	4b43      	ldr	r3, [pc, #268]	; (8004398 <main+0x194>)
 800428c:	4a45      	ldr	r2, [pc, #276]	; (80043a4 <main+0x1a0>)
 800428e:	605a      	str	r2, [r3, #4]
  PID.time_old = HAL_GetTick();
 8004290:	f000 ff86 	bl	80051a0 <HAL_GetTick>
 8004294:	0002      	movs	r2, r0
 8004296:	4b40      	ldr	r3, [pc, #256]	; (8004398 <main+0x194>)
 8004298:	611a      	str	r2, [r3, #16]
  PID.set_point = 200;
 800429a:	4b3f      	ldr	r3, [pc, #252]	; (8004398 <main+0x194>)
 800429c:	22c8      	movs	r2, #200	; 0xc8
 800429e:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	 data_recdist = IR_Get_Distance();
 80042a0:	f7ff fd6c 	bl	8003d7c <IR_Get_Distance>
 80042a4:	0003      	movs	r3, r0
 80042a6:	001a      	movs	r2, r3
 80042a8:	4b3f      	ldr	r3, [pc, #252]	; (80043a8 <main+0x1a4>)
 80042aa:	801a      	strh	r2, [r3, #0]
	 //data_recangle = 5.625*bma_read(bma_x,1);


	 PIDRegulator(data_recdist, &PID);
 80042ac:	4b3e      	ldr	r3, [pc, #248]	; (80043a8 <main+0x1a4>)
 80042ae:	881b      	ldrh	r3, [r3, #0]
 80042b0:	4a39      	ldr	r2, [pc, #228]	; (8004398 <main+0x194>)
 80042b2:	0011      	movs	r1, r2
 80042b4:	0018      	movs	r0, r3
 80042b6:	f000 f8fb 	bl	80044b0 <PIDRegulator>


	 // uart test
	// uint16_t temp;
	 //temp = CalculateAngle(PID.PID_total);
	 sprintf((char*)msg," PID_total %f  , Dist %d, Dist avg %f\n ",  PID.PID_total,  data_recdist, dist_avg_new);
 80042ba:	4b37      	ldr	r3, [pc, #220]	; (8004398 <main+0x194>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042be:	1c18      	adds	r0, r3, #0
 80042c0:	f7fe ff4c 	bl	800315c <__aeabi_f2d>
 80042c4:	0004      	movs	r4, r0
 80042c6:	000d      	movs	r5, r1
 80042c8:	4b37      	ldr	r3, [pc, #220]	; (80043a8 <main+0x1a4>)
 80042ca:	881b      	ldrh	r3, [r3, #0]
 80042cc:	001e      	movs	r6, r3
 80042ce:	4b37      	ldr	r3, [pc, #220]	; (80043ac <main+0x1a8>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	1c18      	adds	r0, r3, #0
 80042d4:	f7fe ff42 	bl	800315c <__aeabi_f2d>
 80042d8:	0002      	movs	r2, r0
 80042da:	000b      	movs	r3, r1
 80042dc:	4934      	ldr	r1, [pc, #208]	; (80043b0 <main+0x1ac>)
 80042de:	4835      	ldr	r0, [pc, #212]	; (80043b4 <main+0x1b0>)
 80042e0:	9202      	str	r2, [sp, #8]
 80042e2:	9303      	str	r3, [sp, #12]
 80042e4:	9600      	str	r6, [sp, #0]
 80042e6:	0022      	movs	r2, r4
 80042e8:	002b      	movs	r3, r5
 80042ea:	f005 fdab 	bl	8009e44 <siprintf>


	 HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg),1000);
 80042ee:	4b31      	ldr	r3, [pc, #196]	; (80043b4 <main+0x1b0>)
 80042f0:	0018      	movs	r0, r3
 80042f2:	f7fb ff09 	bl	8000108 <strlen>
 80042f6:	0003      	movs	r3, r0
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	23fa      	movs	r3, #250	; 0xfa
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	492d      	ldr	r1, [pc, #180]	; (80043b4 <main+0x1b0>)
 8004300:	481e      	ldr	r0, [pc, #120]	; (800437c <main+0x178>)
 8004302:	f003 fdcb 	bl	8007e9c <HAL_UART_Transmit>
//		HAL_Delay(2000);
//		__HAL_TIM_SET_COMPARE(&TIM_NO, TIM_CH_NO, 2600);
//	 HAL_Delay(1000);
//
//
if(servo_enable == 1){
 8004306:	4b2c      	ldr	r3, [pc, #176]	; (80043b8 <main+0x1b4>)
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d129      	bne.n	8004362 <main+0x15e>
	 if(data_recdist > 100){
 800430e:	4b26      	ldr	r3, [pc, #152]	; (80043a8 <main+0x1a4>)
 8004310:	881b      	ldrh	r3, [r3, #0]
 8004312:	2b64      	cmp	r3, #100	; 0x64
 8004314:	d909      	bls.n	800432a <main+0x126>
			 set_ang(CalculateAngle(PID.PID_total));
 8004316:	4b20      	ldr	r3, [pc, #128]	; (8004398 <main+0x194>)
 8004318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800431a:	1c18      	adds	r0, r3, #0
 800431c:	f000 f972 	bl	8004604 <CalculateAngle>
 8004320:	0003      	movs	r3, r0
 8004322:	0018      	movs	r0, r3
 8004324:	f000 fa10 	bl	8004748 <set_ang>
 8004328:	e7ba      	b.n	80042a0 <main+0x9c>
		 }
		 else{
			 PID.PID_total=PID.PID_total*0.65;
 800432a:	4b1b      	ldr	r3, [pc, #108]	; (8004398 <main+0x194>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432e:	1c18      	adds	r0, r3, #0
 8004330:	f7fe ff14 	bl	800315c <__aeabi_f2d>
 8004334:	4a21      	ldr	r2, [pc, #132]	; (80043bc <main+0x1b8>)
 8004336:	4b22      	ldr	r3, [pc, #136]	; (80043c0 <main+0x1bc>)
 8004338:	f7fe f868 	bl	800240c <__aeabi_dmul>
 800433c:	0002      	movs	r2, r0
 800433e:	000b      	movs	r3, r1
 8004340:	0010      	movs	r0, r2
 8004342:	0019      	movs	r1, r3
 8004344:	f7fe ff52 	bl	80031ec <__aeabi_d2f>
 8004348:	1c02      	adds	r2, r0, #0
 800434a:	4b13      	ldr	r3, [pc, #76]	; (8004398 <main+0x194>)
 800434c:	631a      	str	r2, [r3, #48]	; 0x30
			 set_ang(CalculateAngle(PID.PID_total));
 800434e:	4b12      	ldr	r3, [pc, #72]	; (8004398 <main+0x194>)
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	1c18      	adds	r0, r3, #0
 8004354:	f000 f956 	bl	8004604 <CalculateAngle>
 8004358:	0003      	movs	r3, r0
 800435a:	0018      	movs	r0, r3
 800435c:	f000 f9f4 	bl	8004748 <set_ang>
 8004360:	e79e      	b.n	80042a0 <main+0x9c>
		 }
}
else if (servo_enable==0){
 8004362:	4b15      	ldr	r3, [pc, #84]	; (80043b8 <main+0x1b4>)
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d19a      	bne.n	80042a0 <main+0x9c>
	set_ang(ANGLE_MID);
 800436a:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <main+0x190>)
 800436c:	0018      	movs	r0, r3
 800436e:	f000 f9eb 	bl	8004748 <set_ang>
	 data_recdist = IR_Get_Distance();
 8004372:	e795      	b.n	80042a0 <main+0x9c>
 8004374:	20000330 	.word	0x20000330
 8004378:	200002e8 	.word	0x200002e8
 800437c:	20000370 	.word	0x20000370
 8004380:	2000024c 	.word	0x2000024c
 8004384:	0800c4a8 	.word	0x0800c4a8
 8004388:	2000024d 	.word	0x2000024d
 800438c:	0800c4b4 	.word	0x0800c4b4
 8004390:	2000025e 	.word	0x2000025e
 8004394:	00000352 	.word	0x00000352
 8004398:	20000274 	.word	0x20000274
 800439c:	43960000 	.word	0x43960000
 80043a0:	3dcccccd 	.word	0x3dcccccd
 80043a4:	3f19999a 	.word	0x3f19999a
 80043a8:	20000270 	.word	0x20000270
 80043ac:	20000000 	.word	0x20000000
 80043b0:	0800c4c0 	.word	0x0800c4c0
 80043b4:	200002a8 	.word	0x200002a8
 80043b8:	200002e9 	.word	0x200002e9
 80043bc:	cccccccd 	.word	0xcccccccd
 80043c0:	3fe4cccc 	.word	0x3fe4cccc

080043c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80043c4:	b590      	push	{r4, r7, lr}
 80043c6:	b09f      	sub	sp, #124	; 0x7c
 80043c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80043ca:	2440      	movs	r4, #64	; 0x40
 80043cc:	193b      	adds	r3, r7, r4
 80043ce:	0018      	movs	r0, r3
 80043d0:	2338      	movs	r3, #56	; 0x38
 80043d2:	001a      	movs	r2, r3
 80043d4:	2100      	movs	r1, #0
 80043d6:	f005 f8be 	bl	8009556 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80043da:	232c      	movs	r3, #44	; 0x2c
 80043dc:	18fb      	adds	r3, r7, r3
 80043de:	0018      	movs	r0, r3
 80043e0:	2314      	movs	r3, #20
 80043e2:	001a      	movs	r2, r3
 80043e4:	2100      	movs	r1, #0
 80043e6:	f005 f8b6 	bl	8009556 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043ea:	1d3b      	adds	r3, r7, #4
 80043ec:	0018      	movs	r0, r3
 80043ee:	2328      	movs	r3, #40	; 0x28
 80043f0:	001a      	movs	r2, r3
 80043f2:	2100      	movs	r1, #0
 80043f4:	f005 f8af 	bl	8009556 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80043f8:	4b2b      	ldr	r3, [pc, #172]	; (80044a8 <SystemClock_Config+0xe4>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a2b      	ldr	r2, [pc, #172]	; (80044ac <SystemClock_Config+0xe8>)
 80043fe:	401a      	ands	r2, r3
 8004400:	4b29      	ldr	r3, [pc, #164]	; (80044a8 <SystemClock_Config+0xe4>)
 8004402:	2180      	movs	r1, #128	; 0x80
 8004404:	0109      	lsls	r1, r1, #4
 8004406:	430a      	orrs	r2, r1
 8004408:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800440a:	0021      	movs	r1, r4
 800440c:	187b      	adds	r3, r7, r1
 800440e:	2202      	movs	r2, #2
 8004410:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004412:	187b      	adds	r3, r7, r1
 8004414:	2201      	movs	r2, #1
 8004416:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004418:	187b      	adds	r3, r7, r1
 800441a:	2210      	movs	r2, #16
 800441c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800441e:	187b      	adds	r3, r7, r1
 8004420:	2202      	movs	r2, #2
 8004422:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004424:	187b      	adds	r3, r7, r1
 8004426:	2200      	movs	r2, #0
 8004428:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800442a:	187b      	adds	r3, r7, r1
 800442c:	2280      	movs	r2, #128	; 0x80
 800442e:	02d2      	lsls	r2, r2, #11
 8004430:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8004432:	187b      	adds	r3, r7, r1
 8004434:	2280      	movs	r2, #128	; 0x80
 8004436:	03d2      	lsls	r2, r2, #15
 8004438:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800443a:	187b      	adds	r3, r7, r1
 800443c:	0018      	movs	r0, r3
 800443e:	f001 ff15 	bl	800626c <HAL_RCC_OscConfig>
 8004442:	1e03      	subs	r3, r0, #0
 8004444:	d001      	beq.n	800444a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8004446:	f000 f979 	bl	800473c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800444a:	212c      	movs	r1, #44	; 0x2c
 800444c:	187b      	adds	r3, r7, r1
 800444e:	220f      	movs	r2, #15
 8004450:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004452:	187b      	adds	r3, r7, r1
 8004454:	2203      	movs	r2, #3
 8004456:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004458:	187b      	adds	r3, r7, r1
 800445a:	2200      	movs	r2, #0
 800445c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800445e:	187b      	adds	r3, r7, r1
 8004460:	2200      	movs	r2, #0
 8004462:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004464:	187b      	adds	r3, r7, r1
 8004466:	2200      	movs	r2, #0
 8004468:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800446a:	187b      	adds	r3, r7, r1
 800446c:	2101      	movs	r1, #1
 800446e:	0018      	movs	r0, r3
 8004470:	f002 fad0 	bl	8006a14 <HAL_RCC_ClockConfig>
 8004474:	1e03      	subs	r3, r0, #0
 8004476:	d001      	beq.n	800447c <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8004478:	f000 f960 	bl	800473c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800447c:	1d3b      	adds	r3, r7, #4
 800447e:	220a      	movs	r2, #10
 8004480:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004482:	1d3b      	adds	r3, r7, #4
 8004484:	2200      	movs	r2, #0
 8004486:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004488:	1d3b      	adds	r3, r7, #4
 800448a:	2200      	movs	r2, #0
 800448c:	619a      	str	r2, [r3, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800448e:	1d3b      	adds	r3, r7, #4
 8004490:	0018      	movs	r0, r3
 8004492:	f002 fce3 	bl	8006e5c <HAL_RCCEx_PeriphCLKConfig>
 8004496:	1e03      	subs	r3, r0, #0
 8004498:	d001      	beq.n	800449e <SystemClock_Config+0xda>
  {
    Error_Handler();
 800449a:	f000 f94f 	bl	800473c <Error_Handler>
  }
}
 800449e:	46c0      	nop			; (mov r8, r8)
 80044a0:	46bd      	mov	sp, r7
 80044a2:	b01f      	add	sp, #124	; 0x7c
 80044a4:	bd90      	pop	{r4, r7, pc}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	40007000 	.word	0x40007000
 80044ac:	ffffe7ff 	.word	0xffffe7ff

080044b0 <PIDRegulator>:

/* USER CODE BEGIN 4 */
void PIDRegulator( uint16_t distance,  PIDStruct *PID)
{
 80044b0:	b5b0      	push	{r4, r5, r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	0002      	movs	r2, r0
 80044b8:	6039      	str	r1, [r7, #0]
 80044ba:	1dbb      	adds	r3, r7, #6
 80044bc:	801a      	strh	r2, [r3, #0]
	PID->time_new = HAL_GetTick();
 80044be:	f000 fe6f 	bl	80051a0 <HAL_GetTick>
 80044c2:	0002      	movs	r2, r0
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	615a      	str	r2, [r3, #20]
	PID->period = PID->time_new - PID->time_old;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	1ad2      	subs	r2, r2, r3
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	619a      	str	r2, [r3, #24]
	PID->time_old = PID->time_new;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	611a      	str	r2, [r3, #16]

	PID->distance_error = PID->set_point - distance;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	881a      	ldrh	r2, [r3, #0]
 80044e2:	1dbb      	adds	r3, r7, #6
 80044e4:	881b      	ldrh	r3, [r3, #0]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	b21a      	sxth	r2, r3
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	839a      	strh	r2, [r3, #28]

	PID->PID_p = PID->Kp * PID->distance_error;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685c      	ldr	r4, [r3, #4]
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	221c      	movs	r2, #28
 80044f8:	5e9b      	ldrsh	r3, [r3, r2]
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7fc ffb8 	bl	8001470 <__aeabi_i2f>
 8004500:	1c03      	adds	r3, r0, #0
 8004502:	1c19      	adds	r1, r3, #0
 8004504:	1c20      	adds	r0, r4, #0
 8004506:	f7fc fcbf 	bl	8000e88 <__aeabi_fmul>
 800450a:	1c03      	adds	r3, r0, #0
 800450c:	1c1a      	adds	r2, r3, #0
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	625a      	str	r2, [r3, #36]	; 0x24

	PID->dist_diference = PID->distance_error - PID->distance_previous_error;
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	221c      	movs	r2, #28
 8004516:	5e9b      	ldrsh	r3, [r3, r2]
 8004518:	b29a      	uxth	r2, r3
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	211e      	movs	r1, #30
 800451e:	5e5b      	ldrsh	r3, [r3, r1]
 8004520:	b29b      	uxth	r3, r3
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	b29b      	uxth	r3, r3
 8004526:	b21a      	sxth	r2, r3
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	841a      	strh	r2, [r3, #32]

	PID->PID_d = PID->Kd*(((float)PID->distance_error - (float)PID->distance_previous_error)/(float)PID->period);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	689c      	ldr	r4, [r3, #8]
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	221c      	movs	r2, #28
 8004534:	5e9b      	ldrsh	r3, [r3, r2]
 8004536:	0018      	movs	r0, r3
 8004538:	f7fc ff9a 	bl	8001470 <__aeabi_i2f>
 800453c:	1c05      	adds	r5, r0, #0
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	221e      	movs	r2, #30
 8004542:	5e9b      	ldrsh	r3, [r3, r2]
 8004544:	0018      	movs	r0, r3
 8004546:	f7fc ff93 	bl	8001470 <__aeabi_i2f>
 800454a:	1c03      	adds	r3, r0, #0
 800454c:	1c19      	adds	r1, r3, #0
 800454e:	1c28      	adds	r0, r5, #0
 8004550:	f7fc fdc0 	bl	80010d4 <__aeabi_fsub>
 8004554:	1c03      	adds	r3, r0, #0
 8004556:	1c1d      	adds	r5, r3, #0
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	699b      	ldr	r3, [r3, #24]
 800455c:	0018      	movs	r0, r3
 800455e:	f7fc ffd5 	bl	800150c <__aeabi_ui2f>
 8004562:	1c03      	adds	r3, r0, #0
 8004564:	1c19      	adds	r1, r3, #0
 8004566:	1c28      	adds	r0, r5, #0
 8004568:	f7fc fac6 	bl	8000af8 <__aeabi_fdiv>
 800456c:	1c03      	adds	r3, r0, #0
 800456e:	1c19      	adds	r1, r3, #0
 8004570:	1c20      	adds	r0, r4, #0
 8004572:	f7fc fc89 	bl	8000e88 <__aeabi_fmul>
 8004576:	1c03      	adds	r3, r0, #0
 8004578:	1c1a      	adds	r2, r3, #0
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	62da      	str	r2, [r3, #44]	; 0x2c

	if(-5 < PID->distance_error && PID->distance_error < 5)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	221c      	movs	r2, #28
 8004582:	5e9b      	ldrsh	r3, [r3, r2]
 8004584:	3304      	adds	r3, #4
 8004586:	db1d      	blt.n	80045c4 <PIDRegulator+0x114>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	221c      	movs	r2, #28
 800458c:	5e9b      	ldrsh	r3, [r3, r2]
 800458e:	2b04      	cmp	r3, #4
 8004590:	dc18      	bgt.n	80045c4 <PIDRegulator+0x114>
	    {
			PID->PID_i = PID->PID_i + (PID->Ki * PID->distance_error);
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68dd      	ldr	r5, [r3, #12]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	221c      	movs	r2, #28
 800459e:	5e9b      	ldrsh	r3, [r3, r2]
 80045a0:	0018      	movs	r0, r3
 80045a2:	f7fc ff65 	bl	8001470 <__aeabi_i2f>
 80045a6:	1c03      	adds	r3, r0, #0
 80045a8:	1c19      	adds	r1, r3, #0
 80045aa:	1c28      	adds	r0, r5, #0
 80045ac:	f7fc fc6c 	bl	8000e88 <__aeabi_fmul>
 80045b0:	1c03      	adds	r3, r0, #0
 80045b2:	1c19      	adds	r1, r3, #0
 80045b4:	1c20      	adds	r0, r4, #0
 80045b6:	f7fc f901 	bl	80007bc <__aeabi_fadd>
 80045ba:	1c03      	adds	r3, r0, #0
 80045bc:	1c1a      	adds	r2, r3, #0
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	629a      	str	r2, [r3, #40]	; 0x28
 80045c2:	e002      	b.n	80045ca <PIDRegulator+0x11a>
	    }
	else
	    {
	    	PID->PID_i = 0;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2200      	movs	r2, #0
 80045c8:	629a      	str	r2, [r3, #40]	; 0x28
	    }
	PID->PID_total = PID->PID_p + PID->PID_i + PID->PID_d;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d2:	1c19      	adds	r1, r3, #0
 80045d4:	1c10      	adds	r0, r2, #0
 80045d6:	f7fc f8f1 	bl	80007bc <__aeabi_fadd>
 80045da:	1c03      	adds	r3, r0, #0
 80045dc:	1c1a      	adds	r2, r3, #0
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	1c19      	adds	r1, r3, #0
 80045e4:	1c10      	adds	r0, r2, #0
 80045e6:	f7fc f8e9 	bl	80007bc <__aeabi_fadd>
 80045ea:	1c03      	adds	r3, r0, #0
 80045ec:	1c1a      	adds	r2, r3, #0
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	631a      	str	r2, [r3, #48]	; 0x30
	PID->distance_previous_error =  PID->distance_error;
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	221c      	movs	r2, #28
 80045f6:	5e9a      	ldrsh	r2, [r3, r2]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	83da      	strh	r2, [r3, #30]
	return;
 80045fc:	46c0      	nop			; (mov r8, r8)
}
 80045fe:	46bd      	mov	sp, r7
 8004600:	b002      	add	sp, #8
 8004602:	bdb0      	pop	{r4, r5, r7, pc}

08004604 <CalculateAngle>:

uint16_t CalculateAngle(float PID_value)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]


	if(PID_value < 0 && PID_value >-355){
 800460c:	2100      	movs	r1, #0
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fb ff5c 	bl	80004cc <__aeabi_fcmplt>
 8004614:	1e03      	subs	r3, r0, #0
 8004616:	d012      	beq.n	800463e <CalculateAngle+0x3a>
 8004618:	4922      	ldr	r1, [pc, #136]	; (80046a4 <CalculateAngle+0xa0>)
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fb ff6a 	bl	80004f4 <__aeabi_fcmpgt>
 8004620:	1e03      	subs	r3, r0, #0
 8004622:	d00c      	beq.n	800463e <CalculateAngle+0x3a>
		servo_angle = ANGLE_MID + PID_value;
 8004624:	4920      	ldr	r1, [pc, #128]	; (80046a8 <CalculateAngle+0xa4>)
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7fc f8c8 	bl	80007bc <__aeabi_fadd>
 800462c:	1c03      	adds	r3, r0, #0
 800462e:	1c18      	adds	r0, r3, #0
 8004630:	f7fb ffc2 	bl	80005b8 <__aeabi_f2uiz>
 8004634:	0003      	movs	r3, r0
 8004636:	b29a      	uxth	r2, r3
 8004638:	4b1c      	ldr	r3, [pc, #112]	; (80046ac <CalculateAngle+0xa8>)
 800463a:	801a      	strh	r2, [r3, #0]
 800463c:	e02c      	b.n	8004698 <CalculateAngle+0x94>
	}
	else if(PID_value > 0 && PID_value < 355){
 800463e:	2100      	movs	r1, #0
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f7fb ff57 	bl	80004f4 <__aeabi_fcmpgt>
 8004646:	1e03      	subs	r3, r0, #0
 8004648:	d012      	beq.n	8004670 <CalculateAngle+0x6c>
 800464a:	4919      	ldr	r1, [pc, #100]	; (80046b0 <CalculateAngle+0xac>)
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7fb ff3d 	bl	80004cc <__aeabi_fcmplt>
 8004652:	1e03      	subs	r3, r0, #0
 8004654:	d00c      	beq.n	8004670 <CalculateAngle+0x6c>
		servo_angle =  ANGLE_MID + PID_value;
 8004656:	4914      	ldr	r1, [pc, #80]	; (80046a8 <CalculateAngle+0xa4>)
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f7fc f8af 	bl	80007bc <__aeabi_fadd>
 800465e:	1c03      	adds	r3, r0, #0
 8004660:	1c18      	adds	r0, r3, #0
 8004662:	f7fb ffa9 	bl	80005b8 <__aeabi_f2uiz>
 8004666:	0003      	movs	r3, r0
 8004668:	b29a      	uxth	r2, r3
 800466a:	4b10      	ldr	r3, [pc, #64]	; (80046ac <CalculateAngle+0xa8>)
 800466c:	801a      	strh	r2, [r3, #0]
 800466e:	e013      	b.n	8004698 <CalculateAngle+0x94>
	}
	else if (PID_value > 355 ) {
 8004670:	490f      	ldr	r1, [pc, #60]	; (80046b0 <CalculateAngle+0xac>)
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fb ff3e 	bl	80004f4 <__aeabi_fcmpgt>
 8004678:	1e03      	subs	r3, r0, #0
 800467a:	d003      	beq.n	8004684 <CalculateAngle+0x80>
		servo_angle =  ANGLE_MID + 355;
 800467c:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <CalculateAngle+0xa8>)
 800467e:	4a0d      	ldr	r2, [pc, #52]	; (80046b4 <CalculateAngle+0xb0>)
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	e009      	b.n	8004698 <CalculateAngle+0x94>
	}
	else if (PID_value < -790 ) {
 8004684:	490c      	ldr	r1, [pc, #48]	; (80046b8 <CalculateAngle+0xb4>)
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fb ff20 	bl	80004cc <__aeabi_fcmplt>
 800468c:	1e03      	subs	r3, r0, #0
 800468e:	d003      	beq.n	8004698 <CalculateAngle+0x94>
			servo_angle =  ANGLE_MID - 355;
 8004690:	4b06      	ldr	r3, [pc, #24]	; (80046ac <CalculateAngle+0xa8>)
 8004692:	22f0      	movs	r2, #240	; 0xf0
 8004694:	32ff      	adds	r2, #255	; 0xff
 8004696:	801a      	strh	r2, [r3, #0]
		}

	return servo_angle;
 8004698:	4b04      	ldr	r3, [pc, #16]	; (80046ac <CalculateAngle+0xa8>)
 800469a:	881b      	ldrh	r3, [r3, #0]
}
 800469c:	0018      	movs	r0, r3
 800469e:	46bd      	mov	sp, r7
 80046a0:	b002      	add	sp, #8
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	c3b18000 	.word	0xc3b18000
 80046a8:	44548000 	.word	0x44548000
 80046ac:	20000004 	.word	0x20000004
 80046b0:	43b18000 	.word	0x43b18000
 80046b4:	000004b5 	.word	0x000004b5
 80046b8:	c4458000 	.word	0xc4458000

080046bc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2)
	{
		//set_ang(CalculateAngle(PID.PID_total));
	}

}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	46bd      	mov	sp, r7
 80046c8:	b002      	add	sp, #8
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b082      	sub	sp, #8
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART2)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a14      	ldr	r2, [pc, #80]	; (800472c <HAL_UART_RxCpltCallback+0x60>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d121      	bne.n	8004722 <HAL_UART_RxCpltCallback+0x56>
	{
		if(znak == 'g')
 80046de:	4b14      	ldr	r3, [pc, #80]	; (8004730 <HAL_UART_RxCpltCallback+0x64>)
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	2b67      	cmp	r3, #103	; 0x67
 80046e4:	d109      	bne.n	80046fa <HAL_UART_RxCpltCallback+0x2e>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80046e6:	23a0      	movs	r3, #160	; 0xa0
 80046e8:	05db      	lsls	r3, r3, #23
 80046ea:	2201      	movs	r2, #1
 80046ec:	2120      	movs	r1, #32
 80046ee:	0018      	movs	r0, r3
 80046f0:	f001 f868 	bl	80057c4 <HAL_GPIO_WritePin>
			servo_enable = 1;
 80046f4:	4b0f      	ldr	r3, [pc, #60]	; (8004734 <HAL_UART_RxCpltCallback+0x68>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]

		}
		if(znak == 's')
 80046fa:	4b0d      	ldr	r3, [pc, #52]	; (8004730 <HAL_UART_RxCpltCallback+0x64>)
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	2b73      	cmp	r3, #115	; 0x73
 8004700:	d109      	bne.n	8004716 <HAL_UART_RxCpltCallback+0x4a>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004702:	23a0      	movs	r3, #160	; 0xa0
 8004704:	05db      	lsls	r3, r3, #23
 8004706:	2200      	movs	r2, #0
 8004708:	2120      	movs	r1, #32
 800470a:	0018      	movs	r0, r3
 800470c:	f001 f85a 	bl	80057c4 <HAL_GPIO_WritePin>
			servo_enable = 0;
 8004710:	4b08      	ldr	r3, [pc, #32]	; (8004734 <HAL_UART_RxCpltCallback+0x68>)
 8004712:	2200      	movs	r2, #0
 8004714:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart2, &znak, 1);
 8004716:	4906      	ldr	r1, [pc, #24]	; (8004730 <HAL_UART_RxCpltCallback+0x64>)
 8004718:	4b07      	ldr	r3, [pc, #28]	; (8004738 <HAL_UART_RxCpltCallback+0x6c>)
 800471a:	2201      	movs	r2, #1
 800471c:	0018      	movs	r0, r3
 800471e:	f003 fc65 	bl	8007fec <HAL_UART_Receive_IT>
	}
}
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	46bd      	mov	sp, r7
 8004726:	b002      	add	sp, #8
 8004728:	bd80      	pop	{r7, pc}
 800472a:	46c0      	nop			; (mov r8, r8)
 800472c:	40004400 	.word	0x40004400
 8004730:	200002e8 	.word	0x200002e8
 8004734:	200002e9 	.word	0x200002e9
 8004738:	20000370 	.word	0x20000370

0800473c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004740:	b672      	cpsid	i
}
 8004742:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004744:	e7fe      	b.n	8004744 <Error_Handler+0x8>
	...

08004748 <set_ang>:
/*
 * ang - kat obrotu walu serwomechanizmu
 * mode - tryb obrotu zgodnie/przeciwnie do wskazowek zegara
 */
void set_ang(uint16_t ang)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	0002      	movs	r2, r0
 8004750:	1dbb      	adds	r3, r7, #6
 8004752:	801a      	strh	r2, [r3, #0]
	uint16_t val;

	if(ang > ANGLE_MAX)
 8004754:	1dbb      	adds	r3, r7, #6
 8004756:	881a      	ldrh	r2, [r3, #0]
 8004758:	2396      	movs	r3, #150	; 0x96
 800475a:	00db      	lsls	r3, r3, #3
 800475c:	429a      	cmp	r2, r3
 800475e:	d903      	bls.n	8004768 <set_ang+0x20>
	{
		ang = ANGLE_MAX;
 8004760:	1dbb      	adds	r3, r7, #6
 8004762:	2296      	movs	r2, #150	; 0x96
 8004764:	00d2      	lsls	r2, r2, #3
 8004766:	801a      	strh	r2, [r3, #0]
	}
	else if (ang < ANGLE_MIN)
	{
		ang = ANGLE_MIN;
	}
	val = PWM_MIN + (ang * STEP) / 1000;
 8004768:	1dbb      	adds	r3, r7, #6
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	4a0b      	ldr	r2, [pc, #44]	; (800479c <set_ang+0x54>)
 800476e:	4353      	muls	r3, r2
 8004770:	22fa      	movs	r2, #250	; 0xfa
 8004772:	0091      	lsls	r1, r2, #2
 8004774:	0018      	movs	r0, r3
 8004776:	f7fb fd6d 	bl	8000254 <__divsi3>
 800477a:	0003      	movs	r3, r0
 800477c:	b29a      	uxth	r2, r3
 800477e:	210e      	movs	r1, #14
 8004780:	187b      	adds	r3, r7, r1
 8004782:	3291      	adds	r2, #145	; 0x91
 8004784:	32ff      	adds	r2, #255	; 0xff
 8004786:	801a      	strh	r2, [r3, #0]


	__HAL_TIM_SET_COMPARE(&TIM_NO, TIM_CH_NO, val);
 8004788:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <set_ang+0x58>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	187a      	adds	r2, r7, r1
 800478e:	8812      	ldrh	r2, [r2, #0]
 8004790:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	46bd      	mov	sp, r7
 8004796:	b004      	add	sp, #16
 8004798:	bd80      	pop	{r7, pc}
 800479a:	46c0      	nop			; (mov r8, r8)
 800479c:	00000729 	.word	0x00000729
 80047a0:	20000330 	.word	0x20000330

080047a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a8:	4b07      	ldr	r3, [pc, #28]	; (80047c8 <HAL_MspInit+0x24>)
 80047aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ac:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <HAL_MspInit+0x24>)
 80047ae:	2101      	movs	r1, #1
 80047b0:	430a      	orrs	r2, r1
 80047b2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80047b4:	4b04      	ldr	r3, [pc, #16]	; (80047c8 <HAL_MspInit+0x24>)
 80047b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047b8:	4b03      	ldr	r3, [pc, #12]	; (80047c8 <HAL_MspInit+0x24>)
 80047ba:	2180      	movs	r1, #128	; 0x80
 80047bc:	0549      	lsls	r1, r1, #21
 80047be:	430a      	orrs	r2, r1
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40021000 	.word	0x40021000

080047cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80047d0:	e7fe      	b.n	80047d0 <NMI_Handler+0x4>

080047d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80047d6:	e7fe      	b.n	80047d6 <HardFault_Handler+0x4>

080047d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80047dc:	46c0      	nop			; (mov r8, r8)
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}

080047e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80047e2:	b580      	push	{r7, lr}
 80047e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047e6:	46c0      	nop			; (mov r8, r8)
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047f0:	f000 fcc4 	bl	800517c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047f4:	46c0      	nop			; (mov r8, r8)
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004800:	4b03      	ldr	r3, [pc, #12]	; (8004810 <TIM2_IRQHandler+0x14>)
 8004802:	0018      	movs	r0, r3
 8004804:	f002 fdb8 	bl	8007378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004808:	46c0      	nop			; (mov r8, r8)
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	200002f0 	.word	0x200002f0

08004814 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <USART2_IRQHandler+0x14>)
 800481a:	0018      	movs	r0, r3
 800481c:	f003 fc4e 	bl	80080bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004820:	46c0      	nop			; (mov r8, r8)
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	20000370 	.word	0x20000370

0800482c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
	return 1;
 8004830:	2301      	movs	r3, #1
}
 8004832:	0018      	movs	r0, r3
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <_kill>:

int _kill(int pid, int sig)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004842:	f004 fe55 	bl	80094f0 <__errno>
 8004846:	0003      	movs	r3, r0
 8004848:	2216      	movs	r2, #22
 800484a:	601a      	str	r2, [r3, #0]
	return -1;
 800484c:	2301      	movs	r3, #1
 800484e:	425b      	negs	r3, r3
}
 8004850:	0018      	movs	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	b002      	add	sp, #8
 8004856:	bd80      	pop	{r7, pc}

08004858 <_exit>:

void _exit (int status)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004860:	2301      	movs	r3, #1
 8004862:	425a      	negs	r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	0011      	movs	r1, r2
 8004868:	0018      	movs	r0, r3
 800486a:	f7ff ffe5 	bl	8004838 <_kill>
	while (1) {}		/* Make sure we hang here */
 800486e:	e7fe      	b.n	800486e <_exit+0x16>

08004870 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	e00a      	b.n	8004898 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004882:	e000      	b.n	8004886 <_read+0x16>
 8004884:	bf00      	nop
 8004886:	0001      	movs	r1, r0
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	60ba      	str	r2, [r7, #8]
 800488e:	b2ca      	uxtb	r2, r1
 8004890:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	3301      	adds	r3, #1
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	429a      	cmp	r2, r3
 800489e:	dbf0      	blt.n	8004882 <_read+0x12>
	}

return len;
 80048a0:	687b      	ldr	r3, [r7, #4]
}
 80048a2:	0018      	movs	r0, r3
 80048a4:	46bd      	mov	sp, r7
 80048a6:	b006      	add	sp, #24
 80048a8:	bd80      	pop	{r7, pc}

080048aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	60f8      	str	r0, [r7, #12]
 80048b2:	60b9      	str	r1, [r7, #8]
 80048b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048b6:	2300      	movs	r3, #0
 80048b8:	617b      	str	r3, [r7, #20]
 80048ba:	e009      	b.n	80048d0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	60ba      	str	r2, [r7, #8]
 80048c2:	781b      	ldrb	r3, [r3, #0]
 80048c4:	0018      	movs	r0, r3
 80048c6:	e000      	b.n	80048ca <_write+0x20>
 80048c8:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	3301      	adds	r3, #1
 80048ce:	617b      	str	r3, [r7, #20]
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	dbf1      	blt.n	80048bc <_write+0x12>
	}
	return len;
 80048d8:	687b      	ldr	r3, [r7, #4]
}
 80048da:	0018      	movs	r0, r3
 80048dc:	46bd      	mov	sp, r7
 80048de:	b006      	add	sp, #24
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <_close>:

int _close(int file)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b082      	sub	sp, #8
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
	return -1;
 80048ea:	2301      	movs	r3, #1
 80048ec:	425b      	negs	r3, r3
}
 80048ee:	0018      	movs	r0, r3
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b002      	add	sp, #8
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b082      	sub	sp, #8
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
 80048fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2280      	movs	r2, #128	; 0x80
 8004904:	0192      	lsls	r2, r2, #6
 8004906:	605a      	str	r2, [r3, #4]
	return 0;
 8004908:	2300      	movs	r3, #0
}
 800490a:	0018      	movs	r0, r3
 800490c:	46bd      	mov	sp, r7
 800490e:	b002      	add	sp, #8
 8004910:	bd80      	pop	{r7, pc}

08004912 <_isatty>:

int _isatty(int file)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b082      	sub	sp, #8
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
	return 1;
 800491a:	2301      	movs	r3, #1
}
 800491c:	0018      	movs	r0, r3
 800491e:	46bd      	mov	sp, r7
 8004920:	b002      	add	sp, #8
 8004922:	bd80      	pop	{r7, pc}

08004924 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
	return 0;
 8004930:	2300      	movs	r3, #0
}
 8004932:	0018      	movs	r0, r3
 8004934:	46bd      	mov	sp, r7
 8004936:	b004      	add	sp, #16
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004944:	4a14      	ldr	r2, [pc, #80]	; (8004998 <_sbrk+0x5c>)
 8004946:	4b15      	ldr	r3, [pc, #84]	; (800499c <_sbrk+0x60>)
 8004948:	1ad3      	subs	r3, r2, r3
 800494a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004950:	4b13      	ldr	r3, [pc, #76]	; (80049a0 <_sbrk+0x64>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d102      	bne.n	800495e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004958:	4b11      	ldr	r3, [pc, #68]	; (80049a0 <_sbrk+0x64>)
 800495a:	4a12      	ldr	r2, [pc, #72]	; (80049a4 <_sbrk+0x68>)
 800495c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800495e:	4b10      	ldr	r3, [pc, #64]	; (80049a0 <_sbrk+0x64>)
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	18d3      	adds	r3, r2, r3
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	429a      	cmp	r2, r3
 800496a:	d207      	bcs.n	800497c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800496c:	f004 fdc0 	bl	80094f0 <__errno>
 8004970:	0003      	movs	r3, r0
 8004972:	220c      	movs	r2, #12
 8004974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004976:	2301      	movs	r3, #1
 8004978:	425b      	negs	r3, r3
 800497a:	e009      	b.n	8004990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800497c:	4b08      	ldr	r3, [pc, #32]	; (80049a0 <_sbrk+0x64>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004982:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <_sbrk+0x64>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	18d2      	adds	r2, r2, r3
 800498a:	4b05      	ldr	r3, [pc, #20]	; (80049a0 <_sbrk+0x64>)
 800498c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800498e:	68fb      	ldr	r3, [r7, #12]
}
 8004990:	0018      	movs	r0, r3
 8004992:	46bd      	mov	sp, r7
 8004994:	b006      	add	sp, #24
 8004996:	bd80      	pop	{r7, pc}
 8004998:	20005000 	.word	0x20005000
 800499c:	00000400 	.word	0x00000400
 80049a0:	200002ec 	.word	0x200002ec
 80049a4:	20000508 	.word	0x20000508

080049a8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049ac:	46c0      	nop			; (mov r8, r8)
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b086      	sub	sp, #24
 80049b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049ba:	2308      	movs	r3, #8
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	0018      	movs	r0, r3
 80049c0:	2310      	movs	r3, #16
 80049c2:	001a      	movs	r2, r3
 80049c4:	2100      	movs	r1, #0
 80049c6:	f004 fdc6 	bl	8009556 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049ca:	003b      	movs	r3, r7
 80049cc:	0018      	movs	r0, r3
 80049ce:	2308      	movs	r3, #8
 80049d0:	001a      	movs	r2, r3
 80049d2:	2100      	movs	r1, #0
 80049d4:	f004 fdbf 	bl	8009556 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80049d8:	4b1e      	ldr	r3, [pc, #120]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049da:	2280      	movs	r2, #128	; 0x80
 80049dc:	05d2      	lsls	r2, r2, #23
 80049de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 80049e0:	4b1c      	ldr	r3, [pc, #112]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049e2:	4a1d      	ldr	r2, [pc, #116]	; (8004a58 <MX_TIM2_Init+0xa4>)
 80049e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049e6:	4b1b      	ldr	r3, [pc, #108]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049e8:	2200      	movs	r2, #0
 80049ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 80049ec:	4b19      	ldr	r3, [pc, #100]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049ee:	22c7      	movs	r2, #199	; 0xc7
 80049f0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049f2:	4b18      	ldr	r3, [pc, #96]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80049f8:	4b16      	ldr	r3, [pc, #88]	; (8004a54 <MX_TIM2_Init+0xa0>)
 80049fa:	2280      	movs	r2, #128	; 0x80
 80049fc:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80049fe:	4b15      	ldr	r3, [pc, #84]	; (8004a54 <MX_TIM2_Init+0xa0>)
 8004a00:	0018      	movs	r0, r3
 8004a02:	f002 fb9f 	bl	8007144 <HAL_TIM_Base_Init>
 8004a06:	1e03      	subs	r3, r0, #0
 8004a08:	d001      	beq.n	8004a0e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8004a0a:	f7ff fe97 	bl	800473c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a0e:	2108      	movs	r1, #8
 8004a10:	187b      	adds	r3, r7, r1
 8004a12:	2280      	movs	r2, #128	; 0x80
 8004a14:	0152      	lsls	r2, r2, #5
 8004a16:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004a18:	187a      	adds	r2, r7, r1
 8004a1a:	4b0e      	ldr	r3, [pc, #56]	; (8004a54 <MX_TIM2_Init+0xa0>)
 8004a1c:	0011      	movs	r1, r2
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f002 fe58 	bl	80076d4 <HAL_TIM_ConfigClockSource>
 8004a24:	1e03      	subs	r3, r0, #0
 8004a26:	d001      	beq.n	8004a2c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8004a28:	f7ff fe88 	bl	800473c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a2c:	003b      	movs	r3, r7
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a32:	003b      	movs	r3, r7
 8004a34:	2200      	movs	r2, #0
 8004a36:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004a38:	003a      	movs	r2, r7
 8004a3a:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <MX_TIM2_Init+0xa0>)
 8004a3c:	0011      	movs	r1, r2
 8004a3e:	0018      	movs	r0, r3
 8004a40:	f003 f95c 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 8004a44:	1e03      	subs	r3, r0, #0
 8004a46:	d001      	beq.n	8004a4c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8004a48:	f7ff fe78 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004a4c:	46c0      	nop			; (mov r8, r8)
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	b006      	add	sp, #24
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	200002f0 	.word	0x200002f0
 8004a58:	00007cff 	.word	0x00007cff

08004a5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b08a      	sub	sp, #40	; 0x28
 8004a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a62:	2318      	movs	r3, #24
 8004a64:	18fb      	adds	r3, r7, r3
 8004a66:	0018      	movs	r0, r3
 8004a68:	2310      	movs	r3, #16
 8004a6a:	001a      	movs	r2, r3
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	f004 fd72 	bl	8009556 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a72:	2310      	movs	r3, #16
 8004a74:	18fb      	adds	r3, r7, r3
 8004a76:	0018      	movs	r0, r3
 8004a78:	2308      	movs	r3, #8
 8004a7a:	001a      	movs	r2, r3
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	f004 fd6a 	bl	8009556 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a82:	003b      	movs	r3, r7
 8004a84:	0018      	movs	r0, r3
 8004a86:	2310      	movs	r3, #16
 8004a88:	001a      	movs	r2, r3
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	f004 fd63 	bl	8009556 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004a90:	4b34      	ldr	r3, [pc, #208]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004a92:	4a35      	ldr	r2, [pc, #212]	; (8004b68 <MX_TIM3_Init+0x10c>)
 8004a94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 8004a96:	4b33      	ldr	r3, [pc, #204]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004a98:	221f      	movs	r2, #31
 8004a9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a9c:	4b31      	ldr	r3, [pc, #196]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8004aa2:	4b30      	ldr	r3, [pc, #192]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004aa4:	4a31      	ldr	r2, [pc, #196]	; (8004b6c <MX_TIM3_Init+0x110>)
 8004aa6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004aa8:	4b2e      	ldr	r3, [pc, #184]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004aae:	4b2d      	ldr	r3, [pc, #180]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004ab0:	2280      	movs	r2, #128	; 0x80
 8004ab2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004ab4:	4b2b      	ldr	r3, [pc, #172]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	f002 fb44 	bl	8007144 <HAL_TIM_Base_Init>
 8004abc:	1e03      	subs	r3, r0, #0
 8004abe:	d001      	beq.n	8004ac4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8004ac0:	f7ff fe3c 	bl	800473c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ac4:	2118      	movs	r1, #24
 8004ac6:	187b      	adds	r3, r7, r1
 8004ac8:	2280      	movs	r2, #128	; 0x80
 8004aca:	0152      	lsls	r2, r2, #5
 8004acc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004ace:	187a      	adds	r2, r7, r1
 8004ad0:	4b24      	ldr	r3, [pc, #144]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004ad2:	0011      	movs	r1, r2
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f002 fdfd 	bl	80076d4 <HAL_TIM_ConfigClockSource>
 8004ada:	1e03      	subs	r3, r0, #0
 8004adc:	d001      	beq.n	8004ae2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8004ade:	f7ff fe2d 	bl	800473c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004ae2:	4b20      	ldr	r3, [pc, #128]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f002 fb6d 	bl	80071c4 <HAL_TIM_PWM_Init>
 8004aea:	1e03      	subs	r3, r0, #0
 8004aec:	d001      	beq.n	8004af2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8004aee:	f7ff fe25 	bl	800473c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004af2:	2110      	movs	r1, #16
 8004af4:	187b      	adds	r3, r7, r1
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004afa:	187b      	adds	r3, r7, r1
 8004afc:	2200      	movs	r2, #0
 8004afe:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004b00:	187a      	adds	r2, r7, r1
 8004b02:	4b18      	ldr	r3, [pc, #96]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004b04:	0011      	movs	r1, r2
 8004b06:	0018      	movs	r0, r3
 8004b08:	f003 f8f8 	bl	8007cfc <HAL_TIMEx_MasterConfigSynchronization>
 8004b0c:	1e03      	subs	r3, r0, #0
 8004b0e:	d001      	beq.n	8004b14 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8004b10:	f7ff fe14 	bl	800473c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004b14:	003b      	movs	r3, r7
 8004b16:	2260      	movs	r2, #96	; 0x60
 8004b18:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004b1a:	003b      	movs	r3, r7
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004b20:	003b      	movs	r3, r7
 8004b22:	2200      	movs	r2, #0
 8004b24:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004b26:	003b      	movs	r3, r7
 8004b28:	2200      	movs	r2, #0
 8004b2a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004b2c:	0039      	movs	r1, r7
 8004b2e:	4b0d      	ldr	r3, [pc, #52]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004b30:	2200      	movs	r2, #0
 8004b32:	0018      	movs	r0, r3
 8004b34:	f002 fd08 	bl	8007548 <HAL_TIM_PWM_ConfigChannel>
 8004b38:	1e03      	subs	r3, r0, #0
 8004b3a:	d001      	beq.n	8004b40 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8004b3c:	f7ff fdfe 	bl	800473c <Error_Handler>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8004b40:	4b08      	ldr	r3, [pc, #32]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004b42:	2104      	movs	r1, #4
 8004b44:	0018      	movs	r0, r3
 8004b46:	f003 f937 	bl	8007db8 <HAL_TIMEx_RemapConfig>
 8004b4a:	1e03      	subs	r3, r0, #0
 8004b4c:	d001      	beq.n	8004b52 <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 8004b4e:	f7ff fdf5 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004b52:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <MX_TIM3_Init+0x108>)
 8004b54:	0018      	movs	r0, r3
 8004b56:	f000 f837 	bl	8004bc8 <HAL_TIM_MspPostInit>

}
 8004b5a:	46c0      	nop			; (mov r8, r8)
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	b00a      	add	sp, #40	; 0x28
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	20000330 	.word	0x20000330
 8004b68:	40000400 	.word	0x40000400
 8004b6c:	00004e1f 	.word	0x00004e1f

08004b70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	2380      	movs	r3, #128	; 0x80
 8004b7e:	05db      	lsls	r3, r3, #23
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d10e      	bne.n	8004ba2 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b84:	4b0e      	ldr	r3, [pc, #56]	; (8004bc0 <HAL_TIM_Base_MspInit+0x50>)
 8004b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b88:	4b0d      	ldr	r3, [pc, #52]	; (8004bc0 <HAL_TIM_Base_MspInit+0x50>)
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	430a      	orrs	r2, r1
 8004b8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004b90:	2200      	movs	r2, #0
 8004b92:	2100      	movs	r1, #0
 8004b94:	200f      	movs	r0, #15
 8004b96:	f000 fbdd 	bl	8005354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b9a:	200f      	movs	r0, #15
 8004b9c:	f000 fbef 	bl	800537e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004ba0:	e00a      	b.n	8004bb8 <HAL_TIM_Base_MspInit+0x48>
  else if(tim_baseHandle->Instance==TIM3)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a07      	ldr	r2, [pc, #28]	; (8004bc4 <HAL_TIM_Base_MspInit+0x54>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d105      	bne.n	8004bb8 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004bac:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <HAL_TIM_Base_MspInit+0x50>)
 8004bae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb0:	4b03      	ldr	r3, [pc, #12]	; (8004bc0 <HAL_TIM_Base_MspInit+0x50>)
 8004bb2:	2102      	movs	r1, #2
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004bb8:	46c0      	nop			; (mov r8, r8)
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	b002      	add	sp, #8
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	40000400 	.word	0x40000400

08004bc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004bc8:	b590      	push	{r4, r7, lr}
 8004bca:	b089      	sub	sp, #36	; 0x24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bd0:	240c      	movs	r4, #12
 8004bd2:	193b      	adds	r3, r7, r4
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	2314      	movs	r3, #20
 8004bd8:	001a      	movs	r2, r3
 8004bda:	2100      	movs	r1, #0
 8004bdc:	f004 fcbb 	bl	8009556 <memset>
  if(timHandle->Instance==TIM3)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a14      	ldr	r2, [pc, #80]	; (8004c38 <HAL_TIM_MspPostInit+0x70>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d122      	bne.n	8004c30 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bea:	4b14      	ldr	r3, [pc, #80]	; (8004c3c <HAL_TIM_MspPostInit+0x74>)
 8004bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bee:	4b13      	ldr	r3, [pc, #76]	; (8004c3c <HAL_TIM_MspPostInit+0x74>)
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	62da      	str	r2, [r3, #44]	; 0x2c
 8004bf6:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <HAL_TIM_MspPostInit+0x74>)
 8004bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	60bb      	str	r3, [r7, #8]
 8004c00:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c02:	0021      	movs	r1, r4
 8004c04:	187b      	adds	r3, r7, r1
 8004c06:	2240      	movs	r2, #64	; 0x40
 8004c08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0a:	187b      	adds	r3, r7, r1
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	187b      	adds	r3, r7, r1
 8004c12:	2200      	movs	r2, #0
 8004c14:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c16:	187b      	adds	r3, r7, r1
 8004c18:	2200      	movs	r2, #0
 8004c1a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c1c:	187b      	adds	r3, r7, r1
 8004c1e:	2202      	movs	r2, #2
 8004c20:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c22:	187a      	adds	r2, r7, r1
 8004c24:	23a0      	movs	r3, #160	; 0xa0
 8004c26:	05db      	lsls	r3, r3, #23
 8004c28:	0011      	movs	r1, r2
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f000 fc4c 	bl	80054c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004c30:	46c0      	nop			; (mov r8, r8)
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b009      	add	sp, #36	; 0x24
 8004c36:	bd90      	pop	{r4, r7, pc}
 8004c38:	40000400 	.word	0x40000400
 8004c3c:	40021000 	.word	0x40021000

08004c40 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004c44:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c46:	4a15      	ldr	r2, [pc, #84]	; (8004c9c <MX_USART2_UART_Init+0x5c>)
 8004c48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004c4a:	4b13      	ldr	r3, [pc, #76]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c4c:	22e1      	movs	r2, #225	; 0xe1
 8004c4e:	0252      	lsls	r2, r2, #9
 8004c50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004c52:	4b11      	ldr	r3, [pc, #68]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004c58:	4b0f      	ldr	r3, [pc, #60]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004c64:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c66:	220c      	movs	r2, #12
 8004c68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c70:	4b09      	ldr	r3, [pc, #36]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c7c:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004c82:	4b05      	ldr	r3, [pc, #20]	; (8004c98 <MX_USART2_UART_Init+0x58>)
 8004c84:	0018      	movs	r0, r3
 8004c86:	f003 f8b5 	bl	8007df4 <HAL_UART_Init>
 8004c8a:	1e03      	subs	r3, r0, #0
 8004c8c:	d001      	beq.n	8004c92 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004c8e:	f7ff fd55 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004c92:	46c0      	nop			; (mov r8, r8)
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	20000370 	.word	0x20000370
 8004c9c:	40004400 	.word	0x40004400

08004ca0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ca0:	b590      	push	{r4, r7, lr}
 8004ca2:	b089      	sub	sp, #36	; 0x24
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ca8:	240c      	movs	r4, #12
 8004caa:	193b      	adds	r3, r7, r4
 8004cac:	0018      	movs	r0, r3
 8004cae:	2314      	movs	r3, #20
 8004cb0:	001a      	movs	r2, r3
 8004cb2:	2100      	movs	r1, #0
 8004cb4:	f004 fc4f 	bl	8009556 <memset>
  if(uartHandle->Instance==USART2)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a1c      	ldr	r2, [pc, #112]	; (8004d30 <HAL_UART_MspInit+0x90>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d131      	bne.n	8004d26 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004cc2:	4b1c      	ldr	r3, [pc, #112]	; (8004d34 <HAL_UART_MspInit+0x94>)
 8004cc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cc6:	4b1b      	ldr	r3, [pc, #108]	; (8004d34 <HAL_UART_MspInit+0x94>)
 8004cc8:	2180      	movs	r1, #128	; 0x80
 8004cca:	0289      	lsls	r1, r1, #10
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd0:	4b18      	ldr	r3, [pc, #96]	; (8004d34 <HAL_UART_MspInit+0x94>)
 8004cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd4:	4b17      	ldr	r3, [pc, #92]	; (8004d34 <HAL_UART_MspInit+0x94>)
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cdc:	4b15      	ldr	r3, [pc, #84]	; (8004d34 <HAL_UART_MspInit+0x94>)
 8004cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	60bb      	str	r3, [r7, #8]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004ce8:	0021      	movs	r1, r4
 8004cea:	187b      	adds	r3, r7, r1
 8004cec:	220c      	movs	r2, #12
 8004cee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf0:	187b      	adds	r3, r7, r1
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cf6:	187b      	adds	r3, r7, r1
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cfc:	187b      	adds	r3, r7, r1
 8004cfe:	2203      	movs	r2, #3
 8004d00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8004d02:	187b      	adds	r3, r7, r1
 8004d04:	2204      	movs	r2, #4
 8004d06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d08:	187a      	adds	r2, r7, r1
 8004d0a:	23a0      	movs	r3, #160	; 0xa0
 8004d0c:	05db      	lsls	r3, r3, #23
 8004d0e:	0011      	movs	r1, r2
 8004d10:	0018      	movs	r0, r3
 8004d12:	f000 fbd9 	bl	80054c8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004d16:	2200      	movs	r2, #0
 8004d18:	2100      	movs	r1, #0
 8004d1a:	201c      	movs	r0, #28
 8004d1c:	f000 fb1a 	bl	8005354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004d20:	201c      	movs	r0, #28
 8004d22:	f000 fb2c 	bl	800537e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004d26:	46c0      	nop			; (mov r8, r8)
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	b009      	add	sp, #36	; 0x24
 8004d2c:	bd90      	pop	{r4, r7, pc}
 8004d2e:	46c0      	nop			; (mov r8, r8)
 8004d30:	40004400 	.word	0x40004400
 8004d34:	40021000 	.word	0x40021000

08004d38 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8004d38:	b5b0      	push	{r4, r5, r7, lr}
 8004d3a:	b088      	sub	sp, #32
 8004d3c:	af02      	add	r7, sp, #8
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	607a      	str	r2, [r7, #4]
 8004d42:	210e      	movs	r1, #14
 8004d44:	187b      	adds	r3, r7, r1
 8004d46:	1c02      	adds	r2, r0, #0
 8004d48:	801a      	strh	r2, [r3, #0]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	330a      	adds	r3, #10
 8004d4e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	b29d      	uxth	r5, r3
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	68bc      	ldr	r4, [r7, #8]
 8004d58:	187a      	adds	r2, r7, r1
 8004d5a:	8811      	ldrh	r1, [r2, #0]
 8004d5c:	4806      	ldr	r0, [pc, #24]	; (8004d78 <_I2CWrite+0x40>)
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	002b      	movs	r3, r5
 8004d62:	0022      	movs	r2, r4
 8004d64:	f000 fde2 	bl	800592c <HAL_I2C_Master_Transmit>
 8004d68:	0003      	movs	r3, r0
 8004d6a:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8004d6c:	693b      	ldr	r3, [r7, #16]
}
 8004d6e:	0018      	movs	r0, r3
 8004d70:	46bd      	mov	sp, r7
 8004d72:	b006      	add	sp, #24
 8004d74:	bdb0      	pop	{r4, r5, r7, pc}
 8004d76:	46c0      	nop			; (mov r8, r8)
 8004d78:	20000200 	.word	0x20000200

08004d7c <_I2CRead>:

int _I2CRead(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8004d7c:	b590      	push	{r4, r7, lr}
 8004d7e:	b089      	sub	sp, #36	; 0x24
 8004d80:	af02      	add	r7, sp, #8
 8004d82:	60b9      	str	r1, [r7, #8]
 8004d84:	607a      	str	r2, [r7, #4]
 8004d86:	210e      	movs	r1, #14
 8004d88:	187b      	adds	r3, r7, r1
 8004d8a:	1c02      	adds	r2, r0, #0
 8004d8c:	801a      	strh	r2, [r3, #0]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	330a      	adds	r3, #10
 8004d92:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(&hi2c1, Dev|1, pdata, count, i2c_time_out);
 8004d94:	187b      	adds	r3, r7, r1
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	2201      	movs	r2, #1
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	b299      	uxth	r1, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	b29c      	uxth	r4, r3
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	4806      	ldr	r0, [pc, #24]	; (8004dc0 <_I2CRead+0x44>)
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	0023      	movs	r3, r4
 8004dac:	f000 fec6 	bl	8005b3c <HAL_I2C_Master_Receive>
 8004db0:	0003      	movs	r3, r0
 8004db2:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8004db4:	693b      	ldr	r3, [r7, #16]
}
 8004db6:	0018      	movs	r0, r3
 8004db8:	46bd      	mov	sp, r7
 8004dba:	b007      	add	sp, #28
 8004dbc:	bd90      	pop	{r4, r7, pc}
 8004dbe:	46c0      	nop			; (mov r8, r8)
 8004dc0:	20000200 	.word	0x20000200

08004dc4 <VL53L1_WrByte>:
done:
    VL53L1_PutI2cBus();
    return Status;
}

VL53L1_Error VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8004dc4:	b590      	push	{r4, r7, lr}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	0004      	movs	r4, r0
 8004dcc:	0008      	movs	r0, r1
 8004dce:	0011      	movs	r1, r2
 8004dd0:	1dbb      	adds	r3, r7, #6
 8004dd2:	1c22      	adds	r2, r4, #0
 8004dd4:	801a      	strh	r2, [r3, #0]
 8004dd6:	1d3b      	adds	r3, r7, #4
 8004dd8:	1c02      	adds	r2, r0, #0
 8004dda:	801a      	strh	r2, [r3, #0]
 8004ddc:	1cfb      	adds	r3, r7, #3
 8004dde:	1c0a      	adds	r2, r1, #0
 8004de0:	701a      	strb	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004de2:	240f      	movs	r4, #15
 8004de4:	193b      	adds	r3, r7, r4
 8004de6:	2200      	movs	r2, #0
 8004de8:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8004dea:	1d3b      	adds	r3, r7, #4
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	0a1b      	lsrs	r3, r3, #8
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	4b10      	ldr	r3, [pc, #64]	; (8004e38 <VL53L1_WrByte+0x74>)
 8004df6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8004df8:	1d3b      	adds	r3, r7, #4
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	b2da      	uxtb	r2, r3
 8004dfe:	4b0e      	ldr	r3, [pc, #56]	; (8004e38 <VL53L1_WrByte+0x74>)
 8004e00:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8004e02:	4b0d      	ldr	r3, [pc, #52]	; (8004e38 <VL53L1_WrByte+0x74>)
 8004e04:	1cfa      	adds	r2, r7, #3
 8004e06:	7812      	ldrb	r2, [r2, #0]
 8004e08:	709a      	strb	r2, [r3, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8004e0a:	490b      	ldr	r1, [pc, #44]	; (8004e38 <VL53L1_WrByte+0x74>)
 8004e0c:	1dbb      	adds	r3, r7, #6
 8004e0e:	881b      	ldrh	r3, [r3, #0]
 8004e10:	2203      	movs	r2, #3
 8004e12:	0018      	movs	r0, r3
 8004e14:	f7ff ff90 	bl	8004d38 <_I2CWrite>
 8004e18:	0003      	movs	r3, r0
 8004e1a:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <VL53L1_WrByte+0x64>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8004e22:	193b      	adds	r3, r7, r4
 8004e24:	22f3      	movs	r2, #243	; 0xf3
 8004e26:	701a      	strb	r2, [r3, #0]
    }
    VL53L1_PutI2cBus();
    return Status;
 8004e28:	230f      	movs	r3, #15
 8004e2a:	18fb      	adds	r3, r7, r3
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	b25b      	sxtb	r3, r3
}
 8004e30:	0018      	movs	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	b005      	add	sp, #20
 8004e36:	bd90      	pop	{r4, r7, pc}
 8004e38:	200003f4 	.word	0x200003f4

08004e3c <VL53L1_WrWord>:

VL53L1_Error VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 8004e3c:	b590      	push	{r4, r7, lr}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	0004      	movs	r4, r0
 8004e44:	0008      	movs	r0, r1
 8004e46:	0011      	movs	r1, r2
 8004e48:	1dbb      	adds	r3, r7, #6
 8004e4a:	1c22      	adds	r2, r4, #0
 8004e4c:	801a      	strh	r2, [r3, #0]
 8004e4e:	1d3b      	adds	r3, r7, #4
 8004e50:	1c02      	adds	r2, r0, #0
 8004e52:	801a      	strh	r2, [r3, #0]
 8004e54:	1cbb      	adds	r3, r7, #2
 8004e56:	1c0a      	adds	r2, r1, #0
 8004e58:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004e5a:	240f      	movs	r4, #15
 8004e5c:	193b      	adds	r3, r7, r4
 8004e5e:	2200      	movs	r2, #0
 8004e60:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8004e62:	1d3b      	adds	r3, r7, #4
 8004e64:	881b      	ldrh	r3, [r3, #0]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	b2da      	uxtb	r2, r3
 8004e6c:	4b14      	ldr	r3, [pc, #80]	; (8004ec0 <VL53L1_WrWord+0x84>)
 8004e6e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8004e70:	1d3b      	adds	r3, r7, #4
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	4b12      	ldr	r3, [pc, #72]	; (8004ec0 <VL53L1_WrWord+0x84>)
 8004e78:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 8004e7a:	1cbb      	adds	r3, r7, #2
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	0a1b      	lsrs	r3, r3, #8
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	4b0e      	ldr	r3, [pc, #56]	; (8004ec0 <VL53L1_WrWord+0x84>)
 8004e86:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 8004e88:	1cbb      	adds	r3, r7, #2
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	b2da      	uxtb	r2, r3
 8004e8e:	4b0c      	ldr	r3, [pc, #48]	; (8004ec0 <VL53L1_WrWord+0x84>)
 8004e90:	70da      	strb	r2, [r3, #3]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 8004e92:	490b      	ldr	r1, [pc, #44]	; (8004ec0 <VL53L1_WrWord+0x84>)
 8004e94:	1dbb      	adds	r3, r7, #6
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	2204      	movs	r2, #4
 8004e9a:	0018      	movs	r0, r3
 8004e9c:	f7ff ff4c 	bl	8004d38 <_I2CWrite>
 8004ea0:	0003      	movs	r3, r0
 8004ea2:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <VL53L1_WrWord+0x74>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8004eaa:	193b      	adds	r3, r7, r4
 8004eac:	22f3      	movs	r2, #243	; 0xf3
 8004eae:	701a      	strb	r2, [r3, #0]
    }
    VL53L1_PutI2cBus();
    return Status;
 8004eb0:	230f      	movs	r3, #15
 8004eb2:	18fb      	adds	r3, r7, r3
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	b25b      	sxtb	r3, r3
}
 8004eb8:	0018      	movs	r0, r3
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	b005      	add	sp, #20
 8004ebe:	bd90      	pop	{r4, r7, pc}
 8004ec0:	200003f4 	.word	0x200003f4

08004ec4 <VL53L1_WrDWord>:

VL53L1_Error VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8004ec4:	b590      	push	{r4, r7, lr}
 8004ec6:	b085      	sub	sp, #20
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	603a      	str	r2, [r7, #0]
 8004ecc:	1dbb      	adds	r3, r7, #6
 8004ece:	1c02      	adds	r2, r0, #0
 8004ed0:	801a      	strh	r2, [r3, #0]
 8004ed2:	1d3b      	adds	r3, r7, #4
 8004ed4:	1c0a      	adds	r2, r1, #0
 8004ed6:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004ed8:	240f      	movs	r4, #15
 8004eda:	193b      	adds	r3, r7, r4
 8004edc:	2200      	movs	r2, #0
 8004ede:	701a      	strb	r2, [r3, #0]
    int32_t status_int;
    _I2CBuffer[0] = index>>8;
 8004ee0:	1d3b      	adds	r3, r7, #4
 8004ee2:	881b      	ldrh	r3, [r3, #0]
 8004ee4:	0a1b      	lsrs	r3, r3, #8
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	4b18      	ldr	r3, [pc, #96]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004eec:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8004eee:	1d3b      	adds	r3, r7, #4
 8004ef0:	881b      	ldrh	r3, [r3, #0]
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	4b15      	ldr	r3, [pc, #84]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004ef6:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 24) & 0xFF;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	0e1b      	lsrs	r3, r3, #24
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	4b13      	ldr	r3, [pc, #76]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004f00:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 16) & 0xFF;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	0c1b      	lsrs	r3, r3, #16
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	4b10      	ldr	r3, [pc, #64]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004f0a:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 8)  & 0xFF;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	0a1b      	lsrs	r3, r3, #8
 8004f10:	b2da      	uxtb	r2, r3
 8004f12:	4b0e      	ldr	r3, [pc, #56]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004f14:	711a      	strb	r2, [r3, #4]
    _I2CBuffer[5] = (data >> 0 ) & 0xFF;
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	b2da      	uxtb	r2, r3
 8004f1a:	4b0c      	ldr	r3, [pc, #48]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004f1c:	715a      	strb	r2, [r3, #5]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 6);
 8004f1e:	490b      	ldr	r1, [pc, #44]	; (8004f4c <VL53L1_WrDWord+0x88>)
 8004f20:	1dbb      	adds	r3, r7, #6
 8004f22:	881b      	ldrh	r3, [r3, #0]
 8004f24:	2206      	movs	r2, #6
 8004f26:	0018      	movs	r0, r3
 8004f28:	f7ff ff06 	bl	8004d38 <_I2CWrite>
 8004f2c:	0003      	movs	r3, r0
 8004f2e:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d002      	beq.n	8004f3c <VL53L1_WrDWord+0x78>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8004f36:	193b      	adds	r3, r7, r4
 8004f38:	22f3      	movs	r2, #243	; 0xf3
 8004f3a:	701a      	strb	r2, [r3, #0]
    }
    VL53L1_PutI2cBus();
    return Status;
 8004f3c:	230f      	movs	r3, #15
 8004f3e:	18fb      	adds	r3, r7, r3
 8004f40:	781b      	ldrb	r3, [r3, #0]
 8004f42:	b25b      	sxtb	r3, r3
}
 8004f44:	0018      	movs	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	b005      	add	sp, #20
 8004f4a:	bd90      	pop	{r4, r7, pc}
 8004f4c:	200003f4 	.word	0x200003f4

08004f50 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	603a      	str	r2, [r7, #0]
 8004f58:	1dbb      	adds	r3, r7, #6
 8004f5a:	1c02      	adds	r2, r0, #0
 8004f5c:	801a      	strh	r2, [r3, #0]
 8004f5e:	1d3b      	adds	r3, r7, #4
 8004f60:	1c0a      	adds	r2, r1, #0
 8004f62:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004f64:	240f      	movs	r4, #15
 8004f66:	193b      	adds	r3, r7, r4
 8004f68:	2200      	movs	r2, #0
 8004f6a:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8004f6c:	1d3b      	adds	r3, r7, #4
 8004f6e:	881b      	ldrh	r3, [r3, #0]
 8004f70:	0a1b      	lsrs	r3, r3, #8
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	b2da      	uxtb	r2, r3
 8004f76:	4b18      	ldr	r3, [pc, #96]	; (8004fd8 <VL53L1_RdByte+0x88>)
 8004f78:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8004f7a:	1d3b      	adds	r3, r7, #4
 8004f7c:	881b      	ldrh	r3, [r3, #0]
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	4b15      	ldr	r3, [pc, #84]	; (8004fd8 <VL53L1_RdByte+0x88>)
 8004f82:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8004f84:	4914      	ldr	r1, [pc, #80]	; (8004fd8 <VL53L1_RdByte+0x88>)
 8004f86:	1dbb      	adds	r3, r7, #6
 8004f88:	881b      	ldrh	r3, [r3, #0]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f7ff fed3 	bl	8004d38 <_I2CWrite>
 8004f92:	0003      	movs	r3, r0
 8004f94:	60bb      	str	r3, [r7, #8]
    if( status_int ){
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <VL53L1_RdByte+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8004f9c:	193b      	adds	r3, r7, r4
 8004f9e:	22f3      	movs	r2, #243	; 0xf3
 8004fa0:	701a      	strb	r2, [r3, #0]
        goto done;
 8004fa2:	e011      	b.n	8004fc8 <VL53L1_RdByte+0x78>
    }
    status_int = _I2CRead(Dev, data, 1);
 8004fa4:	6839      	ldr	r1, [r7, #0]
 8004fa6:	1dbb      	adds	r3, r7, #6
 8004fa8:	881b      	ldrh	r3, [r3, #0]
 8004faa:	2201      	movs	r2, #1
 8004fac:	0018      	movs	r0, r3
 8004fae:	f7ff fee5 	bl	8004d7c <_I2CRead>
 8004fb2:	0003      	movs	r3, r0
 8004fb4:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d004      	beq.n	8004fc6 <VL53L1_RdByte+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8004fbc:	230f      	movs	r3, #15
 8004fbe:	18fb      	adds	r3, r7, r3
 8004fc0:	22f3      	movs	r2, #243	; 0xf3
 8004fc2:	701a      	strb	r2, [r3, #0]
 8004fc4:	e000      	b.n	8004fc8 <VL53L1_RdByte+0x78>
    }
done:
 8004fc6:	46c0      	nop			; (mov r8, r8)
    VL53L1_PutI2cBus();
    return Status;
 8004fc8:	230f      	movs	r3, #15
 8004fca:	18fb      	adds	r3, r7, r3
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	b25b      	sxtb	r3, r3
}
 8004fd0:	0018      	movs	r0, r3
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	b005      	add	sp, #20
 8004fd6:	bd90      	pop	{r4, r7, pc}
 8004fd8:	200003f4 	.word	0x200003f4

08004fdc <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8004fdc:	b590      	push	{r4, r7, lr}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	603a      	str	r2, [r7, #0]
 8004fe4:	1dbb      	adds	r3, r7, #6
 8004fe6:	1c02      	adds	r2, r0, #0
 8004fe8:	801a      	strh	r2, [r3, #0]
 8004fea:	1d3b      	adds	r3, r7, #4
 8004fec:	1c0a      	adds	r2, r1, #0
 8004fee:	801a      	strh	r2, [r3, #0]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004ff0:	240f      	movs	r4, #15
 8004ff2:	193b      	adds	r3, r7, r4
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8004ff8:	1d3b      	adds	r3, r7, #4
 8004ffa:	881b      	ldrh	r3, [r3, #0]
 8004ffc:	0a1b      	lsrs	r3, r3, #8
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	b2da      	uxtb	r2, r3
 8005002:	4b1e      	ldr	r3, [pc, #120]	; (800507c <VL53L1_RdWord+0xa0>)
 8005004:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8005006:	1d3b      	adds	r3, r7, #4
 8005008:	881b      	ldrh	r3, [r3, #0]
 800500a:	b2da      	uxtb	r2, r3
 800500c:	4b1b      	ldr	r3, [pc, #108]	; (800507c <VL53L1_RdWord+0xa0>)
 800500e:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8005010:	491a      	ldr	r1, [pc, #104]	; (800507c <VL53L1_RdWord+0xa0>)
 8005012:	1dbb      	adds	r3, r7, #6
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	2202      	movs	r2, #2
 8005018:	0018      	movs	r0, r3
 800501a:	f7ff fe8d 	bl	8004d38 <_I2CWrite>
 800501e:	0003      	movs	r3, r0
 8005020:	60bb      	str	r3, [r7, #8]

    if( status_int ){
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <VL53L1_RdWord+0x54>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005028:	193b      	adds	r3, r7, r4
 800502a:	22f3      	movs	r2, #243	; 0xf3
 800502c:	701a      	strb	r2, [r3, #0]
        goto done;
 800502e:	e01c      	b.n	800506a <VL53L1_RdWord+0x8e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8005030:	4912      	ldr	r1, [pc, #72]	; (800507c <VL53L1_RdWord+0xa0>)
 8005032:	1dbb      	adds	r3, r7, #6
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	2202      	movs	r2, #2
 8005038:	0018      	movs	r0, r3
 800503a:	f7ff fe9f 	bl	8004d7c <_I2CRead>
 800503e:	0003      	movs	r3, r0
 8005040:	60bb      	str	r3, [r7, #8]
    if (status_int != 0) {
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d004      	beq.n	8005052 <VL53L1_RdWord+0x76>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8005048:	230f      	movs	r3, #15
 800504a:	18fb      	adds	r3, r7, r3
 800504c:	22f3      	movs	r2, #243	; 0xf3
 800504e:	701a      	strb	r2, [r3, #0]
        goto done;
 8005050:	e00b      	b.n	800506a <VL53L1_RdWord+0x8e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8005052:	4b0a      	ldr	r3, [pc, #40]	; (800507c <VL53L1_RdWord+0xa0>)
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	b29b      	uxth	r3, r3
 8005058:	021b      	lsls	r3, r3, #8
 800505a:	b29a      	uxth	r2, r3
 800505c:	4b07      	ldr	r3, [pc, #28]	; (800507c <VL53L1_RdWord+0xa0>)
 800505e:	785b      	ldrb	r3, [r3, #1]
 8005060:	b29b      	uxth	r3, r3
 8005062:	18d3      	adds	r3, r2, r3
 8005064:	b29a      	uxth	r2, r3
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800506a:	230f      	movs	r3, #15
 800506c:	18fb      	adds	r3, r7, r3
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	b25b      	sxtb	r3, r3
 }
 8005072:	0018      	movs	r0, r3
 8005074:	46bd      	mov	sp, r7
 8005076:	b005      	add	sp, #20
 8005078:	bd90      	pop	{r4, r7, pc}
 800507a:	46c0      	nop			; (mov r8, r8)
 800507c:	200003f4 	.word	0x200003f4

08005080 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
      ldr   r0, =_estack
 8005080:	480d      	ldr	r0, [pc, #52]	; (80050b8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8005082:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005084:	480d      	ldr	r0, [pc, #52]	; (80050bc <LoopForever+0x6>)
  ldr r1, =_edata
 8005086:	490e      	ldr	r1, [pc, #56]	; (80050c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005088:	4a0e      	ldr	r2, [pc, #56]	; (80050c4 <LoopForever+0xe>)
  movs r3, #0
 800508a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800508c:	e002      	b.n	8005094 <LoopCopyDataInit>

0800508e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800508e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005092:	3304      	adds	r3, #4

08005094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005098:	d3f9      	bcc.n	800508e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800509a:	4a0b      	ldr	r2, [pc, #44]	; (80050c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800509c:	4c0b      	ldr	r4, [pc, #44]	; (80050cc <LoopForever+0x16>)
  movs r3, #0
 800509e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050a0:	e001      	b.n	80050a6 <LoopFillZerobss>

080050a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050a4:	3204      	adds	r2, #4

080050a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050a8:	d3fb      	bcc.n	80050a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80050aa:	f7ff fc7d 	bl	80049a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80050ae:	f004 fa25 	bl	80094fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80050b2:	f7ff f8a7 	bl	8004204 <main>

080050b6 <LoopForever>:

LoopForever:
    b LoopForever
 80050b6:	e7fe      	b.n	80050b6 <LoopForever>
      ldr   r0, =_estack
 80050b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80050bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050c0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80050c4:	0800cadc 	.word	0x0800cadc
  ldr r2, =_sbss
 80050c8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80050cc:	20000508 	.word	0x20000508

080050d0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80050d0:	e7fe      	b.n	80050d0 <ADC1_COMP_IRQHandler>
	...

080050d4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80050da:	1dfb      	adds	r3, r7, #7
 80050dc:	2200      	movs	r2, #0
 80050de:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80050e0:	4b0b      	ldr	r3, [pc, #44]	; (8005110 <HAL_Init+0x3c>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	4b0a      	ldr	r3, [pc, #40]	; (8005110 <HAL_Init+0x3c>)
 80050e6:	2140      	movs	r1, #64	; 0x40
 80050e8:	430a      	orrs	r2, r1
 80050ea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80050ec:	2000      	movs	r0, #0
 80050ee:	f000 f811 	bl	8005114 <HAL_InitTick>
 80050f2:	1e03      	subs	r3, r0, #0
 80050f4:	d003      	beq.n	80050fe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80050f6:	1dfb      	adds	r3, r7, #7
 80050f8:	2201      	movs	r2, #1
 80050fa:	701a      	strb	r2, [r3, #0]
 80050fc:	e001      	b.n	8005102 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050fe:	f7ff fb51 	bl	80047a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005102:	1dfb      	adds	r3, r7, #7
 8005104:	781b      	ldrb	r3, [r3, #0]
}
 8005106:	0018      	movs	r0, r3
 8005108:	46bd      	mov	sp, r7
 800510a:	b002      	add	sp, #8
 800510c:	bd80      	pop	{r7, pc}
 800510e:	46c0      	nop			; (mov r8, r8)
 8005110:	40022000 	.word	0x40022000

08005114 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005114:	b590      	push	{r4, r7, lr}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800511c:	4b14      	ldr	r3, [pc, #80]	; (8005170 <HAL_InitTick+0x5c>)
 800511e:	681c      	ldr	r4, [r3, #0]
 8005120:	4b14      	ldr	r3, [pc, #80]	; (8005174 <HAL_InitTick+0x60>)
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	0019      	movs	r1, r3
 8005126:	23fa      	movs	r3, #250	; 0xfa
 8005128:	0098      	lsls	r0, r3, #2
 800512a:	f7fb f809 	bl	8000140 <__udivsi3>
 800512e:	0003      	movs	r3, r0
 8005130:	0019      	movs	r1, r3
 8005132:	0020      	movs	r0, r4
 8005134:	f7fb f804 	bl	8000140 <__udivsi3>
 8005138:	0003      	movs	r3, r0
 800513a:	0018      	movs	r0, r3
 800513c:	f000 f92f 	bl	800539e <HAL_SYSTICK_Config>
 8005140:	1e03      	subs	r3, r0, #0
 8005142:	d001      	beq.n	8005148 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e00f      	b.n	8005168 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b03      	cmp	r3, #3
 800514c:	d80b      	bhi.n	8005166 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	2301      	movs	r3, #1
 8005152:	425b      	negs	r3, r3
 8005154:	2200      	movs	r2, #0
 8005156:	0018      	movs	r0, r3
 8005158:	f000 f8fc 	bl	8005354 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800515c:	4b06      	ldr	r3, [pc, #24]	; (8005178 <HAL_InitTick+0x64>)
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005162:	2300      	movs	r3, #0
 8005164:	e000      	b.n	8005168 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
}
 8005168:	0018      	movs	r0, r3
 800516a:	46bd      	mov	sp, r7
 800516c:	b003      	add	sp, #12
 800516e:	bd90      	pop	{r4, r7, pc}
 8005170:	20000008 	.word	0x20000008
 8005174:	20000010 	.word	0x20000010
 8005178:	2000000c 	.word	0x2000000c

0800517c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005180:	4b05      	ldr	r3, [pc, #20]	; (8005198 <HAL_IncTick+0x1c>)
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	001a      	movs	r2, r3
 8005186:	4b05      	ldr	r3, [pc, #20]	; (800519c <HAL_IncTick+0x20>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	18d2      	adds	r2, r2, r3
 800518c:	4b03      	ldr	r3, [pc, #12]	; (800519c <HAL_IncTick+0x20>)
 800518e:	601a      	str	r2, [r3, #0]
}
 8005190:	46c0      	nop			; (mov r8, r8)
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	46c0      	nop			; (mov r8, r8)
 8005198:	20000010 	.word	0x20000010
 800519c:	200004f4 	.word	0x200004f4

080051a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  return uwTick;
 80051a4:	4b02      	ldr	r3, [pc, #8]	; (80051b0 <HAL_GetTick+0x10>)
 80051a6:	681b      	ldr	r3, [r3, #0]
}
 80051a8:	0018      	movs	r0, r3
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	46c0      	nop			; (mov r8, r8)
 80051b0:	200004f4 	.word	0x200004f4

080051b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051bc:	f7ff fff0 	bl	80051a0 <HAL_GetTick>
 80051c0:	0003      	movs	r3, r0
 80051c2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3301      	adds	r3, #1
 80051cc:	d005      	beq.n	80051da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051ce:	4b0a      	ldr	r3, [pc, #40]	; (80051f8 <HAL_Delay+0x44>)
 80051d0:	781b      	ldrb	r3, [r3, #0]
 80051d2:	001a      	movs	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	189b      	adds	r3, r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	f7ff ffe0 	bl	80051a0 <HAL_GetTick>
 80051e0:	0002      	movs	r2, r0
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d8f7      	bhi.n	80051dc <HAL_Delay+0x28>
  {
  }
}
 80051ec:	46c0      	nop			; (mov r8, r8)
 80051ee:	46c0      	nop			; (mov r8, r8)
 80051f0:	46bd      	mov	sp, r7
 80051f2:	b004      	add	sp, #16
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			; (mov r8, r8)
 80051f8:	20000010 	.word	0x20000010

080051fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	0002      	movs	r2, r0
 8005204:	1dfb      	adds	r3, r7, #7
 8005206:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005208:	1dfb      	adds	r3, r7, #7
 800520a:	781b      	ldrb	r3, [r3, #0]
 800520c:	2b7f      	cmp	r3, #127	; 0x7f
 800520e:	d809      	bhi.n	8005224 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005210:	1dfb      	adds	r3, r7, #7
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	001a      	movs	r2, r3
 8005216:	231f      	movs	r3, #31
 8005218:	401a      	ands	r2, r3
 800521a:	4b04      	ldr	r3, [pc, #16]	; (800522c <__NVIC_EnableIRQ+0x30>)
 800521c:	2101      	movs	r1, #1
 800521e:	4091      	lsls	r1, r2
 8005220:	000a      	movs	r2, r1
 8005222:	601a      	str	r2, [r3, #0]
  }
}
 8005224:	46c0      	nop			; (mov r8, r8)
 8005226:	46bd      	mov	sp, r7
 8005228:	b002      	add	sp, #8
 800522a:	bd80      	pop	{r7, pc}
 800522c:	e000e100 	.word	0xe000e100

08005230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005230:	b590      	push	{r4, r7, lr}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	0002      	movs	r2, r0
 8005238:	6039      	str	r1, [r7, #0]
 800523a:	1dfb      	adds	r3, r7, #7
 800523c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800523e:	1dfb      	adds	r3, r7, #7
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	2b7f      	cmp	r3, #127	; 0x7f
 8005244:	d828      	bhi.n	8005298 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005246:	4a2f      	ldr	r2, [pc, #188]	; (8005304 <__NVIC_SetPriority+0xd4>)
 8005248:	1dfb      	adds	r3, r7, #7
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	b25b      	sxtb	r3, r3
 800524e:	089b      	lsrs	r3, r3, #2
 8005250:	33c0      	adds	r3, #192	; 0xc0
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	589b      	ldr	r3, [r3, r2]
 8005256:	1dfa      	adds	r2, r7, #7
 8005258:	7812      	ldrb	r2, [r2, #0]
 800525a:	0011      	movs	r1, r2
 800525c:	2203      	movs	r2, #3
 800525e:	400a      	ands	r2, r1
 8005260:	00d2      	lsls	r2, r2, #3
 8005262:	21ff      	movs	r1, #255	; 0xff
 8005264:	4091      	lsls	r1, r2
 8005266:	000a      	movs	r2, r1
 8005268:	43d2      	mvns	r2, r2
 800526a:	401a      	ands	r2, r3
 800526c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	019b      	lsls	r3, r3, #6
 8005272:	22ff      	movs	r2, #255	; 0xff
 8005274:	401a      	ands	r2, r3
 8005276:	1dfb      	adds	r3, r7, #7
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	0018      	movs	r0, r3
 800527c:	2303      	movs	r3, #3
 800527e:	4003      	ands	r3, r0
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005284:	481f      	ldr	r0, [pc, #124]	; (8005304 <__NVIC_SetPriority+0xd4>)
 8005286:	1dfb      	adds	r3, r7, #7
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	b25b      	sxtb	r3, r3
 800528c:	089b      	lsrs	r3, r3, #2
 800528e:	430a      	orrs	r2, r1
 8005290:	33c0      	adds	r3, #192	; 0xc0
 8005292:	009b      	lsls	r3, r3, #2
 8005294:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005296:	e031      	b.n	80052fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005298:	4a1b      	ldr	r2, [pc, #108]	; (8005308 <__NVIC_SetPriority+0xd8>)
 800529a:	1dfb      	adds	r3, r7, #7
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	0019      	movs	r1, r3
 80052a0:	230f      	movs	r3, #15
 80052a2:	400b      	ands	r3, r1
 80052a4:	3b08      	subs	r3, #8
 80052a6:	089b      	lsrs	r3, r3, #2
 80052a8:	3306      	adds	r3, #6
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	18d3      	adds	r3, r2, r3
 80052ae:	3304      	adds	r3, #4
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	1dfa      	adds	r2, r7, #7
 80052b4:	7812      	ldrb	r2, [r2, #0]
 80052b6:	0011      	movs	r1, r2
 80052b8:	2203      	movs	r2, #3
 80052ba:	400a      	ands	r2, r1
 80052bc:	00d2      	lsls	r2, r2, #3
 80052be:	21ff      	movs	r1, #255	; 0xff
 80052c0:	4091      	lsls	r1, r2
 80052c2:	000a      	movs	r2, r1
 80052c4:	43d2      	mvns	r2, r2
 80052c6:	401a      	ands	r2, r3
 80052c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	019b      	lsls	r3, r3, #6
 80052ce:	22ff      	movs	r2, #255	; 0xff
 80052d0:	401a      	ands	r2, r3
 80052d2:	1dfb      	adds	r3, r7, #7
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	0018      	movs	r0, r3
 80052d8:	2303      	movs	r3, #3
 80052da:	4003      	ands	r3, r0
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80052e0:	4809      	ldr	r0, [pc, #36]	; (8005308 <__NVIC_SetPriority+0xd8>)
 80052e2:	1dfb      	adds	r3, r7, #7
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	001c      	movs	r4, r3
 80052e8:	230f      	movs	r3, #15
 80052ea:	4023      	ands	r3, r4
 80052ec:	3b08      	subs	r3, #8
 80052ee:	089b      	lsrs	r3, r3, #2
 80052f0:	430a      	orrs	r2, r1
 80052f2:	3306      	adds	r3, #6
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	18c3      	adds	r3, r0, r3
 80052f8:	3304      	adds	r3, #4
 80052fa:	601a      	str	r2, [r3, #0]
}
 80052fc:	46c0      	nop			; (mov r8, r8)
 80052fe:	46bd      	mov	sp, r7
 8005300:	b003      	add	sp, #12
 8005302:	bd90      	pop	{r4, r7, pc}
 8005304:	e000e100 	.word	0xe000e100
 8005308:	e000ed00 	.word	0xe000ed00

0800530c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	1e5a      	subs	r2, r3, #1
 8005318:	2380      	movs	r3, #128	; 0x80
 800531a:	045b      	lsls	r3, r3, #17
 800531c:	429a      	cmp	r2, r3
 800531e:	d301      	bcc.n	8005324 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005320:	2301      	movs	r3, #1
 8005322:	e010      	b.n	8005346 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005324:	4b0a      	ldr	r3, [pc, #40]	; (8005350 <SysTick_Config+0x44>)
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	3a01      	subs	r2, #1
 800532a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800532c:	2301      	movs	r3, #1
 800532e:	425b      	negs	r3, r3
 8005330:	2103      	movs	r1, #3
 8005332:	0018      	movs	r0, r3
 8005334:	f7ff ff7c 	bl	8005230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005338:	4b05      	ldr	r3, [pc, #20]	; (8005350 <SysTick_Config+0x44>)
 800533a:	2200      	movs	r2, #0
 800533c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800533e:	4b04      	ldr	r3, [pc, #16]	; (8005350 <SysTick_Config+0x44>)
 8005340:	2207      	movs	r2, #7
 8005342:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005344:	2300      	movs	r3, #0
}
 8005346:	0018      	movs	r0, r3
 8005348:	46bd      	mov	sp, r7
 800534a:	b002      	add	sp, #8
 800534c:	bd80      	pop	{r7, pc}
 800534e:	46c0      	nop			; (mov r8, r8)
 8005350:	e000e010 	.word	0xe000e010

08005354 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	60b9      	str	r1, [r7, #8]
 800535c:	607a      	str	r2, [r7, #4]
 800535e:	210f      	movs	r1, #15
 8005360:	187b      	adds	r3, r7, r1
 8005362:	1c02      	adds	r2, r0, #0
 8005364:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005366:	68ba      	ldr	r2, [r7, #8]
 8005368:	187b      	adds	r3, r7, r1
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	b25b      	sxtb	r3, r3
 800536e:	0011      	movs	r1, r2
 8005370:	0018      	movs	r0, r3
 8005372:	f7ff ff5d 	bl	8005230 <__NVIC_SetPriority>
}
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	46bd      	mov	sp, r7
 800537a:	b004      	add	sp, #16
 800537c:	bd80      	pop	{r7, pc}

0800537e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b082      	sub	sp, #8
 8005382:	af00      	add	r7, sp, #0
 8005384:	0002      	movs	r2, r0
 8005386:	1dfb      	adds	r3, r7, #7
 8005388:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800538a:	1dfb      	adds	r3, r7, #7
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	b25b      	sxtb	r3, r3
 8005390:	0018      	movs	r0, r3
 8005392:	f7ff ff33 	bl	80051fc <__NVIC_EnableIRQ>
}
 8005396:	46c0      	nop			; (mov r8, r8)
 8005398:	46bd      	mov	sp, r7
 800539a:	b002      	add	sp, #8
 800539c:	bd80      	pop	{r7, pc}

0800539e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800539e:	b580      	push	{r7, lr}
 80053a0:	b082      	sub	sp, #8
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	0018      	movs	r0, r3
 80053aa:	f7ff ffaf 	bl	800530c <SysTick_Config>
 80053ae:	0003      	movs	r3, r0
}
 80053b0:	0018      	movs	r0, r3
 80053b2:	46bd      	mov	sp, r7
 80053b4:	b002      	add	sp, #8
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053c0:	230f      	movs	r3, #15
 80053c2:	18fb      	adds	r3, r7, r3
 80053c4:	2200      	movs	r2, #0
 80053c6:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2225      	movs	r2, #37	; 0x25
 80053cc:	5c9b      	ldrb	r3, [r3, r2]
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d008      	beq.n	80053e6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2204      	movs	r2, #4
 80053d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2224      	movs	r2, #36	; 0x24
 80053de:	2100      	movs	r1, #0
 80053e0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e024      	b.n	8005430 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	210e      	movs	r1, #14
 80053f2:	438a      	bics	r2, r1
 80053f4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2101      	movs	r1, #1
 8005402:	438a      	bics	r2, r1
 8005404:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540a:	221c      	movs	r2, #28
 800540c:	401a      	ands	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	2101      	movs	r1, #1
 8005414:	4091      	lsls	r1, r2
 8005416:	000a      	movs	r2, r1
 8005418:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2225      	movs	r2, #37	; 0x25
 800541e:	2101      	movs	r1, #1
 8005420:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2224      	movs	r2, #36	; 0x24
 8005426:	2100      	movs	r1, #0
 8005428:	5499      	strb	r1, [r3, r2]

    return status;
 800542a:	230f      	movs	r3, #15
 800542c:	18fb      	adds	r3, r7, r3
 800542e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005430:	0018      	movs	r0, r3
 8005432:	46bd      	mov	sp, r7
 8005434:	b004      	add	sp, #16
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005440:	210f      	movs	r1, #15
 8005442:	187b      	adds	r3, r7, r1
 8005444:	2200      	movs	r2, #0
 8005446:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2225      	movs	r2, #37	; 0x25
 800544c:	5c9b      	ldrb	r3, [r3, r2]
 800544e:	b2db      	uxtb	r3, r3
 8005450:	2b02      	cmp	r3, #2
 8005452:	d006      	beq.n	8005462 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2204      	movs	r2, #4
 8005458:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800545a:	187b      	adds	r3, r7, r1
 800545c:	2201      	movs	r2, #1
 800545e:	701a      	strb	r2, [r3, #0]
 8005460:	e02a      	b.n	80054b8 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	210e      	movs	r1, #14
 800546e:	438a      	bics	r2, r1
 8005470:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2101      	movs	r1, #1
 800547e:	438a      	bics	r2, r1
 8005480:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005486:	221c      	movs	r2, #28
 8005488:	401a      	ands	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548e:	2101      	movs	r1, #1
 8005490:	4091      	lsls	r1, r2
 8005492:	000a      	movs	r2, r1
 8005494:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2225      	movs	r2, #37	; 0x25
 800549a:	2101      	movs	r1, #1
 800549c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2224      	movs	r2, #36	; 0x24
 80054a2:	2100      	movs	r1, #0
 80054a4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d004      	beq.n	80054b8 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b2:	687a      	ldr	r2, [r7, #4]
 80054b4:	0010      	movs	r0, r2
 80054b6:	4798      	blx	r3
    }
  }
  return status;
 80054b8:	230f      	movs	r3, #15
 80054ba:	18fb      	adds	r3, r7, r3
 80054bc:	781b      	ldrb	r3, [r3, #0]
}
 80054be:	0018      	movs	r0, r3
 80054c0:	46bd      	mov	sp, r7
 80054c2:	b004      	add	sp, #16
 80054c4:	bd80      	pop	{r7, pc}
	...

080054c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054d6:	2300      	movs	r3, #0
 80054d8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80054da:	2300      	movs	r3, #0
 80054dc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80054de:	e155      	b.n	800578c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2101      	movs	r1, #1
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	4091      	lsls	r1, r2
 80054ea:	000a      	movs	r2, r1
 80054ec:	4013      	ands	r3, r2
 80054ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d100      	bne.n	80054f8 <HAL_GPIO_Init+0x30>
 80054f6:	e146      	b.n	8005786 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	2203      	movs	r2, #3
 80054fe:	4013      	ands	r3, r2
 8005500:	2b01      	cmp	r3, #1
 8005502:	d005      	beq.n	8005510 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	2203      	movs	r2, #3
 800550a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800550c:	2b02      	cmp	r3, #2
 800550e:	d130      	bne.n	8005572 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	2203      	movs	r2, #3
 800551c:	409a      	lsls	r2, r3
 800551e:	0013      	movs	r3, r2
 8005520:	43da      	mvns	r2, r3
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	4013      	ands	r3, r2
 8005526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	005b      	lsls	r3, r3, #1
 8005530:	409a      	lsls	r2, r3
 8005532:	0013      	movs	r3, r2
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	4313      	orrs	r3, r2
 8005538:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005546:	2201      	movs	r2, #1
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	409a      	lsls	r2, r3
 800554c:	0013      	movs	r3, r2
 800554e:	43da      	mvns	r2, r3
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	4013      	ands	r3, r2
 8005554:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	091b      	lsrs	r3, r3, #4
 800555c:	2201      	movs	r2, #1
 800555e:	401a      	ands	r2, r3
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	409a      	lsls	r2, r3
 8005564:	0013      	movs	r3, r2
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2203      	movs	r2, #3
 8005578:	4013      	ands	r3, r2
 800557a:	2b03      	cmp	r3, #3
 800557c:	d017      	beq.n	80055ae <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	005b      	lsls	r3, r3, #1
 8005588:	2203      	movs	r2, #3
 800558a:	409a      	lsls	r2, r3
 800558c:	0013      	movs	r3, r2
 800558e:	43da      	mvns	r2, r3
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	4013      	ands	r3, r2
 8005594:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	689a      	ldr	r2, [r3, #8]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	409a      	lsls	r2, r3
 80055a0:	0013      	movs	r3, r2
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	2203      	movs	r2, #3
 80055b4:	4013      	ands	r3, r2
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d123      	bne.n	8005602 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	08da      	lsrs	r2, r3, #3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3208      	adds	r2, #8
 80055c2:	0092      	lsls	r2, r2, #2
 80055c4:	58d3      	ldr	r3, [r2, r3]
 80055c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2207      	movs	r2, #7
 80055cc:	4013      	ands	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	220f      	movs	r2, #15
 80055d2:	409a      	lsls	r2, r3
 80055d4:	0013      	movs	r3, r2
 80055d6:	43da      	mvns	r2, r3
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	4013      	ands	r3, r2
 80055dc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	691a      	ldr	r2, [r3, #16]
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2107      	movs	r1, #7
 80055e6:	400b      	ands	r3, r1
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	409a      	lsls	r2, r3
 80055ec:	0013      	movs	r3, r2
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	08da      	lsrs	r2, r3, #3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	3208      	adds	r2, #8
 80055fc:	0092      	lsls	r2, r2, #2
 80055fe:	6939      	ldr	r1, [r7, #16]
 8005600:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	2203      	movs	r2, #3
 800560e:	409a      	lsls	r2, r3
 8005610:	0013      	movs	r3, r2
 8005612:	43da      	mvns	r2, r3
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	4013      	ands	r3, r2
 8005618:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2203      	movs	r2, #3
 8005620:	401a      	ands	r2, r3
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	409a      	lsls	r2, r3
 8005628:	0013      	movs	r3, r2
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	23c0      	movs	r3, #192	; 0xc0
 800563c:	029b      	lsls	r3, r3, #10
 800563e:	4013      	ands	r3, r2
 8005640:	d100      	bne.n	8005644 <HAL_GPIO_Init+0x17c>
 8005642:	e0a0      	b.n	8005786 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005644:	4b57      	ldr	r3, [pc, #348]	; (80057a4 <HAL_GPIO_Init+0x2dc>)
 8005646:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005648:	4b56      	ldr	r3, [pc, #344]	; (80057a4 <HAL_GPIO_Init+0x2dc>)
 800564a:	2101      	movs	r1, #1
 800564c:	430a      	orrs	r2, r1
 800564e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005650:	4a55      	ldr	r2, [pc, #340]	; (80057a8 <HAL_GPIO_Init+0x2e0>)
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	089b      	lsrs	r3, r3, #2
 8005656:	3302      	adds	r3, #2
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	589b      	ldr	r3, [r3, r2]
 800565c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	2203      	movs	r2, #3
 8005662:	4013      	ands	r3, r2
 8005664:	009b      	lsls	r3, r3, #2
 8005666:	220f      	movs	r2, #15
 8005668:	409a      	lsls	r2, r3
 800566a:	0013      	movs	r3, r2
 800566c:	43da      	mvns	r2, r3
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	4013      	ands	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	23a0      	movs	r3, #160	; 0xa0
 8005678:	05db      	lsls	r3, r3, #23
 800567a:	429a      	cmp	r2, r3
 800567c:	d01f      	beq.n	80056be <HAL_GPIO_Init+0x1f6>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a4a      	ldr	r2, [pc, #296]	; (80057ac <HAL_GPIO_Init+0x2e4>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d019      	beq.n	80056ba <HAL_GPIO_Init+0x1f2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a49      	ldr	r2, [pc, #292]	; (80057b0 <HAL_GPIO_Init+0x2e8>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d013      	beq.n	80056b6 <HAL_GPIO_Init+0x1ee>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a48      	ldr	r2, [pc, #288]	; (80057b4 <HAL_GPIO_Init+0x2ec>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00d      	beq.n	80056b2 <HAL_GPIO_Init+0x1ea>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a47      	ldr	r2, [pc, #284]	; (80057b8 <HAL_GPIO_Init+0x2f0>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d007      	beq.n	80056ae <HAL_GPIO_Init+0x1e6>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a46      	ldr	r2, [pc, #280]	; (80057bc <HAL_GPIO_Init+0x2f4>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d101      	bne.n	80056aa <HAL_GPIO_Init+0x1e2>
 80056a6:	2305      	movs	r3, #5
 80056a8:	e00a      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056aa:	2306      	movs	r3, #6
 80056ac:	e008      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056ae:	2304      	movs	r3, #4
 80056b0:	e006      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056b2:	2303      	movs	r3, #3
 80056b4:	e004      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056b6:	2302      	movs	r3, #2
 80056b8:	e002      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_GPIO_Init+0x1f8>
 80056be:	2300      	movs	r3, #0
 80056c0:	697a      	ldr	r2, [r7, #20]
 80056c2:	2103      	movs	r1, #3
 80056c4:	400a      	ands	r2, r1
 80056c6:	0092      	lsls	r2, r2, #2
 80056c8:	4093      	lsls	r3, r2
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056d0:	4935      	ldr	r1, [pc, #212]	; (80057a8 <HAL_GPIO_Init+0x2e0>)
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	089b      	lsrs	r3, r3, #2
 80056d6:	3302      	adds	r3, #2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056de:	4b38      	ldr	r3, [pc, #224]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	43da      	mvns	r2, r3
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	4013      	ands	r3, r2
 80056ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	2380      	movs	r3, #128	; 0x80
 80056f4:	025b      	lsls	r3, r3, #9
 80056f6:	4013      	ands	r3, r2
 80056f8:	d003      	beq.n	8005702 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005702:	4b2f      	ldr	r3, [pc, #188]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8005708:	4b2d      	ldr	r3, [pc, #180]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	43da      	mvns	r2, r3
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	4013      	ands	r3, r2
 8005716:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	2380      	movs	r3, #128	; 0x80
 800571e:	029b      	lsls	r3, r3, #10
 8005720:	4013      	ands	r3, r2
 8005722:	d003      	beq.n	800572c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800572c:	4b24      	ldr	r3, [pc, #144]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005732:	4b23      	ldr	r3, [pc, #140]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	43da      	mvns	r2, r3
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	4013      	ands	r3, r2
 8005740:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	2380      	movs	r3, #128	; 0x80
 8005748:	035b      	lsls	r3, r3, #13
 800574a:	4013      	ands	r3, r2
 800574c:	d003      	beq.n	8005756 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005756:	4b1a      	ldr	r3, [pc, #104]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800575c:	4b18      	ldr	r3, [pc, #96]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	43da      	mvns	r2, r3
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	4013      	ands	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	2380      	movs	r3, #128	; 0x80
 8005772:	039b      	lsls	r3, r3, #14
 8005774:	4013      	ands	r3, r2
 8005776:	d003      	beq.n	8005780 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	4313      	orrs	r3, r2
 800577e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005780:	4b0f      	ldr	r3, [pc, #60]	; (80057c0 <HAL_GPIO_Init+0x2f8>)
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	3301      	adds	r3, #1
 800578a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	40da      	lsrs	r2, r3
 8005794:	1e13      	subs	r3, r2, #0
 8005796:	d000      	beq.n	800579a <HAL_GPIO_Init+0x2d2>
 8005798:	e6a2      	b.n	80054e0 <HAL_GPIO_Init+0x18>
  }
}
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	46c0      	nop			; (mov r8, r8)
 800579e:	46bd      	mov	sp, r7
 80057a0:	b006      	add	sp, #24
 80057a2:	bd80      	pop	{r7, pc}
 80057a4:	40021000 	.word	0x40021000
 80057a8:	40010000 	.word	0x40010000
 80057ac:	50000400 	.word	0x50000400
 80057b0:	50000800 	.word	0x50000800
 80057b4:	50000c00 	.word	0x50000c00
 80057b8:	50001000 	.word	0x50001000
 80057bc:	50001c00 	.word	0x50001c00
 80057c0:	40010400 	.word	0x40010400

080057c4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	0008      	movs	r0, r1
 80057ce:	0011      	movs	r1, r2
 80057d0:	1cbb      	adds	r3, r7, #2
 80057d2:	1c02      	adds	r2, r0, #0
 80057d4:	801a      	strh	r2, [r3, #0]
 80057d6:	1c7b      	adds	r3, r7, #1
 80057d8:	1c0a      	adds	r2, r1, #0
 80057da:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80057dc:	1c7b      	adds	r3, r7, #1
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d004      	beq.n	80057ee <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057e4:	1cbb      	adds	r3, r7, #2
 80057e6:	881a      	ldrh	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80057ec:	e003      	b.n	80057f6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80057ee:	1cbb      	adds	r3, r7, #2
 80057f0:	881a      	ldrh	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80057f6:	46c0      	nop			; (mov r8, r8)
 80057f8:	46bd      	mov	sp, r7
 80057fa:	b002      	add	sp, #8
 80057fc:	bd80      	pop	{r7, pc}
	...

08005800 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e082      	b.n	8005918 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2241      	movs	r2, #65	; 0x41
 8005816:	5c9b      	ldrb	r3, [r3, r2]
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d107      	bne.n	800582e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2240      	movs	r2, #64	; 0x40
 8005822:	2100      	movs	r1, #0
 8005824:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	0018      	movs	r0, r3
 800582a:	f7fe fb75 	bl	8003f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2241      	movs	r2, #65	; 0x41
 8005832:	2124      	movs	r1, #36	; 0x24
 8005834:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2101      	movs	r1, #1
 8005842:	438a      	bics	r2, r1
 8005844:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685a      	ldr	r2, [r3, #4]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4934      	ldr	r1, [pc, #208]	; (8005920 <HAL_I2C_Init+0x120>)
 8005850:	400a      	ands	r2, r1
 8005852:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4931      	ldr	r1, [pc, #196]	; (8005924 <HAL_I2C_Init+0x124>)
 8005860:	400a      	ands	r2, r1
 8005862:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d108      	bne.n	800587e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689a      	ldr	r2, [r3, #8]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2180      	movs	r1, #128	; 0x80
 8005876:	0209      	lsls	r1, r1, #8
 8005878:	430a      	orrs	r2, r1
 800587a:	609a      	str	r2, [r3, #8]
 800587c:	e007      	b.n	800588e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689a      	ldr	r2, [r3, #8]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2184      	movs	r1, #132	; 0x84
 8005888:	0209      	lsls	r1, r1, #8
 800588a:	430a      	orrs	r2, r1
 800588c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d104      	bne.n	80058a0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2280      	movs	r2, #128	; 0x80
 800589c:	0112      	lsls	r2, r2, #4
 800589e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	491f      	ldr	r1, [pc, #124]	; (8005928 <HAL_I2C_Init+0x128>)
 80058ac:	430a      	orrs	r2, r1
 80058ae:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	491a      	ldr	r1, [pc, #104]	; (8005924 <HAL_I2C_Init+0x124>)
 80058bc:	400a      	ands	r2, r1
 80058be:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	691a      	ldr	r2, [r3, #16]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	695b      	ldr	r3, [r3, #20]
 80058c8:	431a      	orrs	r2, r3
 80058ca:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	69d9      	ldr	r1, [r3, #28]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a1a      	ldr	r2, [r3, #32]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2101      	movs	r1, #1
 80058f6:	430a      	orrs	r2, r1
 80058f8:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2241      	movs	r2, #65	; 0x41
 8005904:	2120      	movs	r1, #32
 8005906:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2242      	movs	r2, #66	; 0x42
 8005912:	2100      	movs	r1, #0
 8005914:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	0018      	movs	r0, r3
 800591a:	46bd      	mov	sp, r7
 800591c:	b002      	add	sp, #8
 800591e:	bd80      	pop	{r7, pc}
 8005920:	f0ffffff 	.word	0xf0ffffff
 8005924:	ffff7fff 	.word	0xffff7fff
 8005928:	02008000 	.word	0x02008000

0800592c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800592c:	b590      	push	{r4, r7, lr}
 800592e:	b089      	sub	sp, #36	; 0x24
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	0008      	movs	r0, r1
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	0019      	movs	r1, r3
 800593a:	230a      	movs	r3, #10
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	1c02      	adds	r2, r0, #0
 8005940:	801a      	strh	r2, [r3, #0]
 8005942:	2308      	movs	r3, #8
 8005944:	18fb      	adds	r3, r7, r3
 8005946:	1c0a      	adds	r2, r1, #0
 8005948:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2241      	movs	r2, #65	; 0x41
 800594e:	5c9b      	ldrb	r3, [r3, r2]
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b20      	cmp	r3, #32
 8005954:	d000      	beq.n	8005958 <HAL_I2C_Master_Transmit+0x2c>
 8005956:	e0e7      	b.n	8005b28 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2240      	movs	r2, #64	; 0x40
 800595c:	5c9b      	ldrb	r3, [r3, r2]
 800595e:	2b01      	cmp	r3, #1
 8005960:	d101      	bne.n	8005966 <HAL_I2C_Master_Transmit+0x3a>
 8005962:	2302      	movs	r3, #2
 8005964:	e0e1      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2240      	movs	r2, #64	; 0x40
 800596a:	2101      	movs	r1, #1
 800596c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800596e:	f7ff fc17 	bl	80051a0 <HAL_GetTick>
 8005972:	0003      	movs	r3, r0
 8005974:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005976:	2380      	movs	r3, #128	; 0x80
 8005978:	0219      	lsls	r1, r3, #8
 800597a:	68f8      	ldr	r0, [r7, #12]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	2319      	movs	r3, #25
 8005982:	2201      	movs	r2, #1
 8005984:	f000 fa04 	bl	8005d90 <I2C_WaitOnFlagUntilTimeout>
 8005988:	1e03      	subs	r3, r0, #0
 800598a:	d001      	beq.n	8005990 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e0cc      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2241      	movs	r2, #65	; 0x41
 8005994:	2121      	movs	r1, #33	; 0x21
 8005996:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2242      	movs	r2, #66	; 0x42
 800599c:	2110      	movs	r1, #16
 800599e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	687a      	ldr	r2, [r7, #4]
 80059aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2208      	movs	r2, #8
 80059b0:	18ba      	adds	r2, r7, r2
 80059b2:	8812      	ldrh	r2, [r2, #0]
 80059b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	2bff      	cmp	r3, #255	; 0xff
 80059c4:	d911      	bls.n	80059ea <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	22ff      	movs	r2, #255	; 0xff
 80059ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	2380      	movs	r3, #128	; 0x80
 80059d4:	045c      	lsls	r4, r3, #17
 80059d6:	230a      	movs	r3, #10
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	8819      	ldrh	r1, [r3, #0]
 80059dc:	68f8      	ldr	r0, [r7, #12]
 80059de:	4b55      	ldr	r3, [pc, #340]	; (8005b34 <HAL_I2C_Master_Transmit+0x208>)
 80059e0:	9300      	str	r3, [sp, #0]
 80059e2:	0023      	movs	r3, r4
 80059e4:	f000 fb74 	bl	80060d0 <I2C_TransferConfig>
 80059e8:	e075      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059f8:	b2da      	uxtb	r2, r3
 80059fa:	2380      	movs	r3, #128	; 0x80
 80059fc:	049c      	lsls	r4, r3, #18
 80059fe:	230a      	movs	r3, #10
 8005a00:	18fb      	adds	r3, r7, r3
 8005a02:	8819      	ldrh	r1, [r3, #0]
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	4b4b      	ldr	r3, [pc, #300]	; (8005b34 <HAL_I2C_Master_Transmit+0x208>)
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	0023      	movs	r3, r4
 8005a0c:	f000 fb60 	bl	80060d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005a10:	e061      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	0018      	movs	r0, r3
 8005a1a:	f000 f9f8 	bl	8005e0e <I2C_WaitOnTXISFlagUntilTimeout>
 8005a1e:	1e03      	subs	r3, r0, #0
 8005a20:	d001      	beq.n	8005a26 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e081      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2a:	781a      	ldrb	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	1c5a      	adds	r2, r3, #1
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	3b01      	subs	r3, #1
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d03a      	beq.n	8005ad6 <HAL_I2C_Master_Transmit+0x1aa>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d136      	bne.n	8005ad6 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	0013      	movs	r3, r2
 8005a72:	2200      	movs	r2, #0
 8005a74:	2180      	movs	r1, #128	; 0x80
 8005a76:	f000 f98b 	bl	8005d90 <I2C_WaitOnFlagUntilTimeout>
 8005a7a:	1e03      	subs	r3, r0, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e053      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	2bff      	cmp	r3, #255	; 0xff
 8005a8a:	d911      	bls.n	8005ab0 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	22ff      	movs	r2, #255	; 0xff
 8005a90:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a96:	b2da      	uxtb	r2, r3
 8005a98:	2380      	movs	r3, #128	; 0x80
 8005a9a:	045c      	lsls	r4, r3, #17
 8005a9c:	230a      	movs	r3, #10
 8005a9e:	18fb      	adds	r3, r7, r3
 8005aa0:	8819      	ldrh	r1, [r3, #0]
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	0023      	movs	r3, r4
 8005aaa:	f000 fb11 	bl	80060d0 <I2C_TransferConfig>
 8005aae:	e012      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	2380      	movs	r3, #128	; 0x80
 8005ac2:	049c      	lsls	r4, r3, #18
 8005ac4:	230a      	movs	r3, #10
 8005ac6:	18fb      	adds	r3, r7, r3
 8005ac8:	8819      	ldrh	r1, [r3, #0]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	2300      	movs	r3, #0
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	0023      	movs	r3, r4
 8005ad2:	f000 fafd 	bl	80060d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d198      	bne.n	8005a12 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	0018      	movs	r0, r3
 8005ae8:	f000 f9d0 	bl	8005e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005aec:	1e03      	subs	r3, r0, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e01a      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2220      	movs	r2, #32
 8005afa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	490c      	ldr	r1, [pc, #48]	; (8005b38 <HAL_I2C_Master_Transmit+0x20c>)
 8005b08:	400a      	ands	r2, r1
 8005b0a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2241      	movs	r2, #65	; 0x41
 8005b10:	2120      	movs	r1, #32
 8005b12:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2242      	movs	r2, #66	; 0x42
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2240      	movs	r2, #64	; 0x40
 8005b20:	2100      	movs	r1, #0
 8005b22:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	e000      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005b28:	2302      	movs	r3, #2
  }
}
 8005b2a:	0018      	movs	r0, r3
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	b007      	add	sp, #28
 8005b30:	bd90      	pop	{r4, r7, pc}
 8005b32:	46c0      	nop			; (mov r8, r8)
 8005b34:	80002000 	.word	0x80002000
 8005b38:	fe00e800 	.word	0xfe00e800

08005b3c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005b3c:	b590      	push	{r4, r7, lr}
 8005b3e:	b089      	sub	sp, #36	; 0x24
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	0008      	movs	r0, r1
 8005b46:	607a      	str	r2, [r7, #4]
 8005b48:	0019      	movs	r1, r3
 8005b4a:	230a      	movs	r3, #10
 8005b4c:	18fb      	adds	r3, r7, r3
 8005b4e:	1c02      	adds	r2, r0, #0
 8005b50:	801a      	strh	r2, [r3, #0]
 8005b52:	2308      	movs	r3, #8
 8005b54:	18fb      	adds	r3, r7, r3
 8005b56:	1c0a      	adds	r2, r1, #0
 8005b58:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2241      	movs	r2, #65	; 0x41
 8005b5e:	5c9b      	ldrb	r3, [r3, r2]
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	d000      	beq.n	8005b68 <HAL_I2C_Master_Receive+0x2c>
 8005b66:	e0e8      	b.n	8005d3a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2240      	movs	r2, #64	; 0x40
 8005b6c:	5c9b      	ldrb	r3, [r3, r2]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d101      	bne.n	8005b76 <HAL_I2C_Master_Receive+0x3a>
 8005b72:	2302      	movs	r3, #2
 8005b74:	e0e2      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2240      	movs	r2, #64	; 0x40
 8005b7a:	2101      	movs	r1, #1
 8005b7c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b7e:	f7ff fb0f 	bl	80051a0 <HAL_GetTick>
 8005b82:	0003      	movs	r3, r0
 8005b84:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b86:	2380      	movs	r3, #128	; 0x80
 8005b88:	0219      	lsls	r1, r3, #8
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	2319      	movs	r3, #25
 8005b92:	2201      	movs	r2, #1
 8005b94:	f000 f8fc 	bl	8005d90 <I2C_WaitOnFlagUntilTimeout>
 8005b98:	1e03      	subs	r3, r0, #0
 8005b9a:	d001      	beq.n	8005ba0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e0cd      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2241      	movs	r2, #65	; 0x41
 8005ba4:	2122      	movs	r1, #34	; 0x22
 8005ba6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2242      	movs	r2, #66	; 0x42
 8005bac:	2110      	movs	r1, #16
 8005bae:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2208      	movs	r2, #8
 8005bc0:	18ba      	adds	r2, r7, r2
 8005bc2:	8812      	ldrh	r2, [r2, #0]
 8005bc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	2bff      	cmp	r3, #255	; 0xff
 8005bd4:	d911      	bls.n	8005bfa <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	22ff      	movs	r2, #255	; 0xff
 8005bda:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005be0:	b2da      	uxtb	r2, r3
 8005be2:	2380      	movs	r3, #128	; 0x80
 8005be4:	045c      	lsls	r4, r3, #17
 8005be6:	230a      	movs	r3, #10
 8005be8:	18fb      	adds	r3, r7, r3
 8005bea:	8819      	ldrh	r1, [r3, #0]
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	4b55      	ldr	r3, [pc, #340]	; (8005d44 <HAL_I2C_Master_Receive+0x208>)
 8005bf0:	9300      	str	r3, [sp, #0]
 8005bf2:	0023      	movs	r3, r4
 8005bf4:	f000 fa6c 	bl	80060d0 <I2C_TransferConfig>
 8005bf8:	e076      	b.n	8005ce8 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfe:	b29a      	uxth	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	2380      	movs	r3, #128	; 0x80
 8005c0c:	049c      	lsls	r4, r3, #18
 8005c0e:	230a      	movs	r3, #10
 8005c10:	18fb      	adds	r3, r7, r3
 8005c12:	8819      	ldrh	r1, [r3, #0]
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	4b4b      	ldr	r3, [pc, #300]	; (8005d44 <HAL_I2C_Master_Receive+0x208>)
 8005c18:	9300      	str	r3, [sp, #0]
 8005c1a:	0023      	movs	r3, r4
 8005c1c:	f000 fa58 	bl	80060d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005c20:	e062      	b.n	8005ce8 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	0018      	movs	r0, r3
 8005c2a:	f000 f96b 	bl	8005f04 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c2e:	1e03      	subs	r3, r0, #0
 8005c30:	d001      	beq.n	8005c36 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e082      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c40:	b2d2      	uxtb	r2, r2
 8005c42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d03a      	beq.n	8005ce8 <HAL_I2C_Master_Receive+0x1ac>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d136      	bne.n	8005ce8 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	9300      	str	r3, [sp, #0]
 8005c82:	0013      	movs	r3, r2
 8005c84:	2200      	movs	r2, #0
 8005c86:	2180      	movs	r1, #128	; 0x80
 8005c88:	f000 f882 	bl	8005d90 <I2C_WaitOnFlagUntilTimeout>
 8005c8c:	1e03      	subs	r3, r0, #0
 8005c8e:	d001      	beq.n	8005c94 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e053      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2bff      	cmp	r3, #255	; 0xff
 8005c9c:	d911      	bls.n	8005cc2 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	22ff      	movs	r2, #255	; 0xff
 8005ca2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca8:	b2da      	uxtb	r2, r3
 8005caa:	2380      	movs	r3, #128	; 0x80
 8005cac:	045c      	lsls	r4, r3, #17
 8005cae:	230a      	movs	r3, #10
 8005cb0:	18fb      	adds	r3, r7, r3
 8005cb2:	8819      	ldrh	r1, [r3, #0]
 8005cb4:	68f8      	ldr	r0, [r7, #12]
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	0023      	movs	r3, r4
 8005cbc:	f000 fa08 	bl	80060d0 <I2C_TransferConfig>
 8005cc0:	e012      	b.n	8005ce8 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	2380      	movs	r3, #128	; 0x80
 8005cd4:	049c      	lsls	r4, r3, #18
 8005cd6:	230a      	movs	r3, #10
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	8819      	ldrh	r1, [r3, #0]
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	2300      	movs	r3, #0
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	0023      	movs	r3, r4
 8005ce4:	f000 f9f4 	bl	80060d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d197      	bne.n	8005c22 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	0018      	movs	r0, r3
 8005cfa:	f000 f8c7 	bl	8005e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005cfe:	1e03      	subs	r3, r0, #0
 8005d00:	d001      	beq.n	8005d06 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e01a      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2220      	movs	r2, #32
 8005d0c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	490b      	ldr	r1, [pc, #44]	; (8005d48 <HAL_I2C_Master_Receive+0x20c>)
 8005d1a:	400a      	ands	r2, r1
 8005d1c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2241      	movs	r2, #65	; 0x41
 8005d22:	2120      	movs	r1, #32
 8005d24:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2242      	movs	r2, #66	; 0x42
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2240      	movs	r2, #64	; 0x40
 8005d32:	2100      	movs	r1, #0
 8005d34:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	e000      	b.n	8005d3c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8005d3a:	2302      	movs	r3, #2
  }
}
 8005d3c:	0018      	movs	r0, r3
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	b007      	add	sp, #28
 8005d42:	bd90      	pop	{r4, r7, pc}
 8005d44:	80002400 	.word	0x80002400
 8005d48:	fe00e800 	.word	0xfe00e800

08005d4c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b082      	sub	sp, #8
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d103      	bne.n	8005d6a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2200      	movs	r2, #0
 8005d68:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	2201      	movs	r2, #1
 8005d72:	4013      	ands	r3, r2
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d007      	beq.n	8005d88 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	699a      	ldr	r2, [r3, #24]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2101      	movs	r1, #1
 8005d84:	430a      	orrs	r2, r1
 8005d86:	619a      	str	r2, [r3, #24]
  }
}
 8005d88:	46c0      	nop			; (mov r8, r8)
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	b002      	add	sp, #8
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	603b      	str	r3, [r7, #0]
 8005d9c:	1dfb      	adds	r3, r7, #7
 8005d9e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005da0:	e021      	b.n	8005de6 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	3301      	adds	r3, #1
 8005da6:	d01e      	beq.n	8005de6 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005da8:	f7ff f9fa 	bl	80051a0 <HAL_GetTick>
 8005dac:	0002      	movs	r2, r0
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d302      	bcc.n	8005dbe <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d113      	bne.n	8005de6 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	431a      	orrs	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2241      	movs	r2, #65	; 0x41
 8005dce:	2120      	movs	r1, #32
 8005dd0:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2242      	movs	r2, #66	; 0x42
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2240      	movs	r2, #64	; 0x40
 8005dde:	2100      	movs	r1, #0
 8005de0:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e00f      	b.n	8005e06 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	4013      	ands	r3, r2
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	425a      	negs	r2, r3
 8005df6:	4153      	adcs	r3, r2
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	001a      	movs	r2, r3
 8005dfc:	1dfb      	adds	r3, r7, #7
 8005dfe:	781b      	ldrb	r3, [r3, #0]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d0ce      	beq.n	8005da2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	0018      	movs	r0, r3
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	b004      	add	sp, #16
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b084      	sub	sp, #16
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	60f8      	str	r0, [r7, #12]
 8005e16:	60b9      	str	r1, [r7, #8]
 8005e18:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005e1a:	e02b      	b.n	8005e74 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	68b9      	ldr	r1, [r7, #8]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	0018      	movs	r0, r3
 8005e24:	f000 f8da 	bl	8005fdc <I2C_IsAcknowledgeFailed>
 8005e28:	1e03      	subs	r3, r0, #0
 8005e2a:	d001      	beq.n	8005e30 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e029      	b.n	8005e84 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e30:	68bb      	ldr	r3, [r7, #8]
 8005e32:	3301      	adds	r3, #1
 8005e34:	d01e      	beq.n	8005e74 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e36:	f7ff f9b3 	bl	80051a0 <HAL_GetTick>
 8005e3a:	0002      	movs	r2, r0
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d302      	bcc.n	8005e4c <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d113      	bne.n	8005e74 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e50:	2220      	movs	r2, #32
 8005e52:	431a      	orrs	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2241      	movs	r2, #65	; 0x41
 8005e5c:	2120      	movs	r1, #32
 8005e5e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2242      	movs	r2, #66	; 0x42
 8005e64:	2100      	movs	r1, #0
 8005e66:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2240      	movs	r2, #64	; 0x40
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e007      	b.n	8005e84 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	699b      	ldr	r3, [r3, #24]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	d1cc      	bne.n	8005e1c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	0018      	movs	r0, r3
 8005e86:	46bd      	mov	sp, r7
 8005e88:	b004      	add	sp, #16
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e98:	e028      	b.n	8005eec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	68b9      	ldr	r1, [r7, #8]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	0018      	movs	r0, r3
 8005ea2:	f000 f89b 	bl	8005fdc <I2C_IsAcknowledgeFailed>
 8005ea6:	1e03      	subs	r3, r0, #0
 8005ea8:	d001      	beq.n	8005eae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e026      	b.n	8005efc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eae:	f7ff f977 	bl	80051a0 <HAL_GetTick>
 8005eb2:	0002      	movs	r2, r0
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d302      	bcc.n	8005ec4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d113      	bne.n	8005eec <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec8:	2220      	movs	r2, #32
 8005eca:	431a      	orrs	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2241      	movs	r2, #65	; 0x41
 8005ed4:	2120      	movs	r1, #32
 8005ed6:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2242      	movs	r2, #66	; 0x42
 8005edc:	2100      	movs	r1, #0
 8005ede:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2240      	movs	r2, #64	; 0x40
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e007      	b.n	8005efc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	2b20      	cmp	r3, #32
 8005ef8:	d1cf      	bne.n	8005e9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005efa:	2300      	movs	r3, #0
}
 8005efc:	0018      	movs	r0, r3
 8005efe:	46bd      	mov	sp, r7
 8005f00:	b004      	add	sp, #16
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005f10:	e055      	b.n	8005fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	68b9      	ldr	r1, [r7, #8]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	0018      	movs	r0, r3
 8005f1a:	f000 f85f 	bl	8005fdc <I2C_IsAcknowledgeFailed>
 8005f1e:	1e03      	subs	r3, r0, #0
 8005f20:	d001      	beq.n	8005f26 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	e053      	b.n	8005fce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	699b      	ldr	r3, [r3, #24]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b20      	cmp	r3, #32
 8005f32:	d129      	bne.n	8005f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	699b      	ldr	r3, [r3, #24]
 8005f3a:	2204      	movs	r2, #4
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d105      	bne.n	8005f4e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d001      	beq.n	8005f4e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	e03f      	b.n	8005fce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2220      	movs	r2, #32
 8005f54:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	491d      	ldr	r1, [pc, #116]	; (8005fd8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8005f62:	400a      	ands	r2, r1
 8005f64:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2241      	movs	r2, #65	; 0x41
 8005f70:	2120      	movs	r1, #32
 8005f72:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2242      	movs	r2, #66	; 0x42
 8005f78:	2100      	movs	r1, #0
 8005f7a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2240      	movs	r2, #64	; 0x40
 8005f80:	2100      	movs	r1, #0
 8005f82:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e022      	b.n	8005fce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f88:	f7ff f90a 	bl	80051a0 <HAL_GetTick>
 8005f8c:	0002      	movs	r2, r0
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d302      	bcc.n	8005f9e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d10f      	bne.n	8005fbe <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fa2:	2220      	movs	r2, #32
 8005fa4:	431a      	orrs	r2, r3
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2241      	movs	r2, #65	; 0x41
 8005fae:	2120      	movs	r1, #32
 8005fb0:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2240      	movs	r2, #64	; 0x40
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e007      	b.n	8005fce <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	2204      	movs	r2, #4
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d1a2      	bne.n	8005f12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	0018      	movs	r0, r3
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	b004      	add	sp, #16
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	46c0      	nop			; (mov r8, r8)
 8005fd8:	fe00e800 	.word	0xfe00e800

08005fdc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	2210      	movs	r2, #16
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	2b10      	cmp	r3, #16
 8005ff4:	d164      	bne.n	80060c0 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	2380      	movs	r3, #128	; 0x80
 8005ffe:	049b      	lsls	r3, r3, #18
 8006000:	401a      	ands	r2, r3
 8006002:	2380      	movs	r3, #128	; 0x80
 8006004:	049b      	lsls	r3, r3, #18
 8006006:	429a      	cmp	r2, r3
 8006008:	d02b      	beq.n	8006062 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685a      	ldr	r2, [r3, #4]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2180      	movs	r1, #128	; 0x80
 8006016:	01c9      	lsls	r1, r1, #7
 8006018:	430a      	orrs	r2, r1
 800601a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800601c:	e021      	b.n	8006062 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	3301      	adds	r3, #1
 8006022:	d01e      	beq.n	8006062 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006024:	f7ff f8bc 	bl	80051a0 <HAL_GetTick>
 8006028:	0002      	movs	r2, r0
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	429a      	cmp	r2, r3
 8006032:	d302      	bcc.n	800603a <I2C_IsAcknowledgeFailed+0x5e>
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d113      	bne.n	8006062 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800603e:	2220      	movs	r2, #32
 8006040:	431a      	orrs	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2241      	movs	r2, #65	; 0x41
 800604a:	2120      	movs	r1, #32
 800604c:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2242      	movs	r2, #66	; 0x42
 8006052:	2100      	movs	r1, #0
 8006054:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2240      	movs	r2, #64	; 0x40
 800605a:	2100      	movs	r1, #0
 800605c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e02f      	b.n	80060c2 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	2220      	movs	r2, #32
 800606a:	4013      	ands	r3, r2
 800606c:	2b20      	cmp	r3, #32
 800606e:	d1d6      	bne.n	800601e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2210      	movs	r2, #16
 8006076:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	2220      	movs	r2, #32
 800607e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	0018      	movs	r0, r3
 8006084:	f7ff fe62 	bl	8005d4c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685a      	ldr	r2, [r3, #4]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	490e      	ldr	r1, [pc, #56]	; (80060cc <I2C_IsAcknowledgeFailed+0xf0>)
 8006094:	400a      	ands	r2, r1
 8006096:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800609c:	2204      	movs	r2, #4
 800609e:	431a      	orrs	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2241      	movs	r2, #65	; 0x41
 80060a8:	2120      	movs	r1, #32
 80060aa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2242      	movs	r2, #66	; 0x42
 80060b0:	2100      	movs	r1, #0
 80060b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2240      	movs	r2, #64	; 0x40
 80060b8:	2100      	movs	r1, #0
 80060ba:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	e000      	b.n	80060c2 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	0018      	movs	r0, r3
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b004      	add	sp, #16
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	46c0      	nop			; (mov r8, r8)
 80060cc:	fe00e800 	.word	0xfe00e800

080060d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b085      	sub	sp, #20
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	60f8      	str	r0, [r7, #12]
 80060d8:	0008      	movs	r0, r1
 80060da:	0011      	movs	r1, r2
 80060dc:	607b      	str	r3, [r7, #4]
 80060de:	240a      	movs	r4, #10
 80060e0:	193b      	adds	r3, r7, r4
 80060e2:	1c02      	adds	r2, r0, #0
 80060e4:	801a      	strh	r2, [r3, #0]
 80060e6:	2009      	movs	r0, #9
 80060e8:	183b      	adds	r3, r7, r0
 80060ea:	1c0a      	adds	r2, r1, #0
 80060ec:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	6a3a      	ldr	r2, [r7, #32]
 80060f6:	0d51      	lsrs	r1, r2, #21
 80060f8:	2280      	movs	r2, #128	; 0x80
 80060fa:	00d2      	lsls	r2, r2, #3
 80060fc:	400a      	ands	r2, r1
 80060fe:	490e      	ldr	r1, [pc, #56]	; (8006138 <I2C_TransferConfig+0x68>)
 8006100:	430a      	orrs	r2, r1
 8006102:	43d2      	mvns	r2, r2
 8006104:	401a      	ands	r2, r3
 8006106:	0011      	movs	r1, r2
 8006108:	193b      	adds	r3, r7, r4
 800610a:	881b      	ldrh	r3, [r3, #0]
 800610c:	059b      	lsls	r3, r3, #22
 800610e:	0d9a      	lsrs	r2, r3, #22
 8006110:	183b      	adds	r3, r7, r0
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	0418      	lsls	r0, r3, #16
 8006116:	23ff      	movs	r3, #255	; 0xff
 8006118:	041b      	lsls	r3, r3, #16
 800611a:	4003      	ands	r3, r0
 800611c:	431a      	orrs	r2, r3
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	431a      	orrs	r2, r3
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	431a      	orrs	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800612e:	46c0      	nop			; (mov r8, r8)
 8006130:	46bd      	mov	sp, r7
 8006132:	b005      	add	sp, #20
 8006134:	bd90      	pop	{r4, r7, pc}
 8006136:	46c0      	nop			; (mov r8, r8)
 8006138:	03ff63ff 	.word	0x03ff63ff

0800613c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b082      	sub	sp, #8
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2241      	movs	r2, #65	; 0x41
 800614a:	5c9b      	ldrb	r3, [r3, r2]
 800614c:	b2db      	uxtb	r3, r3
 800614e:	2b20      	cmp	r3, #32
 8006150:	d138      	bne.n	80061c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2240      	movs	r2, #64	; 0x40
 8006156:	5c9b      	ldrb	r3, [r3, r2]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800615c:	2302      	movs	r3, #2
 800615e:	e032      	b.n	80061c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2240      	movs	r2, #64	; 0x40
 8006164:	2101      	movs	r1, #1
 8006166:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2241      	movs	r2, #65	; 0x41
 800616c:	2124      	movs	r1, #36	; 0x24
 800616e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	2101      	movs	r1, #1
 800617c:	438a      	bics	r2, r1
 800617e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4911      	ldr	r1, [pc, #68]	; (80061d0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800618c:	400a      	ands	r2, r1
 800618e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6819      	ldr	r1, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	683a      	ldr	r2, [r7, #0]
 800619c:	430a      	orrs	r2, r1
 800619e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	2101      	movs	r1, #1
 80061ac:	430a      	orrs	r2, r1
 80061ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2241      	movs	r2, #65	; 0x41
 80061b4:	2120      	movs	r1, #32
 80061b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2240      	movs	r2, #64	; 0x40
 80061bc:	2100      	movs	r1, #0
 80061be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80061c0:	2300      	movs	r3, #0
 80061c2:	e000      	b.n	80061c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80061c4:	2302      	movs	r3, #2
  }
}
 80061c6:	0018      	movs	r0, r3
 80061c8:	46bd      	mov	sp, r7
 80061ca:	b002      	add	sp, #8
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	46c0      	nop			; (mov r8, r8)
 80061d0:	ffffefff 	.word	0xffffefff

080061d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2241      	movs	r2, #65	; 0x41
 80061e2:	5c9b      	ldrb	r3, [r3, r2]
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b20      	cmp	r3, #32
 80061e8:	d139      	bne.n	800625e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2240      	movs	r2, #64	; 0x40
 80061ee:	5c9b      	ldrb	r3, [r3, r2]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e033      	b.n	8006260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2240      	movs	r2, #64	; 0x40
 80061fc:	2101      	movs	r1, #1
 80061fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2241      	movs	r2, #65	; 0x41
 8006204:	2124      	movs	r1, #36	; 0x24
 8006206:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2101      	movs	r1, #1
 8006214:	438a      	bics	r2, r1
 8006216:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4a11      	ldr	r2, [pc, #68]	; (8006268 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006224:	4013      	ands	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	021b      	lsls	r3, r3, #8
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2101      	movs	r1, #1
 8006246:	430a      	orrs	r2, r1
 8006248:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2241      	movs	r2, #65	; 0x41
 800624e:	2120      	movs	r1, #32
 8006250:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2240      	movs	r2, #64	; 0x40
 8006256:	2100      	movs	r1, #0
 8006258:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800625a:	2300      	movs	r3, #0
 800625c:	e000      	b.n	8006260 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800625e:	2302      	movs	r3, #2
  }
}
 8006260:	0018      	movs	r0, r3
 8006262:	46bd      	mov	sp, r7
 8006264:	b004      	add	sp, #16
 8006266:	bd80      	pop	{r7, pc}
 8006268:	fffff0ff 	.word	0xfffff0ff

0800626c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800626c:	b5b0      	push	{r4, r5, r7, lr}
 800626e:	b08a      	sub	sp, #40	; 0x28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d102      	bne.n	8006280 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	f000 fbbf 	bl	80069fe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006280:	4bc9      	ldr	r3, [pc, #804]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	220c      	movs	r2, #12
 8006286:	4013      	ands	r3, r2
 8006288:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800628a:	4bc7      	ldr	r3, [pc, #796]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	2380      	movs	r3, #128	; 0x80
 8006290:	025b      	lsls	r3, r3, #9
 8006292:	4013      	ands	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2201      	movs	r2, #1
 800629c:	4013      	ands	r3, r2
 800629e:	d100      	bne.n	80062a2 <HAL_RCC_OscConfig+0x36>
 80062a0:	e07e      	b.n	80063a0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d007      	beq.n	80062b8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	2b0c      	cmp	r3, #12
 80062ac:	d112      	bne.n	80062d4 <HAL_RCC_OscConfig+0x68>
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	2380      	movs	r3, #128	; 0x80
 80062b2:	025b      	lsls	r3, r3, #9
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d10d      	bne.n	80062d4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b8:	4bbb      	ldr	r3, [pc, #748]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	2380      	movs	r3, #128	; 0x80
 80062be:	029b      	lsls	r3, r3, #10
 80062c0:	4013      	ands	r3, r2
 80062c2:	d100      	bne.n	80062c6 <HAL_RCC_OscConfig+0x5a>
 80062c4:	e06b      	b.n	800639e <HAL_RCC_OscConfig+0x132>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d167      	bne.n	800639e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	f000 fb95 	bl	80069fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	2380      	movs	r3, #128	; 0x80
 80062da:	025b      	lsls	r3, r3, #9
 80062dc:	429a      	cmp	r2, r3
 80062de:	d107      	bne.n	80062f0 <HAL_RCC_OscConfig+0x84>
 80062e0:	4bb1      	ldr	r3, [pc, #708]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	4bb0      	ldr	r3, [pc, #704]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80062e6:	2180      	movs	r1, #128	; 0x80
 80062e8:	0249      	lsls	r1, r1, #9
 80062ea:	430a      	orrs	r2, r1
 80062ec:	601a      	str	r2, [r3, #0]
 80062ee:	e027      	b.n	8006340 <HAL_RCC_OscConfig+0xd4>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	23a0      	movs	r3, #160	; 0xa0
 80062f6:	02db      	lsls	r3, r3, #11
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d10e      	bne.n	800631a <HAL_RCC_OscConfig+0xae>
 80062fc:	4baa      	ldr	r3, [pc, #680]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	4ba9      	ldr	r3, [pc, #676]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006302:	2180      	movs	r1, #128	; 0x80
 8006304:	02c9      	lsls	r1, r1, #11
 8006306:	430a      	orrs	r2, r1
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	4ba7      	ldr	r3, [pc, #668]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	4ba6      	ldr	r3, [pc, #664]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006310:	2180      	movs	r1, #128	; 0x80
 8006312:	0249      	lsls	r1, r1, #9
 8006314:	430a      	orrs	r2, r1
 8006316:	601a      	str	r2, [r3, #0]
 8006318:	e012      	b.n	8006340 <HAL_RCC_OscConfig+0xd4>
 800631a:	4ba3      	ldr	r3, [pc, #652]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	4ba2      	ldr	r3, [pc, #648]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006320:	49a2      	ldr	r1, [pc, #648]	; (80065ac <HAL_RCC_OscConfig+0x340>)
 8006322:	400a      	ands	r2, r1
 8006324:	601a      	str	r2, [r3, #0]
 8006326:	4ba0      	ldr	r3, [pc, #640]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	2380      	movs	r3, #128	; 0x80
 800632c:	025b      	lsls	r3, r3, #9
 800632e:	4013      	ands	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4b9c      	ldr	r3, [pc, #624]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	4b9b      	ldr	r3, [pc, #620]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800633a:	499d      	ldr	r1, [pc, #628]	; (80065b0 <HAL_RCC_OscConfig+0x344>)
 800633c:	400a      	ands	r2, r1
 800633e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d015      	beq.n	8006374 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006348:	f7fe ff2a 	bl	80051a0 <HAL_GetTick>
 800634c:	0003      	movs	r3, r0
 800634e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006350:	e009      	b.n	8006366 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006352:	f7fe ff25 	bl	80051a0 <HAL_GetTick>
 8006356:	0002      	movs	r2, r0
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	1ad3      	subs	r3, r2, r3
 800635c:	2b64      	cmp	r3, #100	; 0x64
 800635e:	d902      	bls.n	8006366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	f000 fb4c 	bl	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006366:	4b90      	ldr	r3, [pc, #576]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	2380      	movs	r3, #128	; 0x80
 800636c:	029b      	lsls	r3, r3, #10
 800636e:	4013      	ands	r3, r2
 8006370:	d0ef      	beq.n	8006352 <HAL_RCC_OscConfig+0xe6>
 8006372:	e015      	b.n	80063a0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006374:	f7fe ff14 	bl	80051a0 <HAL_GetTick>
 8006378:	0003      	movs	r3, r0
 800637a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800637c:	e008      	b.n	8006390 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800637e:	f7fe ff0f 	bl	80051a0 <HAL_GetTick>
 8006382:	0002      	movs	r2, r0
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b64      	cmp	r3, #100	; 0x64
 800638a:	d901      	bls.n	8006390 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e336      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006390:	4b85      	ldr	r3, [pc, #532]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	2380      	movs	r3, #128	; 0x80
 8006396:	029b      	lsls	r3, r3, #10
 8006398:	4013      	ands	r3, r2
 800639a:	d1f0      	bne.n	800637e <HAL_RCC_OscConfig+0x112>
 800639c:	e000      	b.n	80063a0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800639e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2202      	movs	r2, #2
 80063a6:	4013      	ands	r3, r2
 80063a8:	d100      	bne.n	80063ac <HAL_RCC_OscConfig+0x140>
 80063aa:	e099      	b.n	80064e0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80063b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b4:	2220      	movs	r2, #32
 80063b6:	4013      	ands	r3, r2
 80063b8:	d009      	beq.n	80063ce <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80063ba:	4b7b      	ldr	r3, [pc, #492]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b7a      	ldr	r3, [pc, #488]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80063c0:	2120      	movs	r1, #32
 80063c2:	430a      	orrs	r2, r1
 80063c4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	2220      	movs	r2, #32
 80063ca:	4393      	bics	r3, r2
 80063cc:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d005      	beq.n	80063e0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	2b0c      	cmp	r3, #12
 80063d8:	d13e      	bne.n	8006458 <HAL_RCC_OscConfig+0x1ec>
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d13b      	bne.n	8006458 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80063e0:	4b71      	ldr	r3, [pc, #452]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2204      	movs	r2, #4
 80063e6:	4013      	ands	r3, r2
 80063e8:	d004      	beq.n	80063f4 <HAL_RCC_OscConfig+0x188>
 80063ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e304      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063f4:	4b6c      	ldr	r3, [pc, #432]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	4a6e      	ldr	r2, [pc, #440]	; (80065b4 <HAL_RCC_OscConfig+0x348>)
 80063fa:	4013      	ands	r3, r2
 80063fc:	0019      	movs	r1, r3
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	021a      	lsls	r2, r3, #8
 8006404:	4b68      	ldr	r3, [pc, #416]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006406:	430a      	orrs	r2, r1
 8006408:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800640a:	4b67      	ldr	r3, [pc, #412]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2209      	movs	r2, #9
 8006410:	4393      	bics	r3, r2
 8006412:	0019      	movs	r1, r3
 8006414:	4b64      	ldr	r3, [pc, #400]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006416:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006418:	430a      	orrs	r2, r1
 800641a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800641c:	f000 fc42 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8006420:	0001      	movs	r1, r0
 8006422:	4b61      	ldr	r3, [pc, #388]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	091b      	lsrs	r3, r3, #4
 8006428:	220f      	movs	r2, #15
 800642a:	4013      	ands	r3, r2
 800642c:	4a62      	ldr	r2, [pc, #392]	; (80065b8 <HAL_RCC_OscConfig+0x34c>)
 800642e:	5cd3      	ldrb	r3, [r2, r3]
 8006430:	000a      	movs	r2, r1
 8006432:	40da      	lsrs	r2, r3
 8006434:	4b61      	ldr	r3, [pc, #388]	; (80065bc <HAL_RCC_OscConfig+0x350>)
 8006436:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006438:	4b61      	ldr	r3, [pc, #388]	; (80065c0 <HAL_RCC_OscConfig+0x354>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2513      	movs	r5, #19
 800643e:	197c      	adds	r4, r7, r5
 8006440:	0018      	movs	r0, r3
 8006442:	f7fe fe67 	bl	8005114 <HAL_InitTick>
 8006446:	0003      	movs	r3, r0
 8006448:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800644a:	197b      	adds	r3, r7, r5
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d046      	beq.n	80064e0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8006452:	197b      	adds	r3, r7, r5
 8006454:	781b      	ldrb	r3, [r3, #0]
 8006456:	e2d2      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d027      	beq.n	80064ae <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800645e:	4b52      	ldr	r3, [pc, #328]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2209      	movs	r2, #9
 8006464:	4393      	bics	r3, r2
 8006466:	0019      	movs	r1, r3
 8006468:	4b4f      	ldr	r3, [pc, #316]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800646a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800646c:	430a      	orrs	r2, r1
 800646e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006470:	f7fe fe96 	bl	80051a0 <HAL_GetTick>
 8006474:	0003      	movs	r3, r0
 8006476:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006478:	e008      	b.n	800648c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800647a:	f7fe fe91 	bl	80051a0 <HAL_GetTick>
 800647e:	0002      	movs	r2, r0
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	1ad3      	subs	r3, r2, r3
 8006484:	2b02      	cmp	r3, #2
 8006486:	d901      	bls.n	800648c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006488:	2303      	movs	r3, #3
 800648a:	e2b8      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800648c:	4b46      	ldr	r3, [pc, #280]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2204      	movs	r2, #4
 8006492:	4013      	ands	r3, r2
 8006494:	d0f1      	beq.n	800647a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006496:	4b44      	ldr	r3, [pc, #272]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	4a46      	ldr	r2, [pc, #280]	; (80065b4 <HAL_RCC_OscConfig+0x348>)
 800649c:	4013      	ands	r3, r2
 800649e:	0019      	movs	r1, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	021a      	lsls	r2, r3, #8
 80064a6:	4b40      	ldr	r3, [pc, #256]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80064a8:	430a      	orrs	r2, r1
 80064aa:	605a      	str	r2, [r3, #4]
 80064ac:	e018      	b.n	80064e0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ae:	4b3e      	ldr	r3, [pc, #248]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	4b3d      	ldr	r3, [pc, #244]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80064b4:	2101      	movs	r1, #1
 80064b6:	438a      	bics	r2, r1
 80064b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064ba:	f7fe fe71 	bl	80051a0 <HAL_GetTick>
 80064be:	0003      	movs	r3, r0
 80064c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064c2:	e008      	b.n	80064d6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064c4:	f7fe fe6c 	bl	80051a0 <HAL_GetTick>
 80064c8:	0002      	movs	r2, r0
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d901      	bls.n	80064d6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e293      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064d6:	4b34      	ldr	r3, [pc, #208]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	2204      	movs	r2, #4
 80064dc:	4013      	ands	r3, r2
 80064de:	d1f1      	bne.n	80064c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	2210      	movs	r2, #16
 80064e6:	4013      	ands	r3, r2
 80064e8:	d100      	bne.n	80064ec <HAL_RCC_OscConfig+0x280>
 80064ea:	e0a2      	b.n	8006632 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d140      	bne.n	8006574 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80064f2:	4b2d      	ldr	r3, [pc, #180]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	2380      	movs	r3, #128	; 0x80
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	4013      	ands	r3, r2
 80064fc:	d005      	beq.n	800650a <HAL_RCC_OscConfig+0x29e>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e279      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800650a:	4b27      	ldr	r3, [pc, #156]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	4a2d      	ldr	r2, [pc, #180]	; (80065c4 <HAL_RCC_OscConfig+0x358>)
 8006510:	4013      	ands	r3, r2
 8006512:	0019      	movs	r1, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006518:	4b23      	ldr	r3, [pc, #140]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800651a:	430a      	orrs	r2, r1
 800651c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800651e:	4b22      	ldr	r3, [pc, #136]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	021b      	lsls	r3, r3, #8
 8006524:	0a19      	lsrs	r1, r3, #8
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	061a      	lsls	r2, r3, #24
 800652c:	4b1e      	ldr	r3, [pc, #120]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800652e:	430a      	orrs	r2, r1
 8006530:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	0b5b      	lsrs	r3, r3, #13
 8006538:	3301      	adds	r3, #1
 800653a:	2280      	movs	r2, #128	; 0x80
 800653c:	0212      	lsls	r2, r2, #8
 800653e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006540:	4b19      	ldr	r3, [pc, #100]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	091b      	lsrs	r3, r3, #4
 8006546:	210f      	movs	r1, #15
 8006548:	400b      	ands	r3, r1
 800654a:	491b      	ldr	r1, [pc, #108]	; (80065b8 <HAL_RCC_OscConfig+0x34c>)
 800654c:	5ccb      	ldrb	r3, [r1, r3]
 800654e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006550:	4b1a      	ldr	r3, [pc, #104]	; (80065bc <HAL_RCC_OscConfig+0x350>)
 8006552:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006554:	4b1a      	ldr	r3, [pc, #104]	; (80065c0 <HAL_RCC_OscConfig+0x354>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2513      	movs	r5, #19
 800655a:	197c      	adds	r4, r7, r5
 800655c:	0018      	movs	r0, r3
 800655e:	f7fe fdd9 	bl	8005114 <HAL_InitTick>
 8006562:	0003      	movs	r3, r0
 8006564:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006566:	197b      	adds	r3, r7, r5
 8006568:	781b      	ldrb	r3, [r3, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d061      	beq.n	8006632 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800656e:	197b      	adds	r3, r7, r5
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	e244      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d040      	beq.n	80065fe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800657c:	4b0a      	ldr	r3, [pc, #40]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	4b09      	ldr	r3, [pc, #36]	; (80065a8 <HAL_RCC_OscConfig+0x33c>)
 8006582:	2180      	movs	r1, #128	; 0x80
 8006584:	0049      	lsls	r1, r1, #1
 8006586:	430a      	orrs	r2, r1
 8006588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658a:	f7fe fe09 	bl	80051a0 <HAL_GetTick>
 800658e:	0003      	movs	r3, r0
 8006590:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006592:	e019      	b.n	80065c8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006594:	f7fe fe04 	bl	80051a0 <HAL_GetTick>
 8006598:	0002      	movs	r2, r0
 800659a:	697b      	ldr	r3, [r7, #20]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d912      	bls.n	80065c8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e22b      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
 80065a6:	46c0      	nop			; (mov r8, r8)
 80065a8:	40021000 	.word	0x40021000
 80065ac:	fffeffff 	.word	0xfffeffff
 80065b0:	fffbffff 	.word	0xfffbffff
 80065b4:	ffffe0ff 	.word	0xffffe0ff
 80065b8:	0800c684 	.word	0x0800c684
 80065bc:	20000008 	.word	0x20000008
 80065c0:	2000000c 	.word	0x2000000c
 80065c4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80065c8:	4bca      	ldr	r3, [pc, #808]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	2380      	movs	r3, #128	; 0x80
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4013      	ands	r3, r2
 80065d2:	d0df      	beq.n	8006594 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80065d4:	4bc7      	ldr	r3, [pc, #796]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	4ac7      	ldr	r2, [pc, #796]	; (80068f8 <HAL_RCC_OscConfig+0x68c>)
 80065da:	4013      	ands	r3, r2
 80065dc:	0019      	movs	r1, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065e2:	4bc4      	ldr	r3, [pc, #784]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80065e4:	430a      	orrs	r2, r1
 80065e6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80065e8:	4bc2      	ldr	r3, [pc, #776]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	021b      	lsls	r3, r3, #8
 80065ee:	0a19      	lsrs	r1, r3, #8
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	061a      	lsls	r2, r3, #24
 80065f6:	4bbf      	ldr	r3, [pc, #764]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
 80065fc:	e019      	b.n	8006632 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80065fe:	4bbd      	ldr	r3, [pc, #756]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	4bbc      	ldr	r3, [pc, #752]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006604:	49bd      	ldr	r1, [pc, #756]	; (80068fc <HAL_RCC_OscConfig+0x690>)
 8006606:	400a      	ands	r2, r1
 8006608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800660a:	f7fe fdc9 	bl	80051a0 <HAL_GetTick>
 800660e:	0003      	movs	r3, r0
 8006610:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006612:	e008      	b.n	8006626 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006614:	f7fe fdc4 	bl	80051a0 <HAL_GetTick>
 8006618:	0002      	movs	r2, r0
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	2b02      	cmp	r3, #2
 8006620:	d901      	bls.n	8006626 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e1eb      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006626:	4bb3      	ldr	r3, [pc, #716]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	2380      	movs	r3, #128	; 0x80
 800662c:	009b      	lsls	r3, r3, #2
 800662e:	4013      	ands	r3, r2
 8006630:	d1f0      	bne.n	8006614 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2208      	movs	r2, #8
 8006638:	4013      	ands	r3, r2
 800663a:	d036      	beq.n	80066aa <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d019      	beq.n	8006678 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006644:	4bab      	ldr	r3, [pc, #684]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006646:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006648:	4baa      	ldr	r3, [pc, #680]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800664a:	2101      	movs	r1, #1
 800664c:	430a      	orrs	r2, r1
 800664e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006650:	f7fe fda6 	bl	80051a0 <HAL_GetTick>
 8006654:	0003      	movs	r3, r0
 8006656:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006658:	e008      	b.n	800666c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800665a:	f7fe fda1 	bl	80051a0 <HAL_GetTick>
 800665e:	0002      	movs	r2, r0
 8006660:	697b      	ldr	r3, [r7, #20]
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d901      	bls.n	800666c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e1c8      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800666c:	4ba1      	ldr	r3, [pc, #644]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800666e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006670:	2202      	movs	r2, #2
 8006672:	4013      	ands	r3, r2
 8006674:	d0f1      	beq.n	800665a <HAL_RCC_OscConfig+0x3ee>
 8006676:	e018      	b.n	80066aa <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006678:	4b9e      	ldr	r3, [pc, #632]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800667a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800667c:	4b9d      	ldr	r3, [pc, #628]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800667e:	2101      	movs	r1, #1
 8006680:	438a      	bics	r2, r1
 8006682:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006684:	f7fe fd8c 	bl	80051a0 <HAL_GetTick>
 8006688:	0003      	movs	r3, r0
 800668a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800668c:	e008      	b.n	80066a0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800668e:	f7fe fd87 	bl	80051a0 <HAL_GetTick>
 8006692:	0002      	movs	r2, r0
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	1ad3      	subs	r3, r2, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e1ae      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80066a0:	4b94      	ldr	r3, [pc, #592]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80066a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066a4:	2202      	movs	r2, #2
 80066a6:	4013      	ands	r3, r2
 80066a8:	d1f1      	bne.n	800668e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2204      	movs	r2, #4
 80066b0:	4013      	ands	r3, r2
 80066b2:	d100      	bne.n	80066b6 <HAL_RCC_OscConfig+0x44a>
 80066b4:	e0ae      	b.n	8006814 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066b6:	2023      	movs	r0, #35	; 0x23
 80066b8:	183b      	adds	r3, r7, r0
 80066ba:	2200      	movs	r2, #0
 80066bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066be:	4b8d      	ldr	r3, [pc, #564]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80066c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066c2:	2380      	movs	r3, #128	; 0x80
 80066c4:	055b      	lsls	r3, r3, #21
 80066c6:	4013      	ands	r3, r2
 80066c8:	d109      	bne.n	80066de <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066ca:	4b8a      	ldr	r3, [pc, #552]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80066cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066ce:	4b89      	ldr	r3, [pc, #548]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80066d0:	2180      	movs	r1, #128	; 0x80
 80066d2:	0549      	lsls	r1, r1, #21
 80066d4:	430a      	orrs	r2, r1
 80066d6:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80066d8:	183b      	adds	r3, r7, r0
 80066da:	2201      	movs	r2, #1
 80066dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066de:	4b88      	ldr	r3, [pc, #544]	; (8006900 <HAL_RCC_OscConfig+0x694>)
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	2380      	movs	r3, #128	; 0x80
 80066e4:	005b      	lsls	r3, r3, #1
 80066e6:	4013      	ands	r3, r2
 80066e8:	d11a      	bne.n	8006720 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066ea:	4b85      	ldr	r3, [pc, #532]	; (8006900 <HAL_RCC_OscConfig+0x694>)
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	4b84      	ldr	r3, [pc, #528]	; (8006900 <HAL_RCC_OscConfig+0x694>)
 80066f0:	2180      	movs	r1, #128	; 0x80
 80066f2:	0049      	lsls	r1, r1, #1
 80066f4:	430a      	orrs	r2, r1
 80066f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066f8:	f7fe fd52 	bl	80051a0 <HAL_GetTick>
 80066fc:	0003      	movs	r3, r0
 80066fe:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006700:	e008      	b.n	8006714 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006702:	f7fe fd4d 	bl	80051a0 <HAL_GetTick>
 8006706:	0002      	movs	r2, r0
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	2b64      	cmp	r3, #100	; 0x64
 800670e:	d901      	bls.n	8006714 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8006710:	2303      	movs	r3, #3
 8006712:	e174      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006714:	4b7a      	ldr	r3, [pc, #488]	; (8006900 <HAL_RCC_OscConfig+0x694>)
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	2380      	movs	r3, #128	; 0x80
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	4013      	ands	r3, r2
 800671e:	d0f0      	beq.n	8006702 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	2380      	movs	r3, #128	; 0x80
 8006726:	005b      	lsls	r3, r3, #1
 8006728:	429a      	cmp	r2, r3
 800672a:	d107      	bne.n	800673c <HAL_RCC_OscConfig+0x4d0>
 800672c:	4b71      	ldr	r3, [pc, #452]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800672e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006730:	4b70      	ldr	r3, [pc, #448]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006732:	2180      	movs	r1, #128	; 0x80
 8006734:	0049      	lsls	r1, r1, #1
 8006736:	430a      	orrs	r2, r1
 8006738:	651a      	str	r2, [r3, #80]	; 0x50
 800673a:	e031      	b.n	80067a0 <HAL_RCC_OscConfig+0x534>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10c      	bne.n	800675e <HAL_RCC_OscConfig+0x4f2>
 8006744:	4b6b      	ldr	r3, [pc, #428]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006746:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006748:	4b6a      	ldr	r3, [pc, #424]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800674a:	496c      	ldr	r1, [pc, #432]	; (80068fc <HAL_RCC_OscConfig+0x690>)
 800674c:	400a      	ands	r2, r1
 800674e:	651a      	str	r2, [r3, #80]	; 0x50
 8006750:	4b68      	ldr	r3, [pc, #416]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006752:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006754:	4b67      	ldr	r3, [pc, #412]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006756:	496b      	ldr	r1, [pc, #428]	; (8006904 <HAL_RCC_OscConfig+0x698>)
 8006758:	400a      	ands	r2, r1
 800675a:	651a      	str	r2, [r3, #80]	; 0x50
 800675c:	e020      	b.n	80067a0 <HAL_RCC_OscConfig+0x534>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689a      	ldr	r2, [r3, #8]
 8006762:	23a0      	movs	r3, #160	; 0xa0
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	429a      	cmp	r2, r3
 8006768:	d10e      	bne.n	8006788 <HAL_RCC_OscConfig+0x51c>
 800676a:	4b62      	ldr	r3, [pc, #392]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800676c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800676e:	4b61      	ldr	r3, [pc, #388]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006770:	2180      	movs	r1, #128	; 0x80
 8006772:	00c9      	lsls	r1, r1, #3
 8006774:	430a      	orrs	r2, r1
 8006776:	651a      	str	r2, [r3, #80]	; 0x50
 8006778:	4b5e      	ldr	r3, [pc, #376]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800677a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800677c:	4b5d      	ldr	r3, [pc, #372]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800677e:	2180      	movs	r1, #128	; 0x80
 8006780:	0049      	lsls	r1, r1, #1
 8006782:	430a      	orrs	r2, r1
 8006784:	651a      	str	r2, [r3, #80]	; 0x50
 8006786:	e00b      	b.n	80067a0 <HAL_RCC_OscConfig+0x534>
 8006788:	4b5a      	ldr	r3, [pc, #360]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800678a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800678c:	4b59      	ldr	r3, [pc, #356]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800678e:	495b      	ldr	r1, [pc, #364]	; (80068fc <HAL_RCC_OscConfig+0x690>)
 8006790:	400a      	ands	r2, r1
 8006792:	651a      	str	r2, [r3, #80]	; 0x50
 8006794:	4b57      	ldr	r3, [pc, #348]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006796:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006798:	4b56      	ldr	r3, [pc, #344]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800679a:	495a      	ldr	r1, [pc, #360]	; (8006904 <HAL_RCC_OscConfig+0x698>)
 800679c:	400a      	ands	r2, r1
 800679e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d015      	beq.n	80067d4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067a8:	f7fe fcfa 	bl	80051a0 <HAL_GetTick>
 80067ac:	0003      	movs	r3, r0
 80067ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067b0:	e009      	b.n	80067c6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067b2:	f7fe fcf5 	bl	80051a0 <HAL_GetTick>
 80067b6:	0002      	movs	r2, r0
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	4a52      	ldr	r2, [pc, #328]	; (8006908 <HAL_RCC_OscConfig+0x69c>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d901      	bls.n	80067c6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80067c2:	2303      	movs	r3, #3
 80067c4:	e11b      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067c6:	4b4b      	ldr	r3, [pc, #300]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80067c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067ca:	2380      	movs	r3, #128	; 0x80
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	4013      	ands	r3, r2
 80067d0:	d0ef      	beq.n	80067b2 <HAL_RCC_OscConfig+0x546>
 80067d2:	e014      	b.n	80067fe <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d4:	f7fe fce4 	bl	80051a0 <HAL_GetTick>
 80067d8:	0003      	movs	r3, r0
 80067da:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067dc:	e009      	b.n	80067f2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067de:	f7fe fcdf 	bl	80051a0 <HAL_GetTick>
 80067e2:	0002      	movs	r2, r0
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	4a47      	ldr	r2, [pc, #284]	; (8006908 <HAL_RCC_OscConfig+0x69c>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e105      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067f2:	4b40      	ldr	r3, [pc, #256]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80067f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80067f6:	2380      	movs	r3, #128	; 0x80
 80067f8:	009b      	lsls	r3, r3, #2
 80067fa:	4013      	ands	r3, r2
 80067fc:	d1ef      	bne.n	80067de <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80067fe:	2323      	movs	r3, #35	; 0x23
 8006800:	18fb      	adds	r3, r7, r3
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	2b01      	cmp	r3, #1
 8006806:	d105      	bne.n	8006814 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006808:	4b3a      	ldr	r3, [pc, #232]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800680a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800680c:	4b39      	ldr	r3, [pc, #228]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800680e:	493f      	ldr	r1, [pc, #252]	; (800690c <HAL_RCC_OscConfig+0x6a0>)
 8006810:	400a      	ands	r2, r1
 8006812:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2220      	movs	r2, #32
 800681a:	4013      	ands	r3, r2
 800681c:	d049      	beq.n	80068b2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d026      	beq.n	8006874 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006826:	4b33      	ldr	r3, [pc, #204]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	4b32      	ldr	r3, [pc, #200]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800682c:	2101      	movs	r1, #1
 800682e:	430a      	orrs	r2, r1
 8006830:	609a      	str	r2, [r3, #8]
 8006832:	4b30      	ldr	r3, [pc, #192]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006834:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006836:	4b2f      	ldr	r3, [pc, #188]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006838:	2101      	movs	r1, #1
 800683a:	430a      	orrs	r2, r1
 800683c:	635a      	str	r2, [r3, #52]	; 0x34
 800683e:	4b34      	ldr	r3, [pc, #208]	; (8006910 <HAL_RCC_OscConfig+0x6a4>)
 8006840:	6a1a      	ldr	r2, [r3, #32]
 8006842:	4b33      	ldr	r3, [pc, #204]	; (8006910 <HAL_RCC_OscConfig+0x6a4>)
 8006844:	2180      	movs	r1, #128	; 0x80
 8006846:	0189      	lsls	r1, r1, #6
 8006848:	430a      	orrs	r2, r1
 800684a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800684c:	f7fe fca8 	bl	80051a0 <HAL_GetTick>
 8006850:	0003      	movs	r3, r0
 8006852:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006854:	e008      	b.n	8006868 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006856:	f7fe fca3 	bl	80051a0 <HAL_GetTick>
 800685a:	0002      	movs	r2, r0
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	1ad3      	subs	r3, r2, r3
 8006860:	2b02      	cmp	r3, #2
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e0ca      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006868:	4b22      	ldr	r3, [pc, #136]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	2202      	movs	r2, #2
 800686e:	4013      	ands	r3, r2
 8006870:	d0f1      	beq.n	8006856 <HAL_RCC_OscConfig+0x5ea>
 8006872:	e01e      	b.n	80068b2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006874:	4b1f      	ldr	r3, [pc, #124]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	4b1e      	ldr	r3, [pc, #120]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 800687a:	2101      	movs	r1, #1
 800687c:	438a      	bics	r2, r1
 800687e:	609a      	str	r2, [r3, #8]
 8006880:	4b23      	ldr	r3, [pc, #140]	; (8006910 <HAL_RCC_OscConfig+0x6a4>)
 8006882:	6a1a      	ldr	r2, [r3, #32]
 8006884:	4b22      	ldr	r3, [pc, #136]	; (8006910 <HAL_RCC_OscConfig+0x6a4>)
 8006886:	4923      	ldr	r1, [pc, #140]	; (8006914 <HAL_RCC_OscConfig+0x6a8>)
 8006888:	400a      	ands	r2, r1
 800688a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800688c:	f7fe fc88 	bl	80051a0 <HAL_GetTick>
 8006890:	0003      	movs	r3, r0
 8006892:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006894:	e008      	b.n	80068a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006896:	f7fe fc83 	bl	80051a0 <HAL_GetTick>
 800689a:	0002      	movs	r2, r0
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	1ad3      	subs	r3, r2, r3
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d901      	bls.n	80068a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	e0aa      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80068a8:	4b12      	ldr	r3, [pc, #72]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	2202      	movs	r2, #2
 80068ae:	4013      	ands	r3, r2
 80068b0:	d1f1      	bne.n	8006896 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d100      	bne.n	80068bc <HAL_RCC_OscConfig+0x650>
 80068ba:	e09f      	b.n	80069fc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	2b0c      	cmp	r3, #12
 80068c0:	d100      	bne.n	80068c4 <HAL_RCC_OscConfig+0x658>
 80068c2:	e078      	b.n	80069b6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c8:	2b02      	cmp	r3, #2
 80068ca:	d159      	bne.n	8006980 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068cc:	4b09      	ldr	r3, [pc, #36]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	4b08      	ldr	r3, [pc, #32]	; (80068f4 <HAL_RCC_OscConfig+0x688>)
 80068d2:	4911      	ldr	r1, [pc, #68]	; (8006918 <HAL_RCC_OscConfig+0x6ac>)
 80068d4:	400a      	ands	r2, r1
 80068d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d8:	f7fe fc62 	bl	80051a0 <HAL_GetTick>
 80068dc:	0003      	movs	r3, r0
 80068de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80068e0:	e01c      	b.n	800691c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80068e2:	f7fe fc5d 	bl	80051a0 <HAL_GetTick>
 80068e6:	0002      	movs	r2, r0
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d915      	bls.n	800691c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e084      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
 80068f4:	40021000 	.word	0x40021000
 80068f8:	ffff1fff 	.word	0xffff1fff
 80068fc:	fffffeff 	.word	0xfffffeff
 8006900:	40007000 	.word	0x40007000
 8006904:	fffffbff 	.word	0xfffffbff
 8006908:	00001388 	.word	0x00001388
 800690c:	efffffff 	.word	0xefffffff
 8006910:	40010000 	.word	0x40010000
 8006914:	ffffdfff 	.word	0xffffdfff
 8006918:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800691c:	4b3a      	ldr	r3, [pc, #232]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	2380      	movs	r3, #128	; 0x80
 8006922:	049b      	lsls	r3, r3, #18
 8006924:	4013      	ands	r3, r2
 8006926:	d1dc      	bne.n	80068e2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006928:	4b37      	ldr	r3, [pc, #220]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 800692a:	68db      	ldr	r3, [r3, #12]
 800692c:	4a37      	ldr	r2, [pc, #220]	; (8006a0c <HAL_RCC_OscConfig+0x7a0>)
 800692e:	4013      	ands	r3, r2
 8006930:	0019      	movs	r1, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693a:	431a      	orrs	r2, r3
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006940:	431a      	orrs	r2, r3
 8006942:	4b31      	ldr	r3, [pc, #196]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 8006944:	430a      	orrs	r2, r1
 8006946:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006948:	4b2f      	ldr	r3, [pc, #188]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	4b2e      	ldr	r3, [pc, #184]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 800694e:	2180      	movs	r1, #128	; 0x80
 8006950:	0449      	lsls	r1, r1, #17
 8006952:	430a      	orrs	r2, r1
 8006954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006956:	f7fe fc23 	bl	80051a0 <HAL_GetTick>
 800695a:	0003      	movs	r3, r0
 800695c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800695e:	e008      	b.n	8006972 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006960:	f7fe fc1e 	bl	80051a0 <HAL_GetTick>
 8006964:	0002      	movs	r2, r0
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d901      	bls.n	8006972 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e045      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006972:	4b25      	ldr	r3, [pc, #148]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	2380      	movs	r3, #128	; 0x80
 8006978:	049b      	lsls	r3, r3, #18
 800697a:	4013      	ands	r3, r2
 800697c:	d0f0      	beq.n	8006960 <HAL_RCC_OscConfig+0x6f4>
 800697e:	e03d      	b.n	80069fc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006980:	4b21      	ldr	r3, [pc, #132]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	4b20      	ldr	r3, [pc, #128]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 8006986:	4922      	ldr	r1, [pc, #136]	; (8006a10 <HAL_RCC_OscConfig+0x7a4>)
 8006988:	400a      	ands	r2, r1
 800698a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800698c:	f7fe fc08 	bl	80051a0 <HAL_GetTick>
 8006990:	0003      	movs	r3, r0
 8006992:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006994:	e008      	b.n	80069a8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006996:	f7fe fc03 	bl	80051a0 <HAL_GetTick>
 800699a:	0002      	movs	r2, r0
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	2b02      	cmp	r3, #2
 80069a2:	d901      	bls.n	80069a8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80069a4:	2303      	movs	r3, #3
 80069a6:	e02a      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80069a8:	4b17      	ldr	r3, [pc, #92]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	2380      	movs	r3, #128	; 0x80
 80069ae:	049b      	lsls	r3, r3, #18
 80069b0:	4013      	ands	r3, r2
 80069b2:	d1f0      	bne.n	8006996 <HAL_RCC_OscConfig+0x72a>
 80069b4:	e022      	b.n	80069fc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d101      	bne.n	80069c2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e01d      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80069c2:	4b11      	ldr	r3, [pc, #68]	; (8006a08 <HAL_RCC_OscConfig+0x79c>)
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069c8:	69ba      	ldr	r2, [r7, #24]
 80069ca:	2380      	movs	r3, #128	; 0x80
 80069cc:	025b      	lsls	r3, r3, #9
 80069ce:	401a      	ands	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d10f      	bne.n	80069f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80069d8:	69ba      	ldr	r2, [r7, #24]
 80069da:	23f0      	movs	r3, #240	; 0xf0
 80069dc:	039b      	lsls	r3, r3, #14
 80069de:	401a      	ands	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d107      	bne.n	80069f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80069e8:	69ba      	ldr	r2, [r7, #24]
 80069ea:	23c0      	movs	r3, #192	; 0xc0
 80069ec:	041b      	lsls	r3, r3, #16
 80069ee:	401a      	ands	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d001      	beq.n	80069fc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e000      	b.n	80069fe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	0018      	movs	r0, r3
 8006a00:	46bd      	mov	sp, r7
 8006a02:	b00a      	add	sp, #40	; 0x28
 8006a04:	bdb0      	pop	{r4, r5, r7, pc}
 8006a06:	46c0      	nop			; (mov r8, r8)
 8006a08:	40021000 	.word	0x40021000
 8006a0c:	ff02ffff 	.word	0xff02ffff
 8006a10:	feffffff 	.word	0xfeffffff

08006a14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a14:	b5b0      	push	{r4, r5, r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
 8006a1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e128      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a28:	4b96      	ldr	r3, [pc, #600]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	4013      	ands	r3, r2
 8006a30:	683a      	ldr	r2, [r7, #0]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d91e      	bls.n	8006a74 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a36:	4b93      	ldr	r3, [pc, #588]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	4393      	bics	r3, r2
 8006a3e:	0019      	movs	r1, r3
 8006a40:	4b90      	ldr	r3, [pc, #576]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	430a      	orrs	r2, r1
 8006a46:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006a48:	f7fe fbaa 	bl	80051a0 <HAL_GetTick>
 8006a4c:	0003      	movs	r3, r0
 8006a4e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a50:	e009      	b.n	8006a66 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a52:	f7fe fba5 	bl	80051a0 <HAL_GetTick>
 8006a56:	0002      	movs	r2, r0
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	4a8a      	ldr	r2, [pc, #552]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d901      	bls.n	8006a66 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e109      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a66:	4b87      	ldr	r3, [pc, #540]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	683a      	ldr	r2, [r7, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d1ee      	bne.n	8006a52 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2202      	movs	r2, #2
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	d009      	beq.n	8006a92 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a7e:	4b83      	ldr	r3, [pc, #524]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	22f0      	movs	r2, #240	; 0xf0
 8006a84:	4393      	bics	r3, r2
 8006a86:	0019      	movs	r1, r3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689a      	ldr	r2, [r3, #8]
 8006a8c:	4b7f      	ldr	r3, [pc, #508]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2201      	movs	r2, #1
 8006a98:	4013      	ands	r3, r2
 8006a9a:	d100      	bne.n	8006a9e <HAL_RCC_ClockConfig+0x8a>
 8006a9c:	e089      	b.n	8006bb2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d107      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006aa6:	4b79      	ldr	r3, [pc, #484]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	2380      	movs	r3, #128	; 0x80
 8006aac:	029b      	lsls	r3, r3, #10
 8006aae:	4013      	ands	r3, r2
 8006ab0:	d120      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e0e1      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	2b03      	cmp	r3, #3
 8006abc:	d107      	bne.n	8006ace <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006abe:	4b73      	ldr	r3, [pc, #460]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	2380      	movs	r3, #128	; 0x80
 8006ac4:	049b      	lsls	r3, r3, #18
 8006ac6:	4013      	ands	r3, r2
 8006ac8:	d114      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e0d5      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d106      	bne.n	8006ae4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006ad6:	4b6d      	ldr	r3, [pc, #436]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2204      	movs	r2, #4
 8006adc:	4013      	ands	r3, r2
 8006ade:	d109      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e0ca      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006ae4:	4b69      	ldr	r3, [pc, #420]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	2380      	movs	r3, #128	; 0x80
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4013      	ands	r3, r2
 8006aee:	d101      	bne.n	8006af4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e0c2      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006af4:	4b65      	ldr	r3, [pc, #404]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	2203      	movs	r2, #3
 8006afa:	4393      	bics	r3, r2
 8006afc:	0019      	movs	r1, r3
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	4b62      	ldr	r3, [pc, #392]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006b04:	430a      	orrs	r2, r1
 8006b06:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b08:	f7fe fb4a 	bl	80051a0 <HAL_GetTick>
 8006b0c:	0003      	movs	r3, r0
 8006b0e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	2b02      	cmp	r3, #2
 8006b16:	d111      	bne.n	8006b3c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b18:	e009      	b.n	8006b2e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b1a:	f7fe fb41 	bl	80051a0 <HAL_GetTick>
 8006b1e:	0002      	movs	r2, r0
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	4a58      	ldr	r2, [pc, #352]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d901      	bls.n	8006b2e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e0a5      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b2e:	4b57      	ldr	r3, [pc, #348]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	220c      	movs	r2, #12
 8006b34:	4013      	ands	r3, r2
 8006b36:	2b08      	cmp	r3, #8
 8006b38:	d1ef      	bne.n	8006b1a <HAL_RCC_ClockConfig+0x106>
 8006b3a:	e03a      	b.n	8006bb2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	2b03      	cmp	r3, #3
 8006b42:	d111      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b44:	e009      	b.n	8006b5a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b46:	f7fe fb2b 	bl	80051a0 <HAL_GetTick>
 8006b4a:	0002      	movs	r2, r0
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	1ad3      	subs	r3, r2, r3
 8006b50:	4a4d      	ldr	r2, [pc, #308]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d901      	bls.n	8006b5a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006b56:	2303      	movs	r3, #3
 8006b58:	e08f      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b5a:	4b4c      	ldr	r3, [pc, #304]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	220c      	movs	r2, #12
 8006b60:	4013      	ands	r3, r2
 8006b62:	2b0c      	cmp	r3, #12
 8006b64:	d1ef      	bne.n	8006b46 <HAL_RCC_ClockConfig+0x132>
 8006b66:	e024      	b.n	8006bb2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d11b      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b70:	e009      	b.n	8006b86 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b72:	f7fe fb15 	bl	80051a0 <HAL_GetTick>
 8006b76:	0002      	movs	r2, r0
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	4a42      	ldr	r2, [pc, #264]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d901      	bls.n	8006b86 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e079      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b86:	4b41      	ldr	r3, [pc, #260]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	220c      	movs	r2, #12
 8006b8c:	4013      	ands	r3, r2
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	d1ef      	bne.n	8006b72 <HAL_RCC_ClockConfig+0x15e>
 8006b92:	e00e      	b.n	8006bb2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b94:	f7fe fb04 	bl	80051a0 <HAL_GetTick>
 8006b98:	0002      	movs	r2, r0
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	4a3a      	ldr	r2, [pc, #232]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d901      	bls.n	8006ba8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006ba4:	2303      	movs	r3, #3
 8006ba6:	e068      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006ba8:	4b38      	ldr	r3, [pc, #224]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	220c      	movs	r2, #12
 8006bae:	4013      	ands	r3, r2
 8006bb0:	d1f0      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bb2:	4b34      	ldr	r3, [pc, #208]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2201      	movs	r2, #1
 8006bb8:	4013      	ands	r3, r2
 8006bba:	683a      	ldr	r2, [r7, #0]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d21e      	bcs.n	8006bfe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bc0:	4b30      	ldr	r3, [pc, #192]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	4393      	bics	r3, r2
 8006bc8:	0019      	movs	r1, r3
 8006bca:	4b2e      	ldr	r3, [pc, #184]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006bd2:	f7fe fae5 	bl	80051a0 <HAL_GetTick>
 8006bd6:	0003      	movs	r3, r0
 8006bd8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bda:	e009      	b.n	8006bf0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bdc:	f7fe fae0 	bl	80051a0 <HAL_GetTick>
 8006be0:	0002      	movs	r2, r0
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	4a28      	ldr	r2, [pc, #160]	; (8006c88 <HAL_RCC_ClockConfig+0x274>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e044      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bf0:	4b24      	ldr	r3, [pc, #144]	; (8006c84 <HAL_RCC_ClockConfig+0x270>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2201      	movs	r2, #1
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d1ee      	bne.n	8006bdc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2204      	movs	r2, #4
 8006c04:	4013      	ands	r3, r2
 8006c06:	d009      	beq.n	8006c1c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c08:	4b20      	ldr	r3, [pc, #128]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	4a20      	ldr	r2, [pc, #128]	; (8006c90 <HAL_RCC_ClockConfig+0x27c>)
 8006c0e:	4013      	ands	r3, r2
 8006c10:	0019      	movs	r1, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	68da      	ldr	r2, [r3, #12]
 8006c16:	4b1d      	ldr	r3, [pc, #116]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2208      	movs	r2, #8
 8006c22:	4013      	ands	r3, r2
 8006c24:	d00a      	beq.n	8006c3c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006c26:	4b19      	ldr	r3, [pc, #100]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	4a1a      	ldr	r2, [pc, #104]	; (8006c94 <HAL_RCC_ClockConfig+0x280>)
 8006c2c:	4013      	ands	r3, r2
 8006c2e:	0019      	movs	r1, r3
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	691b      	ldr	r3, [r3, #16]
 8006c34:	00da      	lsls	r2, r3, #3
 8006c36:	4b15      	ldr	r3, [pc, #84]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006c38:	430a      	orrs	r2, r1
 8006c3a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c3c:	f000 f832 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8006c40:	0001      	movs	r1, r0
 8006c42:	4b12      	ldr	r3, [pc, #72]	; (8006c8c <HAL_RCC_ClockConfig+0x278>)
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	091b      	lsrs	r3, r3, #4
 8006c48:	220f      	movs	r2, #15
 8006c4a:	4013      	ands	r3, r2
 8006c4c:	4a12      	ldr	r2, [pc, #72]	; (8006c98 <HAL_RCC_ClockConfig+0x284>)
 8006c4e:	5cd3      	ldrb	r3, [r2, r3]
 8006c50:	000a      	movs	r2, r1
 8006c52:	40da      	lsrs	r2, r3
 8006c54:	4b11      	ldr	r3, [pc, #68]	; (8006c9c <HAL_RCC_ClockConfig+0x288>)
 8006c56:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006c58:	4b11      	ldr	r3, [pc, #68]	; (8006ca0 <HAL_RCC_ClockConfig+0x28c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	250b      	movs	r5, #11
 8006c5e:	197c      	adds	r4, r7, r5
 8006c60:	0018      	movs	r0, r3
 8006c62:	f7fe fa57 	bl	8005114 <HAL_InitTick>
 8006c66:	0003      	movs	r3, r0
 8006c68:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006c6a:	197b      	adds	r3, r7, r5
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d002      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006c72:	197b      	adds	r3, r7, r5
 8006c74:	781b      	ldrb	r3, [r3, #0]
 8006c76:	e000      	b.n	8006c7a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	b004      	add	sp, #16
 8006c80:	bdb0      	pop	{r4, r5, r7, pc}
 8006c82:	46c0      	nop			; (mov r8, r8)
 8006c84:	40022000 	.word	0x40022000
 8006c88:	00001388 	.word	0x00001388
 8006c8c:	40021000 	.word	0x40021000
 8006c90:	fffff8ff 	.word	0xfffff8ff
 8006c94:	ffffc7ff 	.word	0xffffc7ff
 8006c98:	0800c684 	.word	0x0800c684
 8006c9c:	20000008 	.word	0x20000008
 8006ca0:	2000000c 	.word	0x2000000c

08006ca4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ca4:	b5b0      	push	{r4, r5, r7, lr}
 8006ca6:	b08e      	sub	sp, #56	; 0x38
 8006ca8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006caa:	4b4c      	ldr	r3, [pc, #304]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x138>)
 8006cac:	68db      	ldr	r3, [r3, #12]
 8006cae:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006cb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006cb2:	230c      	movs	r3, #12
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	2b0c      	cmp	r3, #12
 8006cb8:	d014      	beq.n	8006ce4 <HAL_RCC_GetSysClockFreq+0x40>
 8006cba:	d900      	bls.n	8006cbe <HAL_RCC_GetSysClockFreq+0x1a>
 8006cbc:	e07b      	b.n	8006db6 <HAL_RCC_GetSysClockFreq+0x112>
 8006cbe:	2b04      	cmp	r3, #4
 8006cc0:	d002      	beq.n	8006cc8 <HAL_RCC_GetSysClockFreq+0x24>
 8006cc2:	2b08      	cmp	r3, #8
 8006cc4:	d00b      	beq.n	8006cde <HAL_RCC_GetSysClockFreq+0x3a>
 8006cc6:	e076      	b.n	8006db6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006cc8:	4b44      	ldr	r3, [pc, #272]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x138>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2210      	movs	r2, #16
 8006cce:	4013      	ands	r3, r2
 8006cd0:	d002      	beq.n	8006cd8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006cd2:	4b43      	ldr	r3, [pc, #268]	; (8006de0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006cd4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006cd6:	e07c      	b.n	8006dd2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8006cd8:	4b42      	ldr	r3, [pc, #264]	; (8006de4 <HAL_RCC_GetSysClockFreq+0x140>)
 8006cda:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006cdc:	e079      	b.n	8006dd2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006cde:	4b42      	ldr	r3, [pc, #264]	; (8006de8 <HAL_RCC_GetSysClockFreq+0x144>)
 8006ce0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006ce2:	e076      	b.n	8006dd2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce6:	0c9a      	lsrs	r2, r3, #18
 8006ce8:	230f      	movs	r3, #15
 8006cea:	401a      	ands	r2, r3
 8006cec:	4b3f      	ldr	r3, [pc, #252]	; (8006dec <HAL_RCC_GetSysClockFreq+0x148>)
 8006cee:	5c9b      	ldrb	r3, [r3, r2]
 8006cf0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf4:	0d9a      	lsrs	r2, r3, #22
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cfe:	4b37      	ldr	r3, [pc, #220]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d00:	68da      	ldr	r2, [r3, #12]
 8006d02:	2380      	movs	r3, #128	; 0x80
 8006d04:	025b      	lsls	r3, r3, #9
 8006d06:	4013      	ands	r3, r2
 8006d08:	d01a      	beq.n	8006d40 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	61bb      	str	r3, [r7, #24]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	61fb      	str	r3, [r7, #28]
 8006d12:	4a35      	ldr	r2, [pc, #212]	; (8006de8 <HAL_RCC_GetSysClockFreq+0x144>)
 8006d14:	2300      	movs	r3, #0
 8006d16:	69b8      	ldr	r0, [r7, #24]
 8006d18:	69f9      	ldr	r1, [r7, #28]
 8006d1a:	f7f9 fc1f 	bl	800055c <__aeabi_lmul>
 8006d1e:	0002      	movs	r2, r0
 8006d20:	000b      	movs	r3, r1
 8006d22:	0010      	movs	r0, r2
 8006d24:	0019      	movs	r1, r3
 8006d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d28:	613b      	str	r3, [r7, #16]
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	617b      	str	r3, [r7, #20]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	f7f9 fbf3 	bl	800051c <__aeabi_uldivmod>
 8006d36:	0002      	movs	r2, r0
 8006d38:	000b      	movs	r3, r1
 8006d3a:	0013      	movs	r3, r2
 8006d3c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d3e:	e037      	b.n	8006db0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006d40:	4b26      	ldr	r3, [pc, #152]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x138>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2210      	movs	r2, #16
 8006d46:	4013      	ands	r3, r2
 8006d48:	d01a      	beq.n	8006d80 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	60bb      	str	r3, [r7, #8]
 8006d4e:	2300      	movs	r3, #0
 8006d50:	60fb      	str	r3, [r7, #12]
 8006d52:	4a23      	ldr	r2, [pc, #140]	; (8006de0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006d54:	2300      	movs	r3, #0
 8006d56:	68b8      	ldr	r0, [r7, #8]
 8006d58:	68f9      	ldr	r1, [r7, #12]
 8006d5a:	f7f9 fbff 	bl	800055c <__aeabi_lmul>
 8006d5e:	0002      	movs	r2, r0
 8006d60:	000b      	movs	r3, r1
 8006d62:	0010      	movs	r0, r2
 8006d64:	0019      	movs	r1, r3
 8006d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d68:	603b      	str	r3, [r7, #0]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	607b      	str	r3, [r7, #4]
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f7f9 fbd3 	bl	800051c <__aeabi_uldivmod>
 8006d76:	0002      	movs	r2, r0
 8006d78:	000b      	movs	r3, r1
 8006d7a:	0013      	movs	r3, r2
 8006d7c:	637b      	str	r3, [r7, #52]	; 0x34
 8006d7e:	e017      	b.n	8006db0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8006d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d82:	0018      	movs	r0, r3
 8006d84:	2300      	movs	r3, #0
 8006d86:	0019      	movs	r1, r3
 8006d88:	4a16      	ldr	r2, [pc, #88]	; (8006de4 <HAL_RCC_GetSysClockFreq+0x140>)
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	f7f9 fbe6 	bl	800055c <__aeabi_lmul>
 8006d90:	0002      	movs	r2, r0
 8006d92:	000b      	movs	r3, r1
 8006d94:	0010      	movs	r0, r2
 8006d96:	0019      	movs	r1, r3
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	001c      	movs	r4, r3
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	001d      	movs	r5, r3
 8006da0:	0022      	movs	r2, r4
 8006da2:	002b      	movs	r3, r5
 8006da4:	f7f9 fbba 	bl	800051c <__aeabi_uldivmod>
 8006da8:	0002      	movs	r2, r0
 8006daa:	000b      	movs	r3, r1
 8006dac:	0013      	movs	r3, r2
 8006dae:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006db2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006db4:	e00d      	b.n	8006dd2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006db6:	4b09      	ldr	r3, [pc, #36]	; (8006ddc <HAL_RCC_GetSysClockFreq+0x138>)
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	0b5b      	lsrs	r3, r3, #13
 8006dbc:	2207      	movs	r2, #7
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006dc2:	6a3b      	ldr	r3, [r7, #32]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	2280      	movs	r2, #128	; 0x80
 8006dc8:	0212      	lsls	r2, r2, #8
 8006dca:	409a      	lsls	r2, r3
 8006dcc:	0013      	movs	r3, r2
 8006dce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006dd0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	b00e      	add	sp, #56	; 0x38
 8006dda:	bdb0      	pop	{r4, r5, r7, pc}
 8006ddc:	40021000 	.word	0x40021000
 8006de0:	003d0900 	.word	0x003d0900
 8006de4:	00f42400 	.word	0x00f42400
 8006de8:	007a1200 	.word	0x007a1200
 8006dec:	0800c69c 	.word	0x0800c69c

08006df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006df4:	4b02      	ldr	r3, [pc, #8]	; (8006e00 <HAL_RCC_GetHCLKFreq+0x10>)
 8006df6:	681b      	ldr	r3, [r3, #0]
}
 8006df8:	0018      	movs	r0, r3
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	46c0      	nop			; (mov r8, r8)
 8006e00:	20000008 	.word	0x20000008

08006e04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e04:	b580      	push	{r7, lr}
 8006e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e08:	f7ff fff2 	bl	8006df0 <HAL_RCC_GetHCLKFreq>
 8006e0c:	0001      	movs	r1, r0
 8006e0e:	4b06      	ldr	r3, [pc, #24]	; (8006e28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	0a1b      	lsrs	r3, r3, #8
 8006e14:	2207      	movs	r2, #7
 8006e16:	4013      	ands	r3, r2
 8006e18:	4a04      	ldr	r2, [pc, #16]	; (8006e2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e1a:	5cd3      	ldrb	r3, [r2, r3]
 8006e1c:	40d9      	lsrs	r1, r3
 8006e1e:	000b      	movs	r3, r1
}
 8006e20:	0018      	movs	r0, r3
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	46c0      	nop			; (mov r8, r8)
 8006e28:	40021000 	.word	0x40021000
 8006e2c:	0800c694 	.word	0x0800c694

08006e30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e34:	f7ff ffdc 	bl	8006df0 <HAL_RCC_GetHCLKFreq>
 8006e38:	0001      	movs	r1, r0
 8006e3a:	4b06      	ldr	r3, [pc, #24]	; (8006e54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e3c:	68db      	ldr	r3, [r3, #12]
 8006e3e:	0adb      	lsrs	r3, r3, #11
 8006e40:	2207      	movs	r2, #7
 8006e42:	4013      	ands	r3, r2
 8006e44:	4a04      	ldr	r2, [pc, #16]	; (8006e58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e46:	5cd3      	ldrb	r3, [r2, r3]
 8006e48:	40d9      	lsrs	r1, r3
 8006e4a:	000b      	movs	r3, r1
}
 8006e4c:	0018      	movs	r0, r3
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	46c0      	nop			; (mov r8, r8)
 8006e54:	40021000 	.word	0x40021000
 8006e58:	0800c694 	.word	0x0800c694

08006e5c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006e64:	2317      	movs	r3, #23
 8006e66:	18fb      	adds	r3, r7, r3
 8006e68:	2200      	movs	r2, #0
 8006e6a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2220      	movs	r2, #32
 8006e72:	4013      	ands	r3, r2
 8006e74:	d106      	bne.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	2380      	movs	r3, #128	; 0x80
 8006e7c:	011b      	lsls	r3, r3, #4
 8006e7e:	4013      	ands	r3, r2
 8006e80:	d100      	bne.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8006e82:	e0d9      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e84:	4ba4      	ldr	r3, [pc, #656]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e88:	2380      	movs	r3, #128	; 0x80
 8006e8a:	055b      	lsls	r3, r3, #21
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	d10a      	bne.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e90:	4ba1      	ldr	r3, [pc, #644]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e94:	4ba0      	ldr	r3, [pc, #640]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006e96:	2180      	movs	r1, #128	; 0x80
 8006e98:	0549      	lsls	r1, r1, #21
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8006e9e:	2317      	movs	r3, #23
 8006ea0:	18fb      	adds	r3, r7, r3
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ea6:	4b9d      	ldr	r3, [pc, #628]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	2380      	movs	r3, #128	; 0x80
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	4013      	ands	r3, r2
 8006eb0:	d11a      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006eb2:	4b9a      	ldr	r3, [pc, #616]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	4b99      	ldr	r3, [pc, #612]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006eb8:	2180      	movs	r1, #128	; 0x80
 8006eba:	0049      	lsls	r1, r1, #1
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ec0:	f7fe f96e 	bl	80051a0 <HAL_GetTick>
 8006ec4:	0003      	movs	r3, r0
 8006ec6:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ec8:	e008      	b.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eca:	f7fe f969 	bl	80051a0 <HAL_GetTick>
 8006ece:	0002      	movs	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b64      	cmp	r3, #100	; 0x64
 8006ed6:	d901      	bls.n	8006edc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e118      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006edc:	4b8f      	ldr	r3, [pc, #572]	; (800711c <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	2380      	movs	r3, #128	; 0x80
 8006ee2:	005b      	lsls	r3, r3, #1
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	d0f0      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006ee8:	4b8b      	ldr	r3, [pc, #556]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	23c0      	movs	r3, #192	; 0xc0
 8006eee:	039b      	lsls	r3, r3, #14
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685a      	ldr	r2, [r3, #4]
 8006ef8:	23c0      	movs	r3, #192	; 0xc0
 8006efa:	039b      	lsls	r3, r3, #14
 8006efc:	4013      	ands	r3, r2
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d107      	bne.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	689a      	ldr	r2, [r3, #8]
 8006f08:	23c0      	movs	r3, #192	; 0xc0
 8006f0a:	039b      	lsls	r3, r3, #14
 8006f0c:	4013      	ands	r3, r2
 8006f0e:	68fa      	ldr	r2, [r7, #12]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d013      	beq.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685a      	ldr	r2, [r3, #4]
 8006f18:	23c0      	movs	r3, #192	; 0xc0
 8006f1a:	029b      	lsls	r3, r3, #10
 8006f1c:	401a      	ands	r2, r3
 8006f1e:	23c0      	movs	r3, #192	; 0xc0
 8006f20:	029b      	lsls	r3, r3, #10
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d10a      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006f26:	4b7c      	ldr	r3, [pc, #496]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	2380      	movs	r3, #128	; 0x80
 8006f2c:	029b      	lsls	r3, r3, #10
 8006f2e:	401a      	ands	r2, r3
 8006f30:	2380      	movs	r3, #128	; 0x80
 8006f32:	029b      	lsls	r3, r3, #10
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d101      	bne.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e0e8      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006f3c:	4b76      	ldr	r3, [pc, #472]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f40:	23c0      	movs	r3, #192	; 0xc0
 8006f42:	029b      	lsls	r3, r3, #10
 8006f44:	4013      	ands	r3, r2
 8006f46:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d049      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	23c0      	movs	r3, #192	; 0xc0
 8006f54:	029b      	lsls	r3, r3, #10
 8006f56:	4013      	ands	r3, r2
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	d004      	beq.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2220      	movs	r2, #32
 8006f64:	4013      	ands	r3, r2
 8006f66:	d10d      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	689a      	ldr	r2, [r3, #8]
 8006f6c:	23c0      	movs	r3, #192	; 0xc0
 8006f6e:	029b      	lsls	r3, r3, #10
 8006f70:	4013      	ands	r3, r2
 8006f72:	68fa      	ldr	r2, [r7, #12]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d034      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681a      	ldr	r2, [r3, #0]
 8006f7c:	2380      	movs	r3, #128	; 0x80
 8006f7e:	011b      	lsls	r3, r3, #4
 8006f80:	4013      	ands	r3, r2
 8006f82:	d02e      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006f84:	4b64      	ldr	r3, [pc, #400]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f88:	4a65      	ldr	r2, [pc, #404]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f8e:	4b62      	ldr	r3, [pc, #392]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f92:	4b61      	ldr	r3, [pc, #388]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f94:	2180      	movs	r1, #128	; 0x80
 8006f96:	0309      	lsls	r1, r1, #12
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f9c:	4b5e      	ldr	r3, [pc, #376]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006f9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006fa0:	4b5d      	ldr	r3, [pc, #372]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006fa2:	4960      	ldr	r1, [pc, #384]	; (8007124 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8006fa4:	400a      	ands	r2, r1
 8006fa6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006fa8:	4b5b      	ldr	r3, [pc, #364]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006faa:	68fa      	ldr	r2, [r7, #12]
 8006fac:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	2380      	movs	r3, #128	; 0x80
 8006fb2:	005b      	lsls	r3, r3, #1
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	d014      	beq.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fb8:	f7fe f8f2 	bl	80051a0 <HAL_GetTick>
 8006fbc:	0003      	movs	r3, r0
 8006fbe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fc0:	e009      	b.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fc2:	f7fe f8ed 	bl	80051a0 <HAL_GetTick>
 8006fc6:	0002      	movs	r2, r0
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	4a56      	ldr	r2, [pc, #344]	; (8007128 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d901      	bls.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e09b      	b.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006fd6:	4b50      	ldr	r3, [pc, #320]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006fd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006fda:	2380      	movs	r3, #128	; 0x80
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4013      	ands	r3, r2
 8006fe0:	d0ef      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	23c0      	movs	r3, #192	; 0xc0
 8006fe8:	029b      	lsls	r3, r3, #10
 8006fea:	401a      	ands	r2, r3
 8006fec:	23c0      	movs	r3, #192	; 0xc0
 8006fee:	029b      	lsls	r3, r3, #10
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d10c      	bne.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006ff4:	4b48      	ldr	r3, [pc, #288]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a4c      	ldr	r2, [pc, #304]	; (800712c <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	0019      	movs	r1, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	23c0      	movs	r3, #192	; 0xc0
 8007004:	039b      	lsls	r3, r3, #14
 8007006:	401a      	ands	r2, r3
 8007008:	4b43      	ldr	r3, [pc, #268]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800700a:	430a      	orrs	r2, r1
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	4b42      	ldr	r3, [pc, #264]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007010:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	685a      	ldr	r2, [r3, #4]
 8007016:	23c0      	movs	r3, #192	; 0xc0
 8007018:	029b      	lsls	r3, r3, #10
 800701a:	401a      	ands	r2, r3
 800701c:	4b3e      	ldr	r3, [pc, #248]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800701e:	430a      	orrs	r2, r1
 8007020:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007022:	2317      	movs	r3, #23
 8007024:	18fb      	adds	r3, r7, r3
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d105      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800702c:	4b3a      	ldr	r3, [pc, #232]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800702e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007030:	4b39      	ldr	r3, [pc, #228]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007032:	493f      	ldr	r1, [pc, #252]	; (8007130 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8007034:	400a      	ands	r2, r1
 8007036:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2201      	movs	r2, #1
 800703e:	4013      	ands	r3, r2
 8007040:	d009      	beq.n	8007056 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007042:	4b35      	ldr	r3, [pc, #212]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007046:	2203      	movs	r2, #3
 8007048:	4393      	bics	r3, r2
 800704a:	0019      	movs	r1, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	4b31      	ldr	r3, [pc, #196]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007052:	430a      	orrs	r2, r1
 8007054:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2202      	movs	r2, #2
 800705c:	4013      	ands	r3, r2
 800705e:	d009      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007060:	4b2d      	ldr	r3, [pc, #180]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007064:	220c      	movs	r2, #12
 8007066:	4393      	bics	r3, r2
 8007068:	0019      	movs	r1, r3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691a      	ldr	r2, [r3, #16]
 800706e:	4b2a      	ldr	r3, [pc, #168]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007070:	430a      	orrs	r2, r1
 8007072:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2204      	movs	r2, #4
 800707a:	4013      	ands	r3, r2
 800707c:	d009      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800707e:	4b26      	ldr	r3, [pc, #152]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007082:	4a2c      	ldr	r2, [pc, #176]	; (8007134 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007084:	4013      	ands	r3, r2
 8007086:	0019      	movs	r1, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	695a      	ldr	r2, [r3, #20]
 800708c:	4b22      	ldr	r3, [pc, #136]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800708e:	430a      	orrs	r2, r1
 8007090:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2208      	movs	r2, #8
 8007098:	4013      	ands	r3, r2
 800709a:	d009      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800709c:	4b1e      	ldr	r3, [pc, #120]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800709e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070a0:	4a25      	ldr	r2, [pc, #148]	; (8007138 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80070a2:	4013      	ands	r3, r2
 80070a4:	0019      	movs	r1, r3
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	699a      	ldr	r2, [r3, #24]
 80070aa:	4b1b      	ldr	r3, [pc, #108]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070ac:	430a      	orrs	r2, r1
 80070ae:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	2380      	movs	r3, #128	; 0x80
 80070b6:	005b      	lsls	r3, r3, #1
 80070b8:	4013      	ands	r3, r2
 80070ba:	d009      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070bc:	4b16      	ldr	r3, [pc, #88]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070c0:	4a17      	ldr	r2, [pc, #92]	; (8007120 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80070c2:	4013      	ands	r3, r2
 80070c4:	0019      	movs	r1, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	69da      	ldr	r2, [r3, #28]
 80070ca:	4b13      	ldr	r3, [pc, #76]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070cc:	430a      	orrs	r2, r1
 80070ce:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2240      	movs	r2, #64	; 0x40
 80070d6:	4013      	ands	r3, r2
 80070d8:	d009      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80070da:	4b0f      	ldr	r3, [pc, #60]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070de:	4a17      	ldr	r2, [pc, #92]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80070e0:	4013      	ands	r3, r2
 80070e2:	0019      	movs	r1, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070e8:	4b0b      	ldr	r3, [pc, #44]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070ea:	430a      	orrs	r2, r1
 80070ec:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	2280      	movs	r2, #128	; 0x80
 80070f4:	4013      	ands	r3, r2
 80070f6:	d009      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80070f8:	4b07      	ldr	r3, [pc, #28]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80070fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070fc:	4a10      	ldr	r2, [pc, #64]	; (8007140 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80070fe:	4013      	ands	r3, r2
 8007100:	0019      	movs	r1, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a1a      	ldr	r2, [r3, #32]
 8007106:	4b04      	ldr	r3, [pc, #16]	; (8007118 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8007108:	430a      	orrs	r2, r1
 800710a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	0018      	movs	r0, r3
 8007110:	46bd      	mov	sp, r7
 8007112:	b006      	add	sp, #24
 8007114:	bd80      	pop	{r7, pc}
 8007116:	46c0      	nop			; (mov r8, r8)
 8007118:	40021000 	.word	0x40021000
 800711c:	40007000 	.word	0x40007000
 8007120:	fffcffff 	.word	0xfffcffff
 8007124:	fff7ffff 	.word	0xfff7ffff
 8007128:	00001388 	.word	0x00001388
 800712c:	ffcfffff 	.word	0xffcfffff
 8007130:	efffffff 	.word	0xefffffff
 8007134:	fffff3ff 	.word	0xfffff3ff
 8007138:	ffffcfff 	.word	0xffffcfff
 800713c:	fbffffff 	.word	0xfbffffff
 8007140:	fff3ffff 	.word	0xfff3ffff

08007144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d101      	bne.n	8007156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e032      	b.n	80071bc <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2239      	movs	r2, #57	; 0x39
 800715a:	5c9b      	ldrb	r3, [r3, r2]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b00      	cmp	r3, #0
 8007160:	d107      	bne.n	8007172 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2238      	movs	r2, #56	; 0x38
 8007166:	2100      	movs	r1, #0
 8007168:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	0018      	movs	r0, r3
 800716e:	f7fd fcff 	bl	8004b70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2239      	movs	r2, #57	; 0x39
 8007176:	2102      	movs	r1, #2
 8007178:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	3304      	adds	r3, #4
 8007182:	0019      	movs	r1, r3
 8007184:	0010      	movs	r0, r2
 8007186:	f000 fb99 	bl	80078bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	223e      	movs	r2, #62	; 0x3e
 800718e:	2101      	movs	r1, #1
 8007190:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	223a      	movs	r2, #58	; 0x3a
 8007196:	2101      	movs	r1, #1
 8007198:	5499      	strb	r1, [r3, r2]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	223b      	movs	r2, #59	; 0x3b
 800719e:	2101      	movs	r1, #1
 80071a0:	5499      	strb	r1, [r3, r2]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	223c      	movs	r2, #60	; 0x3c
 80071a6:	2101      	movs	r1, #1
 80071a8:	5499      	strb	r1, [r3, r2]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	223d      	movs	r2, #61	; 0x3d
 80071ae:	2101      	movs	r1, #1
 80071b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2239      	movs	r2, #57	; 0x39
 80071b6:	2101      	movs	r1, #1
 80071b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	0018      	movs	r0, r3
 80071be:	46bd      	mov	sp, r7
 80071c0:	b002      	add	sp, #8
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d101      	bne.n	80071d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	e032      	b.n	800723c <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2239      	movs	r2, #57	; 0x39
 80071da:	5c9b      	ldrb	r3, [r3, r2]
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d107      	bne.n	80071f2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2238      	movs	r2, #56	; 0x38
 80071e6:	2100      	movs	r1, #0
 80071e8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	0018      	movs	r0, r3
 80071ee:	f000 f829 	bl	8007244 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2239      	movs	r2, #57	; 0x39
 80071f6:	2102      	movs	r1, #2
 80071f8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	3304      	adds	r3, #4
 8007202:	0019      	movs	r1, r3
 8007204:	0010      	movs	r0, r2
 8007206:	f000 fb59 	bl	80078bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	223e      	movs	r2, #62	; 0x3e
 800720e:	2101      	movs	r1, #1
 8007210:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	223a      	movs	r2, #58	; 0x3a
 8007216:	2101      	movs	r1, #1
 8007218:	5499      	strb	r1, [r3, r2]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	223b      	movs	r2, #59	; 0x3b
 800721e:	2101      	movs	r1, #1
 8007220:	5499      	strb	r1, [r3, r2]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	223c      	movs	r2, #60	; 0x3c
 8007226:	2101      	movs	r1, #1
 8007228:	5499      	strb	r1, [r3, r2]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	223d      	movs	r2, #61	; 0x3d
 800722e:	2101      	movs	r1, #1
 8007230:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2239      	movs	r2, #57	; 0x39
 8007236:	2101      	movs	r1, #1
 8007238:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	0018      	movs	r0, r3
 800723e:	46bd      	mov	sp, r7
 8007240:	b002      	add	sp, #8
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800724c:	46c0      	nop			; (mov r8, r8)
 800724e:	46bd      	mov	sp, r7
 8007250:	b002      	add	sp, #8
 8007252:	bd80      	pop	{r7, pc}

08007254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d108      	bne.n	8007276 <HAL_TIM_PWM_Start+0x22>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	223a      	movs	r2, #58	; 0x3a
 8007268:	5c9b      	ldrb	r3, [r3, r2]
 800726a:	b2db      	uxtb	r3, r3
 800726c:	3b01      	subs	r3, #1
 800726e:	1e5a      	subs	r2, r3, #1
 8007270:	4193      	sbcs	r3, r2
 8007272:	b2db      	uxtb	r3, r3
 8007274:	e01f      	b.n	80072b6 <HAL_TIM_PWM_Start+0x62>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b04      	cmp	r3, #4
 800727a:	d108      	bne.n	800728e <HAL_TIM_PWM_Start+0x3a>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	223b      	movs	r2, #59	; 0x3b
 8007280:	5c9b      	ldrb	r3, [r3, r2]
 8007282:	b2db      	uxtb	r3, r3
 8007284:	3b01      	subs	r3, #1
 8007286:	1e5a      	subs	r2, r3, #1
 8007288:	4193      	sbcs	r3, r2
 800728a:	b2db      	uxtb	r3, r3
 800728c:	e013      	b.n	80072b6 <HAL_TIM_PWM_Start+0x62>
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	2b08      	cmp	r3, #8
 8007292:	d108      	bne.n	80072a6 <HAL_TIM_PWM_Start+0x52>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	223c      	movs	r2, #60	; 0x3c
 8007298:	5c9b      	ldrb	r3, [r3, r2]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	3b01      	subs	r3, #1
 800729e:	1e5a      	subs	r2, r3, #1
 80072a0:	4193      	sbcs	r3, r2
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	e007      	b.n	80072b6 <HAL_TIM_PWM_Start+0x62>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	223d      	movs	r2, #61	; 0x3d
 80072aa:	5c9b      	ldrb	r3, [r3, r2]
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	3b01      	subs	r3, #1
 80072b0:	1e5a      	subs	r2, r3, #1
 80072b2:	4193      	sbcs	r3, r2
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d001      	beq.n	80072be <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e052      	b.n	8007364 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d104      	bne.n	80072ce <HAL_TIM_PWM_Start+0x7a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	223a      	movs	r2, #58	; 0x3a
 80072c8:	2102      	movs	r1, #2
 80072ca:	5499      	strb	r1, [r3, r2]
 80072cc:	e013      	b.n	80072f6 <HAL_TIM_PWM_Start+0xa2>
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b04      	cmp	r3, #4
 80072d2:	d104      	bne.n	80072de <HAL_TIM_PWM_Start+0x8a>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	223b      	movs	r2, #59	; 0x3b
 80072d8:	2102      	movs	r1, #2
 80072da:	5499      	strb	r1, [r3, r2]
 80072dc:	e00b      	b.n	80072f6 <HAL_TIM_PWM_Start+0xa2>
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	2b08      	cmp	r3, #8
 80072e2:	d104      	bne.n	80072ee <HAL_TIM_PWM_Start+0x9a>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	223c      	movs	r2, #60	; 0x3c
 80072e8:	2102      	movs	r1, #2
 80072ea:	5499      	strb	r1, [r3, r2]
 80072ec:	e003      	b.n	80072f6 <HAL_TIM_PWM_Start+0xa2>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	223d      	movs	r2, #61	; 0x3d
 80072f2:	2102      	movs	r1, #2
 80072f4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	6839      	ldr	r1, [r7, #0]
 80072fc:	2201      	movs	r2, #1
 80072fe:	0018      	movs	r0, r3
 8007300:	f000 fcd8 	bl	8007cb4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	2380      	movs	r3, #128	; 0x80
 800730a:	05db      	lsls	r3, r3, #23
 800730c:	429a      	cmp	r2, r3
 800730e:	d00e      	beq.n	800732e <HAL_TIM_PWM_Start+0xda>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a15      	ldr	r2, [pc, #84]	; (800736c <HAL_TIM_PWM_Start+0x118>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d009      	beq.n	800732e <HAL_TIM_PWM_Start+0xda>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a14      	ldr	r2, [pc, #80]	; (8007370 <HAL_TIM_PWM_Start+0x11c>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d004      	beq.n	800732e <HAL_TIM_PWM_Start+0xda>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a12      	ldr	r2, [pc, #72]	; (8007374 <HAL_TIM_PWM_Start+0x120>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d111      	bne.n	8007352 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	2207      	movs	r2, #7
 8007336:	4013      	ands	r3, r2
 8007338:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2b06      	cmp	r3, #6
 800733e:	d010      	beq.n	8007362 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2101      	movs	r1, #1
 800734c:	430a      	orrs	r2, r1
 800734e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007350:	e007      	b.n	8007362 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2101      	movs	r1, #1
 800735e:	430a      	orrs	r2, r1
 8007360:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	0018      	movs	r0, r3
 8007366:	46bd      	mov	sp, r7
 8007368:	b004      	add	sp, #16
 800736a:	bd80      	pop	{r7, pc}
 800736c:	40000400 	.word	0x40000400
 8007370:	40010800 	.word	0x40010800
 8007374:	40011400 	.word	0x40011400

08007378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	2202      	movs	r2, #2
 8007388:	4013      	ands	r3, r2
 800738a:	2b02      	cmp	r3, #2
 800738c:	d124      	bne.n	80073d8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	2202      	movs	r2, #2
 8007396:	4013      	ands	r3, r2
 8007398:	2b02      	cmp	r3, #2
 800739a:	d11d      	bne.n	80073d8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2203      	movs	r2, #3
 80073a2:	4252      	negs	r2, r2
 80073a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2201      	movs	r2, #1
 80073aa:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	699b      	ldr	r3, [r3, #24]
 80073b2:	2203      	movs	r2, #3
 80073b4:	4013      	ands	r3, r2
 80073b6:	d004      	beq.n	80073c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	0018      	movs	r0, r3
 80073bc:	f000 fa66 	bl	800788c <HAL_TIM_IC_CaptureCallback>
 80073c0:	e007      	b.n	80073d2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	0018      	movs	r0, r3
 80073c6:	f000 fa59 	bl	800787c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	0018      	movs	r0, r3
 80073ce:	f000 fa65 	bl	800789c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	2204      	movs	r2, #4
 80073e0:	4013      	ands	r3, r2
 80073e2:	2b04      	cmp	r3, #4
 80073e4:	d125      	bne.n	8007432 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	2204      	movs	r2, #4
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b04      	cmp	r3, #4
 80073f2:	d11e      	bne.n	8007432 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2205      	movs	r2, #5
 80073fa:	4252      	negs	r2, r2
 80073fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2202      	movs	r2, #2
 8007402:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	699a      	ldr	r2, [r3, #24]
 800740a:	23c0      	movs	r3, #192	; 0xc0
 800740c:	009b      	lsls	r3, r3, #2
 800740e:	4013      	ands	r3, r2
 8007410:	d004      	beq.n	800741c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	0018      	movs	r0, r3
 8007416:	f000 fa39 	bl	800788c <HAL_TIM_IC_CaptureCallback>
 800741a:	e007      	b.n	800742c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	0018      	movs	r0, r3
 8007420:	f000 fa2c 	bl	800787c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	0018      	movs	r0, r3
 8007428:	f000 fa38 	bl	800789c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	2208      	movs	r2, #8
 800743a:	4013      	ands	r3, r2
 800743c:	2b08      	cmp	r3, #8
 800743e:	d124      	bne.n	800748a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	2208      	movs	r2, #8
 8007448:	4013      	ands	r3, r2
 800744a:	2b08      	cmp	r3, #8
 800744c:	d11d      	bne.n	800748a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2209      	movs	r2, #9
 8007454:	4252      	negs	r2, r2
 8007456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2204      	movs	r2, #4
 800745c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	69db      	ldr	r3, [r3, #28]
 8007464:	2203      	movs	r2, #3
 8007466:	4013      	ands	r3, r2
 8007468:	d004      	beq.n	8007474 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	0018      	movs	r0, r3
 800746e:	f000 fa0d 	bl	800788c <HAL_TIM_IC_CaptureCallback>
 8007472:	e007      	b.n	8007484 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	0018      	movs	r0, r3
 8007478:	f000 fa00 	bl	800787c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	0018      	movs	r0, r3
 8007480:	f000 fa0c 	bl	800789c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	2210      	movs	r2, #16
 8007492:	4013      	ands	r3, r2
 8007494:	2b10      	cmp	r3, #16
 8007496:	d125      	bne.n	80074e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	2210      	movs	r2, #16
 80074a0:	4013      	ands	r3, r2
 80074a2:	2b10      	cmp	r3, #16
 80074a4:	d11e      	bne.n	80074e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2211      	movs	r2, #17
 80074ac:	4252      	negs	r2, r2
 80074ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2208      	movs	r2, #8
 80074b4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	69da      	ldr	r2, [r3, #28]
 80074bc:	23c0      	movs	r3, #192	; 0xc0
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	4013      	ands	r3, r2
 80074c2:	d004      	beq.n	80074ce <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	0018      	movs	r0, r3
 80074c8:	f000 f9e0 	bl	800788c <HAL_TIM_IC_CaptureCallback>
 80074cc:	e007      	b.n	80074de <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	0018      	movs	r0, r3
 80074d2:	f000 f9d3 	bl	800787c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	0018      	movs	r0, r3
 80074da:	f000 f9df 	bl	800789c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2201      	movs	r2, #1
 80074ec:	4013      	ands	r3, r2
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d10f      	bne.n	8007512 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	2201      	movs	r2, #1
 80074fa:	4013      	ands	r3, r2
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d108      	bne.n	8007512 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2202      	movs	r2, #2
 8007506:	4252      	negs	r2, r2
 8007508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	0018      	movs	r0, r3
 800750e:	f7fd f8d5 	bl	80046bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	2240      	movs	r2, #64	; 0x40
 800751a:	4013      	ands	r3, r2
 800751c:	2b40      	cmp	r3, #64	; 0x40
 800751e:	d10f      	bne.n	8007540 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	2240      	movs	r2, #64	; 0x40
 8007528:	4013      	ands	r3, r2
 800752a:	2b40      	cmp	r3, #64	; 0x40
 800752c:	d108      	bne.n	8007540 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2241      	movs	r2, #65	; 0x41
 8007534:	4252      	negs	r2, r2
 8007536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	0018      	movs	r0, r3
 800753c:	f000 f9b6 	bl	80078ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007540:	46c0      	nop			; (mov r8, r8)
 8007542:	46bd      	mov	sp, r7
 8007544:	b002      	add	sp, #8
 8007546:	bd80      	pop	{r7, pc}

08007548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b086      	sub	sp, #24
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007554:	2317      	movs	r3, #23
 8007556:	18fb      	adds	r3, r7, r3
 8007558:	2200      	movs	r2, #0
 800755a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2238      	movs	r2, #56	; 0x38
 8007560:	5c9b      	ldrb	r3, [r3, r2]
 8007562:	2b01      	cmp	r3, #1
 8007564:	d101      	bne.n	800756a <HAL_TIM_PWM_ConfigChannel+0x22>
 8007566:	2302      	movs	r3, #2
 8007568:	e0ad      	b.n	80076c6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2238      	movs	r2, #56	; 0x38
 800756e:	2101      	movs	r1, #1
 8007570:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b0c      	cmp	r3, #12
 8007576:	d100      	bne.n	800757a <HAL_TIM_PWM_ConfigChannel+0x32>
 8007578:	e076      	b.n	8007668 <HAL_TIM_PWM_ConfigChannel+0x120>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b0c      	cmp	r3, #12
 800757e:	d900      	bls.n	8007582 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8007580:	e095      	b.n	80076ae <HAL_TIM_PWM_ConfigChannel+0x166>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b08      	cmp	r3, #8
 8007586:	d04e      	beq.n	8007626 <HAL_TIM_PWM_ConfigChannel+0xde>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2b08      	cmp	r3, #8
 800758c:	d900      	bls.n	8007590 <HAL_TIM_PWM_ConfigChannel+0x48>
 800758e:	e08e      	b.n	80076ae <HAL_TIM_PWM_ConfigChannel+0x166>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d003      	beq.n	800759e <HAL_TIM_PWM_ConfigChannel+0x56>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2b04      	cmp	r3, #4
 800759a:	d021      	beq.n	80075e0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800759c:	e087      	b.n	80076ae <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	0011      	movs	r1, r2
 80075a6:	0018      	movs	r0, r3
 80075a8:	f000 f9e6 	bl	8007978 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	699a      	ldr	r2, [r3, #24]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2108      	movs	r1, #8
 80075b8:	430a      	orrs	r2, r1
 80075ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	699a      	ldr	r2, [r3, #24]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2104      	movs	r1, #4
 80075c8:	438a      	bics	r2, r1
 80075ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6999      	ldr	r1, [r3, #24]
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	430a      	orrs	r2, r1
 80075dc:	619a      	str	r2, [r3, #24]
      break;
 80075de:	e06b      	b.n	80076b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68ba      	ldr	r2, [r7, #8]
 80075e6:	0011      	movs	r1, r2
 80075e8:	0018      	movs	r0, r3
 80075ea:	f000 fa01 	bl	80079f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	699a      	ldr	r2, [r3, #24]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2180      	movs	r1, #128	; 0x80
 80075fa:	0109      	lsls	r1, r1, #4
 80075fc:	430a      	orrs	r2, r1
 80075fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	699a      	ldr	r2, [r3, #24]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4931      	ldr	r1, [pc, #196]	; (80076d0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800760c:	400a      	ands	r2, r1
 800760e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	6999      	ldr	r1, [r3, #24]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	68db      	ldr	r3, [r3, #12]
 800761a:	021a      	lsls	r2, r3, #8
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	430a      	orrs	r2, r1
 8007622:	619a      	str	r2, [r3, #24]
      break;
 8007624:	e048      	b.n	80076b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68ba      	ldr	r2, [r7, #8]
 800762c:	0011      	movs	r1, r2
 800762e:	0018      	movs	r0, r3
 8007630:	f000 fa20 	bl	8007a74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	69da      	ldr	r2, [r3, #28]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2108      	movs	r1, #8
 8007640:	430a      	orrs	r2, r1
 8007642:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	69da      	ldr	r2, [r3, #28]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2104      	movs	r1, #4
 8007650:	438a      	bics	r2, r1
 8007652:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	69d9      	ldr	r1, [r3, #28]
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	68da      	ldr	r2, [r3, #12]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	430a      	orrs	r2, r1
 8007664:	61da      	str	r2, [r3, #28]
      break;
 8007666:	e027      	b.n	80076b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	0011      	movs	r1, r2
 8007670:	0018      	movs	r0, r3
 8007672:	f000 fa3f 	bl	8007af4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	69da      	ldr	r2, [r3, #28]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	2180      	movs	r1, #128	; 0x80
 8007682:	0109      	lsls	r1, r1, #4
 8007684:	430a      	orrs	r2, r1
 8007686:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	69da      	ldr	r2, [r3, #28]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	490f      	ldr	r1, [pc, #60]	; (80076d0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007694:	400a      	ands	r2, r1
 8007696:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	69d9      	ldr	r1, [r3, #28]
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	68db      	ldr	r3, [r3, #12]
 80076a2:	021a      	lsls	r2, r3, #8
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	430a      	orrs	r2, r1
 80076aa:	61da      	str	r2, [r3, #28]
      break;
 80076ac:	e004      	b.n	80076b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80076ae:	2317      	movs	r3, #23
 80076b0:	18fb      	adds	r3, r7, r3
 80076b2:	2201      	movs	r2, #1
 80076b4:	701a      	strb	r2, [r3, #0]
      break;
 80076b6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2238      	movs	r2, #56	; 0x38
 80076bc:	2100      	movs	r1, #0
 80076be:	5499      	strb	r1, [r3, r2]

  return status;
 80076c0:	2317      	movs	r3, #23
 80076c2:	18fb      	adds	r3, r7, r3
 80076c4:	781b      	ldrb	r3, [r3, #0]
}
 80076c6:	0018      	movs	r0, r3
 80076c8:	46bd      	mov	sp, r7
 80076ca:	b006      	add	sp, #24
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	46c0      	nop			; (mov r8, r8)
 80076d0:	fffffbff 	.word	0xfffffbff

080076d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076de:	230f      	movs	r3, #15
 80076e0:	18fb      	adds	r3, r7, r3
 80076e2:	2200      	movs	r2, #0
 80076e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2238      	movs	r2, #56	; 0x38
 80076ea:	5c9b      	ldrb	r3, [r3, r2]
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d101      	bne.n	80076f4 <HAL_TIM_ConfigClockSource+0x20>
 80076f0:	2302      	movs	r3, #2
 80076f2:	e0bc      	b.n	800786e <HAL_TIM_ConfigClockSource+0x19a>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2238      	movs	r2, #56	; 0x38
 80076f8:	2101      	movs	r1, #1
 80076fa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2239      	movs	r2, #57	; 0x39
 8007700:	2102      	movs	r1, #2
 8007702:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	689b      	ldr	r3, [r3, #8]
 800770a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	2277      	movs	r2, #119	; 0x77
 8007710:	4393      	bics	r3, r2
 8007712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	4a58      	ldr	r2, [pc, #352]	; (8007878 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007718:	4013      	ands	r3, r2
 800771a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68ba      	ldr	r2, [r7, #8]
 8007722:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2280      	movs	r2, #128	; 0x80
 800772a:	0192      	lsls	r2, r2, #6
 800772c:	4293      	cmp	r3, r2
 800772e:	d040      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0xde>
 8007730:	2280      	movs	r2, #128	; 0x80
 8007732:	0192      	lsls	r2, r2, #6
 8007734:	4293      	cmp	r3, r2
 8007736:	d900      	bls.n	800773a <HAL_TIM_ConfigClockSource+0x66>
 8007738:	e088      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 800773a:	2280      	movs	r2, #128	; 0x80
 800773c:	0152      	lsls	r2, r2, #5
 800773e:	4293      	cmp	r3, r2
 8007740:	d100      	bne.n	8007744 <HAL_TIM_ConfigClockSource+0x70>
 8007742:	e088      	b.n	8007856 <HAL_TIM_ConfigClockSource+0x182>
 8007744:	2280      	movs	r2, #128	; 0x80
 8007746:	0152      	lsls	r2, r2, #5
 8007748:	4293      	cmp	r3, r2
 800774a:	d900      	bls.n	800774e <HAL_TIM_ConfigClockSource+0x7a>
 800774c:	e07e      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 800774e:	2b70      	cmp	r3, #112	; 0x70
 8007750:	d018      	beq.n	8007784 <HAL_TIM_ConfigClockSource+0xb0>
 8007752:	d900      	bls.n	8007756 <HAL_TIM_ConfigClockSource+0x82>
 8007754:	e07a      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 8007756:	2b60      	cmp	r3, #96	; 0x60
 8007758:	d04f      	beq.n	80077fa <HAL_TIM_ConfigClockSource+0x126>
 800775a:	d900      	bls.n	800775e <HAL_TIM_ConfigClockSource+0x8a>
 800775c:	e076      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 800775e:	2b50      	cmp	r3, #80	; 0x50
 8007760:	d03b      	beq.n	80077da <HAL_TIM_ConfigClockSource+0x106>
 8007762:	d900      	bls.n	8007766 <HAL_TIM_ConfigClockSource+0x92>
 8007764:	e072      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 8007766:	2b40      	cmp	r3, #64	; 0x40
 8007768:	d057      	beq.n	800781a <HAL_TIM_ConfigClockSource+0x146>
 800776a:	d900      	bls.n	800776e <HAL_TIM_ConfigClockSource+0x9a>
 800776c:	e06e      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 800776e:	2b30      	cmp	r3, #48	; 0x30
 8007770:	d063      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x166>
 8007772:	d86b      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 8007774:	2b20      	cmp	r3, #32
 8007776:	d060      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x166>
 8007778:	d868      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x178>
 800777a:	2b00      	cmp	r3, #0
 800777c:	d05d      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x166>
 800777e:	2b10      	cmp	r3, #16
 8007780:	d05b      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x166>
 8007782:	e063      	b.n	800784c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6818      	ldr	r0, [r3, #0]
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	6899      	ldr	r1, [r3, #8]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f000 fa6e 	bl	8007c74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	2277      	movs	r2, #119	; 0x77
 80077a4:	4313      	orrs	r3, r2
 80077a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68ba      	ldr	r2, [r7, #8]
 80077ae:	609a      	str	r2, [r3, #8]
      break;
 80077b0:	e052      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6899      	ldr	r1, [r3, #8]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	f000 fa57 	bl	8007c74 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	689a      	ldr	r2, [r3, #8]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2180      	movs	r1, #128	; 0x80
 80077d2:	01c9      	lsls	r1, r1, #7
 80077d4:	430a      	orrs	r2, r1
 80077d6:	609a      	str	r2, [r3, #8]
      break;
 80077d8:	e03e      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	6859      	ldr	r1, [r3, #4]
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	001a      	movs	r2, r3
 80077e8:	f000 f9ca 	bl	8007b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2150      	movs	r1, #80	; 0x50
 80077f2:	0018      	movs	r0, r3
 80077f4:	f000 fa24 	bl	8007c40 <TIM_ITRx_SetConfig>
      break;
 80077f8:	e02e      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6818      	ldr	r0, [r3, #0]
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	6859      	ldr	r1, [r3, #4]
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	68db      	ldr	r3, [r3, #12]
 8007806:	001a      	movs	r2, r3
 8007808:	f000 f9e8 	bl	8007bdc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2160      	movs	r1, #96	; 0x60
 8007812:	0018      	movs	r0, r3
 8007814:	f000 fa14 	bl	8007c40 <TIM_ITRx_SetConfig>
      break;
 8007818:	e01e      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6818      	ldr	r0, [r3, #0]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	6859      	ldr	r1, [r3, #4]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	001a      	movs	r2, r3
 8007828:	f000 f9aa 	bl	8007b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2140      	movs	r1, #64	; 0x40
 8007832:	0018      	movs	r0, r3
 8007834:	f000 fa04 	bl	8007c40 <TIM_ITRx_SetConfig>
      break;
 8007838:	e00e      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	0019      	movs	r1, r3
 8007844:	0010      	movs	r0, r2
 8007846:	f000 f9fb 	bl	8007c40 <TIM_ITRx_SetConfig>
      break;
 800784a:	e005      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800784c:	230f      	movs	r3, #15
 800784e:	18fb      	adds	r3, r7, r3
 8007850:	2201      	movs	r2, #1
 8007852:	701a      	strb	r2, [r3, #0]
      break;
 8007854:	e000      	b.n	8007858 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007856:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2239      	movs	r2, #57	; 0x39
 800785c:	2101      	movs	r1, #1
 800785e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2238      	movs	r2, #56	; 0x38
 8007864:	2100      	movs	r1, #0
 8007866:	5499      	strb	r1, [r3, r2]

  return status;
 8007868:	230f      	movs	r3, #15
 800786a:	18fb      	adds	r3, r7, r3
 800786c:	781b      	ldrb	r3, [r3, #0]
}
 800786e:	0018      	movs	r0, r3
 8007870:	46bd      	mov	sp, r7
 8007872:	b004      	add	sp, #16
 8007874:	bd80      	pop	{r7, pc}
 8007876:	46c0      	nop			; (mov r8, r8)
 8007878:	ffff00ff 	.word	0xffff00ff

0800787c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b082      	sub	sp, #8
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007884:	46c0      	nop			; (mov r8, r8)
 8007886:	46bd      	mov	sp, r7
 8007888:	b002      	add	sp, #8
 800788a:	bd80      	pop	{r7, pc}

0800788c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007894:	46c0      	nop			; (mov r8, r8)
 8007896:	46bd      	mov	sp, r7
 8007898:	b002      	add	sp, #8
 800789a:	bd80      	pop	{r7, pc}

0800789c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b082      	sub	sp, #8
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078a4:	46c0      	nop			; (mov r8, r8)
 80078a6:	46bd      	mov	sp, r7
 80078a8:	b002      	add	sp, #8
 80078aa:	bd80      	pop	{r7, pc}

080078ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078b4:	46c0      	nop			; (mov r8, r8)
 80078b6:	46bd      	mov	sp, r7
 80078b8:	b002      	add	sp, #8
 80078ba:	bd80      	pop	{r7, pc}

080078bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
 80078c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	2380      	movs	r3, #128	; 0x80
 80078d0:	05db      	lsls	r3, r3, #23
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d00b      	beq.n	80078ee <TIM_Base_SetConfig+0x32>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a23      	ldr	r2, [pc, #140]	; (8007968 <TIM_Base_SetConfig+0xac>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d007      	beq.n	80078ee <TIM_Base_SetConfig+0x32>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a22      	ldr	r2, [pc, #136]	; (800796c <TIM_Base_SetConfig+0xb0>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d003      	beq.n	80078ee <TIM_Base_SetConfig+0x32>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a21      	ldr	r2, [pc, #132]	; (8007970 <TIM_Base_SetConfig+0xb4>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d108      	bne.n	8007900 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2270      	movs	r2, #112	; 0x70
 80078f2:	4393      	bics	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	4313      	orrs	r3, r2
 80078fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007900:	687a      	ldr	r2, [r7, #4]
 8007902:	2380      	movs	r3, #128	; 0x80
 8007904:	05db      	lsls	r3, r3, #23
 8007906:	429a      	cmp	r2, r3
 8007908:	d00b      	beq.n	8007922 <TIM_Base_SetConfig+0x66>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a16      	ldr	r2, [pc, #88]	; (8007968 <TIM_Base_SetConfig+0xac>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d007      	beq.n	8007922 <TIM_Base_SetConfig+0x66>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a15      	ldr	r2, [pc, #84]	; (800796c <TIM_Base_SetConfig+0xb0>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d003      	beq.n	8007922 <TIM_Base_SetConfig+0x66>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a14      	ldr	r2, [pc, #80]	; (8007970 <TIM_Base_SetConfig+0xb4>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d108      	bne.n	8007934 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4a13      	ldr	r2, [pc, #76]	; (8007974 <TIM_Base_SetConfig+0xb8>)
 8007926:	4013      	ands	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
 800792e:	68fa      	ldr	r2, [r7, #12]
 8007930:	4313      	orrs	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2280      	movs	r2, #128	; 0x80
 8007938:	4393      	bics	r3, r2
 800793a:	001a      	movs	r2, r3
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	4313      	orrs	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	689a      	ldr	r2, [r3, #8]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	615a      	str	r2, [r3, #20]
}
 8007960:	46c0      	nop			; (mov r8, r8)
 8007962:	46bd      	mov	sp, r7
 8007964:	b004      	add	sp, #16
 8007966:	bd80      	pop	{r7, pc}
 8007968:	40000400 	.word	0x40000400
 800796c:	40010800 	.word	0x40010800
 8007970:	40011400 	.word	0x40011400
 8007974:	fffffcff 	.word	0xfffffcff

08007978 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	2201      	movs	r2, #1
 8007988:	4393      	bics	r3, r2
 800798a:	001a      	movs	r2, r3
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2270      	movs	r2, #112	; 0x70
 80079a6:	4393      	bics	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2203      	movs	r2, #3
 80079ae:	4393      	bics	r3, r2
 80079b0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	2202      	movs	r2, #2
 80079c0:	4393      	bics	r3, r2
 80079c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	697a      	ldr	r2, [r7, #20]
 80079ca:	4313      	orrs	r3, r2
 80079cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	685a      	ldr	r2, [r3, #4]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	697a      	ldr	r2, [r7, #20]
 80079e6:	621a      	str	r2, [r3, #32]
}
 80079e8:	46c0      	nop			; (mov r8, r8)
 80079ea:	46bd      	mov	sp, r7
 80079ec:	b006      	add	sp, #24
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	2210      	movs	r2, #16
 8007a00:	4393      	bics	r3, r2
 8007a02:	001a      	movs	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a1b      	ldr	r3, [r3, #32]
 8007a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	699b      	ldr	r3, [r3, #24]
 8007a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	4a13      	ldr	r2, [pc, #76]	; (8007a6c <TIM_OC2_SetConfig+0x7c>)
 8007a1e:	4013      	ands	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4a12      	ldr	r2, [pc, #72]	; (8007a70 <TIM_OC2_SetConfig+0x80>)
 8007a26:	4013      	ands	r3, r2
 8007a28:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	021b      	lsls	r3, r3, #8
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	4393      	bics	r3, r2
 8007a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	011b      	lsls	r3, r3, #4
 8007a44:	697a      	ldr	r2, [r7, #20]
 8007a46:	4313      	orrs	r3, r2
 8007a48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	621a      	str	r2, [r3, #32]
}
 8007a64:	46c0      	nop			; (mov r8, r8)
 8007a66:	46bd      	mov	sp, r7
 8007a68:	b006      	add	sp, #24
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	ffff8fff 	.word	0xffff8fff
 8007a70:	fffffcff 	.word	0xfffffcff

08007a74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b086      	sub	sp, #24
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a1b      	ldr	r3, [r3, #32]
 8007a82:	4a1a      	ldr	r2, [pc, #104]	; (8007aec <TIM_OC3_SetConfig+0x78>)
 8007a84:	401a      	ands	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2270      	movs	r2, #112	; 0x70
 8007aa0:	4393      	bics	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2203      	movs	r2, #3
 8007aa8:	4393      	bics	r3, r2
 8007aaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68fa      	ldr	r2, [r7, #12]
 8007ab2:	4313      	orrs	r3, r2
 8007ab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	4a0d      	ldr	r2, [pc, #52]	; (8007af0 <TIM_OC3_SetConfig+0x7c>)
 8007aba:	4013      	ands	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	021b      	lsls	r3, r3, #8
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	693a      	ldr	r2, [r7, #16]
 8007ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	68fa      	ldr	r2, [r7, #12]
 8007ad4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	685a      	ldr	r2, [r3, #4]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	621a      	str	r2, [r3, #32]
}
 8007ae4:	46c0      	nop			; (mov r8, r8)
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	b006      	add	sp, #24
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	fffffeff 	.word	0xfffffeff
 8007af0:	fffffdff 	.word	0xfffffdff

08007af4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	4a1b      	ldr	r2, [pc, #108]	; (8007b70 <TIM_OC4_SetConfig+0x7c>)
 8007b04:	401a      	ands	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	4a15      	ldr	r2, [pc, #84]	; (8007b74 <TIM_OC4_SetConfig+0x80>)
 8007b20:	4013      	ands	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	4a14      	ldr	r2, [pc, #80]	; (8007b78 <TIM_OC4_SetConfig+0x84>)
 8007b28:	4013      	ands	r3, r2
 8007b2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	021b      	lsls	r3, r3, #8
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	4a10      	ldr	r2, [pc, #64]	; (8007b7c <TIM_OC4_SetConfig+0x88>)
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	031b      	lsls	r3, r3, #12
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68fa      	ldr	r2, [r7, #12]
 8007b56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	685a      	ldr	r2, [r3, #4]
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	621a      	str	r2, [r3, #32]
}
 8007b66:	46c0      	nop			; (mov r8, r8)
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	b006      	add	sp, #24
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	46c0      	nop			; (mov r8, r8)
 8007b70:	ffffefff 	.word	0xffffefff
 8007b74:	ffff8fff 	.word	0xffff8fff
 8007b78:	fffffcff 	.word	0xfffffcff
 8007b7c:	ffffdfff 	.word	0xffffdfff

08007b80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6a1b      	ldr	r3, [r3, #32]
 8007b90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6a1b      	ldr	r3, [r3, #32]
 8007b96:	2201      	movs	r2, #1
 8007b98:	4393      	bics	r3, r2
 8007b9a:	001a      	movs	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	22f0      	movs	r2, #240	; 0xf0
 8007baa:	4393      	bics	r3, r2
 8007bac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	011b      	lsls	r3, r3, #4
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	220a      	movs	r2, #10
 8007bbc:	4393      	bics	r3, r2
 8007bbe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	693a      	ldr	r2, [r7, #16]
 8007bcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	621a      	str	r2, [r3, #32]
}
 8007bd4:	46c0      	nop			; (mov r8, r8)
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	b006      	add	sp, #24
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	2210      	movs	r2, #16
 8007bee:	4393      	bics	r3, r2
 8007bf0:	001a      	movs	r2, r3
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	699b      	ldr	r3, [r3, #24]
 8007bfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6a1b      	ldr	r3, [r3, #32]
 8007c00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	4a0d      	ldr	r2, [pc, #52]	; (8007c3c <TIM_TI2_ConfigInputStage+0x60>)
 8007c06:	4013      	ands	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	031b      	lsls	r3, r3, #12
 8007c0e:	697a      	ldr	r2, [r7, #20]
 8007c10:	4313      	orrs	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	22a0      	movs	r2, #160	; 0xa0
 8007c18:	4393      	bics	r3, r2
 8007c1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	011b      	lsls	r3, r3, #4
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	697a      	ldr	r2, [r7, #20]
 8007c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	621a      	str	r2, [r3, #32]
}
 8007c32:	46c0      	nop			; (mov r8, r8)
 8007c34:	46bd      	mov	sp, r7
 8007c36:	b006      	add	sp, #24
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	46c0      	nop			; (mov r8, r8)
 8007c3c:	ffff0fff 	.word	0xffff0fff

08007c40 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2270      	movs	r2, #112	; 0x70
 8007c54:	4393      	bics	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	2207      	movs	r2, #7
 8007c60:	4313      	orrs	r3, r2
 8007c62:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	609a      	str	r2, [r3, #8]
}
 8007c6a:	46c0      	nop			; (mov r8, r8)
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	b004      	add	sp, #16
 8007c70:	bd80      	pop	{r7, pc}
	...

08007c74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b086      	sub	sp, #24
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	60f8      	str	r0, [r7, #12]
 8007c7c:	60b9      	str	r1, [r7, #8]
 8007c7e:	607a      	str	r2, [r7, #4]
 8007c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	689b      	ldr	r3, [r3, #8]
 8007c86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	4a09      	ldr	r2, [pc, #36]	; (8007cb0 <TIM_ETR_SetConfig+0x3c>)
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	021a      	lsls	r2, r3, #8
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	431a      	orrs	r2, r3
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	697a      	ldr	r2, [r7, #20]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	609a      	str	r2, [r3, #8]
}
 8007ca8:	46c0      	nop			; (mov r8, r8)
 8007caa:	46bd      	mov	sp, r7
 8007cac:	b006      	add	sp, #24
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	ffff00ff 	.word	0xffff00ff

08007cb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b086      	sub	sp, #24
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cc0:	68bb      	ldr	r3, [r7, #8]
 8007cc2:	221f      	movs	r2, #31
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	409a      	lsls	r2, r3
 8007cca:	0013      	movs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	43d2      	mvns	r2, r2
 8007cd6:	401a      	ands	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6a1a      	ldr	r2, [r3, #32]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	211f      	movs	r1, #31
 8007ce4:	400b      	ands	r3, r1
 8007ce6:	6879      	ldr	r1, [r7, #4]
 8007ce8:	4099      	lsls	r1, r3
 8007cea:	000b      	movs	r3, r1
 8007cec:	431a      	orrs	r2, r3
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	621a      	str	r2, [r3, #32]
}
 8007cf2:	46c0      	nop			; (mov r8, r8)
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	b006      	add	sp, #24
 8007cf8:	bd80      	pop	{r7, pc}
	...

08007cfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2238      	movs	r2, #56	; 0x38
 8007d0a:	5c9b      	ldrb	r3, [r3, r2]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d101      	bne.n	8007d14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d10:	2302      	movs	r3, #2
 8007d12:	e047      	b.n	8007da4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2238      	movs	r2, #56	; 0x38
 8007d18:	2101      	movs	r1, #1
 8007d1a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2239      	movs	r2, #57	; 0x39
 8007d20:	2102      	movs	r1, #2
 8007d22:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2270      	movs	r2, #112	; 0x70
 8007d38:	4393      	bics	r3, r2
 8007d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	2380      	movs	r3, #128	; 0x80
 8007d54:	05db      	lsls	r3, r3, #23
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d00e      	beq.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a13      	ldr	r2, [pc, #76]	; (8007dac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d009      	beq.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a11      	ldr	r2, [pc, #68]	; (8007db0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d004      	beq.n	8007d78 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a10      	ldr	r2, [pc, #64]	; (8007db4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d10c      	bne.n	8007d92 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	2280      	movs	r2, #128	; 0x80
 8007d7c:	4393      	bics	r3, r2
 8007d7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	685b      	ldr	r3, [r3, #4]
 8007d84:	68ba      	ldr	r2, [r7, #8]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2239      	movs	r2, #57	; 0x39
 8007d96:	2101      	movs	r1, #1
 8007d98:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2238      	movs	r2, #56	; 0x38
 8007d9e:	2100      	movs	r1, #0
 8007da0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007da2:	2300      	movs	r3, #0
}
 8007da4:	0018      	movs	r0, r3
 8007da6:	46bd      	mov	sp, r7
 8007da8:	b004      	add	sp, #16
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	40000400 	.word	0x40000400
 8007db0:	40010800 	.word	0x40010800
 8007db4:	40011400 	.word	0x40011400

08007db8 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  __HAL_LOCK(htim);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2238      	movs	r2, #56	; 0x38
 8007dc6:	5c9b      	ldrb	r3, [r3, r2]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d101      	bne.n	8007dd0 <HAL_TIMEx_RemapConfig+0x18>
 8007dcc:	2302      	movs	r3, #2
 8007dce:	e00c      	b.n	8007dea <HAL_TIMEx_RemapConfig+0x32>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2238      	movs	r2, #56	; 0x38
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	5499      	strb	r1, [r3, r2]

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  /* Set the Timer remapping configuration */
  WRITE_REG(htim->Instance->OR, Remap);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	683a      	ldr	r2, [r7, #0]
 8007dde:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2238      	movs	r2, #56	; 0x38
 8007de4:	2100      	movs	r1, #0
 8007de6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	0018      	movs	r0, r3
 8007dec:	46bd      	mov	sp, r7
 8007dee:	b002      	add	sp, #8
 8007df0:	bd80      	pop	{r7, pc}
	...

08007df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b082      	sub	sp, #8
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e044      	b.n	8007e90 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d107      	bne.n	8007e1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2274      	movs	r2, #116	; 0x74
 8007e12:	2100      	movs	r1, #0
 8007e14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	0018      	movs	r0, r3
 8007e1a:	f7fc ff41 	bl	8004ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2224      	movs	r2, #36	; 0x24
 8007e22:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	2101      	movs	r1, #1
 8007e30:	438a      	bics	r2, r1
 8007e32:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	0018      	movs	r0, r3
 8007e38:	f000 fc36 	bl	80086a8 <UART_SetConfig>
 8007e3c:	0003      	movs	r3, r0
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d101      	bne.n	8007e46 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e024      	b.n	8007e90 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	0018      	movs	r0, r3
 8007e52:	f000 fec9 	bl	8008be8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	685a      	ldr	r2, [r3, #4]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	490d      	ldr	r1, [pc, #52]	; (8007e98 <HAL_UART_Init+0xa4>)
 8007e62:	400a      	ands	r2, r1
 8007e64:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	689a      	ldr	r2, [r3, #8]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	212a      	movs	r1, #42	; 0x2a
 8007e72:	438a      	bics	r2, r1
 8007e74:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2101      	movs	r1, #1
 8007e82:	430a      	orrs	r2, r1
 8007e84:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	0018      	movs	r0, r3
 8007e8a:	f000 ff61 	bl	8008d50 <UART_CheckIdleState>
 8007e8e:	0003      	movs	r3, r0
}
 8007e90:	0018      	movs	r0, r3
 8007e92:	46bd      	mov	sp, r7
 8007e94:	b002      	add	sp, #8
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	ffffb7ff 	.word	0xffffb7ff

08007e9c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b08a      	sub	sp, #40	; 0x28
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	603b      	str	r3, [r7, #0]
 8007ea8:	1dbb      	adds	r3, r7, #6
 8007eaa:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007eb0:	2b20      	cmp	r3, #32
 8007eb2:	d000      	beq.n	8007eb6 <HAL_UART_Transmit+0x1a>
 8007eb4:	e095      	b.n	8007fe2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <HAL_UART_Transmit+0x28>
 8007ebc:	1dbb      	adds	r3, r7, #6
 8007ebe:	881b      	ldrh	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d101      	bne.n	8007ec8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007ec4:	2301      	movs	r3, #1
 8007ec6:	e08d      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	689a      	ldr	r2, [r3, #8]
 8007ecc:	2380      	movs	r3, #128	; 0x80
 8007ece:	015b      	lsls	r3, r3, #5
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d109      	bne.n	8007ee8 <HAL_UART_Transmit+0x4c>
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d105      	bne.n	8007ee8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	2201      	movs	r2, #1
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	d001      	beq.n	8007ee8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e07d      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2274      	movs	r2, #116	; 0x74
 8007eec:	5c9b      	ldrb	r3, [r3, r2]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d101      	bne.n	8007ef6 <HAL_UART_Transmit+0x5a>
 8007ef2:	2302      	movs	r3, #2
 8007ef4:	e076      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	2274      	movs	r2, #116	; 0x74
 8007efa:	2101      	movs	r1, #1
 8007efc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2280      	movs	r2, #128	; 0x80
 8007f02:	2100      	movs	r1, #0
 8007f04:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2221      	movs	r2, #33	; 0x21
 8007f0a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f0c:	f7fd f948 	bl	80051a0 <HAL_GetTick>
 8007f10:	0003      	movs	r3, r0
 8007f12:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	1dba      	adds	r2, r7, #6
 8007f18:	2150      	movs	r1, #80	; 0x50
 8007f1a:	8812      	ldrh	r2, [r2, #0]
 8007f1c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	1dba      	adds	r2, r7, #6
 8007f22:	2152      	movs	r1, #82	; 0x52
 8007f24:	8812      	ldrh	r2, [r2, #0]
 8007f26:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	689a      	ldr	r2, [r3, #8]
 8007f2c:	2380      	movs	r3, #128	; 0x80
 8007f2e:	015b      	lsls	r3, r3, #5
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d108      	bne.n	8007f46 <HAL_UART_Transmit+0xaa>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	691b      	ldr	r3, [r3, #16]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d104      	bne.n	8007f46 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	61bb      	str	r3, [r7, #24]
 8007f44:	e003      	b.n	8007f4e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2274      	movs	r2, #116	; 0x74
 8007f52:	2100      	movs	r1, #0
 8007f54:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8007f56:	e02c      	b.n	8007fb2 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	68f8      	ldr	r0, [r7, #12]
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	9300      	str	r3, [sp, #0]
 8007f60:	0013      	movs	r3, r2
 8007f62:	2200      	movs	r2, #0
 8007f64:	2180      	movs	r1, #128	; 0x80
 8007f66:	f000 ff3b 	bl	8008de0 <UART_WaitOnFlagUntilTimeout>
 8007f6a:	1e03      	subs	r3, r0, #0
 8007f6c:	d001      	beq.n	8007f72 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e038      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10b      	bne.n	8007f90 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	881b      	ldrh	r3, [r3, #0]
 8007f7c:	001a      	movs	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	05d2      	lsls	r2, r2, #23
 8007f84:	0dd2      	lsrs	r2, r2, #23
 8007f86:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	3302      	adds	r3, #2
 8007f8c:	61bb      	str	r3, [r7, #24]
 8007f8e:	e007      	b.n	8007fa0 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	781a      	ldrb	r2, [r3, #0]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007f9a:	69fb      	ldr	r3, [r7, #28]
 8007f9c:	3301      	adds	r3, #1
 8007f9e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2252      	movs	r2, #82	; 0x52
 8007fa4:	5a9b      	ldrh	r3, [r3, r2]
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	3b01      	subs	r3, #1
 8007faa:	b299      	uxth	r1, r3
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2252      	movs	r2, #82	; 0x52
 8007fb0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2252      	movs	r2, #82	; 0x52
 8007fb6:	5a9b      	ldrh	r3, [r3, r2]
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d1cc      	bne.n	8007f58 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	0013      	movs	r3, r2
 8007fc8:	2200      	movs	r2, #0
 8007fca:	2140      	movs	r1, #64	; 0x40
 8007fcc:	f000 ff08 	bl	8008de0 <UART_WaitOnFlagUntilTimeout>
 8007fd0:	1e03      	subs	r3, r0, #0
 8007fd2:	d001      	beq.n	8007fd8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 8007fd4:	2303      	movs	r3, #3
 8007fd6:	e005      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2220      	movs	r2, #32
 8007fdc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	e000      	b.n	8007fe4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8007fe2:	2302      	movs	r3, #2
  }
}
 8007fe4:	0018      	movs	r0, r3
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	b008      	add	sp, #32
 8007fea:	bd80      	pop	{r7, pc}

08007fec <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b088      	sub	sp, #32
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	1dbb      	adds	r3, r7, #6
 8007ff8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007ffe:	2b20      	cmp	r3, #32
 8008000:	d155      	bne.n	80080ae <HAL_UART_Receive_IT+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d003      	beq.n	8008010 <HAL_UART_Receive_IT+0x24>
 8008008:	1dbb      	adds	r3, r7, #6
 800800a:	881b      	ldrh	r3, [r3, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e04d      	b.n	80080b0 <HAL_UART_Receive_IT+0xc4>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	689a      	ldr	r2, [r3, #8]
 8008018:	2380      	movs	r3, #128	; 0x80
 800801a:	015b      	lsls	r3, r3, #5
 800801c:	429a      	cmp	r2, r3
 800801e:	d109      	bne.n	8008034 <HAL_UART_Receive_IT+0x48>
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d105      	bne.n	8008034 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	2201      	movs	r2, #1
 800802c:	4013      	ands	r3, r2
 800802e:	d001      	beq.n	8008034 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	e03d      	b.n	80080b0 <HAL_UART_Receive_IT+0xc4>
      }
    }

    __HAL_LOCK(huart);
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2274      	movs	r2, #116	; 0x74
 8008038:	5c9b      	ldrb	r3, [r3, r2]
 800803a:	2b01      	cmp	r3, #1
 800803c:	d101      	bne.n	8008042 <HAL_UART_Receive_IT+0x56>
 800803e:	2302      	movs	r3, #2
 8008040:	e036      	b.n	80080b0 <HAL_UART_Receive_IT+0xc4>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2274      	movs	r2, #116	; 0x74
 8008046:	2101      	movs	r1, #1
 8008048:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a18      	ldr	r2, [pc, #96]	; (80080b8 <HAL_UART_Receive_IT+0xcc>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d020      	beq.n	800809c <HAL_UART_Receive_IT+0xb0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	685a      	ldr	r2, [r3, #4]
 8008060:	2380      	movs	r3, #128	; 0x80
 8008062:	041b      	lsls	r3, r3, #16
 8008064:	4013      	ands	r3, r2
 8008066:	d019      	beq.n	800809c <HAL_UART_Receive_IT+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008068:	f3ef 8310 	mrs	r3, PRIMASK
 800806c:	613b      	str	r3, [r7, #16]
  return(result);
 800806e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008070:	61fb      	str	r3, [r7, #28]
 8008072:	2301      	movs	r3, #1
 8008074:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008076:	697b      	ldr	r3, [r7, #20]
 8008078:	f383 8810 	msr	PRIMASK, r3
}
 800807c:	46c0      	nop			; (mov r8, r8)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2180      	movs	r1, #128	; 0x80
 800808a:	04c9      	lsls	r1, r1, #19
 800808c:	430a      	orrs	r2, r1
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	f383 8810 	msr	PRIMASK, r3
}
 800809a:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800809c:	1dbb      	adds	r3, r7, #6
 800809e:	881a      	ldrh	r2, [r3, #0]
 80080a0:	68b9      	ldr	r1, [r7, #8]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	0018      	movs	r0, r3
 80080a6:	f000 ff5f 	bl	8008f68 <UART_Start_Receive_IT>
 80080aa:	0003      	movs	r3, r0
 80080ac:	e000      	b.n	80080b0 <HAL_UART_Receive_IT+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80080ae:	2302      	movs	r3, #2
  }
}
 80080b0:	0018      	movs	r0, r3
 80080b2:	46bd      	mov	sp, r7
 80080b4:	b008      	add	sp, #32
 80080b6:	bd80      	pop	{r7, pc}
 80080b8:	40004800 	.word	0x40004800

080080bc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80080bc:	b590      	push	{r4, r7, lr}
 80080be:	b0ab      	sub	sp, #172	; 0xac
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	22a4      	movs	r2, #164	; 0xa4
 80080cc:	18b9      	adds	r1, r7, r2
 80080ce:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	20a0      	movs	r0, #160	; 0xa0
 80080d8:	1839      	adds	r1, r7, r0
 80080da:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	219c      	movs	r1, #156	; 0x9c
 80080e4:	1879      	adds	r1, r7, r1
 80080e6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80080e8:	0011      	movs	r1, r2
 80080ea:	18bb      	adds	r3, r7, r2
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a99      	ldr	r2, [pc, #612]	; (8008354 <HAL_UART_IRQHandler+0x298>)
 80080f0:	4013      	ands	r3, r2
 80080f2:	2298      	movs	r2, #152	; 0x98
 80080f4:	18bc      	adds	r4, r7, r2
 80080f6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80080f8:	18bb      	adds	r3, r7, r2
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d114      	bne.n	800812a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008100:	187b      	adds	r3, r7, r1
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2220      	movs	r2, #32
 8008106:	4013      	ands	r3, r2
 8008108:	d00f      	beq.n	800812a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800810a:	183b      	adds	r3, r7, r0
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2220      	movs	r2, #32
 8008110:	4013      	ands	r3, r2
 8008112:	d00a      	beq.n	800812a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008118:	2b00      	cmp	r3, #0
 800811a:	d100      	bne.n	800811e <HAL_UART_IRQHandler+0x62>
 800811c:	e298      	b.n	8008650 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	0010      	movs	r0, r2
 8008126:	4798      	blx	r3
      }
      return;
 8008128:	e292      	b.n	8008650 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800812a:	2398      	movs	r3, #152	; 0x98
 800812c:	18fb      	adds	r3, r7, r3
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d100      	bne.n	8008136 <HAL_UART_IRQHandler+0x7a>
 8008134:	e114      	b.n	8008360 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008136:	239c      	movs	r3, #156	; 0x9c
 8008138:	18fb      	adds	r3, r7, r3
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	2201      	movs	r2, #1
 800813e:	4013      	ands	r3, r2
 8008140:	d106      	bne.n	8008150 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008142:	23a0      	movs	r3, #160	; 0xa0
 8008144:	18fb      	adds	r3, r7, r3
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	4a83      	ldr	r2, [pc, #524]	; (8008358 <HAL_UART_IRQHandler+0x29c>)
 800814a:	4013      	ands	r3, r2
 800814c:	d100      	bne.n	8008150 <HAL_UART_IRQHandler+0x94>
 800814e:	e107      	b.n	8008360 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008150:	23a4      	movs	r3, #164	; 0xa4
 8008152:	18fb      	adds	r3, r7, r3
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2201      	movs	r2, #1
 8008158:	4013      	ands	r3, r2
 800815a:	d012      	beq.n	8008182 <HAL_UART_IRQHandler+0xc6>
 800815c:	23a0      	movs	r3, #160	; 0xa0
 800815e:	18fb      	adds	r3, r7, r3
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	2380      	movs	r3, #128	; 0x80
 8008164:	005b      	lsls	r3, r3, #1
 8008166:	4013      	ands	r3, r2
 8008168:	d00b      	beq.n	8008182 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2201      	movs	r2, #1
 8008170:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2280      	movs	r2, #128	; 0x80
 8008176:	589b      	ldr	r3, [r3, r2]
 8008178:	2201      	movs	r2, #1
 800817a:	431a      	orrs	r2, r3
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2180      	movs	r1, #128	; 0x80
 8008180:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008182:	23a4      	movs	r3, #164	; 0xa4
 8008184:	18fb      	adds	r3, r7, r3
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2202      	movs	r2, #2
 800818a:	4013      	ands	r3, r2
 800818c:	d011      	beq.n	80081b2 <HAL_UART_IRQHandler+0xf6>
 800818e:	239c      	movs	r3, #156	; 0x9c
 8008190:	18fb      	adds	r3, r7, r3
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2201      	movs	r2, #1
 8008196:	4013      	ands	r3, r2
 8008198:	d00b      	beq.n	80081b2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2202      	movs	r2, #2
 80081a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2280      	movs	r2, #128	; 0x80
 80081a6:	589b      	ldr	r3, [r3, r2]
 80081a8:	2204      	movs	r2, #4
 80081aa:	431a      	orrs	r2, r3
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2180      	movs	r1, #128	; 0x80
 80081b0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80081b2:	23a4      	movs	r3, #164	; 0xa4
 80081b4:	18fb      	adds	r3, r7, r3
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2204      	movs	r2, #4
 80081ba:	4013      	ands	r3, r2
 80081bc:	d011      	beq.n	80081e2 <HAL_UART_IRQHandler+0x126>
 80081be:	239c      	movs	r3, #156	; 0x9c
 80081c0:	18fb      	adds	r3, r7, r3
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2201      	movs	r2, #1
 80081c6:	4013      	ands	r3, r2
 80081c8:	d00b      	beq.n	80081e2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2204      	movs	r2, #4
 80081d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2280      	movs	r2, #128	; 0x80
 80081d6:	589b      	ldr	r3, [r3, r2]
 80081d8:	2202      	movs	r2, #2
 80081da:	431a      	orrs	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2180      	movs	r1, #128	; 0x80
 80081e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80081e2:	23a4      	movs	r3, #164	; 0xa4
 80081e4:	18fb      	adds	r3, r7, r3
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2208      	movs	r2, #8
 80081ea:	4013      	ands	r3, r2
 80081ec:	d017      	beq.n	800821e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80081ee:	23a0      	movs	r3, #160	; 0xa0
 80081f0:	18fb      	adds	r3, r7, r3
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2220      	movs	r2, #32
 80081f6:	4013      	ands	r3, r2
 80081f8:	d105      	bne.n	8008206 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80081fa:	239c      	movs	r3, #156	; 0x9c
 80081fc:	18fb      	adds	r3, r7, r3
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2201      	movs	r2, #1
 8008202:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008204:	d00b      	beq.n	800821e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2208      	movs	r2, #8
 800820c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2280      	movs	r2, #128	; 0x80
 8008212:	589b      	ldr	r3, [r3, r2]
 8008214:	2208      	movs	r2, #8
 8008216:	431a      	orrs	r2, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2180      	movs	r1, #128	; 0x80
 800821c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800821e:	23a4      	movs	r3, #164	; 0xa4
 8008220:	18fb      	adds	r3, r7, r3
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	2380      	movs	r3, #128	; 0x80
 8008226:	011b      	lsls	r3, r3, #4
 8008228:	4013      	ands	r3, r2
 800822a:	d013      	beq.n	8008254 <HAL_UART_IRQHandler+0x198>
 800822c:	23a0      	movs	r3, #160	; 0xa0
 800822e:	18fb      	adds	r3, r7, r3
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	2380      	movs	r3, #128	; 0x80
 8008234:	04db      	lsls	r3, r3, #19
 8008236:	4013      	ands	r3, r2
 8008238:	d00c      	beq.n	8008254 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	2280      	movs	r2, #128	; 0x80
 8008240:	0112      	lsls	r2, r2, #4
 8008242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2280      	movs	r2, #128	; 0x80
 8008248:	589b      	ldr	r3, [r3, r2]
 800824a:	2220      	movs	r2, #32
 800824c:	431a      	orrs	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2180      	movs	r1, #128	; 0x80
 8008252:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2280      	movs	r2, #128	; 0x80
 8008258:	589b      	ldr	r3, [r3, r2]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d100      	bne.n	8008260 <HAL_UART_IRQHandler+0x1a4>
 800825e:	e1f9      	b.n	8008654 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008260:	23a4      	movs	r3, #164	; 0xa4
 8008262:	18fb      	adds	r3, r7, r3
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2220      	movs	r2, #32
 8008268:	4013      	ands	r3, r2
 800826a:	d00e      	beq.n	800828a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800826c:	23a0      	movs	r3, #160	; 0xa0
 800826e:	18fb      	adds	r3, r7, r3
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2220      	movs	r2, #32
 8008274:	4013      	ands	r3, r2
 8008276:	d008      	beq.n	800828a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800827c:	2b00      	cmp	r3, #0
 800827e:	d004      	beq.n	800828a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	0010      	movs	r0, r2
 8008288:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2280      	movs	r2, #128	; 0x80
 800828e:	589b      	ldr	r3, [r3, r2]
 8008290:	2194      	movs	r1, #148	; 0x94
 8008292:	187a      	adds	r2, r7, r1
 8008294:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	2240      	movs	r2, #64	; 0x40
 800829e:	4013      	ands	r3, r2
 80082a0:	2b40      	cmp	r3, #64	; 0x40
 80082a2:	d004      	beq.n	80082ae <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80082a4:	187b      	adds	r3, r7, r1
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2228      	movs	r2, #40	; 0x28
 80082aa:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082ac:	d047      	beq.n	800833e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	0018      	movs	r0, r3
 80082b2:	f000 ff09 	bl	80090c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	2240      	movs	r2, #64	; 0x40
 80082be:	4013      	ands	r3, r2
 80082c0:	2b40      	cmp	r3, #64	; 0x40
 80082c2:	d137      	bne.n	8008334 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082c4:	f3ef 8310 	mrs	r3, PRIMASK
 80082c8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80082ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082cc:	2090      	movs	r0, #144	; 0x90
 80082ce:	183a      	adds	r2, r7, r0
 80082d0:	6013      	str	r3, [r2, #0]
 80082d2:	2301      	movs	r3, #1
 80082d4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80082d8:	f383 8810 	msr	PRIMASK, r3
}
 80082dc:	46c0      	nop			; (mov r8, r8)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689a      	ldr	r2, [r3, #8]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2140      	movs	r1, #64	; 0x40
 80082ea:	438a      	bics	r2, r1
 80082ec:	609a      	str	r2, [r3, #8]
 80082ee:	183b      	adds	r3, r7, r0
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80082f6:	f383 8810 	msr	PRIMASK, r3
}
 80082fa:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008300:	2b00      	cmp	r3, #0
 8008302:	d012      	beq.n	800832a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008308:	4a14      	ldr	r2, [pc, #80]	; (800835c <HAL_UART_IRQHandler+0x2a0>)
 800830a:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008310:	0018      	movs	r0, r3
 8008312:	f7fd f891 	bl	8005438 <HAL_DMA_Abort_IT>
 8008316:	1e03      	subs	r3, r0, #0
 8008318:	d01a      	beq.n	8008350 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800831e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008324:	0018      	movs	r0, r3
 8008326:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008328:	e012      	b.n	8008350 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	0018      	movs	r0, r3
 800832e:	f000 f9a7 	bl	8008680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008332:	e00d      	b.n	8008350 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	0018      	movs	r0, r3
 8008338:	f000 f9a2 	bl	8008680 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800833c:	e008      	b.n	8008350 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	0018      	movs	r0, r3
 8008342:	f000 f99d 	bl	8008680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2280      	movs	r2, #128	; 0x80
 800834a:	2100      	movs	r1, #0
 800834c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800834e:	e181      	b.n	8008654 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008350:	46c0      	nop			; (mov r8, r8)
    return;
 8008352:	e17f      	b.n	8008654 <HAL_UART_IRQHandler+0x598>
 8008354:	0000080f 	.word	0x0000080f
 8008358:	04000120 	.word	0x04000120
 800835c:	0800918d 	.word	0x0800918d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008364:	2b01      	cmp	r3, #1
 8008366:	d000      	beq.n	800836a <HAL_UART_IRQHandler+0x2ae>
 8008368:	e133      	b.n	80085d2 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800836a:	23a4      	movs	r3, #164	; 0xa4
 800836c:	18fb      	adds	r3, r7, r3
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2210      	movs	r2, #16
 8008372:	4013      	ands	r3, r2
 8008374:	d100      	bne.n	8008378 <HAL_UART_IRQHandler+0x2bc>
 8008376:	e12c      	b.n	80085d2 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008378:	23a0      	movs	r3, #160	; 0xa0
 800837a:	18fb      	adds	r3, r7, r3
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2210      	movs	r2, #16
 8008380:	4013      	ands	r3, r2
 8008382:	d100      	bne.n	8008386 <HAL_UART_IRQHandler+0x2ca>
 8008384:	e125      	b.n	80085d2 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2210      	movs	r2, #16
 800838c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	2240      	movs	r2, #64	; 0x40
 8008396:	4013      	ands	r3, r2
 8008398:	2b40      	cmp	r3, #64	; 0x40
 800839a:	d000      	beq.n	800839e <HAL_UART_IRQHandler+0x2e2>
 800839c:	e09d      	b.n	80084da <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	217e      	movs	r1, #126	; 0x7e
 80083a8:	187b      	adds	r3, r7, r1
 80083aa:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80083ac:	187b      	adds	r3, r7, r1
 80083ae:	881b      	ldrh	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d100      	bne.n	80083b6 <HAL_UART_IRQHandler+0x2fa>
 80083b4:	e150      	b.n	8008658 <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2258      	movs	r2, #88	; 0x58
 80083ba:	5a9b      	ldrh	r3, [r3, r2]
 80083bc:	187a      	adds	r2, r7, r1
 80083be:	8812      	ldrh	r2, [r2, #0]
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d300      	bcc.n	80083c6 <HAL_UART_IRQHandler+0x30a>
 80083c4:	e148      	b.n	8008658 <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	187a      	adds	r2, r7, r1
 80083ca:	215a      	movs	r1, #90	; 0x5a
 80083cc:	8812      	ldrh	r2, [r2, #0]
 80083ce:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2220      	movs	r2, #32
 80083da:	4013      	ands	r3, r2
 80083dc:	d16e      	bne.n	80084bc <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083de:	f3ef 8310 	mrs	r3, PRIMASK
 80083e2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80083e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80083e6:	67bb      	str	r3, [r7, #120]	; 0x78
 80083e8:	2301      	movs	r3, #1
 80083ea:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ee:	f383 8810 	msr	PRIMASK, r3
}
 80083f2:	46c0      	nop			; (mov r8, r8)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	499a      	ldr	r1, [pc, #616]	; (8008668 <HAL_UART_IRQHandler+0x5ac>)
 8008400:	400a      	ands	r2, r1
 8008402:	601a      	str	r2, [r3, #0]
 8008404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008406:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800840a:	f383 8810 	msr	PRIMASK, r3
}
 800840e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008410:	f3ef 8310 	mrs	r3, PRIMASK
 8008414:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8008416:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008418:	677b      	str	r3, [r7, #116]	; 0x74
 800841a:	2301      	movs	r3, #1
 800841c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800841e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008420:	f383 8810 	msr	PRIMASK, r3
}
 8008424:	46c0      	nop			; (mov r8, r8)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	689a      	ldr	r2, [r3, #8]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2101      	movs	r1, #1
 8008432:	438a      	bics	r2, r1
 8008434:	609a      	str	r2, [r3, #8]
 8008436:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008438:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800843a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800843c:	f383 8810 	msr	PRIMASK, r3
}
 8008440:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008442:	f3ef 8310 	mrs	r3, PRIMASK
 8008446:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8008448:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800844a:	673b      	str	r3, [r7, #112]	; 0x70
 800844c:	2301      	movs	r3, #1
 800844e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008452:	f383 8810 	msr	PRIMASK, r3
}
 8008456:	46c0      	nop			; (mov r8, r8)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	689a      	ldr	r2, [r3, #8]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2140      	movs	r1, #64	; 0x40
 8008464:	438a      	bics	r2, r1
 8008466:	609a      	str	r2, [r3, #8]
 8008468:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800846a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800846c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800846e:	f383 8810 	msr	PRIMASK, r3
}
 8008472:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2220      	movs	r2, #32
 8008478:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008480:	f3ef 8310 	mrs	r3, PRIMASK
 8008484:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8008486:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008488:	66fb      	str	r3, [r7, #108]	; 0x6c
 800848a:	2301      	movs	r3, #1
 800848c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800848e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008490:	f383 8810 	msr	PRIMASK, r3
}
 8008494:	46c0      	nop			; (mov r8, r8)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2110      	movs	r1, #16
 80084a2:	438a      	bics	r2, r1
 80084a4:	601a      	str	r2, [r3, #0]
 80084a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084ac:	f383 8810 	msr	PRIMASK, r3
}
 80084b0:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b6:	0018      	movs	r0, r3
 80084b8:	f7fc ff7e 	bl	80053b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2258      	movs	r2, #88	; 0x58
 80084c0:	5a9a      	ldrh	r2, [r3, r2]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	215a      	movs	r1, #90	; 0x5a
 80084c6:	5a5b      	ldrh	r3, [r3, r1]
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	1ad3      	subs	r3, r2, r3
 80084cc:	b29a      	uxth	r2, r3
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	0011      	movs	r1, r2
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 f8dc 	bl	8008690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084d8:	e0be      	b.n	8008658 <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2258      	movs	r2, #88	; 0x58
 80084de:	5a99      	ldrh	r1, [r3, r2]
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	225a      	movs	r2, #90	; 0x5a
 80084e4:	5a9b      	ldrh	r3, [r3, r2]
 80084e6:	b29a      	uxth	r2, r3
 80084e8:	208e      	movs	r0, #142	; 0x8e
 80084ea:	183b      	adds	r3, r7, r0
 80084ec:	1a8a      	subs	r2, r1, r2
 80084ee:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	225a      	movs	r2, #90	; 0x5a
 80084f4:	5a9b      	ldrh	r3, [r3, r2]
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d100      	bne.n	80084fe <HAL_UART_IRQHandler+0x442>
 80084fc:	e0ae      	b.n	800865c <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80084fe:	183b      	adds	r3, r7, r0
 8008500:	881b      	ldrh	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d100      	bne.n	8008508 <HAL_UART_IRQHandler+0x44c>
 8008506:	e0a9      	b.n	800865c <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008508:	f3ef 8310 	mrs	r3, PRIMASK
 800850c:	60fb      	str	r3, [r7, #12]
  return(result);
 800850e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008510:	2488      	movs	r4, #136	; 0x88
 8008512:	193a      	adds	r2, r7, r4
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	2301      	movs	r3, #1
 8008518:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	f383 8810 	msr	PRIMASK, r3
}
 8008520:	46c0      	nop			; (mov r8, r8)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	494f      	ldr	r1, [pc, #316]	; (800866c <HAL_UART_IRQHandler+0x5b0>)
 800852e:	400a      	ands	r2, r1
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	193b      	adds	r3, r7, r4
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	f383 8810 	msr	PRIMASK, r3
}
 800853e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008540:	f3ef 8310 	mrs	r3, PRIMASK
 8008544:	61bb      	str	r3, [r7, #24]
  return(result);
 8008546:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008548:	2484      	movs	r4, #132	; 0x84
 800854a:	193a      	adds	r2, r7, r4
 800854c:	6013      	str	r3, [r2, #0]
 800854e:	2301      	movs	r3, #1
 8008550:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	f383 8810 	msr	PRIMASK, r3
}
 8008558:	46c0      	nop			; (mov r8, r8)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	689a      	ldr	r2, [r3, #8]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2101      	movs	r1, #1
 8008566:	438a      	bics	r2, r1
 8008568:	609a      	str	r2, [r3, #8]
 800856a:	193b      	adds	r3, r7, r4
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008570:	6a3b      	ldr	r3, [r7, #32]
 8008572:	f383 8810 	msr	PRIMASK, r3
}
 8008576:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2220      	movs	r2, #32
 800857c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800858a:	f3ef 8310 	mrs	r3, PRIMASK
 800858e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008590:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008592:	2480      	movs	r4, #128	; 0x80
 8008594:	193a      	adds	r2, r7, r4
 8008596:	6013      	str	r3, [r2, #0]
 8008598:	2301      	movs	r3, #1
 800859a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800859c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800859e:	f383 8810 	msr	PRIMASK, r3
}
 80085a2:	46c0      	nop			; (mov r8, r8)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	681a      	ldr	r2, [r3, #0]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2110      	movs	r1, #16
 80085b0:	438a      	bics	r2, r1
 80085b2:	601a      	str	r2, [r3, #0]
 80085b4:	193b      	adds	r3, r7, r4
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085bc:	f383 8810 	msr	PRIMASK, r3
}
 80085c0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80085c2:	183b      	adds	r3, r7, r0
 80085c4:	881a      	ldrh	r2, [r3, #0]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	0011      	movs	r1, r2
 80085ca:	0018      	movs	r0, r3
 80085cc:	f000 f860 	bl	8008690 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085d0:	e044      	b.n	800865c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085d2:	23a4      	movs	r3, #164	; 0xa4
 80085d4:	18fb      	adds	r3, r7, r3
 80085d6:	681a      	ldr	r2, [r3, #0]
 80085d8:	2380      	movs	r3, #128	; 0x80
 80085da:	035b      	lsls	r3, r3, #13
 80085dc:	4013      	ands	r3, r2
 80085de:	d010      	beq.n	8008602 <HAL_UART_IRQHandler+0x546>
 80085e0:	239c      	movs	r3, #156	; 0x9c
 80085e2:	18fb      	adds	r3, r7, r3
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	2380      	movs	r3, #128	; 0x80
 80085e8:	03db      	lsls	r3, r3, #15
 80085ea:	4013      	ands	r3, r2
 80085ec:	d009      	beq.n	8008602 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2280      	movs	r2, #128	; 0x80
 80085f4:	0352      	lsls	r2, r2, #13
 80085f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	0018      	movs	r0, r3
 80085fc:	f000 ff70 	bl	80094e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008600:	e02f      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008602:	23a4      	movs	r3, #164	; 0xa4
 8008604:	18fb      	adds	r3, r7, r3
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2280      	movs	r2, #128	; 0x80
 800860a:	4013      	ands	r3, r2
 800860c:	d00f      	beq.n	800862e <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800860e:	23a0      	movs	r3, #160	; 0xa0
 8008610:	18fb      	adds	r3, r7, r3
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2280      	movs	r2, #128	; 0x80
 8008616:	4013      	ands	r3, r2
 8008618:	d009      	beq.n	800862e <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800861e:	2b00      	cmp	r3, #0
 8008620:	d01e      	beq.n	8008660 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	0010      	movs	r0, r2
 800862a:	4798      	blx	r3
    }
    return;
 800862c:	e018      	b.n	8008660 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800862e:	23a4      	movs	r3, #164	; 0xa4
 8008630:	18fb      	adds	r3, r7, r3
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	2240      	movs	r2, #64	; 0x40
 8008636:	4013      	ands	r3, r2
 8008638:	d013      	beq.n	8008662 <HAL_UART_IRQHandler+0x5a6>
 800863a:	23a0      	movs	r3, #160	; 0xa0
 800863c:	18fb      	adds	r3, r7, r3
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2240      	movs	r2, #64	; 0x40
 8008642:	4013      	ands	r3, r2
 8008644:	d00d      	beq.n	8008662 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	0018      	movs	r0, r3
 800864a:	f000 fdb6 	bl	80091ba <UART_EndTransmit_IT>
    return;
 800864e:	e008      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
      return;
 8008650:	46c0      	nop			; (mov r8, r8)
 8008652:	e006      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
    return;
 8008654:	46c0      	nop			; (mov r8, r8)
 8008656:	e004      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
      return;
 8008658:	46c0      	nop			; (mov r8, r8)
 800865a:	e002      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
      return;
 800865c:	46c0      	nop			; (mov r8, r8)
 800865e:	e000      	b.n	8008662 <HAL_UART_IRQHandler+0x5a6>
    return;
 8008660:	46c0      	nop			; (mov r8, r8)
  }

}
 8008662:	46bd      	mov	sp, r7
 8008664:	b02b      	add	sp, #172	; 0xac
 8008666:	bd90      	pop	{r4, r7, pc}
 8008668:	fffffeff 	.word	0xfffffeff
 800866c:	fffffedf 	.word	0xfffffedf

08008670 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b082      	sub	sp, #8
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008678:	46c0      	nop			; (mov r8, r8)
 800867a:	46bd      	mov	sp, r7
 800867c:	b002      	add	sp, #8
 800867e:	bd80      	pop	{r7, pc}

08008680 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b082      	sub	sp, #8
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008688:	46c0      	nop			; (mov r8, r8)
 800868a:	46bd      	mov	sp, r7
 800868c:	b002      	add	sp, #8
 800868e:	bd80      	pop	{r7, pc}

08008690 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	000a      	movs	r2, r1
 800869a:	1cbb      	adds	r3, r7, #2
 800869c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800869e:	46c0      	nop			; (mov r8, r8)
 80086a0:	46bd      	mov	sp, r7
 80086a2:	b002      	add	sp, #8
 80086a4:	bd80      	pop	{r7, pc}
	...

080086a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086a8:	b5b0      	push	{r4, r5, r7, lr}
 80086aa:	b08e      	sub	sp, #56	; 0x38
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086b0:	231a      	movs	r3, #26
 80086b2:	2218      	movs	r2, #24
 80086b4:	189b      	adds	r3, r3, r2
 80086b6:	19db      	adds	r3, r3, r7
 80086b8:	2200      	movs	r2, #0
 80086ba:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086bc:	69fb      	ldr	r3, [r7, #28]
 80086be:	689a      	ldr	r2, [r3, #8]
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	691b      	ldr	r3, [r3, #16]
 80086c4:	431a      	orrs	r2, r3
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	695b      	ldr	r3, [r3, #20]
 80086ca:	431a      	orrs	r2, r3
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	69db      	ldr	r3, [r3, #28]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086d4:	69fb      	ldr	r3, [r7, #28]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4ac3      	ldr	r2, [pc, #780]	; (80089e8 <UART_SetConfig+0x340>)
 80086dc:	4013      	ands	r3, r2
 80086de:	0019      	movs	r1, r3
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086e6:	430a      	orrs	r2, r1
 80086e8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086ea:	69fb      	ldr	r3, [r7, #28]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	4abe      	ldr	r2, [pc, #760]	; (80089ec <UART_SetConfig+0x344>)
 80086f2:	4013      	ands	r3, r2
 80086f4:	0019      	movs	r1, r3
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	68da      	ldr	r2, [r3, #12]
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	430a      	orrs	r2, r1
 8008700:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	4ab8      	ldr	r2, [pc, #736]	; (80089f0 <UART_SetConfig+0x348>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d004      	beq.n	800871c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008712:	69fb      	ldr	r3, [r7, #28]
 8008714:	6a1b      	ldr	r3, [r3, #32]
 8008716:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008718:	4313      	orrs	r3, r2
 800871a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	4ab4      	ldr	r2, [pc, #720]	; (80089f4 <UART_SetConfig+0x34c>)
 8008724:	4013      	ands	r3, r2
 8008726:	0019      	movs	r1, r3
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800872e:	430a      	orrs	r2, r1
 8008730:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008732:	69fb      	ldr	r3, [r7, #28]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4ab0      	ldr	r2, [pc, #704]	; (80089f8 <UART_SetConfig+0x350>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d131      	bne.n	80087a0 <UART_SetConfig+0xf8>
 800873c:	4baf      	ldr	r3, [pc, #700]	; (80089fc <UART_SetConfig+0x354>)
 800873e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008740:	2203      	movs	r2, #3
 8008742:	4013      	ands	r3, r2
 8008744:	2b03      	cmp	r3, #3
 8008746:	d01d      	beq.n	8008784 <UART_SetConfig+0xdc>
 8008748:	d823      	bhi.n	8008792 <UART_SetConfig+0xea>
 800874a:	2b02      	cmp	r3, #2
 800874c:	d00c      	beq.n	8008768 <UART_SetConfig+0xc0>
 800874e:	d820      	bhi.n	8008792 <UART_SetConfig+0xea>
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <UART_SetConfig+0xb2>
 8008754:	2b01      	cmp	r3, #1
 8008756:	d00e      	beq.n	8008776 <UART_SetConfig+0xce>
 8008758:	e01b      	b.n	8008792 <UART_SetConfig+0xea>
 800875a:	231b      	movs	r3, #27
 800875c:	2218      	movs	r2, #24
 800875e:	189b      	adds	r3, r3, r2
 8008760:	19db      	adds	r3, r3, r7
 8008762:	2201      	movs	r2, #1
 8008764:	701a      	strb	r2, [r3, #0]
 8008766:	e0b4      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008768:	231b      	movs	r3, #27
 800876a:	2218      	movs	r2, #24
 800876c:	189b      	adds	r3, r3, r2
 800876e:	19db      	adds	r3, r3, r7
 8008770:	2202      	movs	r2, #2
 8008772:	701a      	strb	r2, [r3, #0]
 8008774:	e0ad      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008776:	231b      	movs	r3, #27
 8008778:	2218      	movs	r2, #24
 800877a:	189b      	adds	r3, r3, r2
 800877c:	19db      	adds	r3, r3, r7
 800877e:	2204      	movs	r2, #4
 8008780:	701a      	strb	r2, [r3, #0]
 8008782:	e0a6      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008784:	231b      	movs	r3, #27
 8008786:	2218      	movs	r2, #24
 8008788:	189b      	adds	r3, r3, r2
 800878a:	19db      	adds	r3, r3, r7
 800878c:	2208      	movs	r2, #8
 800878e:	701a      	strb	r2, [r3, #0]
 8008790:	e09f      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008792:	231b      	movs	r3, #27
 8008794:	2218      	movs	r2, #24
 8008796:	189b      	adds	r3, r3, r2
 8008798:	19db      	adds	r3, r3, r7
 800879a:	2210      	movs	r2, #16
 800879c:	701a      	strb	r2, [r3, #0]
 800879e:	e098      	b.n	80088d2 <UART_SetConfig+0x22a>
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a96      	ldr	r2, [pc, #600]	; (8008a00 <UART_SetConfig+0x358>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d131      	bne.n	800880e <UART_SetConfig+0x166>
 80087aa:	4b94      	ldr	r3, [pc, #592]	; (80089fc <UART_SetConfig+0x354>)
 80087ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087ae:	220c      	movs	r2, #12
 80087b0:	4013      	ands	r3, r2
 80087b2:	2b0c      	cmp	r3, #12
 80087b4:	d01d      	beq.n	80087f2 <UART_SetConfig+0x14a>
 80087b6:	d823      	bhi.n	8008800 <UART_SetConfig+0x158>
 80087b8:	2b08      	cmp	r3, #8
 80087ba:	d00c      	beq.n	80087d6 <UART_SetConfig+0x12e>
 80087bc:	d820      	bhi.n	8008800 <UART_SetConfig+0x158>
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d002      	beq.n	80087c8 <UART_SetConfig+0x120>
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	d00e      	beq.n	80087e4 <UART_SetConfig+0x13c>
 80087c6:	e01b      	b.n	8008800 <UART_SetConfig+0x158>
 80087c8:	231b      	movs	r3, #27
 80087ca:	2218      	movs	r2, #24
 80087cc:	189b      	adds	r3, r3, r2
 80087ce:	19db      	adds	r3, r3, r7
 80087d0:	2200      	movs	r2, #0
 80087d2:	701a      	strb	r2, [r3, #0]
 80087d4:	e07d      	b.n	80088d2 <UART_SetConfig+0x22a>
 80087d6:	231b      	movs	r3, #27
 80087d8:	2218      	movs	r2, #24
 80087da:	189b      	adds	r3, r3, r2
 80087dc:	19db      	adds	r3, r3, r7
 80087de:	2202      	movs	r2, #2
 80087e0:	701a      	strb	r2, [r3, #0]
 80087e2:	e076      	b.n	80088d2 <UART_SetConfig+0x22a>
 80087e4:	231b      	movs	r3, #27
 80087e6:	2218      	movs	r2, #24
 80087e8:	189b      	adds	r3, r3, r2
 80087ea:	19db      	adds	r3, r3, r7
 80087ec:	2204      	movs	r2, #4
 80087ee:	701a      	strb	r2, [r3, #0]
 80087f0:	e06f      	b.n	80088d2 <UART_SetConfig+0x22a>
 80087f2:	231b      	movs	r3, #27
 80087f4:	2218      	movs	r2, #24
 80087f6:	189b      	adds	r3, r3, r2
 80087f8:	19db      	adds	r3, r3, r7
 80087fa:	2208      	movs	r2, #8
 80087fc:	701a      	strb	r2, [r3, #0]
 80087fe:	e068      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008800:	231b      	movs	r3, #27
 8008802:	2218      	movs	r2, #24
 8008804:	189b      	adds	r3, r3, r2
 8008806:	19db      	adds	r3, r3, r7
 8008808:	2210      	movs	r2, #16
 800880a:	701a      	strb	r2, [r3, #0]
 800880c:	e061      	b.n	80088d2 <UART_SetConfig+0x22a>
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a7c      	ldr	r2, [pc, #496]	; (8008a04 <UART_SetConfig+0x35c>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d106      	bne.n	8008826 <UART_SetConfig+0x17e>
 8008818:	231b      	movs	r3, #27
 800881a:	2218      	movs	r2, #24
 800881c:	189b      	adds	r3, r3, r2
 800881e:	19db      	adds	r3, r3, r7
 8008820:	2200      	movs	r2, #0
 8008822:	701a      	strb	r2, [r3, #0]
 8008824:	e055      	b.n	80088d2 <UART_SetConfig+0x22a>
 8008826:	69fb      	ldr	r3, [r7, #28]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	4a77      	ldr	r2, [pc, #476]	; (8008a08 <UART_SetConfig+0x360>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d106      	bne.n	800883e <UART_SetConfig+0x196>
 8008830:	231b      	movs	r3, #27
 8008832:	2218      	movs	r2, #24
 8008834:	189b      	adds	r3, r3, r2
 8008836:	19db      	adds	r3, r3, r7
 8008838:	2200      	movs	r2, #0
 800883a:	701a      	strb	r2, [r3, #0]
 800883c:	e049      	b.n	80088d2 <UART_SetConfig+0x22a>
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a6b      	ldr	r2, [pc, #428]	; (80089f0 <UART_SetConfig+0x348>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d13e      	bne.n	80088c6 <UART_SetConfig+0x21e>
 8008848:	4b6c      	ldr	r3, [pc, #432]	; (80089fc <UART_SetConfig+0x354>)
 800884a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800884c:	23c0      	movs	r3, #192	; 0xc0
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	4013      	ands	r3, r2
 8008852:	22c0      	movs	r2, #192	; 0xc0
 8008854:	0112      	lsls	r2, r2, #4
 8008856:	4293      	cmp	r3, r2
 8008858:	d027      	beq.n	80088aa <UART_SetConfig+0x202>
 800885a:	22c0      	movs	r2, #192	; 0xc0
 800885c:	0112      	lsls	r2, r2, #4
 800885e:	4293      	cmp	r3, r2
 8008860:	d82a      	bhi.n	80088b8 <UART_SetConfig+0x210>
 8008862:	2280      	movs	r2, #128	; 0x80
 8008864:	0112      	lsls	r2, r2, #4
 8008866:	4293      	cmp	r3, r2
 8008868:	d011      	beq.n	800888e <UART_SetConfig+0x1e6>
 800886a:	2280      	movs	r2, #128	; 0x80
 800886c:	0112      	lsls	r2, r2, #4
 800886e:	4293      	cmp	r3, r2
 8008870:	d822      	bhi.n	80088b8 <UART_SetConfig+0x210>
 8008872:	2b00      	cmp	r3, #0
 8008874:	d004      	beq.n	8008880 <UART_SetConfig+0x1d8>
 8008876:	2280      	movs	r2, #128	; 0x80
 8008878:	00d2      	lsls	r2, r2, #3
 800887a:	4293      	cmp	r3, r2
 800887c:	d00e      	beq.n	800889c <UART_SetConfig+0x1f4>
 800887e:	e01b      	b.n	80088b8 <UART_SetConfig+0x210>
 8008880:	231b      	movs	r3, #27
 8008882:	2218      	movs	r2, #24
 8008884:	189b      	adds	r3, r3, r2
 8008886:	19db      	adds	r3, r3, r7
 8008888:	2200      	movs	r2, #0
 800888a:	701a      	strb	r2, [r3, #0]
 800888c:	e021      	b.n	80088d2 <UART_SetConfig+0x22a>
 800888e:	231b      	movs	r3, #27
 8008890:	2218      	movs	r2, #24
 8008892:	189b      	adds	r3, r3, r2
 8008894:	19db      	adds	r3, r3, r7
 8008896:	2202      	movs	r2, #2
 8008898:	701a      	strb	r2, [r3, #0]
 800889a:	e01a      	b.n	80088d2 <UART_SetConfig+0x22a>
 800889c:	231b      	movs	r3, #27
 800889e:	2218      	movs	r2, #24
 80088a0:	189b      	adds	r3, r3, r2
 80088a2:	19db      	adds	r3, r3, r7
 80088a4:	2204      	movs	r2, #4
 80088a6:	701a      	strb	r2, [r3, #0]
 80088a8:	e013      	b.n	80088d2 <UART_SetConfig+0x22a>
 80088aa:	231b      	movs	r3, #27
 80088ac:	2218      	movs	r2, #24
 80088ae:	189b      	adds	r3, r3, r2
 80088b0:	19db      	adds	r3, r3, r7
 80088b2:	2208      	movs	r2, #8
 80088b4:	701a      	strb	r2, [r3, #0]
 80088b6:	e00c      	b.n	80088d2 <UART_SetConfig+0x22a>
 80088b8:	231b      	movs	r3, #27
 80088ba:	2218      	movs	r2, #24
 80088bc:	189b      	adds	r3, r3, r2
 80088be:	19db      	adds	r3, r3, r7
 80088c0:	2210      	movs	r2, #16
 80088c2:	701a      	strb	r2, [r3, #0]
 80088c4:	e005      	b.n	80088d2 <UART_SetConfig+0x22a>
 80088c6:	231b      	movs	r3, #27
 80088c8:	2218      	movs	r2, #24
 80088ca:	189b      	adds	r3, r3, r2
 80088cc:	19db      	adds	r3, r3, r7
 80088ce:	2210      	movs	r2, #16
 80088d0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a46      	ldr	r2, [pc, #280]	; (80089f0 <UART_SetConfig+0x348>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d000      	beq.n	80088de <UART_SetConfig+0x236>
 80088dc:	e09a      	b.n	8008a14 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80088de:	231b      	movs	r3, #27
 80088e0:	2218      	movs	r2, #24
 80088e2:	189b      	adds	r3, r3, r2
 80088e4:	19db      	adds	r3, r3, r7
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	2b08      	cmp	r3, #8
 80088ea:	d01d      	beq.n	8008928 <UART_SetConfig+0x280>
 80088ec:	dc20      	bgt.n	8008930 <UART_SetConfig+0x288>
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d015      	beq.n	800891e <UART_SetConfig+0x276>
 80088f2:	dc1d      	bgt.n	8008930 <UART_SetConfig+0x288>
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d002      	beq.n	80088fe <UART_SetConfig+0x256>
 80088f8:	2b02      	cmp	r3, #2
 80088fa:	d005      	beq.n	8008908 <UART_SetConfig+0x260>
 80088fc:	e018      	b.n	8008930 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088fe:	f7fe fa81 	bl	8006e04 <HAL_RCC_GetPCLK1Freq>
 8008902:	0003      	movs	r3, r0
 8008904:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008906:	e01c      	b.n	8008942 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008908:	4b3c      	ldr	r3, [pc, #240]	; (80089fc <UART_SetConfig+0x354>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2210      	movs	r2, #16
 800890e:	4013      	ands	r3, r2
 8008910:	d002      	beq.n	8008918 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008912:	4b3e      	ldr	r3, [pc, #248]	; (8008a0c <UART_SetConfig+0x364>)
 8008914:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008916:	e014      	b.n	8008942 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8008918:	4b3d      	ldr	r3, [pc, #244]	; (8008a10 <UART_SetConfig+0x368>)
 800891a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800891c:	e011      	b.n	8008942 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800891e:	f7fe f9c1 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8008922:	0003      	movs	r3, r0
 8008924:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008926:	e00c      	b.n	8008942 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008928:	2380      	movs	r3, #128	; 0x80
 800892a:	021b      	lsls	r3, r3, #8
 800892c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800892e:	e008      	b.n	8008942 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8008930:	2300      	movs	r3, #0
 8008932:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008934:	231a      	movs	r3, #26
 8008936:	2218      	movs	r2, #24
 8008938:	189b      	adds	r3, r3, r2
 800893a:	19db      	adds	r3, r3, r7
 800893c:	2201      	movs	r2, #1
 800893e:	701a      	strb	r2, [r3, #0]
        break;
 8008940:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	2b00      	cmp	r3, #0
 8008946:	d100      	bne.n	800894a <UART_SetConfig+0x2a2>
 8008948:	e134      	b.n	8008bb4 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	685a      	ldr	r2, [r3, #4]
 800894e:	0013      	movs	r3, r2
 8008950:	005b      	lsls	r3, r3, #1
 8008952:	189b      	adds	r3, r3, r2
 8008954:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008956:	429a      	cmp	r2, r3
 8008958:	d305      	bcc.n	8008966 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008960:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008962:	429a      	cmp	r2, r3
 8008964:	d906      	bls.n	8008974 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8008966:	231a      	movs	r3, #26
 8008968:	2218      	movs	r2, #24
 800896a:	189b      	adds	r3, r3, r2
 800896c:	19db      	adds	r3, r3, r7
 800896e:	2201      	movs	r2, #1
 8008970:	701a      	strb	r2, [r3, #0]
 8008972:	e11f      	b.n	8008bb4 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008976:	613b      	str	r3, [r7, #16]
 8008978:	2300      	movs	r3, #0
 800897a:	617b      	str	r3, [r7, #20]
 800897c:	6939      	ldr	r1, [r7, #16]
 800897e:	697a      	ldr	r2, [r7, #20]
 8008980:	000b      	movs	r3, r1
 8008982:	0e1b      	lsrs	r3, r3, #24
 8008984:	0010      	movs	r0, r2
 8008986:	0205      	lsls	r5, r0, #8
 8008988:	431d      	orrs	r5, r3
 800898a:	000b      	movs	r3, r1
 800898c:	021c      	lsls	r4, r3, #8
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	085b      	lsrs	r3, r3, #1
 8008994:	60bb      	str	r3, [r7, #8]
 8008996:	2300      	movs	r3, #0
 8008998:	60fb      	str	r3, [r7, #12]
 800899a:	68b8      	ldr	r0, [r7, #8]
 800899c:	68f9      	ldr	r1, [r7, #12]
 800899e:	1900      	adds	r0, r0, r4
 80089a0:	4169      	adcs	r1, r5
 80089a2:	69fb      	ldr	r3, [r7, #28]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	603b      	str	r3, [r7, #0]
 80089a8:	2300      	movs	r3, #0
 80089aa:	607b      	str	r3, [r7, #4]
 80089ac:	683a      	ldr	r2, [r7, #0]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	f7f7 fdb4 	bl	800051c <__aeabi_uldivmod>
 80089b4:	0002      	movs	r2, r0
 80089b6:	000b      	movs	r3, r1
 80089b8:	0013      	movs	r3, r2
 80089ba:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089be:	23c0      	movs	r3, #192	; 0xc0
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d309      	bcc.n	80089da <UART_SetConfig+0x332>
 80089c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089c8:	2380      	movs	r3, #128	; 0x80
 80089ca:	035b      	lsls	r3, r3, #13
 80089cc:	429a      	cmp	r2, r3
 80089ce:	d204      	bcs.n	80089da <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80089d6:	60da      	str	r2, [r3, #12]
 80089d8:	e0ec      	b.n	8008bb4 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80089da:	231a      	movs	r3, #26
 80089dc:	2218      	movs	r2, #24
 80089de:	189b      	adds	r3, r3, r2
 80089e0:	19db      	adds	r3, r3, r7
 80089e2:	2201      	movs	r2, #1
 80089e4:	701a      	strb	r2, [r3, #0]
 80089e6:	e0e5      	b.n	8008bb4 <UART_SetConfig+0x50c>
 80089e8:	efff69f3 	.word	0xefff69f3
 80089ec:	ffffcfff 	.word	0xffffcfff
 80089f0:	40004800 	.word	0x40004800
 80089f4:	fffff4ff 	.word	0xfffff4ff
 80089f8:	40013800 	.word	0x40013800
 80089fc:	40021000 	.word	0x40021000
 8008a00:	40004400 	.word	0x40004400
 8008a04:	40004c00 	.word	0x40004c00
 8008a08:	40005000 	.word	0x40005000
 8008a0c:	003d0900 	.word	0x003d0900
 8008a10:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a14:	69fb      	ldr	r3, [r7, #28]
 8008a16:	69da      	ldr	r2, [r3, #28]
 8008a18:	2380      	movs	r3, #128	; 0x80
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d000      	beq.n	8008a22 <UART_SetConfig+0x37a>
 8008a20:	e071      	b.n	8008b06 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 8008a22:	231b      	movs	r3, #27
 8008a24:	2218      	movs	r2, #24
 8008a26:	189b      	adds	r3, r3, r2
 8008a28:	19db      	adds	r3, r3, r7
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	2b08      	cmp	r3, #8
 8008a2e:	d822      	bhi.n	8008a76 <UART_SetConfig+0x3ce>
 8008a30:	009a      	lsls	r2, r3, #2
 8008a32:	4b68      	ldr	r3, [pc, #416]	; (8008bd4 <UART_SetConfig+0x52c>)
 8008a34:	18d3      	adds	r3, r2, r3
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a3a:	f7fe f9e3 	bl	8006e04 <HAL_RCC_GetPCLK1Freq>
 8008a3e:	0003      	movs	r3, r0
 8008a40:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008a42:	e021      	b.n	8008a88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a44:	f7fe f9f4 	bl	8006e30 <HAL_RCC_GetPCLK2Freq>
 8008a48:	0003      	movs	r3, r0
 8008a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008a4c:	e01c      	b.n	8008a88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008a4e:	4b62      	ldr	r3, [pc, #392]	; (8008bd8 <UART_SetConfig+0x530>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2210      	movs	r2, #16
 8008a54:	4013      	ands	r3, r2
 8008a56:	d002      	beq.n	8008a5e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008a58:	4b60      	ldr	r3, [pc, #384]	; (8008bdc <UART_SetConfig+0x534>)
 8008a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008a5c:	e014      	b.n	8008a88 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8008a5e:	4b60      	ldr	r3, [pc, #384]	; (8008be0 <UART_SetConfig+0x538>)
 8008a60:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008a62:	e011      	b.n	8008a88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a64:	f7fe f91e 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8008a68:	0003      	movs	r3, r0
 8008a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008a6c:	e00c      	b.n	8008a88 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a6e:	2380      	movs	r3, #128	; 0x80
 8008a70:	021b      	lsls	r3, r3, #8
 8008a72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008a74:	e008      	b.n	8008a88 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008a7a:	231a      	movs	r3, #26
 8008a7c:	2218      	movs	r2, #24
 8008a7e:	189b      	adds	r3, r3, r2
 8008a80:	19db      	adds	r3, r3, r7
 8008a82:	2201      	movs	r2, #1
 8008a84:	701a      	strb	r2, [r3, #0]
        break;
 8008a86:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d100      	bne.n	8008a90 <UART_SetConfig+0x3e8>
 8008a8e:	e091      	b.n	8008bb4 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a92:	005a      	lsls	r2, r3, #1
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	085b      	lsrs	r3, r3, #1
 8008a9a:	18d2      	adds	r2, r2, r3
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	0019      	movs	r1, r3
 8008aa2:	0010      	movs	r0, r2
 8008aa4:	f7f7 fb4c 	bl	8000140 <__udivsi3>
 8008aa8:	0003      	movs	r3, r0
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ab0:	2b0f      	cmp	r3, #15
 8008ab2:	d921      	bls.n	8008af8 <UART_SetConfig+0x450>
 8008ab4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ab6:	2380      	movs	r3, #128	; 0x80
 8008ab8:	025b      	lsls	r3, r3, #9
 8008aba:	429a      	cmp	r2, r3
 8008abc:	d21c      	bcs.n	8008af8 <UART_SetConfig+0x450>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	200e      	movs	r0, #14
 8008ac4:	2418      	movs	r4, #24
 8008ac6:	1903      	adds	r3, r0, r4
 8008ac8:	19db      	adds	r3, r3, r7
 8008aca:	210f      	movs	r1, #15
 8008acc:	438a      	bics	r2, r1
 8008ace:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad2:	085b      	lsrs	r3, r3, #1
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	2207      	movs	r2, #7
 8008ad8:	4013      	ands	r3, r2
 8008ada:	b299      	uxth	r1, r3
 8008adc:	1903      	adds	r3, r0, r4
 8008ade:	19db      	adds	r3, r3, r7
 8008ae0:	1902      	adds	r2, r0, r4
 8008ae2:	19d2      	adds	r2, r2, r7
 8008ae4:	8812      	ldrh	r2, [r2, #0]
 8008ae6:	430a      	orrs	r2, r1
 8008ae8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008aea:	69fb      	ldr	r3, [r7, #28]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	1902      	adds	r2, r0, r4
 8008af0:	19d2      	adds	r2, r2, r7
 8008af2:	8812      	ldrh	r2, [r2, #0]
 8008af4:	60da      	str	r2, [r3, #12]
 8008af6:	e05d      	b.n	8008bb4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8008af8:	231a      	movs	r3, #26
 8008afa:	2218      	movs	r2, #24
 8008afc:	189b      	adds	r3, r3, r2
 8008afe:	19db      	adds	r3, r3, r7
 8008b00:	2201      	movs	r2, #1
 8008b02:	701a      	strb	r2, [r3, #0]
 8008b04:	e056      	b.n	8008bb4 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008b06:	231b      	movs	r3, #27
 8008b08:	2218      	movs	r2, #24
 8008b0a:	189b      	adds	r3, r3, r2
 8008b0c:	19db      	adds	r3, r3, r7
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	2b08      	cmp	r3, #8
 8008b12:	d822      	bhi.n	8008b5a <UART_SetConfig+0x4b2>
 8008b14:	009a      	lsls	r2, r3, #2
 8008b16:	4b33      	ldr	r3, [pc, #204]	; (8008be4 <UART_SetConfig+0x53c>)
 8008b18:	18d3      	adds	r3, r2, r3
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b1e:	f7fe f971 	bl	8006e04 <HAL_RCC_GetPCLK1Freq>
 8008b22:	0003      	movs	r3, r0
 8008b24:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008b26:	e021      	b.n	8008b6c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b28:	f7fe f982 	bl	8006e30 <HAL_RCC_GetPCLK2Freq>
 8008b2c:	0003      	movs	r3, r0
 8008b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008b30:	e01c      	b.n	8008b6c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b32:	4b29      	ldr	r3, [pc, #164]	; (8008bd8 <UART_SetConfig+0x530>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2210      	movs	r2, #16
 8008b38:	4013      	ands	r3, r2
 8008b3a:	d002      	beq.n	8008b42 <UART_SetConfig+0x49a>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008b3c:	4b27      	ldr	r3, [pc, #156]	; (8008bdc <UART_SetConfig+0x534>)
 8008b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008b40:	e014      	b.n	8008b6c <UART_SetConfig+0x4c4>
          pclk = (uint32_t) HSI_VALUE;
 8008b42:	4b27      	ldr	r3, [pc, #156]	; (8008be0 <UART_SetConfig+0x538>)
 8008b44:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008b46:	e011      	b.n	8008b6c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b48:	f7fe f8ac 	bl	8006ca4 <HAL_RCC_GetSysClockFreq>
 8008b4c:	0003      	movs	r3, r0
 8008b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008b50:	e00c      	b.n	8008b6c <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b52:	2380      	movs	r3, #128	; 0x80
 8008b54:	021b      	lsls	r3, r3, #8
 8008b56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8008b58:	e008      	b.n	8008b6c <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008b5e:	231a      	movs	r3, #26
 8008b60:	2218      	movs	r2, #24
 8008b62:	189b      	adds	r3, r3, r2
 8008b64:	19db      	adds	r3, r3, r7
 8008b66:	2201      	movs	r2, #1
 8008b68:	701a      	strb	r2, [r3, #0]
        break;
 8008b6a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8008b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d020      	beq.n	8008bb4 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	085a      	lsrs	r2, r3, #1
 8008b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b7a:	18d2      	adds	r2, r2, r3
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	0019      	movs	r1, r3
 8008b82:	0010      	movs	r0, r2
 8008b84:	f7f7 fadc 	bl	8000140 <__udivsi3>
 8008b88:	0003      	movs	r3, r0
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b90:	2b0f      	cmp	r3, #15
 8008b92:	d909      	bls.n	8008ba8 <UART_SetConfig+0x500>
 8008b94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b96:	2380      	movs	r3, #128	; 0x80
 8008b98:	025b      	lsls	r3, r3, #9
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d204      	bcs.n	8008ba8 <UART_SetConfig+0x500>
      {
        huart->Instance->BRR = usartdiv;
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ba4:	60da      	str	r2, [r3, #12]
 8008ba6:	e005      	b.n	8008bb4 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8008ba8:	231a      	movs	r3, #26
 8008baa:	2218      	movs	r2, #24
 8008bac:	189b      	adds	r3, r3, r2
 8008bae:	19db      	adds	r3, r3, r7
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008bc0:	231a      	movs	r3, #26
 8008bc2:	2218      	movs	r2, #24
 8008bc4:	189b      	adds	r3, r3, r2
 8008bc6:	19db      	adds	r3, r3, r7
 8008bc8:	781b      	ldrb	r3, [r3, #0]
}
 8008bca:	0018      	movs	r0, r3
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	b00e      	add	sp, #56	; 0x38
 8008bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8008bd2:	46c0      	nop			; (mov r8, r8)
 8008bd4:	0800c6a8 	.word	0x0800c6a8
 8008bd8:	40021000 	.word	0x40021000
 8008bdc:	003d0900 	.word	0x003d0900
 8008be0:	00f42400 	.word	0x00f42400
 8008be4:	0800c6cc 	.word	0x0800c6cc

08008be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	4013      	ands	r3, r2
 8008bf8:	d00b      	beq.n	8008c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	4a4a      	ldr	r2, [pc, #296]	; (8008d2c <UART_AdvFeatureConfig+0x144>)
 8008c02:	4013      	ands	r3, r2
 8008c04:	0019      	movs	r1, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	430a      	orrs	r2, r1
 8008c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c16:	2202      	movs	r2, #2
 8008c18:	4013      	ands	r3, r2
 8008c1a:	d00b      	beq.n	8008c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	4a43      	ldr	r2, [pc, #268]	; (8008d30 <UART_AdvFeatureConfig+0x148>)
 8008c24:	4013      	ands	r3, r2
 8008c26:	0019      	movs	r1, r3
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	430a      	orrs	r2, r1
 8008c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c38:	2204      	movs	r2, #4
 8008c3a:	4013      	ands	r3, r2
 8008c3c:	d00b      	beq.n	8008c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	4a3b      	ldr	r2, [pc, #236]	; (8008d34 <UART_AdvFeatureConfig+0x14c>)
 8008c46:	4013      	ands	r3, r2
 8008c48:	0019      	movs	r1, r3
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5a:	2208      	movs	r2, #8
 8008c5c:	4013      	ands	r3, r2
 8008c5e:	d00b      	beq.n	8008c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	4a34      	ldr	r2, [pc, #208]	; (8008d38 <UART_AdvFeatureConfig+0x150>)
 8008c68:	4013      	ands	r3, r2
 8008c6a:	0019      	movs	r1, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	430a      	orrs	r2, r1
 8008c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c7c:	2210      	movs	r2, #16
 8008c7e:	4013      	ands	r3, r2
 8008c80:	d00b      	beq.n	8008c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	4a2c      	ldr	r2, [pc, #176]	; (8008d3c <UART_AdvFeatureConfig+0x154>)
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	0019      	movs	r1, r3
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	430a      	orrs	r2, r1
 8008c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c9e:	2220      	movs	r2, #32
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	d00b      	beq.n	8008cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	4a25      	ldr	r2, [pc, #148]	; (8008d40 <UART_AdvFeatureConfig+0x158>)
 8008cac:	4013      	ands	r3, r2
 8008cae:	0019      	movs	r1, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	430a      	orrs	r2, r1
 8008cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc0:	2240      	movs	r2, #64	; 0x40
 8008cc2:	4013      	ands	r3, r2
 8008cc4:	d01d      	beq.n	8008d02 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	4a1d      	ldr	r2, [pc, #116]	; (8008d44 <UART_AdvFeatureConfig+0x15c>)
 8008cce:	4013      	ands	r3, r2
 8008cd0:	0019      	movs	r1, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	430a      	orrs	r2, r1
 8008cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008ce2:	2380      	movs	r3, #128	; 0x80
 8008ce4:	035b      	lsls	r3, r3, #13
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d10b      	bne.n	8008d02 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	4a15      	ldr	r2, [pc, #84]	; (8008d48 <UART_AdvFeatureConfig+0x160>)
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	0019      	movs	r1, r3
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d06:	2280      	movs	r2, #128	; 0x80
 8008d08:	4013      	ands	r3, r2
 8008d0a:	d00b      	beq.n	8008d24 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	4a0e      	ldr	r2, [pc, #56]	; (8008d4c <UART_AdvFeatureConfig+0x164>)
 8008d14:	4013      	ands	r3, r2
 8008d16:	0019      	movs	r1, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	430a      	orrs	r2, r1
 8008d22:	605a      	str	r2, [r3, #4]
  }
}
 8008d24:	46c0      	nop			; (mov r8, r8)
 8008d26:	46bd      	mov	sp, r7
 8008d28:	b002      	add	sp, #8
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	fffdffff 	.word	0xfffdffff
 8008d30:	fffeffff 	.word	0xfffeffff
 8008d34:	fffbffff 	.word	0xfffbffff
 8008d38:	ffff7fff 	.word	0xffff7fff
 8008d3c:	ffffefff 	.word	0xffffefff
 8008d40:	ffffdfff 	.word	0xffffdfff
 8008d44:	ffefffff 	.word	0xffefffff
 8008d48:	ff9fffff 	.word	0xff9fffff
 8008d4c:	fff7ffff 	.word	0xfff7ffff

08008d50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af02      	add	r7, sp, #8
 8008d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2280      	movs	r2, #128	; 0x80
 8008d5c:	2100      	movs	r1, #0
 8008d5e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008d60:	f7fc fa1e 	bl	80051a0 <HAL_GetTick>
 8008d64:	0003      	movs	r3, r0
 8008d66:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2208      	movs	r2, #8
 8008d70:	4013      	ands	r3, r2
 8008d72:	2b08      	cmp	r3, #8
 8008d74:	d10c      	bne.n	8008d90 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2280      	movs	r2, #128	; 0x80
 8008d7a:	0391      	lsls	r1, r2, #14
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	4a17      	ldr	r2, [pc, #92]	; (8008ddc <UART_CheckIdleState+0x8c>)
 8008d80:	9200      	str	r2, [sp, #0]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f000 f82c 	bl	8008de0 <UART_WaitOnFlagUntilTimeout>
 8008d88:	1e03      	subs	r3, r0, #0
 8008d8a:	d001      	beq.n	8008d90 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	e021      	b.n	8008dd4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2204      	movs	r2, #4
 8008d98:	4013      	ands	r3, r2
 8008d9a:	2b04      	cmp	r3, #4
 8008d9c:	d10c      	bne.n	8008db8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2280      	movs	r2, #128	; 0x80
 8008da2:	03d1      	lsls	r1, r2, #15
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	4a0d      	ldr	r2, [pc, #52]	; (8008ddc <UART_CheckIdleState+0x8c>)
 8008da8:	9200      	str	r2, [sp, #0]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f000 f818 	bl	8008de0 <UART_WaitOnFlagUntilTimeout>
 8008db0:	1e03      	subs	r3, r0, #0
 8008db2:	d001      	beq.n	8008db8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e00d      	b.n	8008dd4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2220      	movs	r2, #32
 8008dbc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2220      	movs	r2, #32
 8008dc2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2274      	movs	r2, #116	; 0x74
 8008dce:	2100      	movs	r1, #0
 8008dd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dd2:	2300      	movs	r3, #0
}
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	46bd      	mov	sp, r7
 8008dd8:	b004      	add	sp, #16
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	01ffffff 	.word	0x01ffffff

08008de0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b094      	sub	sp, #80	; 0x50
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	60f8      	str	r0, [r7, #12]
 8008de8:	60b9      	str	r1, [r7, #8]
 8008dea:	603b      	str	r3, [r7, #0]
 8008dec:	1dfb      	adds	r3, r7, #7
 8008dee:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008df0:	e0a3      	b.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008df2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008df4:	3301      	adds	r3, #1
 8008df6:	d100      	bne.n	8008dfa <UART_WaitOnFlagUntilTimeout+0x1a>
 8008df8:	e09f      	b.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dfa:	f7fc f9d1 	bl	80051a0 <HAL_GetTick>
 8008dfe:	0002      	movs	r2, r0
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	1ad3      	subs	r3, r2, r3
 8008e04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d302      	bcc.n	8008e10 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d13d      	bne.n	8008e8c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e10:	f3ef 8310 	mrs	r3, PRIMASK
 8008e14:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e18:	647b      	str	r3, [r7, #68]	; 0x44
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e20:	f383 8810 	msr	PRIMASK, r3
}
 8008e24:	46c0      	nop			; (mov r8, r8)
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	494c      	ldr	r1, [pc, #304]	; (8008f64 <UART_WaitOnFlagUntilTimeout+0x184>)
 8008e32:	400a      	ands	r2, r1
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e38:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e3c:	f383 8810 	msr	PRIMASK, r3
}
 8008e40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e42:	f3ef 8310 	mrs	r3, PRIMASK
 8008e46:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008e48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e4a:	643b      	str	r3, [r7, #64]	; 0x40
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e52:	f383 8810 	msr	PRIMASK, r3
}
 8008e56:	46c0      	nop			; (mov r8, r8)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	689a      	ldr	r2, [r3, #8]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2101      	movs	r1, #1
 8008e64:	438a      	bics	r2, r1
 8008e66:	609a      	str	r2, [r3, #8]
 8008e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e6e:	f383 8810 	msr	PRIMASK, r3
}
 8008e72:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2220      	movs	r2, #32
 8008e78:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2220      	movs	r2, #32
 8008e7e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2274      	movs	r2, #116	; 0x74
 8008e84:	2100      	movs	r1, #0
 8008e86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e067      	b.n	8008f5c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2204      	movs	r2, #4
 8008e94:	4013      	ands	r3, r2
 8008e96:	d050      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	69da      	ldr	r2, [r3, #28]
 8008e9e:	2380      	movs	r3, #128	; 0x80
 8008ea0:	011b      	lsls	r3, r3, #4
 8008ea2:	401a      	ands	r2, r3
 8008ea4:	2380      	movs	r3, #128	; 0x80
 8008ea6:	011b      	lsls	r3, r3, #4
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d146      	bne.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2280      	movs	r2, #128	; 0x80
 8008eb2:	0112      	lsls	r2, r2, #4
 8008eb4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8008eba:	613b      	str	r3, [r7, #16]
  return(result);
 8008ebc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	f383 8810 	msr	PRIMASK, r3
}
 8008eca:	46c0      	nop			; (mov r8, r8)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4923      	ldr	r1, [pc, #140]	; (8008f64 <UART_WaitOnFlagUntilTimeout+0x184>)
 8008ed8:	400a      	ands	r2, r1
 8008eda:	601a      	str	r2, [r3, #0]
 8008edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ede:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee0:	69bb      	ldr	r3, [r7, #24]
 8008ee2:	f383 8810 	msr	PRIMASK, r3
}
 8008ee6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ee8:	f3ef 8310 	mrs	r3, PRIMASK
 8008eec:	61fb      	str	r3, [r7, #28]
  return(result);
 8008eee:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ef0:	64bb      	str	r3, [r7, #72]	; 0x48
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	f383 8810 	msr	PRIMASK, r3
}
 8008efc:	46c0      	nop			; (mov r8, r8)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	689a      	ldr	r2, [r3, #8]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	2101      	movs	r1, #1
 8008f0a:	438a      	bics	r2, r1
 8008f0c:	609a      	str	r2, [r3, #8]
 8008f0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f10:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f14:	f383 8810 	msr	PRIMASK, r3
}
 8008f18:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2220      	movs	r2, #32
 8008f1e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2220      	movs	r2, #32
 8008f24:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2280      	movs	r2, #128	; 0x80
 8008f2a:	2120      	movs	r1, #32
 8008f2c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	2274      	movs	r2, #116	; 0x74
 8008f32:	2100      	movs	r1, #0
 8008f34:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e010      	b.n	8008f5c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	69db      	ldr	r3, [r3, #28]
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	4013      	ands	r3, r2
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	1ad3      	subs	r3, r2, r3
 8008f48:	425a      	negs	r2, r3
 8008f4a:	4153      	adcs	r3, r2
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	001a      	movs	r2, r3
 8008f50:	1dfb      	adds	r3, r7, #7
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d100      	bne.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x17a>
 8008f58:	e74b      	b.n	8008df2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	0018      	movs	r0, r3
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	b014      	add	sp, #80	; 0x50
 8008f62:	bd80      	pop	{r7, pc}
 8008f64:	fffffe5f 	.word	0xfffffe5f

08008f68 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b08c      	sub	sp, #48	; 0x30
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	1dbb      	adds	r3, r7, #6
 8008f74:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	68ba      	ldr	r2, [r7, #8]
 8008f7a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	1dba      	adds	r2, r7, #6
 8008f80:	2158      	movs	r1, #88	; 0x58
 8008f82:	8812      	ldrh	r2, [r2, #0]
 8008f84:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	1dba      	adds	r2, r7, #6
 8008f8a:	215a      	movs	r1, #90	; 0x5a
 8008f8c:	8812      	ldrh	r2, [r2, #0]
 8008f8e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	689a      	ldr	r2, [r3, #8]
 8008f9a:	2380      	movs	r3, #128	; 0x80
 8008f9c:	015b      	lsls	r3, r3, #5
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d10d      	bne.n	8008fbe <UART_Start_Receive_IT+0x56>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d104      	bne.n	8008fb4 <UART_Start_Receive_IT+0x4c>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	225c      	movs	r2, #92	; 0x5c
 8008fae:	4943      	ldr	r1, [pc, #268]	; (80090bc <UART_Start_Receive_IT+0x154>)
 8008fb0:	5299      	strh	r1, [r3, r2]
 8008fb2:	e02e      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	225c      	movs	r2, #92	; 0x5c
 8008fb8:	21ff      	movs	r1, #255	; 0xff
 8008fba:	5299      	strh	r1, [r3, r2]
 8008fbc:	e029      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10d      	bne.n	8008fe2 <UART_Start_Receive_IT+0x7a>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d104      	bne.n	8008fd8 <UART_Start_Receive_IT+0x70>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	225c      	movs	r2, #92	; 0x5c
 8008fd2:	21ff      	movs	r1, #255	; 0xff
 8008fd4:	5299      	strh	r1, [r3, r2]
 8008fd6:	e01c      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	225c      	movs	r2, #92	; 0x5c
 8008fdc:	217f      	movs	r1, #127	; 0x7f
 8008fde:	5299      	strh	r1, [r3, r2]
 8008fe0:	e017      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	689a      	ldr	r2, [r3, #8]
 8008fe6:	2380      	movs	r3, #128	; 0x80
 8008fe8:	055b      	lsls	r3, r3, #21
 8008fea:	429a      	cmp	r2, r3
 8008fec:	d10d      	bne.n	800900a <UART_Start_Receive_IT+0xa2>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d104      	bne.n	8009000 <UART_Start_Receive_IT+0x98>
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	225c      	movs	r2, #92	; 0x5c
 8008ffa:	217f      	movs	r1, #127	; 0x7f
 8008ffc:	5299      	strh	r1, [r3, r2]
 8008ffe:	e008      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	225c      	movs	r2, #92	; 0x5c
 8009004:	213f      	movs	r1, #63	; 0x3f
 8009006:	5299      	strh	r1, [r3, r2]
 8009008:	e003      	b.n	8009012 <UART_Start_Receive_IT+0xaa>
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	225c      	movs	r2, #92	; 0x5c
 800900e:	2100      	movs	r1, #0
 8009010:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	2280      	movs	r2, #128	; 0x80
 8009016:	2100      	movs	r1, #0
 8009018:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2222      	movs	r2, #34	; 0x22
 800901e:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009020:	f3ef 8310 	mrs	r3, PRIMASK
 8009024:	61fb      	str	r3, [r7, #28]
  return(result);
 8009026:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009028:	62fb      	str	r3, [r7, #44]	; 0x2c
 800902a:	2301      	movs	r3, #1
 800902c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800902e:	6a3b      	ldr	r3, [r7, #32]
 8009030:	f383 8810 	msr	PRIMASK, r3
}
 8009034:	46c0      	nop			; (mov r8, r8)
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	689a      	ldr	r2, [r3, #8]
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2101      	movs	r1, #1
 8009042:	430a      	orrs	r2, r1
 8009044:	609a      	str	r2, [r3, #8]
 8009046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009048:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800904a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800904c:	f383 8810 	msr	PRIMASK, r3
}
 8009050:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	689a      	ldr	r2, [r3, #8]
 8009056:	2380      	movs	r3, #128	; 0x80
 8009058:	015b      	lsls	r3, r3, #5
 800905a:	429a      	cmp	r2, r3
 800905c:	d107      	bne.n	800906e <UART_Start_Receive_IT+0x106>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	691b      	ldr	r3, [r3, #16]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d103      	bne.n	800906e <UART_Start_Receive_IT+0x106>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	4a15      	ldr	r2, [pc, #84]	; (80090c0 <UART_Start_Receive_IT+0x158>)
 800906a:	665a      	str	r2, [r3, #100]	; 0x64
 800906c:	e002      	b.n	8009074 <UART_Start_Receive_IT+0x10c>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	4a14      	ldr	r2, [pc, #80]	; (80090c4 <UART_Start_Receive_IT+0x15c>)
 8009072:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2274      	movs	r2, #116	; 0x74
 8009078:	2100      	movs	r1, #0
 800907a:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800907c:	f3ef 8310 	mrs	r3, PRIMASK
 8009080:	613b      	str	r3, [r7, #16]
  return(result);
 8009082:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009084:	62bb      	str	r3, [r7, #40]	; 0x28
 8009086:	2301      	movs	r3, #1
 8009088:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	f383 8810 	msr	PRIMASK, r3
}
 8009090:	46c0      	nop			; (mov r8, r8)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	2190      	movs	r1, #144	; 0x90
 800909e:	0049      	lsls	r1, r1, #1
 80090a0:	430a      	orrs	r2, r1
 80090a2:	601a      	str	r2, [r3, #0]
 80090a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090a8:	69bb      	ldr	r3, [r7, #24]
 80090aa:	f383 8810 	msr	PRIMASK, r3
}
 80090ae:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 80090b0:	2300      	movs	r3, #0
}
 80090b2:	0018      	movs	r0, r3
 80090b4:	46bd      	mov	sp, r7
 80090b6:	b00c      	add	sp, #48	; 0x30
 80090b8:	bd80      	pop	{r7, pc}
 80090ba:	46c0      	nop			; (mov r8, r8)
 80090bc:	000001ff 	.word	0x000001ff
 80090c0:	08009379 	.word	0x08009379
 80090c4:	08009211 	.word	0x08009211

080090c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b08e      	sub	sp, #56	; 0x38
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090d0:	f3ef 8310 	mrs	r3, PRIMASK
 80090d4:	617b      	str	r3, [r7, #20]
  return(result);
 80090d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090d8:	637b      	str	r3, [r7, #52]	; 0x34
 80090da:	2301      	movs	r3, #1
 80090dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	f383 8810 	msr	PRIMASK, r3
}
 80090e4:	46c0      	nop			; (mov r8, r8)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4925      	ldr	r1, [pc, #148]	; (8009188 <UART_EndRxTransfer+0xc0>)
 80090f2:	400a      	ands	r2, r1
 80090f4:	601a      	str	r2, [r3, #0]
 80090f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	f383 8810 	msr	PRIMASK, r3
}
 8009100:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009102:	f3ef 8310 	mrs	r3, PRIMASK
 8009106:	623b      	str	r3, [r7, #32]
  return(result);
 8009108:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800910a:	633b      	str	r3, [r7, #48]	; 0x30
 800910c:	2301      	movs	r3, #1
 800910e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	f383 8810 	msr	PRIMASK, r3
}
 8009116:	46c0      	nop			; (mov r8, r8)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689a      	ldr	r2, [r3, #8]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2101      	movs	r1, #1
 8009124:	438a      	bics	r2, r1
 8009126:	609a      	str	r2, [r3, #8]
 8009128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800912a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	f383 8810 	msr	PRIMASK, r3
}
 8009132:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009138:	2b01      	cmp	r3, #1
 800913a:	d118      	bne.n	800916e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800913c:	f3ef 8310 	mrs	r3, PRIMASK
 8009140:	60bb      	str	r3, [r7, #8]
  return(result);
 8009142:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009144:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009146:	2301      	movs	r3, #1
 8009148:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f383 8810 	msr	PRIMASK, r3
}
 8009150:	46c0      	nop			; (mov r8, r8)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2110      	movs	r1, #16
 800915e:	438a      	bics	r2, r1
 8009160:	601a      	str	r2, [r3, #0]
 8009162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	f383 8810 	msr	PRIMASK, r3
}
 800916c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2220      	movs	r2, #32
 8009172:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8009180:	46c0      	nop			; (mov r8, r8)
 8009182:	46bd      	mov	sp, r7
 8009184:	b00e      	add	sp, #56	; 0x38
 8009186:	bd80      	pop	{r7, pc}
 8009188:	fffffedf 	.word	0xfffffedf

0800918c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009198:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	225a      	movs	r2, #90	; 0x5a
 800919e:	2100      	movs	r1, #0
 80091a0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	2252      	movs	r2, #82	; 0x52
 80091a6:	2100      	movs	r1, #0
 80091a8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	0018      	movs	r0, r3
 80091ae:	f7ff fa67 	bl	8008680 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091b2:	46c0      	nop			; (mov r8, r8)
 80091b4:	46bd      	mov	sp, r7
 80091b6:	b004      	add	sp, #16
 80091b8:	bd80      	pop	{r7, pc}

080091ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80091ba:	b580      	push	{r7, lr}
 80091bc:	b086      	sub	sp, #24
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091c2:	f3ef 8310 	mrs	r3, PRIMASK
 80091c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80091c8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091ca:	617b      	str	r3, [r7, #20]
 80091cc:	2301      	movs	r3, #1
 80091ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	f383 8810 	msr	PRIMASK, r3
}
 80091d6:	46c0      	nop			; (mov r8, r8)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	2140      	movs	r1, #64	; 0x40
 80091e4:	438a      	bics	r2, r1
 80091e6:	601a      	str	r2, [r3, #0]
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	f383 8810 	msr	PRIMASK, r3
}
 80091f2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	0018      	movs	r0, r3
 8009204:	f7ff fa34 	bl	8008670 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009208:	46c0      	nop			; (mov r8, r8)
 800920a:	46bd      	mov	sp, r7
 800920c:	b006      	add	sp, #24
 800920e:	bd80      	pop	{r7, pc}

08009210 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b090      	sub	sp, #64	; 0x40
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009218:	203e      	movs	r0, #62	; 0x3e
 800921a:	183b      	adds	r3, r7, r0
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	215c      	movs	r1, #92	; 0x5c
 8009220:	5a52      	ldrh	r2, [r2, r1]
 8009222:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009228:	2b22      	cmp	r3, #34	; 0x22
 800922a:	d000      	beq.n	800922e <UART_RxISR_8BIT+0x1e>
 800922c:	e095      	b.n	800935a <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009234:	213c      	movs	r1, #60	; 0x3c
 8009236:	187b      	adds	r3, r7, r1
 8009238:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800923a:	187b      	adds	r3, r7, r1
 800923c:	881b      	ldrh	r3, [r3, #0]
 800923e:	b2da      	uxtb	r2, r3
 8009240:	183b      	adds	r3, r7, r0
 8009242:	881b      	ldrh	r3, [r3, #0]
 8009244:	b2d9      	uxtb	r1, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800924a:	400a      	ands	r2, r1
 800924c:	b2d2      	uxtb	r2, r2
 800924e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009254:	1c5a      	adds	r2, r3, #1
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	225a      	movs	r2, #90	; 0x5a
 800925e:	5a9b      	ldrh	r3, [r3, r2]
 8009260:	b29b      	uxth	r3, r3
 8009262:	3b01      	subs	r3, #1
 8009264:	b299      	uxth	r1, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	225a      	movs	r2, #90	; 0x5a
 800926a:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	225a      	movs	r2, #90	; 0x5a
 8009270:	5a9b      	ldrh	r3, [r3, r2]
 8009272:	b29b      	uxth	r3, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	d178      	bne.n	800936a <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009278:	f3ef 8310 	mrs	r3, PRIMASK
 800927c:	61bb      	str	r3, [r7, #24]
  return(result);
 800927e:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009280:	63bb      	str	r3, [r7, #56]	; 0x38
 8009282:	2301      	movs	r3, #1
 8009284:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009286:	69fb      	ldr	r3, [r7, #28]
 8009288:	f383 8810 	msr	PRIMASK, r3
}
 800928c:	46c0      	nop			; (mov r8, r8)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	4936      	ldr	r1, [pc, #216]	; (8009374 <UART_RxISR_8BIT+0x164>)
 800929a:	400a      	ands	r2, r1
 800929c:	601a      	str	r2, [r3, #0]
 800929e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a2:	6a3b      	ldr	r3, [r7, #32]
 80092a4:	f383 8810 	msr	PRIMASK, r3
}
 80092a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092aa:	f3ef 8310 	mrs	r3, PRIMASK
 80092ae:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80092b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b2:	637b      	str	r3, [r7, #52]	; 0x34
 80092b4:	2301      	movs	r3, #1
 80092b6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ba:	f383 8810 	msr	PRIMASK, r3
}
 80092be:	46c0      	nop			; (mov r8, r8)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2101      	movs	r1, #1
 80092cc:	438a      	bics	r2, r1
 80092ce:	609a      	str	r2, [r3, #8]
 80092d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d6:	f383 8810 	msr	PRIMASK, r3
}
 80092da:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2220      	movs	r2, #32
 80092e0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d12f      	bne.n	8009350 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092f6:	f3ef 8310 	mrs	r3, PRIMASK
 80092fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80092fc:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092fe:	633b      	str	r3, [r7, #48]	; 0x30
 8009300:	2301      	movs	r3, #1
 8009302:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	f383 8810 	msr	PRIMASK, r3
}
 800930a:	46c0      	nop			; (mov r8, r8)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2110      	movs	r1, #16
 8009318:	438a      	bics	r2, r1
 800931a:	601a      	str	r2, [r3, #0]
 800931c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	f383 8810 	msr	PRIMASK, r3
}
 8009326:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	69db      	ldr	r3, [r3, #28]
 800932e:	2210      	movs	r2, #16
 8009330:	4013      	ands	r3, r2
 8009332:	2b10      	cmp	r3, #16
 8009334:	d103      	bne.n	800933e <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2210      	movs	r2, #16
 800933c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2258      	movs	r2, #88	; 0x58
 8009342:	5a9a      	ldrh	r2, [r3, r2]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	0011      	movs	r1, r2
 8009348:	0018      	movs	r0, r3
 800934a:	f7ff f9a1 	bl	8008690 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800934e:	e00c      	b.n	800936a <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	0018      	movs	r0, r3
 8009354:	f7fb f9ba 	bl	80046cc <HAL_UART_RxCpltCallback>
}
 8009358:	e007      	b.n	800936a <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	699a      	ldr	r2, [r3, #24]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2108      	movs	r1, #8
 8009366:	430a      	orrs	r2, r1
 8009368:	619a      	str	r2, [r3, #24]
}
 800936a:	46c0      	nop			; (mov r8, r8)
 800936c:	46bd      	mov	sp, r7
 800936e:	b010      	add	sp, #64	; 0x40
 8009370:	bd80      	pop	{r7, pc}
 8009372:	46c0      	nop			; (mov r8, r8)
 8009374:	fffffedf 	.word	0xfffffedf

08009378 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b090      	sub	sp, #64	; 0x40
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009380:	203e      	movs	r0, #62	; 0x3e
 8009382:	183b      	adds	r3, r7, r0
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	215c      	movs	r1, #92	; 0x5c
 8009388:	5a52      	ldrh	r2, [r2, r1]
 800938a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009390:	2b22      	cmp	r3, #34	; 0x22
 8009392:	d000      	beq.n	8009396 <UART_RxISR_16BIT+0x1e>
 8009394:	e095      	b.n	80094c2 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800939c:	213c      	movs	r1, #60	; 0x3c
 800939e:	187b      	adds	r3, r7, r1
 80093a0:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093a6:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 80093a8:	187b      	adds	r3, r7, r1
 80093aa:	183a      	adds	r2, r7, r0
 80093ac:	881b      	ldrh	r3, [r3, #0]
 80093ae:	8812      	ldrh	r2, [r2, #0]
 80093b0:	4013      	ands	r3, r2
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093bc:	1c9a      	adds	r2, r3, #2
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	225a      	movs	r2, #90	; 0x5a
 80093c6:	5a9b      	ldrh	r3, [r3, r2]
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	3b01      	subs	r3, #1
 80093cc:	b299      	uxth	r1, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	225a      	movs	r2, #90	; 0x5a
 80093d2:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	225a      	movs	r2, #90	; 0x5a
 80093d8:	5a9b      	ldrh	r3, [r3, r2]
 80093da:	b29b      	uxth	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d178      	bne.n	80094d2 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093e0:	f3ef 8310 	mrs	r3, PRIMASK
 80093e4:	617b      	str	r3, [r7, #20]
  return(result);
 80093e6:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093e8:	637b      	str	r3, [r7, #52]	; 0x34
 80093ea:	2301      	movs	r3, #1
 80093ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	f383 8810 	msr	PRIMASK, r3
}
 80093f4:	46c0      	nop			; (mov r8, r8)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	681a      	ldr	r2, [r3, #0]
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	4936      	ldr	r1, [pc, #216]	; (80094dc <UART_RxISR_16BIT+0x164>)
 8009402:	400a      	ands	r2, r1
 8009404:	601a      	str	r2, [r3, #0]
 8009406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009408:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	f383 8810 	msr	PRIMASK, r3
}
 8009410:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009412:	f3ef 8310 	mrs	r3, PRIMASK
 8009416:	623b      	str	r3, [r7, #32]
  return(result);
 8009418:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800941a:	633b      	str	r3, [r7, #48]	; 0x30
 800941c:	2301      	movs	r3, #1
 800941e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009422:	f383 8810 	msr	PRIMASK, r3
}
 8009426:	46c0      	nop			; (mov r8, r8)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	689a      	ldr	r2, [r3, #8]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2101      	movs	r1, #1
 8009434:	438a      	bics	r2, r1
 8009436:	609a      	str	r2, [r3, #8]
 8009438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800943c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943e:	f383 8810 	msr	PRIMASK, r3
}
 8009442:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2220      	movs	r2, #32
 8009448:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2200      	movs	r2, #0
 800944e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009454:	2b01      	cmp	r3, #1
 8009456:	d12f      	bne.n	80094b8 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800945e:	f3ef 8310 	mrs	r3, PRIMASK
 8009462:	60bb      	str	r3, [r7, #8]
  return(result);
 8009464:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009466:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009468:	2301      	movs	r3, #1
 800946a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	f383 8810 	msr	PRIMASK, r3
}
 8009472:	46c0      	nop			; (mov r8, r8)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2110      	movs	r1, #16
 8009480:	438a      	bics	r2, r1
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009486:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	f383 8810 	msr	PRIMASK, r3
}
 800948e:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69db      	ldr	r3, [r3, #28]
 8009496:	2210      	movs	r2, #16
 8009498:	4013      	ands	r3, r2
 800949a:	2b10      	cmp	r3, #16
 800949c:	d103      	bne.n	80094a6 <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	2210      	movs	r2, #16
 80094a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	2258      	movs	r2, #88	; 0x58
 80094aa:	5a9a      	ldrh	r2, [r3, r2]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	0011      	movs	r1, r2
 80094b0:	0018      	movs	r0, r3
 80094b2:	f7ff f8ed 	bl	8008690 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80094b6:	e00c      	b.n	80094d2 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	0018      	movs	r0, r3
 80094bc:	f7fb f906 	bl	80046cc <HAL_UART_RxCpltCallback>
}
 80094c0:	e007      	b.n	80094d2 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	699a      	ldr	r2, [r3, #24]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2108      	movs	r1, #8
 80094ce:	430a      	orrs	r2, r1
 80094d0:	619a      	str	r2, [r3, #24]
}
 80094d2:	46c0      	nop			; (mov r8, r8)
 80094d4:	46bd      	mov	sp, r7
 80094d6:	b010      	add	sp, #64	; 0x40
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	46c0      	nop			; (mov r8, r8)
 80094dc:	fffffedf 	.word	0xfffffedf

080094e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b082      	sub	sp, #8
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094e8:	46c0      	nop			; (mov r8, r8)
 80094ea:	46bd      	mov	sp, r7
 80094ec:	b002      	add	sp, #8
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <__errno>:
 80094f0:	4b01      	ldr	r3, [pc, #4]	; (80094f8 <__errno+0x8>)
 80094f2:	6818      	ldr	r0, [r3, #0]
 80094f4:	4770      	bx	lr
 80094f6:	46c0      	nop			; (mov r8, r8)
 80094f8:	20000014 	.word	0x20000014

080094fc <__libc_init_array>:
 80094fc:	b570      	push	{r4, r5, r6, lr}
 80094fe:	2600      	movs	r6, #0
 8009500:	4d0c      	ldr	r5, [pc, #48]	; (8009534 <__libc_init_array+0x38>)
 8009502:	4c0d      	ldr	r4, [pc, #52]	; (8009538 <__libc_init_array+0x3c>)
 8009504:	1b64      	subs	r4, r4, r5
 8009506:	10a4      	asrs	r4, r4, #2
 8009508:	42a6      	cmp	r6, r4
 800950a:	d109      	bne.n	8009520 <__libc_init_array+0x24>
 800950c:	2600      	movs	r6, #0
 800950e:	f002 ffbd 	bl	800c48c <_init>
 8009512:	4d0a      	ldr	r5, [pc, #40]	; (800953c <__libc_init_array+0x40>)
 8009514:	4c0a      	ldr	r4, [pc, #40]	; (8009540 <__libc_init_array+0x44>)
 8009516:	1b64      	subs	r4, r4, r5
 8009518:	10a4      	asrs	r4, r4, #2
 800951a:	42a6      	cmp	r6, r4
 800951c:	d105      	bne.n	800952a <__libc_init_array+0x2e>
 800951e:	bd70      	pop	{r4, r5, r6, pc}
 8009520:	00b3      	lsls	r3, r6, #2
 8009522:	58eb      	ldr	r3, [r5, r3]
 8009524:	4798      	blx	r3
 8009526:	3601      	adds	r6, #1
 8009528:	e7ee      	b.n	8009508 <__libc_init_array+0xc>
 800952a:	00b3      	lsls	r3, r6, #2
 800952c:	58eb      	ldr	r3, [r5, r3]
 800952e:	4798      	blx	r3
 8009530:	3601      	adds	r6, #1
 8009532:	e7f2      	b.n	800951a <__libc_init_array+0x1e>
 8009534:	0800cad4 	.word	0x0800cad4
 8009538:	0800cad4 	.word	0x0800cad4
 800953c:	0800cad4 	.word	0x0800cad4
 8009540:	0800cad8 	.word	0x0800cad8

08009544 <memcpy>:
 8009544:	2300      	movs	r3, #0
 8009546:	b510      	push	{r4, lr}
 8009548:	429a      	cmp	r2, r3
 800954a:	d100      	bne.n	800954e <memcpy+0xa>
 800954c:	bd10      	pop	{r4, pc}
 800954e:	5ccc      	ldrb	r4, [r1, r3]
 8009550:	54c4      	strb	r4, [r0, r3]
 8009552:	3301      	adds	r3, #1
 8009554:	e7f8      	b.n	8009548 <memcpy+0x4>

08009556 <memset>:
 8009556:	0003      	movs	r3, r0
 8009558:	1882      	adds	r2, r0, r2
 800955a:	4293      	cmp	r3, r2
 800955c:	d100      	bne.n	8009560 <memset+0xa>
 800955e:	4770      	bx	lr
 8009560:	7019      	strb	r1, [r3, #0]
 8009562:	3301      	adds	r3, #1
 8009564:	e7f9      	b.n	800955a <memset+0x4>

08009566 <__cvt>:
 8009566:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009568:	001e      	movs	r6, r3
 800956a:	2300      	movs	r3, #0
 800956c:	0014      	movs	r4, r2
 800956e:	b08b      	sub	sp, #44	; 0x2c
 8009570:	429e      	cmp	r6, r3
 8009572:	da04      	bge.n	800957e <__cvt+0x18>
 8009574:	2180      	movs	r1, #128	; 0x80
 8009576:	0609      	lsls	r1, r1, #24
 8009578:	1873      	adds	r3, r6, r1
 800957a:	001e      	movs	r6, r3
 800957c:	232d      	movs	r3, #45	; 0x2d
 800957e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009580:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009582:	7013      	strb	r3, [r2, #0]
 8009584:	2320      	movs	r3, #32
 8009586:	2203      	movs	r2, #3
 8009588:	439f      	bics	r7, r3
 800958a:	2f46      	cmp	r7, #70	; 0x46
 800958c:	d007      	beq.n	800959e <__cvt+0x38>
 800958e:	003b      	movs	r3, r7
 8009590:	3b45      	subs	r3, #69	; 0x45
 8009592:	4259      	negs	r1, r3
 8009594:	414b      	adcs	r3, r1
 8009596:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009598:	3a01      	subs	r2, #1
 800959a:	18cb      	adds	r3, r1, r3
 800959c:	9310      	str	r3, [sp, #64]	; 0x40
 800959e:	ab09      	add	r3, sp, #36	; 0x24
 80095a0:	9304      	str	r3, [sp, #16]
 80095a2:	ab08      	add	r3, sp, #32
 80095a4:	9303      	str	r3, [sp, #12]
 80095a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095a8:	9200      	str	r2, [sp, #0]
 80095aa:	9302      	str	r3, [sp, #8]
 80095ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095ae:	0022      	movs	r2, r4
 80095b0:	9301      	str	r3, [sp, #4]
 80095b2:	0033      	movs	r3, r6
 80095b4:	f000 fcf2 	bl	8009f9c <_dtoa_r>
 80095b8:	0005      	movs	r5, r0
 80095ba:	2f47      	cmp	r7, #71	; 0x47
 80095bc:	d102      	bne.n	80095c4 <__cvt+0x5e>
 80095be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095c0:	07db      	lsls	r3, r3, #31
 80095c2:	d528      	bpl.n	8009616 <__cvt+0xb0>
 80095c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095c6:	18eb      	adds	r3, r5, r3
 80095c8:	9307      	str	r3, [sp, #28]
 80095ca:	2f46      	cmp	r7, #70	; 0x46
 80095cc:	d114      	bne.n	80095f8 <__cvt+0x92>
 80095ce:	782b      	ldrb	r3, [r5, #0]
 80095d0:	2b30      	cmp	r3, #48	; 0x30
 80095d2:	d10c      	bne.n	80095ee <__cvt+0x88>
 80095d4:	2200      	movs	r2, #0
 80095d6:	2300      	movs	r3, #0
 80095d8:	0020      	movs	r0, r4
 80095da:	0031      	movs	r1, r6
 80095dc:	f7f6 ff36 	bl	800044c <__aeabi_dcmpeq>
 80095e0:	2800      	cmp	r0, #0
 80095e2:	d104      	bne.n	80095ee <__cvt+0x88>
 80095e4:	2301      	movs	r3, #1
 80095e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80095e8:	1a9b      	subs	r3, r3, r2
 80095ea:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80095ec:	6013      	str	r3, [r2, #0]
 80095ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80095f0:	9a07      	ldr	r2, [sp, #28]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	18d3      	adds	r3, r2, r3
 80095f6:	9307      	str	r3, [sp, #28]
 80095f8:	2200      	movs	r2, #0
 80095fa:	2300      	movs	r3, #0
 80095fc:	0020      	movs	r0, r4
 80095fe:	0031      	movs	r1, r6
 8009600:	f7f6 ff24 	bl	800044c <__aeabi_dcmpeq>
 8009604:	2800      	cmp	r0, #0
 8009606:	d001      	beq.n	800960c <__cvt+0xa6>
 8009608:	9b07      	ldr	r3, [sp, #28]
 800960a:	9309      	str	r3, [sp, #36]	; 0x24
 800960c:	2230      	movs	r2, #48	; 0x30
 800960e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009610:	9907      	ldr	r1, [sp, #28]
 8009612:	428b      	cmp	r3, r1
 8009614:	d306      	bcc.n	8009624 <__cvt+0xbe>
 8009616:	0028      	movs	r0, r5
 8009618:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800961a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800961c:	1b5b      	subs	r3, r3, r5
 800961e:	6013      	str	r3, [r2, #0]
 8009620:	b00b      	add	sp, #44	; 0x2c
 8009622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009624:	1c59      	adds	r1, r3, #1
 8009626:	9109      	str	r1, [sp, #36]	; 0x24
 8009628:	701a      	strb	r2, [r3, #0]
 800962a:	e7f0      	b.n	800960e <__cvt+0xa8>

0800962c <__exponent>:
 800962c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800962e:	1c83      	adds	r3, r0, #2
 8009630:	b087      	sub	sp, #28
 8009632:	9303      	str	r3, [sp, #12]
 8009634:	0005      	movs	r5, r0
 8009636:	000c      	movs	r4, r1
 8009638:	232b      	movs	r3, #43	; 0x2b
 800963a:	7002      	strb	r2, [r0, #0]
 800963c:	2900      	cmp	r1, #0
 800963e:	da01      	bge.n	8009644 <__exponent+0x18>
 8009640:	424c      	negs	r4, r1
 8009642:	3302      	adds	r3, #2
 8009644:	706b      	strb	r3, [r5, #1]
 8009646:	2c09      	cmp	r4, #9
 8009648:	dd31      	ble.n	80096ae <__exponent+0x82>
 800964a:	270a      	movs	r7, #10
 800964c:	ab04      	add	r3, sp, #16
 800964e:	1dde      	adds	r6, r3, #7
 8009650:	0020      	movs	r0, r4
 8009652:	0039      	movs	r1, r7
 8009654:	9601      	str	r6, [sp, #4]
 8009656:	f7f6 fee3 	bl	8000420 <__aeabi_idivmod>
 800965a:	3e01      	subs	r6, #1
 800965c:	3130      	adds	r1, #48	; 0x30
 800965e:	0020      	movs	r0, r4
 8009660:	7031      	strb	r1, [r6, #0]
 8009662:	0039      	movs	r1, r7
 8009664:	9402      	str	r4, [sp, #8]
 8009666:	f7f6 fdf5 	bl	8000254 <__divsi3>
 800966a:	9b02      	ldr	r3, [sp, #8]
 800966c:	0004      	movs	r4, r0
 800966e:	2b63      	cmp	r3, #99	; 0x63
 8009670:	dcee      	bgt.n	8009650 <__exponent+0x24>
 8009672:	9b01      	ldr	r3, [sp, #4]
 8009674:	3430      	adds	r4, #48	; 0x30
 8009676:	1e9a      	subs	r2, r3, #2
 8009678:	0013      	movs	r3, r2
 800967a:	9903      	ldr	r1, [sp, #12]
 800967c:	7014      	strb	r4, [r2, #0]
 800967e:	a804      	add	r0, sp, #16
 8009680:	3007      	adds	r0, #7
 8009682:	4298      	cmp	r0, r3
 8009684:	d80e      	bhi.n	80096a4 <__exponent+0x78>
 8009686:	ab04      	add	r3, sp, #16
 8009688:	3307      	adds	r3, #7
 800968a:	2000      	movs	r0, #0
 800968c:	429a      	cmp	r2, r3
 800968e:	d804      	bhi.n	800969a <__exponent+0x6e>
 8009690:	ab04      	add	r3, sp, #16
 8009692:	3009      	adds	r0, #9
 8009694:	18c0      	adds	r0, r0, r3
 8009696:	9b01      	ldr	r3, [sp, #4]
 8009698:	1ac0      	subs	r0, r0, r3
 800969a:	9b03      	ldr	r3, [sp, #12]
 800969c:	1818      	adds	r0, r3, r0
 800969e:	1b40      	subs	r0, r0, r5
 80096a0:	b007      	add	sp, #28
 80096a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096a4:	7818      	ldrb	r0, [r3, #0]
 80096a6:	3301      	adds	r3, #1
 80096a8:	7008      	strb	r0, [r1, #0]
 80096aa:	3101      	adds	r1, #1
 80096ac:	e7e7      	b.n	800967e <__exponent+0x52>
 80096ae:	2330      	movs	r3, #48	; 0x30
 80096b0:	18e4      	adds	r4, r4, r3
 80096b2:	70ab      	strb	r3, [r5, #2]
 80096b4:	1d28      	adds	r0, r5, #4
 80096b6:	70ec      	strb	r4, [r5, #3]
 80096b8:	e7f1      	b.n	800969e <__exponent+0x72>
	...

080096bc <_printf_float>:
 80096bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096be:	b095      	sub	sp, #84	; 0x54
 80096c0:	000c      	movs	r4, r1
 80096c2:	9209      	str	r2, [sp, #36]	; 0x24
 80096c4:	001e      	movs	r6, r3
 80096c6:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80096c8:	0007      	movs	r7, r0
 80096ca:	f001 fa81 	bl	800abd0 <_localeconv_r>
 80096ce:	6803      	ldr	r3, [r0, #0]
 80096d0:	0018      	movs	r0, r3
 80096d2:	930c      	str	r3, [sp, #48]	; 0x30
 80096d4:	f7f6 fd18 	bl	8000108 <strlen>
 80096d8:	2300      	movs	r3, #0
 80096da:	9312      	str	r3, [sp, #72]	; 0x48
 80096dc:	7e23      	ldrb	r3, [r4, #24]
 80096de:	2207      	movs	r2, #7
 80096e0:	930a      	str	r3, [sp, #40]	; 0x28
 80096e2:	6823      	ldr	r3, [r4, #0]
 80096e4:	900e      	str	r0, [sp, #56]	; 0x38
 80096e6:	930d      	str	r3, [sp, #52]	; 0x34
 80096e8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80096ea:	682b      	ldr	r3, [r5, #0]
 80096ec:	05c9      	lsls	r1, r1, #23
 80096ee:	d547      	bpl.n	8009780 <_printf_float+0xc4>
 80096f0:	189b      	adds	r3, r3, r2
 80096f2:	4393      	bics	r3, r2
 80096f4:	001a      	movs	r2, r3
 80096f6:	3208      	adds	r2, #8
 80096f8:	602a      	str	r2, [r5, #0]
 80096fa:	681a      	ldr	r2, [r3, #0]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	64a2      	str	r2, [r4, #72]	; 0x48
 8009700:	64e3      	str	r3, [r4, #76]	; 0x4c
 8009702:	2201      	movs	r2, #1
 8009704:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8009706:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8009708:	930b      	str	r3, [sp, #44]	; 0x2c
 800970a:	006b      	lsls	r3, r5, #1
 800970c:	085b      	lsrs	r3, r3, #1
 800970e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009710:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009712:	4ba7      	ldr	r3, [pc, #668]	; (80099b0 <_printf_float+0x2f4>)
 8009714:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009716:	4252      	negs	r2, r2
 8009718:	f7f9 fc76 	bl	8003008 <__aeabi_dcmpun>
 800971c:	2800      	cmp	r0, #0
 800971e:	d131      	bne.n	8009784 <_printf_float+0xc8>
 8009720:	2201      	movs	r2, #1
 8009722:	4ba3      	ldr	r3, [pc, #652]	; (80099b0 <_printf_float+0x2f4>)
 8009724:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009726:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009728:	4252      	negs	r2, r2
 800972a:	f7f6 fe9f 	bl	800046c <__aeabi_dcmple>
 800972e:	2800      	cmp	r0, #0
 8009730:	d128      	bne.n	8009784 <_printf_float+0xc8>
 8009732:	2200      	movs	r2, #0
 8009734:	2300      	movs	r3, #0
 8009736:	0029      	movs	r1, r5
 8009738:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800973a:	f7f6 fe8d 	bl	8000458 <__aeabi_dcmplt>
 800973e:	2800      	cmp	r0, #0
 8009740:	d003      	beq.n	800974a <_printf_float+0x8e>
 8009742:	0023      	movs	r3, r4
 8009744:	222d      	movs	r2, #45	; 0x2d
 8009746:	3343      	adds	r3, #67	; 0x43
 8009748:	701a      	strb	r2, [r3, #0]
 800974a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800974c:	4d99      	ldr	r5, [pc, #612]	; (80099b4 <_printf_float+0x2f8>)
 800974e:	2b47      	cmp	r3, #71	; 0x47
 8009750:	d900      	bls.n	8009754 <_printf_float+0x98>
 8009752:	4d99      	ldr	r5, [pc, #612]	; (80099b8 <_printf_float+0x2fc>)
 8009754:	2303      	movs	r3, #3
 8009756:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009758:	6123      	str	r3, [r4, #16]
 800975a:	3301      	adds	r3, #1
 800975c:	439a      	bics	r2, r3
 800975e:	2300      	movs	r3, #0
 8009760:	6022      	str	r2, [r4, #0]
 8009762:	930b      	str	r3, [sp, #44]	; 0x2c
 8009764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009766:	0021      	movs	r1, r4
 8009768:	0038      	movs	r0, r7
 800976a:	9600      	str	r6, [sp, #0]
 800976c:	aa13      	add	r2, sp, #76	; 0x4c
 800976e:	f000 f9e7 	bl	8009b40 <_printf_common>
 8009772:	1c43      	adds	r3, r0, #1
 8009774:	d000      	beq.n	8009778 <_printf_float+0xbc>
 8009776:	e0a2      	b.n	80098be <_printf_float+0x202>
 8009778:	2001      	movs	r0, #1
 800977a:	4240      	negs	r0, r0
 800977c:	b015      	add	sp, #84	; 0x54
 800977e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009780:	3307      	adds	r3, #7
 8009782:	e7b6      	b.n	80096f2 <_printf_float+0x36>
 8009784:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009786:	002b      	movs	r3, r5
 8009788:	0010      	movs	r0, r2
 800978a:	0029      	movs	r1, r5
 800978c:	f7f9 fc3c 	bl	8003008 <__aeabi_dcmpun>
 8009790:	2800      	cmp	r0, #0
 8009792:	d00b      	beq.n	80097ac <_printf_float+0xf0>
 8009794:	2d00      	cmp	r5, #0
 8009796:	da03      	bge.n	80097a0 <_printf_float+0xe4>
 8009798:	0023      	movs	r3, r4
 800979a:	222d      	movs	r2, #45	; 0x2d
 800979c:	3343      	adds	r3, #67	; 0x43
 800979e:	701a      	strb	r2, [r3, #0]
 80097a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097a2:	4d86      	ldr	r5, [pc, #536]	; (80099bc <_printf_float+0x300>)
 80097a4:	2b47      	cmp	r3, #71	; 0x47
 80097a6:	d9d5      	bls.n	8009754 <_printf_float+0x98>
 80097a8:	4d85      	ldr	r5, [pc, #532]	; (80099c0 <_printf_float+0x304>)
 80097aa:	e7d3      	b.n	8009754 <_printf_float+0x98>
 80097ac:	2220      	movs	r2, #32
 80097ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80097b0:	6863      	ldr	r3, [r4, #4]
 80097b2:	4391      	bics	r1, r2
 80097b4:	910f      	str	r1, [sp, #60]	; 0x3c
 80097b6:	1c5a      	adds	r2, r3, #1
 80097b8:	d149      	bne.n	800984e <_printf_float+0x192>
 80097ba:	3307      	adds	r3, #7
 80097bc:	6063      	str	r3, [r4, #4]
 80097be:	2380      	movs	r3, #128	; 0x80
 80097c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80097c2:	00db      	lsls	r3, r3, #3
 80097c4:	4313      	orrs	r3, r2
 80097c6:	2200      	movs	r2, #0
 80097c8:	9206      	str	r2, [sp, #24]
 80097ca:	aa12      	add	r2, sp, #72	; 0x48
 80097cc:	9205      	str	r2, [sp, #20]
 80097ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80097d0:	a908      	add	r1, sp, #32
 80097d2:	9204      	str	r2, [sp, #16]
 80097d4:	aa11      	add	r2, sp, #68	; 0x44
 80097d6:	9203      	str	r2, [sp, #12]
 80097d8:	2223      	movs	r2, #35	; 0x23
 80097da:	6023      	str	r3, [r4, #0]
 80097dc:	9301      	str	r3, [sp, #4]
 80097de:	6863      	ldr	r3, [r4, #4]
 80097e0:	1852      	adds	r2, r2, r1
 80097e2:	9202      	str	r2, [sp, #8]
 80097e4:	9300      	str	r3, [sp, #0]
 80097e6:	0038      	movs	r0, r7
 80097e8:	002b      	movs	r3, r5
 80097ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097ec:	f7ff febb 	bl	8009566 <__cvt>
 80097f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097f2:	0005      	movs	r5, r0
 80097f4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80097f6:	2b47      	cmp	r3, #71	; 0x47
 80097f8:	d108      	bne.n	800980c <_printf_float+0x150>
 80097fa:	1ccb      	adds	r3, r1, #3
 80097fc:	db02      	blt.n	8009804 <_printf_float+0x148>
 80097fe:	6863      	ldr	r3, [r4, #4]
 8009800:	4299      	cmp	r1, r3
 8009802:	dd48      	ble.n	8009896 <_printf_float+0x1da>
 8009804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009806:	3b02      	subs	r3, #2
 8009808:	b2db      	uxtb	r3, r3
 800980a:	930a      	str	r3, [sp, #40]	; 0x28
 800980c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800980e:	2b65      	cmp	r3, #101	; 0x65
 8009810:	d824      	bhi.n	800985c <_printf_float+0x1a0>
 8009812:	0020      	movs	r0, r4
 8009814:	001a      	movs	r2, r3
 8009816:	3901      	subs	r1, #1
 8009818:	3050      	adds	r0, #80	; 0x50
 800981a:	9111      	str	r1, [sp, #68]	; 0x44
 800981c:	f7ff ff06 	bl	800962c <__exponent>
 8009820:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009822:	900b      	str	r0, [sp, #44]	; 0x2c
 8009824:	1813      	adds	r3, r2, r0
 8009826:	6123      	str	r3, [r4, #16]
 8009828:	2a01      	cmp	r2, #1
 800982a:	dc02      	bgt.n	8009832 <_printf_float+0x176>
 800982c:	6822      	ldr	r2, [r4, #0]
 800982e:	07d2      	lsls	r2, r2, #31
 8009830:	d501      	bpl.n	8009836 <_printf_float+0x17a>
 8009832:	3301      	adds	r3, #1
 8009834:	6123      	str	r3, [r4, #16]
 8009836:	2323      	movs	r3, #35	; 0x23
 8009838:	aa08      	add	r2, sp, #32
 800983a:	189b      	adds	r3, r3, r2
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	2b00      	cmp	r3, #0
 8009840:	d100      	bne.n	8009844 <_printf_float+0x188>
 8009842:	e78f      	b.n	8009764 <_printf_float+0xa8>
 8009844:	0023      	movs	r3, r4
 8009846:	222d      	movs	r2, #45	; 0x2d
 8009848:	3343      	adds	r3, #67	; 0x43
 800984a:	701a      	strb	r2, [r3, #0]
 800984c:	e78a      	b.n	8009764 <_printf_float+0xa8>
 800984e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009850:	2a47      	cmp	r2, #71	; 0x47
 8009852:	d1b4      	bne.n	80097be <_printf_float+0x102>
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1b2      	bne.n	80097be <_printf_float+0x102>
 8009858:	3301      	adds	r3, #1
 800985a:	e7af      	b.n	80097bc <_printf_float+0x100>
 800985c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800985e:	2b66      	cmp	r3, #102	; 0x66
 8009860:	d11b      	bne.n	800989a <_printf_float+0x1de>
 8009862:	6863      	ldr	r3, [r4, #4]
 8009864:	2900      	cmp	r1, #0
 8009866:	dd0d      	ble.n	8009884 <_printf_float+0x1c8>
 8009868:	6121      	str	r1, [r4, #16]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d102      	bne.n	8009874 <_printf_float+0x1b8>
 800986e:	6822      	ldr	r2, [r4, #0]
 8009870:	07d2      	lsls	r2, r2, #31
 8009872:	d502      	bpl.n	800987a <_printf_float+0x1be>
 8009874:	3301      	adds	r3, #1
 8009876:	1859      	adds	r1, r3, r1
 8009878:	6121      	str	r1, [r4, #16]
 800987a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800987c:	65a3      	str	r3, [r4, #88]	; 0x58
 800987e:	2300      	movs	r3, #0
 8009880:	930b      	str	r3, [sp, #44]	; 0x2c
 8009882:	e7d8      	b.n	8009836 <_printf_float+0x17a>
 8009884:	2b00      	cmp	r3, #0
 8009886:	d103      	bne.n	8009890 <_printf_float+0x1d4>
 8009888:	2201      	movs	r2, #1
 800988a:	6821      	ldr	r1, [r4, #0]
 800988c:	4211      	tst	r1, r2
 800988e:	d000      	beq.n	8009892 <_printf_float+0x1d6>
 8009890:	1c9a      	adds	r2, r3, #2
 8009892:	6122      	str	r2, [r4, #16]
 8009894:	e7f1      	b.n	800987a <_printf_float+0x1be>
 8009896:	2367      	movs	r3, #103	; 0x67
 8009898:	930a      	str	r3, [sp, #40]	; 0x28
 800989a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800989c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800989e:	4293      	cmp	r3, r2
 80098a0:	db06      	blt.n	80098b0 <_printf_float+0x1f4>
 80098a2:	6822      	ldr	r2, [r4, #0]
 80098a4:	6123      	str	r3, [r4, #16]
 80098a6:	07d2      	lsls	r2, r2, #31
 80098a8:	d5e7      	bpl.n	800987a <_printf_float+0x1be>
 80098aa:	3301      	adds	r3, #1
 80098ac:	6123      	str	r3, [r4, #16]
 80098ae:	e7e4      	b.n	800987a <_printf_float+0x1be>
 80098b0:	2101      	movs	r1, #1
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	dc01      	bgt.n	80098ba <_printf_float+0x1fe>
 80098b6:	1849      	adds	r1, r1, r1
 80098b8:	1ac9      	subs	r1, r1, r3
 80098ba:	1852      	adds	r2, r2, r1
 80098bc:	e7e9      	b.n	8009892 <_printf_float+0x1d6>
 80098be:	6822      	ldr	r2, [r4, #0]
 80098c0:	0553      	lsls	r3, r2, #21
 80098c2:	d407      	bmi.n	80098d4 <_printf_float+0x218>
 80098c4:	6923      	ldr	r3, [r4, #16]
 80098c6:	002a      	movs	r2, r5
 80098c8:	0038      	movs	r0, r7
 80098ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098cc:	47b0      	blx	r6
 80098ce:	1c43      	adds	r3, r0, #1
 80098d0:	d128      	bne.n	8009924 <_printf_float+0x268>
 80098d2:	e751      	b.n	8009778 <_printf_float+0xbc>
 80098d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098d6:	2b65      	cmp	r3, #101	; 0x65
 80098d8:	d800      	bhi.n	80098dc <_printf_float+0x220>
 80098da:	e0e1      	b.n	8009aa0 <_printf_float+0x3e4>
 80098dc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80098de:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80098e0:	2200      	movs	r2, #0
 80098e2:	2300      	movs	r3, #0
 80098e4:	f7f6 fdb2 	bl	800044c <__aeabi_dcmpeq>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	d031      	beq.n	8009950 <_printf_float+0x294>
 80098ec:	2301      	movs	r3, #1
 80098ee:	0038      	movs	r0, r7
 80098f0:	4a34      	ldr	r2, [pc, #208]	; (80099c4 <_printf_float+0x308>)
 80098f2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098f4:	47b0      	blx	r6
 80098f6:	1c43      	adds	r3, r0, #1
 80098f8:	d100      	bne.n	80098fc <_printf_float+0x240>
 80098fa:	e73d      	b.n	8009778 <_printf_float+0xbc>
 80098fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009900:	4293      	cmp	r3, r2
 8009902:	db02      	blt.n	800990a <_printf_float+0x24e>
 8009904:	6823      	ldr	r3, [r4, #0]
 8009906:	07db      	lsls	r3, r3, #31
 8009908:	d50c      	bpl.n	8009924 <_printf_float+0x268>
 800990a:	0038      	movs	r0, r7
 800990c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800990e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009910:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009912:	47b0      	blx	r6
 8009914:	2500      	movs	r5, #0
 8009916:	1c43      	adds	r3, r0, #1
 8009918:	d100      	bne.n	800991c <_printf_float+0x260>
 800991a:	e72d      	b.n	8009778 <_printf_float+0xbc>
 800991c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800991e:	3b01      	subs	r3, #1
 8009920:	42ab      	cmp	r3, r5
 8009922:	dc0a      	bgt.n	800993a <_printf_float+0x27e>
 8009924:	6823      	ldr	r3, [r4, #0]
 8009926:	079b      	lsls	r3, r3, #30
 8009928:	d500      	bpl.n	800992c <_printf_float+0x270>
 800992a:	e106      	b.n	8009b3a <_printf_float+0x47e>
 800992c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800992e:	68e0      	ldr	r0, [r4, #12]
 8009930:	4298      	cmp	r0, r3
 8009932:	db00      	blt.n	8009936 <_printf_float+0x27a>
 8009934:	e722      	b.n	800977c <_printf_float+0xc0>
 8009936:	0018      	movs	r0, r3
 8009938:	e720      	b.n	800977c <_printf_float+0xc0>
 800993a:	0022      	movs	r2, r4
 800993c:	2301      	movs	r3, #1
 800993e:	0038      	movs	r0, r7
 8009940:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009942:	321a      	adds	r2, #26
 8009944:	47b0      	blx	r6
 8009946:	1c43      	adds	r3, r0, #1
 8009948:	d100      	bne.n	800994c <_printf_float+0x290>
 800994a:	e715      	b.n	8009778 <_printf_float+0xbc>
 800994c:	3501      	adds	r5, #1
 800994e:	e7e5      	b.n	800991c <_printf_float+0x260>
 8009950:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009952:	2b00      	cmp	r3, #0
 8009954:	dc38      	bgt.n	80099c8 <_printf_float+0x30c>
 8009956:	2301      	movs	r3, #1
 8009958:	0038      	movs	r0, r7
 800995a:	4a1a      	ldr	r2, [pc, #104]	; (80099c4 <_printf_float+0x308>)
 800995c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800995e:	47b0      	blx	r6
 8009960:	1c43      	adds	r3, r0, #1
 8009962:	d100      	bne.n	8009966 <_printf_float+0x2aa>
 8009964:	e708      	b.n	8009778 <_printf_float+0xbc>
 8009966:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009968:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800996a:	4313      	orrs	r3, r2
 800996c:	d102      	bne.n	8009974 <_printf_float+0x2b8>
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	07db      	lsls	r3, r3, #31
 8009972:	d5d7      	bpl.n	8009924 <_printf_float+0x268>
 8009974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009976:	0038      	movs	r0, r7
 8009978:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800997a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800997c:	47b0      	blx	r6
 800997e:	1c43      	adds	r3, r0, #1
 8009980:	d100      	bne.n	8009984 <_printf_float+0x2c8>
 8009982:	e6f9      	b.n	8009778 <_printf_float+0xbc>
 8009984:	2300      	movs	r3, #0
 8009986:	930a      	str	r3, [sp, #40]	; 0x28
 8009988:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800998a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800998c:	425b      	negs	r3, r3
 800998e:	4293      	cmp	r3, r2
 8009990:	dc01      	bgt.n	8009996 <_printf_float+0x2da>
 8009992:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009994:	e797      	b.n	80098c6 <_printf_float+0x20a>
 8009996:	0022      	movs	r2, r4
 8009998:	2301      	movs	r3, #1
 800999a:	0038      	movs	r0, r7
 800999c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800999e:	321a      	adds	r2, #26
 80099a0:	47b0      	blx	r6
 80099a2:	1c43      	adds	r3, r0, #1
 80099a4:	d100      	bne.n	80099a8 <_printf_float+0x2ec>
 80099a6:	e6e7      	b.n	8009778 <_printf_float+0xbc>
 80099a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099aa:	3301      	adds	r3, #1
 80099ac:	e7eb      	b.n	8009986 <_printf_float+0x2ca>
 80099ae:	46c0      	nop			; (mov r8, r8)
 80099b0:	7fefffff 	.word	0x7fefffff
 80099b4:	0800c6f4 	.word	0x0800c6f4
 80099b8:	0800c6f8 	.word	0x0800c6f8
 80099bc:	0800c6fc 	.word	0x0800c6fc
 80099c0:	0800c700 	.word	0x0800c700
 80099c4:	0800c704 	.word	0x0800c704
 80099c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099cc:	920a      	str	r2, [sp, #40]	; 0x28
 80099ce:	429a      	cmp	r2, r3
 80099d0:	dd00      	ble.n	80099d4 <_printf_float+0x318>
 80099d2:	930a      	str	r3, [sp, #40]	; 0x28
 80099d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	dc3c      	bgt.n	8009a54 <_printf_float+0x398>
 80099da:	2300      	movs	r3, #0
 80099dc:	930d      	str	r3, [sp, #52]	; 0x34
 80099de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099e0:	43db      	mvns	r3, r3
 80099e2:	17db      	asrs	r3, r3, #31
 80099e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80099e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80099e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80099ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ee:	4013      	ands	r3, r2
 80099f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80099f2:	1ad3      	subs	r3, r2, r3
 80099f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099f6:	4293      	cmp	r3, r2
 80099f8:	dc34      	bgt.n	8009a64 <_printf_float+0x3a8>
 80099fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80099fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099fe:	4293      	cmp	r3, r2
 8009a00:	db3d      	blt.n	8009a7e <_printf_float+0x3c2>
 8009a02:	6823      	ldr	r3, [r4, #0]
 8009a04:	07db      	lsls	r3, r3, #31
 8009a06:	d43a      	bmi.n	8009a7e <_printf_float+0x3c2>
 8009a08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a0c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009a0e:	1ad3      	subs	r3, r2, r3
 8009a10:	1a52      	subs	r2, r2, r1
 8009a12:	920a      	str	r2, [sp, #40]	; 0x28
 8009a14:	429a      	cmp	r2, r3
 8009a16:	dd00      	ble.n	8009a1a <_printf_float+0x35e>
 8009a18:	930a      	str	r3, [sp, #40]	; 0x28
 8009a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	dc36      	bgt.n	8009a8e <_printf_float+0x3d2>
 8009a20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a22:	2500      	movs	r5, #0
 8009a24:	43db      	mvns	r3, r3
 8009a26:	17db      	asrs	r3, r3, #31
 8009a28:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009a2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a30:	1a9b      	subs	r3, r3, r2
 8009a32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a34:	400a      	ands	r2, r1
 8009a36:	1a9b      	subs	r3, r3, r2
 8009a38:	42ab      	cmp	r3, r5
 8009a3a:	dc00      	bgt.n	8009a3e <_printf_float+0x382>
 8009a3c:	e772      	b.n	8009924 <_printf_float+0x268>
 8009a3e:	0022      	movs	r2, r4
 8009a40:	2301      	movs	r3, #1
 8009a42:	0038      	movs	r0, r7
 8009a44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a46:	321a      	adds	r2, #26
 8009a48:	47b0      	blx	r6
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	d100      	bne.n	8009a50 <_printf_float+0x394>
 8009a4e:	e693      	b.n	8009778 <_printf_float+0xbc>
 8009a50:	3501      	adds	r5, #1
 8009a52:	e7ea      	b.n	8009a2a <_printf_float+0x36e>
 8009a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a56:	002a      	movs	r2, r5
 8009a58:	0038      	movs	r0, r7
 8009a5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a5c:	47b0      	blx	r6
 8009a5e:	1c43      	adds	r3, r0, #1
 8009a60:	d1bb      	bne.n	80099da <_printf_float+0x31e>
 8009a62:	e689      	b.n	8009778 <_printf_float+0xbc>
 8009a64:	0022      	movs	r2, r4
 8009a66:	2301      	movs	r3, #1
 8009a68:	0038      	movs	r0, r7
 8009a6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a6c:	321a      	adds	r2, #26
 8009a6e:	47b0      	blx	r6
 8009a70:	1c43      	adds	r3, r0, #1
 8009a72:	d100      	bne.n	8009a76 <_printf_float+0x3ba>
 8009a74:	e680      	b.n	8009778 <_printf_float+0xbc>
 8009a76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a78:	3301      	adds	r3, #1
 8009a7a:	930d      	str	r3, [sp, #52]	; 0x34
 8009a7c:	e7b3      	b.n	80099e6 <_printf_float+0x32a>
 8009a7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a80:	0038      	movs	r0, r7
 8009a82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a86:	47b0      	blx	r6
 8009a88:	1c43      	adds	r3, r0, #1
 8009a8a:	d1bd      	bne.n	8009a08 <_printf_float+0x34c>
 8009a8c:	e674      	b.n	8009778 <_printf_float+0xbc>
 8009a8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a90:	0038      	movs	r0, r7
 8009a92:	18ea      	adds	r2, r5, r3
 8009a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a98:	47b0      	blx	r6
 8009a9a:	1c43      	adds	r3, r0, #1
 8009a9c:	d1c0      	bne.n	8009a20 <_printf_float+0x364>
 8009a9e:	e66b      	b.n	8009778 <_printf_float+0xbc>
 8009aa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	dc02      	bgt.n	8009aac <_printf_float+0x3f0>
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	421a      	tst	r2, r3
 8009aaa:	d034      	beq.n	8009b16 <_printf_float+0x45a>
 8009aac:	2301      	movs	r3, #1
 8009aae:	002a      	movs	r2, r5
 8009ab0:	0038      	movs	r0, r7
 8009ab2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ab4:	47b0      	blx	r6
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	d100      	bne.n	8009abc <_printf_float+0x400>
 8009aba:	e65d      	b.n	8009778 <_printf_float+0xbc>
 8009abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009abe:	0038      	movs	r0, r7
 8009ac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ac2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ac4:	47b0      	blx	r6
 8009ac6:	1c43      	adds	r3, r0, #1
 8009ac8:	d100      	bne.n	8009acc <_printf_float+0x410>
 8009aca:	e655      	b.n	8009778 <_printf_float+0xbc>
 8009acc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009ace:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	f7f6 fcba 	bl	800044c <__aeabi_dcmpeq>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d11a      	bne.n	8009b12 <_printf_float+0x456>
 8009adc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ade:	1c6a      	adds	r2, r5, #1
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	0038      	movs	r0, r7
 8009ae4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ae6:	47b0      	blx	r6
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d10e      	bne.n	8009b0a <_printf_float+0x44e>
 8009aec:	e644      	b.n	8009778 <_printf_float+0xbc>
 8009aee:	0022      	movs	r2, r4
 8009af0:	2301      	movs	r3, #1
 8009af2:	0038      	movs	r0, r7
 8009af4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009af6:	321a      	adds	r2, #26
 8009af8:	47b0      	blx	r6
 8009afa:	1c43      	adds	r3, r0, #1
 8009afc:	d100      	bne.n	8009b00 <_printf_float+0x444>
 8009afe:	e63b      	b.n	8009778 <_printf_float+0xbc>
 8009b00:	3501      	adds	r5, #1
 8009b02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b04:	3b01      	subs	r3, #1
 8009b06:	42ab      	cmp	r3, r5
 8009b08:	dcf1      	bgt.n	8009aee <_printf_float+0x432>
 8009b0a:	0022      	movs	r2, r4
 8009b0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b0e:	3250      	adds	r2, #80	; 0x50
 8009b10:	e6da      	b.n	80098c8 <_printf_float+0x20c>
 8009b12:	2500      	movs	r5, #0
 8009b14:	e7f5      	b.n	8009b02 <_printf_float+0x446>
 8009b16:	002a      	movs	r2, r5
 8009b18:	e7e3      	b.n	8009ae2 <_printf_float+0x426>
 8009b1a:	0022      	movs	r2, r4
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	0038      	movs	r0, r7
 8009b20:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b22:	3219      	adds	r2, #25
 8009b24:	47b0      	blx	r6
 8009b26:	1c43      	adds	r3, r0, #1
 8009b28:	d100      	bne.n	8009b2c <_printf_float+0x470>
 8009b2a:	e625      	b.n	8009778 <_printf_float+0xbc>
 8009b2c:	3501      	adds	r5, #1
 8009b2e:	68e3      	ldr	r3, [r4, #12]
 8009b30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b32:	1a9b      	subs	r3, r3, r2
 8009b34:	42ab      	cmp	r3, r5
 8009b36:	dcf0      	bgt.n	8009b1a <_printf_float+0x45e>
 8009b38:	e6f8      	b.n	800992c <_printf_float+0x270>
 8009b3a:	2500      	movs	r5, #0
 8009b3c:	e7f7      	b.n	8009b2e <_printf_float+0x472>
 8009b3e:	46c0      	nop			; (mov r8, r8)

08009b40 <_printf_common>:
 8009b40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b42:	0015      	movs	r5, r2
 8009b44:	9301      	str	r3, [sp, #4]
 8009b46:	688a      	ldr	r2, [r1, #8]
 8009b48:	690b      	ldr	r3, [r1, #16]
 8009b4a:	000c      	movs	r4, r1
 8009b4c:	9000      	str	r0, [sp, #0]
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	da00      	bge.n	8009b54 <_printf_common+0x14>
 8009b52:	0013      	movs	r3, r2
 8009b54:	0022      	movs	r2, r4
 8009b56:	602b      	str	r3, [r5, #0]
 8009b58:	3243      	adds	r2, #67	; 0x43
 8009b5a:	7812      	ldrb	r2, [r2, #0]
 8009b5c:	2a00      	cmp	r2, #0
 8009b5e:	d001      	beq.n	8009b64 <_printf_common+0x24>
 8009b60:	3301      	adds	r3, #1
 8009b62:	602b      	str	r3, [r5, #0]
 8009b64:	6823      	ldr	r3, [r4, #0]
 8009b66:	069b      	lsls	r3, r3, #26
 8009b68:	d502      	bpl.n	8009b70 <_printf_common+0x30>
 8009b6a:	682b      	ldr	r3, [r5, #0]
 8009b6c:	3302      	adds	r3, #2
 8009b6e:	602b      	str	r3, [r5, #0]
 8009b70:	6822      	ldr	r2, [r4, #0]
 8009b72:	2306      	movs	r3, #6
 8009b74:	0017      	movs	r7, r2
 8009b76:	401f      	ands	r7, r3
 8009b78:	421a      	tst	r2, r3
 8009b7a:	d027      	beq.n	8009bcc <_printf_common+0x8c>
 8009b7c:	0023      	movs	r3, r4
 8009b7e:	3343      	adds	r3, #67	; 0x43
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	1e5a      	subs	r2, r3, #1
 8009b84:	4193      	sbcs	r3, r2
 8009b86:	6822      	ldr	r2, [r4, #0]
 8009b88:	0692      	lsls	r2, r2, #26
 8009b8a:	d430      	bmi.n	8009bee <_printf_common+0xae>
 8009b8c:	0022      	movs	r2, r4
 8009b8e:	9901      	ldr	r1, [sp, #4]
 8009b90:	9800      	ldr	r0, [sp, #0]
 8009b92:	9e08      	ldr	r6, [sp, #32]
 8009b94:	3243      	adds	r2, #67	; 0x43
 8009b96:	47b0      	blx	r6
 8009b98:	1c43      	adds	r3, r0, #1
 8009b9a:	d025      	beq.n	8009be8 <_printf_common+0xa8>
 8009b9c:	2306      	movs	r3, #6
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	682a      	ldr	r2, [r5, #0]
 8009ba2:	68e1      	ldr	r1, [r4, #12]
 8009ba4:	2500      	movs	r5, #0
 8009ba6:	4003      	ands	r3, r0
 8009ba8:	2b04      	cmp	r3, #4
 8009baa:	d103      	bne.n	8009bb4 <_printf_common+0x74>
 8009bac:	1a8d      	subs	r5, r1, r2
 8009bae:	43eb      	mvns	r3, r5
 8009bb0:	17db      	asrs	r3, r3, #31
 8009bb2:	401d      	ands	r5, r3
 8009bb4:	68a3      	ldr	r3, [r4, #8]
 8009bb6:	6922      	ldr	r2, [r4, #16]
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	dd01      	ble.n	8009bc0 <_printf_common+0x80>
 8009bbc:	1a9b      	subs	r3, r3, r2
 8009bbe:	18ed      	adds	r5, r5, r3
 8009bc0:	2700      	movs	r7, #0
 8009bc2:	42bd      	cmp	r5, r7
 8009bc4:	d120      	bne.n	8009c08 <_printf_common+0xc8>
 8009bc6:	2000      	movs	r0, #0
 8009bc8:	e010      	b.n	8009bec <_printf_common+0xac>
 8009bca:	3701      	adds	r7, #1
 8009bcc:	68e3      	ldr	r3, [r4, #12]
 8009bce:	682a      	ldr	r2, [r5, #0]
 8009bd0:	1a9b      	subs	r3, r3, r2
 8009bd2:	42bb      	cmp	r3, r7
 8009bd4:	ddd2      	ble.n	8009b7c <_printf_common+0x3c>
 8009bd6:	0022      	movs	r2, r4
 8009bd8:	2301      	movs	r3, #1
 8009bda:	9901      	ldr	r1, [sp, #4]
 8009bdc:	9800      	ldr	r0, [sp, #0]
 8009bde:	9e08      	ldr	r6, [sp, #32]
 8009be0:	3219      	adds	r2, #25
 8009be2:	47b0      	blx	r6
 8009be4:	1c43      	adds	r3, r0, #1
 8009be6:	d1f0      	bne.n	8009bca <_printf_common+0x8a>
 8009be8:	2001      	movs	r0, #1
 8009bea:	4240      	negs	r0, r0
 8009bec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009bee:	2030      	movs	r0, #48	; 0x30
 8009bf0:	18e1      	adds	r1, r4, r3
 8009bf2:	3143      	adds	r1, #67	; 0x43
 8009bf4:	7008      	strb	r0, [r1, #0]
 8009bf6:	0021      	movs	r1, r4
 8009bf8:	1c5a      	adds	r2, r3, #1
 8009bfa:	3145      	adds	r1, #69	; 0x45
 8009bfc:	7809      	ldrb	r1, [r1, #0]
 8009bfe:	18a2      	adds	r2, r4, r2
 8009c00:	3243      	adds	r2, #67	; 0x43
 8009c02:	3302      	adds	r3, #2
 8009c04:	7011      	strb	r1, [r2, #0]
 8009c06:	e7c1      	b.n	8009b8c <_printf_common+0x4c>
 8009c08:	0022      	movs	r2, r4
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	9901      	ldr	r1, [sp, #4]
 8009c0e:	9800      	ldr	r0, [sp, #0]
 8009c10:	9e08      	ldr	r6, [sp, #32]
 8009c12:	321a      	adds	r2, #26
 8009c14:	47b0      	blx	r6
 8009c16:	1c43      	adds	r3, r0, #1
 8009c18:	d0e6      	beq.n	8009be8 <_printf_common+0xa8>
 8009c1a:	3701      	adds	r7, #1
 8009c1c:	e7d1      	b.n	8009bc2 <_printf_common+0x82>
	...

08009c20 <_printf_i>:
 8009c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c22:	b08b      	sub	sp, #44	; 0x2c
 8009c24:	9206      	str	r2, [sp, #24]
 8009c26:	000a      	movs	r2, r1
 8009c28:	3243      	adds	r2, #67	; 0x43
 8009c2a:	9307      	str	r3, [sp, #28]
 8009c2c:	9005      	str	r0, [sp, #20]
 8009c2e:	9204      	str	r2, [sp, #16]
 8009c30:	7e0a      	ldrb	r2, [r1, #24]
 8009c32:	000c      	movs	r4, r1
 8009c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c36:	2a78      	cmp	r2, #120	; 0x78
 8009c38:	d807      	bhi.n	8009c4a <_printf_i+0x2a>
 8009c3a:	2a62      	cmp	r2, #98	; 0x62
 8009c3c:	d809      	bhi.n	8009c52 <_printf_i+0x32>
 8009c3e:	2a00      	cmp	r2, #0
 8009c40:	d100      	bne.n	8009c44 <_printf_i+0x24>
 8009c42:	e0c1      	b.n	8009dc8 <_printf_i+0x1a8>
 8009c44:	2a58      	cmp	r2, #88	; 0x58
 8009c46:	d100      	bne.n	8009c4a <_printf_i+0x2a>
 8009c48:	e08c      	b.n	8009d64 <_printf_i+0x144>
 8009c4a:	0026      	movs	r6, r4
 8009c4c:	3642      	adds	r6, #66	; 0x42
 8009c4e:	7032      	strb	r2, [r6, #0]
 8009c50:	e022      	b.n	8009c98 <_printf_i+0x78>
 8009c52:	0010      	movs	r0, r2
 8009c54:	3863      	subs	r0, #99	; 0x63
 8009c56:	2815      	cmp	r0, #21
 8009c58:	d8f7      	bhi.n	8009c4a <_printf_i+0x2a>
 8009c5a:	f7f6 fa67 	bl	800012c <__gnu_thumb1_case_shi>
 8009c5e:	0016      	.short	0x0016
 8009c60:	fff6001f 	.word	0xfff6001f
 8009c64:	fff6fff6 	.word	0xfff6fff6
 8009c68:	001ffff6 	.word	0x001ffff6
 8009c6c:	fff6fff6 	.word	0xfff6fff6
 8009c70:	fff6fff6 	.word	0xfff6fff6
 8009c74:	003600a8 	.word	0x003600a8
 8009c78:	fff6009a 	.word	0xfff6009a
 8009c7c:	00b9fff6 	.word	0x00b9fff6
 8009c80:	0036fff6 	.word	0x0036fff6
 8009c84:	fff6fff6 	.word	0xfff6fff6
 8009c88:	009e      	.short	0x009e
 8009c8a:	0026      	movs	r6, r4
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	3642      	adds	r6, #66	; 0x42
 8009c90:	1d11      	adds	r1, r2, #4
 8009c92:	6019      	str	r1, [r3, #0]
 8009c94:	6813      	ldr	r3, [r2, #0]
 8009c96:	7033      	strb	r3, [r6, #0]
 8009c98:	2301      	movs	r3, #1
 8009c9a:	e0a7      	b.n	8009dec <_printf_i+0x1cc>
 8009c9c:	6808      	ldr	r0, [r1, #0]
 8009c9e:	6819      	ldr	r1, [r3, #0]
 8009ca0:	1d0a      	adds	r2, r1, #4
 8009ca2:	0605      	lsls	r5, r0, #24
 8009ca4:	d50b      	bpl.n	8009cbe <_printf_i+0x9e>
 8009ca6:	680d      	ldr	r5, [r1, #0]
 8009ca8:	601a      	str	r2, [r3, #0]
 8009caa:	2d00      	cmp	r5, #0
 8009cac:	da03      	bge.n	8009cb6 <_printf_i+0x96>
 8009cae:	232d      	movs	r3, #45	; 0x2d
 8009cb0:	9a04      	ldr	r2, [sp, #16]
 8009cb2:	426d      	negs	r5, r5
 8009cb4:	7013      	strb	r3, [r2, #0]
 8009cb6:	4b61      	ldr	r3, [pc, #388]	; (8009e3c <_printf_i+0x21c>)
 8009cb8:	270a      	movs	r7, #10
 8009cba:	9303      	str	r3, [sp, #12]
 8009cbc:	e01b      	b.n	8009cf6 <_printf_i+0xd6>
 8009cbe:	680d      	ldr	r5, [r1, #0]
 8009cc0:	601a      	str	r2, [r3, #0]
 8009cc2:	0641      	lsls	r1, r0, #25
 8009cc4:	d5f1      	bpl.n	8009caa <_printf_i+0x8a>
 8009cc6:	b22d      	sxth	r5, r5
 8009cc8:	e7ef      	b.n	8009caa <_printf_i+0x8a>
 8009cca:	680d      	ldr	r5, [r1, #0]
 8009ccc:	6819      	ldr	r1, [r3, #0]
 8009cce:	1d08      	adds	r0, r1, #4
 8009cd0:	6018      	str	r0, [r3, #0]
 8009cd2:	062e      	lsls	r6, r5, #24
 8009cd4:	d501      	bpl.n	8009cda <_printf_i+0xba>
 8009cd6:	680d      	ldr	r5, [r1, #0]
 8009cd8:	e003      	b.n	8009ce2 <_printf_i+0xc2>
 8009cda:	066d      	lsls	r5, r5, #25
 8009cdc:	d5fb      	bpl.n	8009cd6 <_printf_i+0xb6>
 8009cde:	680d      	ldr	r5, [r1, #0]
 8009ce0:	b2ad      	uxth	r5, r5
 8009ce2:	4b56      	ldr	r3, [pc, #344]	; (8009e3c <_printf_i+0x21c>)
 8009ce4:	2708      	movs	r7, #8
 8009ce6:	9303      	str	r3, [sp, #12]
 8009ce8:	2a6f      	cmp	r2, #111	; 0x6f
 8009cea:	d000      	beq.n	8009cee <_printf_i+0xce>
 8009cec:	3702      	adds	r7, #2
 8009cee:	0023      	movs	r3, r4
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	3343      	adds	r3, #67	; 0x43
 8009cf4:	701a      	strb	r2, [r3, #0]
 8009cf6:	6863      	ldr	r3, [r4, #4]
 8009cf8:	60a3      	str	r3, [r4, #8]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	db03      	blt.n	8009d06 <_printf_i+0xe6>
 8009cfe:	2204      	movs	r2, #4
 8009d00:	6821      	ldr	r1, [r4, #0]
 8009d02:	4391      	bics	r1, r2
 8009d04:	6021      	str	r1, [r4, #0]
 8009d06:	2d00      	cmp	r5, #0
 8009d08:	d102      	bne.n	8009d10 <_printf_i+0xf0>
 8009d0a:	9e04      	ldr	r6, [sp, #16]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00c      	beq.n	8009d2a <_printf_i+0x10a>
 8009d10:	9e04      	ldr	r6, [sp, #16]
 8009d12:	0028      	movs	r0, r5
 8009d14:	0039      	movs	r1, r7
 8009d16:	f7f6 fa99 	bl	800024c <__aeabi_uidivmod>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	3e01      	subs	r6, #1
 8009d1e:	5c5b      	ldrb	r3, [r3, r1]
 8009d20:	7033      	strb	r3, [r6, #0]
 8009d22:	002b      	movs	r3, r5
 8009d24:	0005      	movs	r5, r0
 8009d26:	429f      	cmp	r7, r3
 8009d28:	d9f3      	bls.n	8009d12 <_printf_i+0xf2>
 8009d2a:	2f08      	cmp	r7, #8
 8009d2c:	d109      	bne.n	8009d42 <_printf_i+0x122>
 8009d2e:	6823      	ldr	r3, [r4, #0]
 8009d30:	07db      	lsls	r3, r3, #31
 8009d32:	d506      	bpl.n	8009d42 <_printf_i+0x122>
 8009d34:	6863      	ldr	r3, [r4, #4]
 8009d36:	6922      	ldr	r2, [r4, #16]
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	dc02      	bgt.n	8009d42 <_printf_i+0x122>
 8009d3c:	2330      	movs	r3, #48	; 0x30
 8009d3e:	3e01      	subs	r6, #1
 8009d40:	7033      	strb	r3, [r6, #0]
 8009d42:	9b04      	ldr	r3, [sp, #16]
 8009d44:	1b9b      	subs	r3, r3, r6
 8009d46:	6123      	str	r3, [r4, #16]
 8009d48:	9b07      	ldr	r3, [sp, #28]
 8009d4a:	0021      	movs	r1, r4
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	9805      	ldr	r0, [sp, #20]
 8009d50:	9b06      	ldr	r3, [sp, #24]
 8009d52:	aa09      	add	r2, sp, #36	; 0x24
 8009d54:	f7ff fef4 	bl	8009b40 <_printf_common>
 8009d58:	1c43      	adds	r3, r0, #1
 8009d5a:	d14c      	bne.n	8009df6 <_printf_i+0x1d6>
 8009d5c:	2001      	movs	r0, #1
 8009d5e:	4240      	negs	r0, r0
 8009d60:	b00b      	add	sp, #44	; 0x2c
 8009d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d64:	3145      	adds	r1, #69	; 0x45
 8009d66:	700a      	strb	r2, [r1, #0]
 8009d68:	4a34      	ldr	r2, [pc, #208]	; (8009e3c <_printf_i+0x21c>)
 8009d6a:	9203      	str	r2, [sp, #12]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	6821      	ldr	r1, [r4, #0]
 8009d70:	ca20      	ldmia	r2!, {r5}
 8009d72:	601a      	str	r2, [r3, #0]
 8009d74:	0608      	lsls	r0, r1, #24
 8009d76:	d516      	bpl.n	8009da6 <_printf_i+0x186>
 8009d78:	07cb      	lsls	r3, r1, #31
 8009d7a:	d502      	bpl.n	8009d82 <_printf_i+0x162>
 8009d7c:	2320      	movs	r3, #32
 8009d7e:	4319      	orrs	r1, r3
 8009d80:	6021      	str	r1, [r4, #0]
 8009d82:	2710      	movs	r7, #16
 8009d84:	2d00      	cmp	r5, #0
 8009d86:	d1b2      	bne.n	8009cee <_printf_i+0xce>
 8009d88:	2320      	movs	r3, #32
 8009d8a:	6822      	ldr	r2, [r4, #0]
 8009d8c:	439a      	bics	r2, r3
 8009d8e:	6022      	str	r2, [r4, #0]
 8009d90:	e7ad      	b.n	8009cee <_printf_i+0xce>
 8009d92:	2220      	movs	r2, #32
 8009d94:	6809      	ldr	r1, [r1, #0]
 8009d96:	430a      	orrs	r2, r1
 8009d98:	6022      	str	r2, [r4, #0]
 8009d9a:	0022      	movs	r2, r4
 8009d9c:	2178      	movs	r1, #120	; 0x78
 8009d9e:	3245      	adds	r2, #69	; 0x45
 8009da0:	7011      	strb	r1, [r2, #0]
 8009da2:	4a27      	ldr	r2, [pc, #156]	; (8009e40 <_printf_i+0x220>)
 8009da4:	e7e1      	b.n	8009d6a <_printf_i+0x14a>
 8009da6:	0648      	lsls	r0, r1, #25
 8009da8:	d5e6      	bpl.n	8009d78 <_printf_i+0x158>
 8009daa:	b2ad      	uxth	r5, r5
 8009dac:	e7e4      	b.n	8009d78 <_printf_i+0x158>
 8009dae:	681a      	ldr	r2, [r3, #0]
 8009db0:	680d      	ldr	r5, [r1, #0]
 8009db2:	1d10      	adds	r0, r2, #4
 8009db4:	6949      	ldr	r1, [r1, #20]
 8009db6:	6018      	str	r0, [r3, #0]
 8009db8:	6813      	ldr	r3, [r2, #0]
 8009dba:	062e      	lsls	r6, r5, #24
 8009dbc:	d501      	bpl.n	8009dc2 <_printf_i+0x1a2>
 8009dbe:	6019      	str	r1, [r3, #0]
 8009dc0:	e002      	b.n	8009dc8 <_printf_i+0x1a8>
 8009dc2:	066d      	lsls	r5, r5, #25
 8009dc4:	d5fb      	bpl.n	8009dbe <_printf_i+0x19e>
 8009dc6:	8019      	strh	r1, [r3, #0]
 8009dc8:	2300      	movs	r3, #0
 8009dca:	9e04      	ldr	r6, [sp, #16]
 8009dcc:	6123      	str	r3, [r4, #16]
 8009dce:	e7bb      	b.n	8009d48 <_printf_i+0x128>
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	1d11      	adds	r1, r2, #4
 8009dd4:	6019      	str	r1, [r3, #0]
 8009dd6:	6816      	ldr	r6, [r2, #0]
 8009dd8:	2100      	movs	r1, #0
 8009dda:	0030      	movs	r0, r6
 8009ddc:	6862      	ldr	r2, [r4, #4]
 8009dde:	f000 ff05 	bl	800abec <memchr>
 8009de2:	2800      	cmp	r0, #0
 8009de4:	d001      	beq.n	8009dea <_printf_i+0x1ca>
 8009de6:	1b80      	subs	r0, r0, r6
 8009de8:	6060      	str	r0, [r4, #4]
 8009dea:	6863      	ldr	r3, [r4, #4]
 8009dec:	6123      	str	r3, [r4, #16]
 8009dee:	2300      	movs	r3, #0
 8009df0:	9a04      	ldr	r2, [sp, #16]
 8009df2:	7013      	strb	r3, [r2, #0]
 8009df4:	e7a8      	b.n	8009d48 <_printf_i+0x128>
 8009df6:	6923      	ldr	r3, [r4, #16]
 8009df8:	0032      	movs	r2, r6
 8009dfa:	9906      	ldr	r1, [sp, #24]
 8009dfc:	9805      	ldr	r0, [sp, #20]
 8009dfe:	9d07      	ldr	r5, [sp, #28]
 8009e00:	47a8      	blx	r5
 8009e02:	1c43      	adds	r3, r0, #1
 8009e04:	d0aa      	beq.n	8009d5c <_printf_i+0x13c>
 8009e06:	6823      	ldr	r3, [r4, #0]
 8009e08:	079b      	lsls	r3, r3, #30
 8009e0a:	d415      	bmi.n	8009e38 <_printf_i+0x218>
 8009e0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e0e:	68e0      	ldr	r0, [r4, #12]
 8009e10:	4298      	cmp	r0, r3
 8009e12:	daa5      	bge.n	8009d60 <_printf_i+0x140>
 8009e14:	0018      	movs	r0, r3
 8009e16:	e7a3      	b.n	8009d60 <_printf_i+0x140>
 8009e18:	0022      	movs	r2, r4
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	9906      	ldr	r1, [sp, #24]
 8009e1e:	9805      	ldr	r0, [sp, #20]
 8009e20:	9e07      	ldr	r6, [sp, #28]
 8009e22:	3219      	adds	r2, #25
 8009e24:	47b0      	blx	r6
 8009e26:	1c43      	adds	r3, r0, #1
 8009e28:	d098      	beq.n	8009d5c <_printf_i+0x13c>
 8009e2a:	3501      	adds	r5, #1
 8009e2c:	68e3      	ldr	r3, [r4, #12]
 8009e2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e30:	1a9b      	subs	r3, r3, r2
 8009e32:	42ab      	cmp	r3, r5
 8009e34:	dcf0      	bgt.n	8009e18 <_printf_i+0x1f8>
 8009e36:	e7e9      	b.n	8009e0c <_printf_i+0x1ec>
 8009e38:	2500      	movs	r5, #0
 8009e3a:	e7f7      	b.n	8009e2c <_printf_i+0x20c>
 8009e3c:	0800c706 	.word	0x0800c706
 8009e40:	0800c717 	.word	0x0800c717

08009e44 <siprintf>:
 8009e44:	b40e      	push	{r1, r2, r3}
 8009e46:	b500      	push	{lr}
 8009e48:	490b      	ldr	r1, [pc, #44]	; (8009e78 <siprintf+0x34>)
 8009e4a:	b09c      	sub	sp, #112	; 0x70
 8009e4c:	ab1d      	add	r3, sp, #116	; 0x74
 8009e4e:	9002      	str	r0, [sp, #8]
 8009e50:	9006      	str	r0, [sp, #24]
 8009e52:	9107      	str	r1, [sp, #28]
 8009e54:	9104      	str	r1, [sp, #16]
 8009e56:	4809      	ldr	r0, [pc, #36]	; (8009e7c <siprintf+0x38>)
 8009e58:	4909      	ldr	r1, [pc, #36]	; (8009e80 <siprintf+0x3c>)
 8009e5a:	cb04      	ldmia	r3!, {r2}
 8009e5c:	9105      	str	r1, [sp, #20]
 8009e5e:	6800      	ldr	r0, [r0, #0]
 8009e60:	a902      	add	r1, sp, #8
 8009e62:	9301      	str	r3, [sp, #4]
 8009e64:	f001 fbda 	bl	800b61c <_svfiprintf_r>
 8009e68:	2300      	movs	r3, #0
 8009e6a:	9a02      	ldr	r2, [sp, #8]
 8009e6c:	7013      	strb	r3, [r2, #0]
 8009e6e:	b01c      	add	sp, #112	; 0x70
 8009e70:	bc08      	pop	{r3}
 8009e72:	b003      	add	sp, #12
 8009e74:	4718      	bx	r3
 8009e76:	46c0      	nop			; (mov r8, r8)
 8009e78:	7fffffff 	.word	0x7fffffff
 8009e7c:	20000014 	.word	0x20000014
 8009e80:	ffff0208 	.word	0xffff0208

08009e84 <quorem>:
 8009e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e86:	0006      	movs	r6, r0
 8009e88:	690b      	ldr	r3, [r1, #16]
 8009e8a:	6932      	ldr	r2, [r6, #16]
 8009e8c:	b087      	sub	sp, #28
 8009e8e:	2000      	movs	r0, #0
 8009e90:	9103      	str	r1, [sp, #12]
 8009e92:	429a      	cmp	r2, r3
 8009e94:	db65      	blt.n	8009f62 <quorem+0xde>
 8009e96:	3b01      	subs	r3, #1
 8009e98:	009c      	lsls	r4, r3, #2
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	000b      	movs	r3, r1
 8009e9e:	3314      	adds	r3, #20
 8009ea0:	9305      	str	r3, [sp, #20]
 8009ea2:	191b      	adds	r3, r3, r4
 8009ea4:	9304      	str	r3, [sp, #16]
 8009ea6:	0033      	movs	r3, r6
 8009ea8:	3314      	adds	r3, #20
 8009eaa:	9302      	str	r3, [sp, #8]
 8009eac:	191c      	adds	r4, r3, r4
 8009eae:	9b04      	ldr	r3, [sp, #16]
 8009eb0:	6827      	ldr	r7, [r4, #0]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	0038      	movs	r0, r7
 8009eb6:	1c5d      	adds	r5, r3, #1
 8009eb8:	0029      	movs	r1, r5
 8009eba:	9301      	str	r3, [sp, #4]
 8009ebc:	f7f6 f940 	bl	8000140 <__udivsi3>
 8009ec0:	9001      	str	r0, [sp, #4]
 8009ec2:	42af      	cmp	r7, r5
 8009ec4:	d324      	bcc.n	8009f10 <quorem+0x8c>
 8009ec6:	2500      	movs	r5, #0
 8009ec8:	46ac      	mov	ip, r5
 8009eca:	9802      	ldr	r0, [sp, #8]
 8009ecc:	9f05      	ldr	r7, [sp, #20]
 8009ece:	cf08      	ldmia	r7!, {r3}
 8009ed0:	9a01      	ldr	r2, [sp, #4]
 8009ed2:	b299      	uxth	r1, r3
 8009ed4:	4351      	muls	r1, r2
 8009ed6:	0c1b      	lsrs	r3, r3, #16
 8009ed8:	4353      	muls	r3, r2
 8009eda:	1949      	adds	r1, r1, r5
 8009edc:	0c0a      	lsrs	r2, r1, #16
 8009ede:	189b      	adds	r3, r3, r2
 8009ee0:	6802      	ldr	r2, [r0, #0]
 8009ee2:	b289      	uxth	r1, r1
 8009ee4:	b292      	uxth	r2, r2
 8009ee6:	4462      	add	r2, ip
 8009ee8:	1a52      	subs	r2, r2, r1
 8009eea:	6801      	ldr	r1, [r0, #0]
 8009eec:	0c1d      	lsrs	r5, r3, #16
 8009eee:	0c09      	lsrs	r1, r1, #16
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	1acb      	subs	r3, r1, r3
 8009ef4:	1411      	asrs	r1, r2, #16
 8009ef6:	185b      	adds	r3, r3, r1
 8009ef8:	1419      	asrs	r1, r3, #16
 8009efa:	b292      	uxth	r2, r2
 8009efc:	041b      	lsls	r3, r3, #16
 8009efe:	431a      	orrs	r2, r3
 8009f00:	9b04      	ldr	r3, [sp, #16]
 8009f02:	468c      	mov	ip, r1
 8009f04:	c004      	stmia	r0!, {r2}
 8009f06:	42bb      	cmp	r3, r7
 8009f08:	d2e1      	bcs.n	8009ece <quorem+0x4a>
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d030      	beq.n	8009f72 <quorem+0xee>
 8009f10:	0030      	movs	r0, r6
 8009f12:	9903      	ldr	r1, [sp, #12]
 8009f14:	f001 f8fa 	bl	800b10c <__mcmp>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	db21      	blt.n	8009f60 <quorem+0xdc>
 8009f1c:	0030      	movs	r0, r6
 8009f1e:	2400      	movs	r4, #0
 8009f20:	9b01      	ldr	r3, [sp, #4]
 8009f22:	9903      	ldr	r1, [sp, #12]
 8009f24:	3301      	adds	r3, #1
 8009f26:	9301      	str	r3, [sp, #4]
 8009f28:	3014      	adds	r0, #20
 8009f2a:	3114      	adds	r1, #20
 8009f2c:	6803      	ldr	r3, [r0, #0]
 8009f2e:	c920      	ldmia	r1!, {r5}
 8009f30:	b29a      	uxth	r2, r3
 8009f32:	1914      	adds	r4, r2, r4
 8009f34:	b2aa      	uxth	r2, r5
 8009f36:	1aa2      	subs	r2, r4, r2
 8009f38:	0c1b      	lsrs	r3, r3, #16
 8009f3a:	0c2d      	lsrs	r5, r5, #16
 8009f3c:	1414      	asrs	r4, r2, #16
 8009f3e:	1b5b      	subs	r3, r3, r5
 8009f40:	191b      	adds	r3, r3, r4
 8009f42:	141c      	asrs	r4, r3, #16
 8009f44:	b292      	uxth	r2, r2
 8009f46:	041b      	lsls	r3, r3, #16
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	c008      	stmia	r0!, {r3}
 8009f4c:	9b04      	ldr	r3, [sp, #16]
 8009f4e:	428b      	cmp	r3, r1
 8009f50:	d2ec      	bcs.n	8009f2c <quorem+0xa8>
 8009f52:	9b00      	ldr	r3, [sp, #0]
 8009f54:	9a02      	ldr	r2, [sp, #8]
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	18d3      	adds	r3, r2, r3
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	2a00      	cmp	r2, #0
 8009f5e:	d015      	beq.n	8009f8c <quorem+0x108>
 8009f60:	9801      	ldr	r0, [sp, #4]
 8009f62:	b007      	add	sp, #28
 8009f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d106      	bne.n	8009f7a <quorem+0xf6>
 8009f6c:	9b00      	ldr	r3, [sp, #0]
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	9300      	str	r3, [sp, #0]
 8009f72:	9b02      	ldr	r3, [sp, #8]
 8009f74:	3c04      	subs	r4, #4
 8009f76:	42a3      	cmp	r3, r4
 8009f78:	d3f5      	bcc.n	8009f66 <quorem+0xe2>
 8009f7a:	9b00      	ldr	r3, [sp, #0]
 8009f7c:	6133      	str	r3, [r6, #16]
 8009f7e:	e7c7      	b.n	8009f10 <quorem+0x8c>
 8009f80:	681a      	ldr	r2, [r3, #0]
 8009f82:	2a00      	cmp	r2, #0
 8009f84:	d106      	bne.n	8009f94 <quorem+0x110>
 8009f86:	9a00      	ldr	r2, [sp, #0]
 8009f88:	3a01      	subs	r2, #1
 8009f8a:	9200      	str	r2, [sp, #0]
 8009f8c:	9a02      	ldr	r2, [sp, #8]
 8009f8e:	3b04      	subs	r3, #4
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d3f5      	bcc.n	8009f80 <quorem+0xfc>
 8009f94:	9b00      	ldr	r3, [sp, #0]
 8009f96:	6133      	str	r3, [r6, #16]
 8009f98:	e7e2      	b.n	8009f60 <quorem+0xdc>
	...

08009f9c <_dtoa_r>:
 8009f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f9e:	b09d      	sub	sp, #116	; 0x74
 8009fa0:	9202      	str	r2, [sp, #8]
 8009fa2:	9303      	str	r3, [sp, #12]
 8009fa4:	9b02      	ldr	r3, [sp, #8]
 8009fa6:	9c03      	ldr	r4, [sp, #12]
 8009fa8:	9308      	str	r3, [sp, #32]
 8009faa:	9409      	str	r4, [sp, #36]	; 0x24
 8009fac:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009fae:	0007      	movs	r7, r0
 8009fb0:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8009fb2:	2c00      	cmp	r4, #0
 8009fb4:	d10e      	bne.n	8009fd4 <_dtoa_r+0x38>
 8009fb6:	2010      	movs	r0, #16
 8009fb8:	f000 fe0e 	bl	800abd8 <malloc>
 8009fbc:	1e02      	subs	r2, r0, #0
 8009fbe:	6278      	str	r0, [r7, #36]	; 0x24
 8009fc0:	d104      	bne.n	8009fcc <_dtoa_r+0x30>
 8009fc2:	21ea      	movs	r1, #234	; 0xea
 8009fc4:	4bc7      	ldr	r3, [pc, #796]	; (800a2e4 <_dtoa_r+0x348>)
 8009fc6:	48c8      	ldr	r0, [pc, #800]	; (800a2e8 <_dtoa_r+0x34c>)
 8009fc8:	f001 fc3a 	bl	800b840 <__assert_func>
 8009fcc:	6044      	str	r4, [r0, #4]
 8009fce:	6084      	str	r4, [r0, #8]
 8009fd0:	6004      	str	r4, [r0, #0]
 8009fd2:	60c4      	str	r4, [r0, #12]
 8009fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fd6:	6819      	ldr	r1, [r3, #0]
 8009fd8:	2900      	cmp	r1, #0
 8009fda:	d00a      	beq.n	8009ff2 <_dtoa_r+0x56>
 8009fdc:	685a      	ldr	r2, [r3, #4]
 8009fde:	2301      	movs	r3, #1
 8009fe0:	4093      	lsls	r3, r2
 8009fe2:	604a      	str	r2, [r1, #4]
 8009fe4:	608b      	str	r3, [r1, #8]
 8009fe6:	0038      	movs	r0, r7
 8009fe8:	f000 fe50 	bl	800ac8c <_Bfree>
 8009fec:	2200      	movs	r2, #0
 8009fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	9b03      	ldr	r3, [sp, #12]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	da20      	bge.n	800a03a <_dtoa_r+0x9e>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	602b      	str	r3, [r5, #0]
 8009ffc:	9b03      	ldr	r3, [sp, #12]
 8009ffe:	005b      	lsls	r3, r3, #1
 800a000:	085b      	lsrs	r3, r3, #1
 800a002:	9309      	str	r3, [sp, #36]	; 0x24
 800a004:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a006:	4bb9      	ldr	r3, [pc, #740]	; (800a2ec <_dtoa_r+0x350>)
 800a008:	4ab8      	ldr	r2, [pc, #736]	; (800a2ec <_dtoa_r+0x350>)
 800a00a:	402b      	ands	r3, r5
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d117      	bne.n	800a040 <_dtoa_r+0xa4>
 800a010:	4bb7      	ldr	r3, [pc, #732]	; (800a2f0 <_dtoa_r+0x354>)
 800a012:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a014:	0328      	lsls	r0, r5, #12
 800a016:	6013      	str	r3, [r2, #0]
 800a018:	9b02      	ldr	r3, [sp, #8]
 800a01a:	0b00      	lsrs	r0, r0, #12
 800a01c:	4318      	orrs	r0, r3
 800a01e:	d101      	bne.n	800a024 <_dtoa_r+0x88>
 800a020:	f000 fdbf 	bl	800aba2 <_dtoa_r+0xc06>
 800a024:	48b3      	ldr	r0, [pc, #716]	; (800a2f4 <_dtoa_r+0x358>)
 800a026:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a028:	9006      	str	r0, [sp, #24]
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d002      	beq.n	800a034 <_dtoa_r+0x98>
 800a02e:	4bb2      	ldr	r3, [pc, #712]	; (800a2f8 <_dtoa_r+0x35c>)
 800a030:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a032:	6013      	str	r3, [r2, #0]
 800a034:	9806      	ldr	r0, [sp, #24]
 800a036:	b01d      	add	sp, #116	; 0x74
 800a038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a03a:	2300      	movs	r3, #0
 800a03c:	602b      	str	r3, [r5, #0]
 800a03e:	e7e1      	b.n	800a004 <_dtoa_r+0x68>
 800a040:	9b08      	ldr	r3, [sp, #32]
 800a042:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a044:	9312      	str	r3, [sp, #72]	; 0x48
 800a046:	9413      	str	r4, [sp, #76]	; 0x4c
 800a048:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a04a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a04c:	2200      	movs	r2, #0
 800a04e:	2300      	movs	r3, #0
 800a050:	f7f6 f9fc 	bl	800044c <__aeabi_dcmpeq>
 800a054:	1e04      	subs	r4, r0, #0
 800a056:	d009      	beq.n	800a06c <_dtoa_r+0xd0>
 800a058:	2301      	movs	r3, #1
 800a05a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a05c:	6013      	str	r3, [r2, #0]
 800a05e:	4ba7      	ldr	r3, [pc, #668]	; (800a2fc <_dtoa_r+0x360>)
 800a060:	9306      	str	r3, [sp, #24]
 800a062:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a064:	2b00      	cmp	r3, #0
 800a066:	d0e5      	beq.n	800a034 <_dtoa_r+0x98>
 800a068:	4ba5      	ldr	r3, [pc, #660]	; (800a300 <_dtoa_r+0x364>)
 800a06a:	e7e1      	b.n	800a030 <_dtoa_r+0x94>
 800a06c:	ab1a      	add	r3, sp, #104	; 0x68
 800a06e:	9301      	str	r3, [sp, #4]
 800a070:	ab1b      	add	r3, sp, #108	; 0x6c
 800a072:	9300      	str	r3, [sp, #0]
 800a074:	0038      	movs	r0, r7
 800a076:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a078:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a07a:	f001 f8fb 	bl	800b274 <__d2b>
 800a07e:	006e      	lsls	r6, r5, #1
 800a080:	9005      	str	r0, [sp, #20]
 800a082:	0d76      	lsrs	r6, r6, #21
 800a084:	d100      	bne.n	800a088 <_dtoa_r+0xec>
 800a086:	e07c      	b.n	800a182 <_dtoa_r+0x1e6>
 800a088:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a08a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a08c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a08e:	4a9d      	ldr	r2, [pc, #628]	; (800a304 <_dtoa_r+0x368>)
 800a090:	031b      	lsls	r3, r3, #12
 800a092:	0b1b      	lsrs	r3, r3, #12
 800a094:	431a      	orrs	r2, r3
 800a096:	0011      	movs	r1, r2
 800a098:	4b9b      	ldr	r3, [pc, #620]	; (800a308 <_dtoa_r+0x36c>)
 800a09a:	9418      	str	r4, [sp, #96]	; 0x60
 800a09c:	18f6      	adds	r6, r6, r3
 800a09e:	2200      	movs	r2, #0
 800a0a0:	4b9a      	ldr	r3, [pc, #616]	; (800a30c <_dtoa_r+0x370>)
 800a0a2:	f7f8 fc1f 	bl	80028e4 <__aeabi_dsub>
 800a0a6:	4a9a      	ldr	r2, [pc, #616]	; (800a310 <_dtoa_r+0x374>)
 800a0a8:	4b9a      	ldr	r3, [pc, #616]	; (800a314 <_dtoa_r+0x378>)
 800a0aa:	f7f8 f9af 	bl	800240c <__aeabi_dmul>
 800a0ae:	4a9a      	ldr	r2, [pc, #616]	; (800a318 <_dtoa_r+0x37c>)
 800a0b0:	4b9a      	ldr	r3, [pc, #616]	; (800a31c <_dtoa_r+0x380>)
 800a0b2:	f7f7 fa6d 	bl	8001590 <__aeabi_dadd>
 800a0b6:	0004      	movs	r4, r0
 800a0b8:	0030      	movs	r0, r6
 800a0ba:	000d      	movs	r5, r1
 800a0bc:	f7f8 fff8 	bl	80030b0 <__aeabi_i2d>
 800a0c0:	4a97      	ldr	r2, [pc, #604]	; (800a320 <_dtoa_r+0x384>)
 800a0c2:	4b98      	ldr	r3, [pc, #608]	; (800a324 <_dtoa_r+0x388>)
 800a0c4:	f7f8 f9a2 	bl	800240c <__aeabi_dmul>
 800a0c8:	0002      	movs	r2, r0
 800a0ca:	000b      	movs	r3, r1
 800a0cc:	0020      	movs	r0, r4
 800a0ce:	0029      	movs	r1, r5
 800a0d0:	f7f7 fa5e 	bl	8001590 <__aeabi_dadd>
 800a0d4:	0004      	movs	r4, r0
 800a0d6:	000d      	movs	r5, r1
 800a0d8:	f7f8 ffb4 	bl	8003044 <__aeabi_d2iz>
 800a0dc:	2200      	movs	r2, #0
 800a0de:	9002      	str	r0, [sp, #8]
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	0020      	movs	r0, r4
 800a0e4:	0029      	movs	r1, r5
 800a0e6:	f7f6 f9b7 	bl	8000458 <__aeabi_dcmplt>
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	d00b      	beq.n	800a106 <_dtoa_r+0x16a>
 800a0ee:	9802      	ldr	r0, [sp, #8]
 800a0f0:	f7f8 ffde 	bl	80030b0 <__aeabi_i2d>
 800a0f4:	002b      	movs	r3, r5
 800a0f6:	0022      	movs	r2, r4
 800a0f8:	f7f6 f9a8 	bl	800044c <__aeabi_dcmpeq>
 800a0fc:	4243      	negs	r3, r0
 800a0fe:	4158      	adcs	r0, r3
 800a100:	9b02      	ldr	r3, [sp, #8]
 800a102:	1a1b      	subs	r3, r3, r0
 800a104:	9302      	str	r3, [sp, #8]
 800a106:	2301      	movs	r3, #1
 800a108:	9316      	str	r3, [sp, #88]	; 0x58
 800a10a:	9b02      	ldr	r3, [sp, #8]
 800a10c:	2b16      	cmp	r3, #22
 800a10e:	d80f      	bhi.n	800a130 <_dtoa_r+0x194>
 800a110:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a112:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a114:	00da      	lsls	r2, r3, #3
 800a116:	4b84      	ldr	r3, [pc, #528]	; (800a328 <_dtoa_r+0x38c>)
 800a118:	189b      	adds	r3, r3, r2
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	685b      	ldr	r3, [r3, #4]
 800a11e:	f7f6 f99b 	bl	8000458 <__aeabi_dcmplt>
 800a122:	2800      	cmp	r0, #0
 800a124:	d049      	beq.n	800a1ba <_dtoa_r+0x21e>
 800a126:	9b02      	ldr	r3, [sp, #8]
 800a128:	3b01      	subs	r3, #1
 800a12a:	9302      	str	r3, [sp, #8]
 800a12c:	2300      	movs	r3, #0
 800a12e:	9316      	str	r3, [sp, #88]	; 0x58
 800a130:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a132:	1b9e      	subs	r6, r3, r6
 800a134:	2300      	movs	r3, #0
 800a136:	930a      	str	r3, [sp, #40]	; 0x28
 800a138:	0033      	movs	r3, r6
 800a13a:	3b01      	subs	r3, #1
 800a13c:	930d      	str	r3, [sp, #52]	; 0x34
 800a13e:	d504      	bpl.n	800a14a <_dtoa_r+0x1ae>
 800a140:	2301      	movs	r3, #1
 800a142:	1b9b      	subs	r3, r3, r6
 800a144:	930a      	str	r3, [sp, #40]	; 0x28
 800a146:	2300      	movs	r3, #0
 800a148:	930d      	str	r3, [sp, #52]	; 0x34
 800a14a:	9b02      	ldr	r3, [sp, #8]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	db36      	blt.n	800a1be <_dtoa_r+0x222>
 800a150:	9a02      	ldr	r2, [sp, #8]
 800a152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a154:	4694      	mov	ip, r2
 800a156:	4463      	add	r3, ip
 800a158:	930d      	str	r3, [sp, #52]	; 0x34
 800a15a:	2300      	movs	r3, #0
 800a15c:	9215      	str	r2, [sp, #84]	; 0x54
 800a15e:	930e      	str	r3, [sp, #56]	; 0x38
 800a160:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a162:	2401      	movs	r4, #1
 800a164:	2b09      	cmp	r3, #9
 800a166:	d864      	bhi.n	800a232 <_dtoa_r+0x296>
 800a168:	2b05      	cmp	r3, #5
 800a16a:	dd02      	ble.n	800a172 <_dtoa_r+0x1d6>
 800a16c:	2400      	movs	r4, #0
 800a16e:	3b04      	subs	r3, #4
 800a170:	9322      	str	r3, [sp, #136]	; 0x88
 800a172:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a174:	1e98      	subs	r0, r3, #2
 800a176:	2803      	cmp	r0, #3
 800a178:	d864      	bhi.n	800a244 <_dtoa_r+0x2a8>
 800a17a:	f7f5 ffcd 	bl	8000118 <__gnu_thumb1_case_uqi>
 800a17e:	3829      	.short	0x3829
 800a180:	5836      	.short	0x5836
 800a182:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a184:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a186:	189e      	adds	r6, r3, r2
 800a188:	4b68      	ldr	r3, [pc, #416]	; (800a32c <_dtoa_r+0x390>)
 800a18a:	18f2      	adds	r2, r6, r3
 800a18c:	2a20      	cmp	r2, #32
 800a18e:	dd0f      	ble.n	800a1b0 <_dtoa_r+0x214>
 800a190:	2340      	movs	r3, #64	; 0x40
 800a192:	1a9b      	subs	r3, r3, r2
 800a194:	409d      	lsls	r5, r3
 800a196:	4b66      	ldr	r3, [pc, #408]	; (800a330 <_dtoa_r+0x394>)
 800a198:	9802      	ldr	r0, [sp, #8]
 800a19a:	18f3      	adds	r3, r6, r3
 800a19c:	40d8      	lsrs	r0, r3
 800a19e:	4328      	orrs	r0, r5
 800a1a0:	f7f8 ffb6 	bl	8003110 <__aeabi_ui2d>
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	4c63      	ldr	r4, [pc, #396]	; (800a334 <_dtoa_r+0x398>)
 800a1a8:	3e01      	subs	r6, #1
 800a1aa:	1909      	adds	r1, r1, r4
 800a1ac:	9318      	str	r3, [sp, #96]	; 0x60
 800a1ae:	e776      	b.n	800a09e <_dtoa_r+0x102>
 800a1b0:	2320      	movs	r3, #32
 800a1b2:	9802      	ldr	r0, [sp, #8]
 800a1b4:	1a9b      	subs	r3, r3, r2
 800a1b6:	4098      	lsls	r0, r3
 800a1b8:	e7f2      	b.n	800a1a0 <_dtoa_r+0x204>
 800a1ba:	9016      	str	r0, [sp, #88]	; 0x58
 800a1bc:	e7b8      	b.n	800a130 <_dtoa_r+0x194>
 800a1be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1c0:	9a02      	ldr	r2, [sp, #8]
 800a1c2:	1a9b      	subs	r3, r3, r2
 800a1c4:	930a      	str	r3, [sp, #40]	; 0x28
 800a1c6:	4253      	negs	r3, r2
 800a1c8:	930e      	str	r3, [sp, #56]	; 0x38
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	9315      	str	r3, [sp, #84]	; 0x54
 800a1ce:	e7c7      	b.n	800a160 <_dtoa_r+0x1c4>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a1d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a1d8:	9307      	str	r3, [sp, #28]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	dc13      	bgt.n	800a206 <_dtoa_r+0x26a>
 800a1de:	2301      	movs	r3, #1
 800a1e0:	001a      	movs	r2, r3
 800a1e2:	930c      	str	r3, [sp, #48]	; 0x30
 800a1e4:	9307      	str	r3, [sp, #28]
 800a1e6:	9223      	str	r2, [sp, #140]	; 0x8c
 800a1e8:	e00d      	b.n	800a206 <_dtoa_r+0x26a>
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	e7f1      	b.n	800a1d2 <_dtoa_r+0x236>
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800a1f2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1f4:	4694      	mov	ip, r2
 800a1f6:	9b02      	ldr	r3, [sp, #8]
 800a1f8:	4463      	add	r3, ip
 800a1fa:	930c      	str	r3, [sp, #48]	; 0x30
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	9307      	str	r3, [sp, #28]
 800a200:	2b00      	cmp	r3, #0
 800a202:	dc00      	bgt.n	800a206 <_dtoa_r+0x26a>
 800a204:	2301      	movs	r3, #1
 800a206:	2200      	movs	r2, #0
 800a208:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a20a:	6042      	str	r2, [r0, #4]
 800a20c:	3204      	adds	r2, #4
 800a20e:	0015      	movs	r5, r2
 800a210:	3514      	adds	r5, #20
 800a212:	6841      	ldr	r1, [r0, #4]
 800a214:	429d      	cmp	r5, r3
 800a216:	d919      	bls.n	800a24c <_dtoa_r+0x2b0>
 800a218:	0038      	movs	r0, r7
 800a21a:	f000 fcf3 	bl	800ac04 <_Balloc>
 800a21e:	9006      	str	r0, [sp, #24]
 800a220:	2800      	cmp	r0, #0
 800a222:	d117      	bne.n	800a254 <_dtoa_r+0x2b8>
 800a224:	21d5      	movs	r1, #213	; 0xd5
 800a226:	0002      	movs	r2, r0
 800a228:	4b43      	ldr	r3, [pc, #268]	; (800a338 <_dtoa_r+0x39c>)
 800a22a:	0049      	lsls	r1, r1, #1
 800a22c:	e6cb      	b.n	8009fc6 <_dtoa_r+0x2a>
 800a22e:	2301      	movs	r3, #1
 800a230:	e7de      	b.n	800a1f0 <_dtoa_r+0x254>
 800a232:	2300      	movs	r3, #0
 800a234:	940f      	str	r4, [sp, #60]	; 0x3c
 800a236:	9322      	str	r3, [sp, #136]	; 0x88
 800a238:	3b01      	subs	r3, #1
 800a23a:	930c      	str	r3, [sp, #48]	; 0x30
 800a23c:	9307      	str	r3, [sp, #28]
 800a23e:	2200      	movs	r2, #0
 800a240:	3313      	adds	r3, #19
 800a242:	e7d0      	b.n	800a1e6 <_dtoa_r+0x24a>
 800a244:	2301      	movs	r3, #1
 800a246:	930f      	str	r3, [sp, #60]	; 0x3c
 800a248:	3b02      	subs	r3, #2
 800a24a:	e7f6      	b.n	800a23a <_dtoa_r+0x29e>
 800a24c:	3101      	adds	r1, #1
 800a24e:	6041      	str	r1, [r0, #4]
 800a250:	0052      	lsls	r2, r2, #1
 800a252:	e7dc      	b.n	800a20e <_dtoa_r+0x272>
 800a254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a256:	9a06      	ldr	r2, [sp, #24]
 800a258:	601a      	str	r2, [r3, #0]
 800a25a:	9b07      	ldr	r3, [sp, #28]
 800a25c:	2b0e      	cmp	r3, #14
 800a25e:	d900      	bls.n	800a262 <_dtoa_r+0x2c6>
 800a260:	e0eb      	b.n	800a43a <_dtoa_r+0x49e>
 800a262:	2c00      	cmp	r4, #0
 800a264:	d100      	bne.n	800a268 <_dtoa_r+0x2cc>
 800a266:	e0e8      	b.n	800a43a <_dtoa_r+0x49e>
 800a268:	9b02      	ldr	r3, [sp, #8]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	dd68      	ble.n	800a340 <_dtoa_r+0x3a4>
 800a26e:	001a      	movs	r2, r3
 800a270:	210f      	movs	r1, #15
 800a272:	4b2d      	ldr	r3, [pc, #180]	; (800a328 <_dtoa_r+0x38c>)
 800a274:	400a      	ands	r2, r1
 800a276:	00d2      	lsls	r2, r2, #3
 800a278:	189b      	adds	r3, r3, r2
 800a27a:	681d      	ldr	r5, [r3, #0]
 800a27c:	685e      	ldr	r6, [r3, #4]
 800a27e:	9b02      	ldr	r3, [sp, #8]
 800a280:	111c      	asrs	r4, r3, #4
 800a282:	2302      	movs	r3, #2
 800a284:	9310      	str	r3, [sp, #64]	; 0x40
 800a286:	9b02      	ldr	r3, [sp, #8]
 800a288:	05db      	lsls	r3, r3, #23
 800a28a:	d50b      	bpl.n	800a2a4 <_dtoa_r+0x308>
 800a28c:	4b2b      	ldr	r3, [pc, #172]	; (800a33c <_dtoa_r+0x3a0>)
 800a28e:	400c      	ands	r4, r1
 800a290:	6a1a      	ldr	r2, [r3, #32]
 800a292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a294:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a296:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a298:	f7f7 fcb6 	bl	8001c08 <__aeabi_ddiv>
 800a29c:	2303      	movs	r3, #3
 800a29e:	9008      	str	r0, [sp, #32]
 800a2a0:	9109      	str	r1, [sp, #36]	; 0x24
 800a2a2:	9310      	str	r3, [sp, #64]	; 0x40
 800a2a4:	4b25      	ldr	r3, [pc, #148]	; (800a33c <_dtoa_r+0x3a0>)
 800a2a6:	9314      	str	r3, [sp, #80]	; 0x50
 800a2a8:	2c00      	cmp	r4, #0
 800a2aa:	d108      	bne.n	800a2be <_dtoa_r+0x322>
 800a2ac:	9808      	ldr	r0, [sp, #32]
 800a2ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2b0:	002a      	movs	r2, r5
 800a2b2:	0033      	movs	r3, r6
 800a2b4:	f7f7 fca8 	bl	8001c08 <__aeabi_ddiv>
 800a2b8:	9008      	str	r0, [sp, #32]
 800a2ba:	9109      	str	r1, [sp, #36]	; 0x24
 800a2bc:	e05c      	b.n	800a378 <_dtoa_r+0x3dc>
 800a2be:	2301      	movs	r3, #1
 800a2c0:	421c      	tst	r4, r3
 800a2c2:	d00b      	beq.n	800a2dc <_dtoa_r+0x340>
 800a2c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2c6:	0028      	movs	r0, r5
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	9310      	str	r3, [sp, #64]	; 0x40
 800a2cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a2ce:	0031      	movs	r1, r6
 800a2d0:	681a      	ldr	r2, [r3, #0]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	f7f8 f89a 	bl	800240c <__aeabi_dmul>
 800a2d8:	0005      	movs	r5, r0
 800a2da:	000e      	movs	r6, r1
 800a2dc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a2de:	1064      	asrs	r4, r4, #1
 800a2e0:	3308      	adds	r3, #8
 800a2e2:	e7e0      	b.n	800a2a6 <_dtoa_r+0x30a>
 800a2e4:	0800c735 	.word	0x0800c735
 800a2e8:	0800c74c 	.word	0x0800c74c
 800a2ec:	7ff00000 	.word	0x7ff00000
 800a2f0:	0000270f 	.word	0x0000270f
 800a2f4:	0800c731 	.word	0x0800c731
 800a2f8:	0800c734 	.word	0x0800c734
 800a2fc:	0800c704 	.word	0x0800c704
 800a300:	0800c705 	.word	0x0800c705
 800a304:	3ff00000 	.word	0x3ff00000
 800a308:	fffffc01 	.word	0xfffffc01
 800a30c:	3ff80000 	.word	0x3ff80000
 800a310:	636f4361 	.word	0x636f4361
 800a314:	3fd287a7 	.word	0x3fd287a7
 800a318:	8b60c8b3 	.word	0x8b60c8b3
 800a31c:	3fc68a28 	.word	0x3fc68a28
 800a320:	509f79fb 	.word	0x509f79fb
 800a324:	3fd34413 	.word	0x3fd34413
 800a328:	0800c840 	.word	0x0800c840
 800a32c:	00000432 	.word	0x00000432
 800a330:	00000412 	.word	0x00000412
 800a334:	fe100000 	.word	0xfe100000
 800a338:	0800c7a7 	.word	0x0800c7a7
 800a33c:	0800c818 	.word	0x0800c818
 800a340:	2302      	movs	r3, #2
 800a342:	9310      	str	r3, [sp, #64]	; 0x40
 800a344:	9b02      	ldr	r3, [sp, #8]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d016      	beq.n	800a378 <_dtoa_r+0x3dc>
 800a34a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a34c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a34e:	425c      	negs	r4, r3
 800a350:	230f      	movs	r3, #15
 800a352:	4ab6      	ldr	r2, [pc, #728]	; (800a62c <_dtoa_r+0x690>)
 800a354:	4023      	ands	r3, r4
 800a356:	00db      	lsls	r3, r3, #3
 800a358:	18d3      	adds	r3, r2, r3
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	f7f8 f855 	bl	800240c <__aeabi_dmul>
 800a362:	2601      	movs	r6, #1
 800a364:	2300      	movs	r3, #0
 800a366:	9008      	str	r0, [sp, #32]
 800a368:	9109      	str	r1, [sp, #36]	; 0x24
 800a36a:	4db1      	ldr	r5, [pc, #708]	; (800a630 <_dtoa_r+0x694>)
 800a36c:	1124      	asrs	r4, r4, #4
 800a36e:	2c00      	cmp	r4, #0
 800a370:	d000      	beq.n	800a374 <_dtoa_r+0x3d8>
 800a372:	e094      	b.n	800a49e <_dtoa_r+0x502>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d19f      	bne.n	800a2b8 <_dtoa_r+0x31c>
 800a378:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d100      	bne.n	800a380 <_dtoa_r+0x3e4>
 800a37e:	e09b      	b.n	800a4b8 <_dtoa_r+0x51c>
 800a380:	9c08      	ldr	r4, [sp, #32]
 800a382:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a384:	2200      	movs	r2, #0
 800a386:	0020      	movs	r0, r4
 800a388:	0029      	movs	r1, r5
 800a38a:	4baa      	ldr	r3, [pc, #680]	; (800a634 <_dtoa_r+0x698>)
 800a38c:	f7f6 f864 	bl	8000458 <__aeabi_dcmplt>
 800a390:	2800      	cmp	r0, #0
 800a392:	d100      	bne.n	800a396 <_dtoa_r+0x3fa>
 800a394:	e090      	b.n	800a4b8 <_dtoa_r+0x51c>
 800a396:	9b07      	ldr	r3, [sp, #28]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d100      	bne.n	800a39e <_dtoa_r+0x402>
 800a39c:	e08c      	b.n	800a4b8 <_dtoa_r+0x51c>
 800a39e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	dd46      	ble.n	800a432 <_dtoa_r+0x496>
 800a3a4:	9b02      	ldr	r3, [sp, #8]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	0020      	movs	r0, r4
 800a3aa:	0029      	movs	r1, r5
 800a3ac:	1e5e      	subs	r6, r3, #1
 800a3ae:	4ba2      	ldr	r3, [pc, #648]	; (800a638 <_dtoa_r+0x69c>)
 800a3b0:	f7f8 f82c 	bl	800240c <__aeabi_dmul>
 800a3b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3b6:	9008      	str	r0, [sp, #32]
 800a3b8:	9109      	str	r1, [sp, #36]	; 0x24
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	9310      	str	r3, [sp, #64]	; 0x40
 800a3be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a3c2:	9c08      	ldr	r4, [sp, #32]
 800a3c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a3c6:	9314      	str	r3, [sp, #80]	; 0x50
 800a3c8:	f7f8 fe72 	bl	80030b0 <__aeabi_i2d>
 800a3cc:	0022      	movs	r2, r4
 800a3ce:	002b      	movs	r3, r5
 800a3d0:	f7f8 f81c 	bl	800240c <__aeabi_dmul>
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	4b99      	ldr	r3, [pc, #612]	; (800a63c <_dtoa_r+0x6a0>)
 800a3d8:	f7f7 f8da 	bl	8001590 <__aeabi_dadd>
 800a3dc:	9010      	str	r0, [sp, #64]	; 0x40
 800a3de:	9111      	str	r1, [sp, #68]	; 0x44
 800a3e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a3e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3e4:	9208      	str	r2, [sp, #32]
 800a3e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e8:	4a95      	ldr	r2, [pc, #596]	; (800a640 <_dtoa_r+0x6a4>)
 800a3ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3ec:	4694      	mov	ip, r2
 800a3ee:	4463      	add	r3, ip
 800a3f0:	9317      	str	r3, [sp, #92]	; 0x5c
 800a3f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d161      	bne.n	800a4be <_dtoa_r+0x522>
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	0020      	movs	r0, r4
 800a3fe:	0029      	movs	r1, r5
 800a400:	4b90      	ldr	r3, [pc, #576]	; (800a644 <_dtoa_r+0x6a8>)
 800a402:	f7f8 fa6f 	bl	80028e4 <__aeabi_dsub>
 800a406:	9a08      	ldr	r2, [sp, #32]
 800a408:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a40a:	0004      	movs	r4, r0
 800a40c:	000d      	movs	r5, r1
 800a40e:	f7f6 f837 	bl	8000480 <__aeabi_dcmpgt>
 800a412:	2800      	cmp	r0, #0
 800a414:	d000      	beq.n	800a418 <_dtoa_r+0x47c>
 800a416:	e2af      	b.n	800a978 <_dtoa_r+0x9dc>
 800a418:	488b      	ldr	r0, [pc, #556]	; (800a648 <_dtoa_r+0x6ac>)
 800a41a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a41c:	4684      	mov	ip, r0
 800a41e:	4461      	add	r1, ip
 800a420:	000b      	movs	r3, r1
 800a422:	0020      	movs	r0, r4
 800a424:	0029      	movs	r1, r5
 800a426:	9a08      	ldr	r2, [sp, #32]
 800a428:	f7f6 f816 	bl	8000458 <__aeabi_dcmplt>
 800a42c:	2800      	cmp	r0, #0
 800a42e:	d000      	beq.n	800a432 <_dtoa_r+0x496>
 800a430:	e29f      	b.n	800a972 <_dtoa_r+0x9d6>
 800a432:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a434:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a436:	9308      	str	r3, [sp, #32]
 800a438:	9409      	str	r4, [sp, #36]	; 0x24
 800a43a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	da00      	bge.n	800a442 <_dtoa_r+0x4a6>
 800a440:	e172      	b.n	800a728 <_dtoa_r+0x78c>
 800a442:	9a02      	ldr	r2, [sp, #8]
 800a444:	2a0e      	cmp	r2, #14
 800a446:	dd00      	ble.n	800a44a <_dtoa_r+0x4ae>
 800a448:	e16e      	b.n	800a728 <_dtoa_r+0x78c>
 800a44a:	4b78      	ldr	r3, [pc, #480]	; (800a62c <_dtoa_r+0x690>)
 800a44c:	00d2      	lsls	r2, r2, #3
 800a44e:	189b      	adds	r3, r3, r2
 800a450:	685c      	ldr	r4, [r3, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	930a      	str	r3, [sp, #40]	; 0x28
 800a456:	940b      	str	r4, [sp, #44]	; 0x2c
 800a458:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	db00      	blt.n	800a460 <_dtoa_r+0x4c4>
 800a45e:	e0f7      	b.n	800a650 <_dtoa_r+0x6b4>
 800a460:	9b07      	ldr	r3, [sp, #28]
 800a462:	2b00      	cmp	r3, #0
 800a464:	dd00      	ble.n	800a468 <_dtoa_r+0x4cc>
 800a466:	e0f3      	b.n	800a650 <_dtoa_r+0x6b4>
 800a468:	d000      	beq.n	800a46c <_dtoa_r+0x4d0>
 800a46a:	e282      	b.n	800a972 <_dtoa_r+0x9d6>
 800a46c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a46e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a470:	2200      	movs	r2, #0
 800a472:	4b74      	ldr	r3, [pc, #464]	; (800a644 <_dtoa_r+0x6a8>)
 800a474:	f7f7 ffca 	bl	800240c <__aeabi_dmul>
 800a478:	9a08      	ldr	r2, [sp, #32]
 800a47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a47c:	f7f6 f80a 	bl	8000494 <__aeabi_dcmpge>
 800a480:	9e07      	ldr	r6, [sp, #28]
 800a482:	0035      	movs	r5, r6
 800a484:	2800      	cmp	r0, #0
 800a486:	d000      	beq.n	800a48a <_dtoa_r+0x4ee>
 800a488:	e259      	b.n	800a93e <_dtoa_r+0x9a2>
 800a48a:	9b06      	ldr	r3, [sp, #24]
 800a48c:	9a06      	ldr	r2, [sp, #24]
 800a48e:	3301      	adds	r3, #1
 800a490:	9308      	str	r3, [sp, #32]
 800a492:	2331      	movs	r3, #49	; 0x31
 800a494:	7013      	strb	r3, [r2, #0]
 800a496:	9b02      	ldr	r3, [sp, #8]
 800a498:	3301      	adds	r3, #1
 800a49a:	9302      	str	r3, [sp, #8]
 800a49c:	e254      	b.n	800a948 <_dtoa_r+0x9ac>
 800a49e:	4234      	tst	r4, r6
 800a4a0:	d007      	beq.n	800a4b2 <_dtoa_r+0x516>
 800a4a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4a4:	3301      	adds	r3, #1
 800a4a6:	9310      	str	r3, [sp, #64]	; 0x40
 800a4a8:	682a      	ldr	r2, [r5, #0]
 800a4aa:	686b      	ldr	r3, [r5, #4]
 800a4ac:	f7f7 ffae 	bl	800240c <__aeabi_dmul>
 800a4b0:	0033      	movs	r3, r6
 800a4b2:	1064      	asrs	r4, r4, #1
 800a4b4:	3508      	adds	r5, #8
 800a4b6:	e75a      	b.n	800a36e <_dtoa_r+0x3d2>
 800a4b8:	9e02      	ldr	r6, [sp, #8]
 800a4ba:	9b07      	ldr	r3, [sp, #28]
 800a4bc:	e780      	b.n	800a3c0 <_dtoa_r+0x424>
 800a4be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a4c2:	1e5a      	subs	r2, r3, #1
 800a4c4:	4b59      	ldr	r3, [pc, #356]	; (800a62c <_dtoa_r+0x690>)
 800a4c6:	00d2      	lsls	r2, r2, #3
 800a4c8:	189b      	adds	r3, r3, r2
 800a4ca:	681a      	ldr	r2, [r3, #0]
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	2900      	cmp	r1, #0
 800a4d0:	d051      	beq.n	800a576 <_dtoa_r+0x5da>
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	495d      	ldr	r1, [pc, #372]	; (800a64c <_dtoa_r+0x6b0>)
 800a4d6:	f7f7 fb97 	bl	8001c08 <__aeabi_ddiv>
 800a4da:	9a08      	ldr	r2, [sp, #32]
 800a4dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4de:	f7f8 fa01 	bl	80028e4 <__aeabi_dsub>
 800a4e2:	9a06      	ldr	r2, [sp, #24]
 800a4e4:	9b06      	ldr	r3, [sp, #24]
 800a4e6:	4694      	mov	ip, r2
 800a4e8:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4ec:	9010      	str	r0, [sp, #64]	; 0x40
 800a4ee:	9111      	str	r1, [sp, #68]	; 0x44
 800a4f0:	4463      	add	r3, ip
 800a4f2:	9319      	str	r3, [sp, #100]	; 0x64
 800a4f4:	0029      	movs	r1, r5
 800a4f6:	0020      	movs	r0, r4
 800a4f8:	f7f8 fda4 	bl	8003044 <__aeabi_d2iz>
 800a4fc:	9014      	str	r0, [sp, #80]	; 0x50
 800a4fe:	f7f8 fdd7 	bl	80030b0 <__aeabi_i2d>
 800a502:	0002      	movs	r2, r0
 800a504:	000b      	movs	r3, r1
 800a506:	0020      	movs	r0, r4
 800a508:	0029      	movs	r1, r5
 800a50a:	f7f8 f9eb 	bl	80028e4 <__aeabi_dsub>
 800a50e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a510:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a512:	3301      	adds	r3, #1
 800a514:	9308      	str	r3, [sp, #32]
 800a516:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a518:	0004      	movs	r4, r0
 800a51a:	3330      	adds	r3, #48	; 0x30
 800a51c:	7013      	strb	r3, [r2, #0]
 800a51e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a520:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a522:	000d      	movs	r5, r1
 800a524:	f7f5 ff98 	bl	8000458 <__aeabi_dcmplt>
 800a528:	2800      	cmp	r0, #0
 800a52a:	d175      	bne.n	800a618 <_dtoa_r+0x67c>
 800a52c:	0022      	movs	r2, r4
 800a52e:	002b      	movs	r3, r5
 800a530:	2000      	movs	r0, #0
 800a532:	4940      	ldr	r1, [pc, #256]	; (800a634 <_dtoa_r+0x698>)
 800a534:	f7f8 f9d6 	bl	80028e4 <__aeabi_dsub>
 800a538:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a53a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a53c:	f7f5 ff8c 	bl	8000458 <__aeabi_dcmplt>
 800a540:	2800      	cmp	r0, #0
 800a542:	d000      	beq.n	800a546 <_dtoa_r+0x5aa>
 800a544:	e0d2      	b.n	800a6ec <_dtoa_r+0x750>
 800a546:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a548:	9a08      	ldr	r2, [sp, #32]
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d100      	bne.n	800a550 <_dtoa_r+0x5b4>
 800a54e:	e770      	b.n	800a432 <_dtoa_r+0x496>
 800a550:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a552:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a554:	2200      	movs	r2, #0
 800a556:	4b38      	ldr	r3, [pc, #224]	; (800a638 <_dtoa_r+0x69c>)
 800a558:	f7f7 ff58 	bl	800240c <__aeabi_dmul>
 800a55c:	4b36      	ldr	r3, [pc, #216]	; (800a638 <_dtoa_r+0x69c>)
 800a55e:	9010      	str	r0, [sp, #64]	; 0x40
 800a560:	9111      	str	r1, [sp, #68]	; 0x44
 800a562:	2200      	movs	r2, #0
 800a564:	0020      	movs	r0, r4
 800a566:	0029      	movs	r1, r5
 800a568:	f7f7 ff50 	bl	800240c <__aeabi_dmul>
 800a56c:	9b08      	ldr	r3, [sp, #32]
 800a56e:	0004      	movs	r4, r0
 800a570:	000d      	movs	r5, r1
 800a572:	9317      	str	r3, [sp, #92]	; 0x5c
 800a574:	e7be      	b.n	800a4f4 <_dtoa_r+0x558>
 800a576:	9808      	ldr	r0, [sp, #32]
 800a578:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a57a:	f7f7 ff47 	bl	800240c <__aeabi_dmul>
 800a57e:	9a06      	ldr	r2, [sp, #24]
 800a580:	9b06      	ldr	r3, [sp, #24]
 800a582:	4694      	mov	ip, r2
 800a584:	9308      	str	r3, [sp, #32]
 800a586:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a588:	9010      	str	r0, [sp, #64]	; 0x40
 800a58a:	9111      	str	r1, [sp, #68]	; 0x44
 800a58c:	4463      	add	r3, ip
 800a58e:	9319      	str	r3, [sp, #100]	; 0x64
 800a590:	0029      	movs	r1, r5
 800a592:	0020      	movs	r0, r4
 800a594:	f7f8 fd56 	bl	8003044 <__aeabi_d2iz>
 800a598:	9017      	str	r0, [sp, #92]	; 0x5c
 800a59a:	f7f8 fd89 	bl	80030b0 <__aeabi_i2d>
 800a59e:	0002      	movs	r2, r0
 800a5a0:	000b      	movs	r3, r1
 800a5a2:	0020      	movs	r0, r4
 800a5a4:	0029      	movs	r1, r5
 800a5a6:	f7f8 f99d 	bl	80028e4 <__aeabi_dsub>
 800a5aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a5ac:	9a08      	ldr	r2, [sp, #32]
 800a5ae:	3330      	adds	r3, #48	; 0x30
 800a5b0:	7013      	strb	r3, [r2, #0]
 800a5b2:	0013      	movs	r3, r2
 800a5b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	0004      	movs	r4, r0
 800a5ba:	000d      	movs	r5, r1
 800a5bc:	9308      	str	r3, [sp, #32]
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d12c      	bne.n	800a61c <_dtoa_r+0x680>
 800a5c2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a5c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a5c6:	9a06      	ldr	r2, [sp, #24]
 800a5c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a5ca:	4694      	mov	ip, r2
 800a5cc:	4463      	add	r3, ip
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	9308      	str	r3, [sp, #32]
 800a5d2:	4b1e      	ldr	r3, [pc, #120]	; (800a64c <_dtoa_r+0x6b0>)
 800a5d4:	f7f6 ffdc 	bl	8001590 <__aeabi_dadd>
 800a5d8:	0002      	movs	r2, r0
 800a5da:	000b      	movs	r3, r1
 800a5dc:	0020      	movs	r0, r4
 800a5de:	0029      	movs	r1, r5
 800a5e0:	f7f5 ff4e 	bl	8000480 <__aeabi_dcmpgt>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	d000      	beq.n	800a5ea <_dtoa_r+0x64e>
 800a5e8:	e080      	b.n	800a6ec <_dtoa_r+0x750>
 800a5ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	4916      	ldr	r1, [pc, #88]	; (800a64c <_dtoa_r+0x6b0>)
 800a5f2:	f7f8 f977 	bl	80028e4 <__aeabi_dsub>
 800a5f6:	0002      	movs	r2, r0
 800a5f8:	000b      	movs	r3, r1
 800a5fa:	0020      	movs	r0, r4
 800a5fc:	0029      	movs	r1, r5
 800a5fe:	f7f5 ff2b 	bl	8000458 <__aeabi_dcmplt>
 800a602:	2800      	cmp	r0, #0
 800a604:	d100      	bne.n	800a608 <_dtoa_r+0x66c>
 800a606:	e714      	b.n	800a432 <_dtoa_r+0x496>
 800a608:	9b08      	ldr	r3, [sp, #32]
 800a60a:	001a      	movs	r2, r3
 800a60c:	3a01      	subs	r2, #1
 800a60e:	9208      	str	r2, [sp, #32]
 800a610:	7812      	ldrb	r2, [r2, #0]
 800a612:	2a30      	cmp	r2, #48	; 0x30
 800a614:	d0f8      	beq.n	800a608 <_dtoa_r+0x66c>
 800a616:	9308      	str	r3, [sp, #32]
 800a618:	9602      	str	r6, [sp, #8]
 800a61a:	e055      	b.n	800a6c8 <_dtoa_r+0x72c>
 800a61c:	2200      	movs	r2, #0
 800a61e:	4b06      	ldr	r3, [pc, #24]	; (800a638 <_dtoa_r+0x69c>)
 800a620:	f7f7 fef4 	bl	800240c <__aeabi_dmul>
 800a624:	0004      	movs	r4, r0
 800a626:	000d      	movs	r5, r1
 800a628:	e7b2      	b.n	800a590 <_dtoa_r+0x5f4>
 800a62a:	46c0      	nop			; (mov r8, r8)
 800a62c:	0800c840 	.word	0x0800c840
 800a630:	0800c818 	.word	0x0800c818
 800a634:	3ff00000 	.word	0x3ff00000
 800a638:	40240000 	.word	0x40240000
 800a63c:	401c0000 	.word	0x401c0000
 800a640:	fcc00000 	.word	0xfcc00000
 800a644:	40140000 	.word	0x40140000
 800a648:	7cc00000 	.word	0x7cc00000
 800a64c:	3fe00000 	.word	0x3fe00000
 800a650:	9b07      	ldr	r3, [sp, #28]
 800a652:	9e06      	ldr	r6, [sp, #24]
 800a654:	3b01      	subs	r3, #1
 800a656:	199b      	adds	r3, r3, r6
 800a658:	930c      	str	r3, [sp, #48]	; 0x30
 800a65a:	9c08      	ldr	r4, [sp, #32]
 800a65c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a65e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a660:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a662:	0020      	movs	r0, r4
 800a664:	0029      	movs	r1, r5
 800a666:	f7f7 facf 	bl	8001c08 <__aeabi_ddiv>
 800a66a:	f7f8 fceb 	bl	8003044 <__aeabi_d2iz>
 800a66e:	9007      	str	r0, [sp, #28]
 800a670:	f7f8 fd1e 	bl	80030b0 <__aeabi_i2d>
 800a674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a676:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a678:	f7f7 fec8 	bl	800240c <__aeabi_dmul>
 800a67c:	0002      	movs	r2, r0
 800a67e:	000b      	movs	r3, r1
 800a680:	0020      	movs	r0, r4
 800a682:	0029      	movs	r1, r5
 800a684:	f7f8 f92e 	bl	80028e4 <__aeabi_dsub>
 800a688:	0033      	movs	r3, r6
 800a68a:	9a07      	ldr	r2, [sp, #28]
 800a68c:	3601      	adds	r6, #1
 800a68e:	3230      	adds	r2, #48	; 0x30
 800a690:	701a      	strb	r2, [r3, #0]
 800a692:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a694:	9608      	str	r6, [sp, #32]
 800a696:	429a      	cmp	r2, r3
 800a698:	d139      	bne.n	800a70e <_dtoa_r+0x772>
 800a69a:	0002      	movs	r2, r0
 800a69c:	000b      	movs	r3, r1
 800a69e:	f7f6 ff77 	bl	8001590 <__aeabi_dadd>
 800a6a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6a6:	0004      	movs	r4, r0
 800a6a8:	000d      	movs	r5, r1
 800a6aa:	f7f5 fee9 	bl	8000480 <__aeabi_dcmpgt>
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	d11b      	bne.n	800a6ea <_dtoa_r+0x74e>
 800a6b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6b6:	0020      	movs	r0, r4
 800a6b8:	0029      	movs	r1, r5
 800a6ba:	f7f5 fec7 	bl	800044c <__aeabi_dcmpeq>
 800a6be:	2800      	cmp	r0, #0
 800a6c0:	d002      	beq.n	800a6c8 <_dtoa_r+0x72c>
 800a6c2:	9b07      	ldr	r3, [sp, #28]
 800a6c4:	07db      	lsls	r3, r3, #31
 800a6c6:	d410      	bmi.n	800a6ea <_dtoa_r+0x74e>
 800a6c8:	0038      	movs	r0, r7
 800a6ca:	9905      	ldr	r1, [sp, #20]
 800a6cc:	f000 fade 	bl	800ac8c <_Bfree>
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	9a08      	ldr	r2, [sp, #32]
 800a6d4:	9802      	ldr	r0, [sp, #8]
 800a6d6:	7013      	strb	r3, [r2, #0]
 800a6d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a6da:	3001      	adds	r0, #1
 800a6dc:	6018      	str	r0, [r3, #0]
 800a6de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d100      	bne.n	800a6e6 <_dtoa_r+0x74a>
 800a6e4:	e4a6      	b.n	800a034 <_dtoa_r+0x98>
 800a6e6:	601a      	str	r2, [r3, #0]
 800a6e8:	e4a4      	b.n	800a034 <_dtoa_r+0x98>
 800a6ea:	9e02      	ldr	r6, [sp, #8]
 800a6ec:	9b08      	ldr	r3, [sp, #32]
 800a6ee:	9308      	str	r3, [sp, #32]
 800a6f0:	3b01      	subs	r3, #1
 800a6f2:	781a      	ldrb	r2, [r3, #0]
 800a6f4:	2a39      	cmp	r2, #57	; 0x39
 800a6f6:	d106      	bne.n	800a706 <_dtoa_r+0x76a>
 800a6f8:	9a06      	ldr	r2, [sp, #24]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	d1f7      	bne.n	800a6ee <_dtoa_r+0x752>
 800a6fe:	2230      	movs	r2, #48	; 0x30
 800a700:	9906      	ldr	r1, [sp, #24]
 800a702:	3601      	adds	r6, #1
 800a704:	700a      	strb	r2, [r1, #0]
 800a706:	781a      	ldrb	r2, [r3, #0]
 800a708:	3201      	adds	r2, #1
 800a70a:	701a      	strb	r2, [r3, #0]
 800a70c:	e784      	b.n	800a618 <_dtoa_r+0x67c>
 800a70e:	2200      	movs	r2, #0
 800a710:	4baa      	ldr	r3, [pc, #680]	; (800a9bc <_dtoa_r+0xa20>)
 800a712:	f7f7 fe7b 	bl	800240c <__aeabi_dmul>
 800a716:	2200      	movs	r2, #0
 800a718:	2300      	movs	r3, #0
 800a71a:	0004      	movs	r4, r0
 800a71c:	000d      	movs	r5, r1
 800a71e:	f7f5 fe95 	bl	800044c <__aeabi_dcmpeq>
 800a722:	2800      	cmp	r0, #0
 800a724:	d09b      	beq.n	800a65e <_dtoa_r+0x6c2>
 800a726:	e7cf      	b.n	800a6c8 <_dtoa_r+0x72c>
 800a728:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a72a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a72c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a72e:	2d00      	cmp	r5, #0
 800a730:	d012      	beq.n	800a758 <_dtoa_r+0x7bc>
 800a732:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800a734:	2a01      	cmp	r2, #1
 800a736:	dc66      	bgt.n	800a806 <_dtoa_r+0x86a>
 800a738:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a73a:	2a00      	cmp	r2, #0
 800a73c:	d05d      	beq.n	800a7fa <_dtoa_r+0x85e>
 800a73e:	4aa0      	ldr	r2, [pc, #640]	; (800a9c0 <_dtoa_r+0xa24>)
 800a740:	189b      	adds	r3, r3, r2
 800a742:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a744:	2101      	movs	r1, #1
 800a746:	18d2      	adds	r2, r2, r3
 800a748:	920a      	str	r2, [sp, #40]	; 0x28
 800a74a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a74c:	0038      	movs	r0, r7
 800a74e:	18d3      	adds	r3, r2, r3
 800a750:	930d      	str	r3, [sp, #52]	; 0x34
 800a752:	f000 fb4b 	bl	800adec <__i2b>
 800a756:	0005      	movs	r5, r0
 800a758:	2c00      	cmp	r4, #0
 800a75a:	dd0e      	ble.n	800a77a <_dtoa_r+0x7de>
 800a75c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a75e:	2b00      	cmp	r3, #0
 800a760:	dd0b      	ble.n	800a77a <_dtoa_r+0x7de>
 800a762:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a764:	0023      	movs	r3, r4
 800a766:	4294      	cmp	r4, r2
 800a768:	dd00      	ble.n	800a76c <_dtoa_r+0x7d0>
 800a76a:	0013      	movs	r3, r2
 800a76c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a76e:	1ae4      	subs	r4, r4, r3
 800a770:	1ad2      	subs	r2, r2, r3
 800a772:	920a      	str	r2, [sp, #40]	; 0x28
 800a774:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a776:	1ad3      	subs	r3, r2, r3
 800a778:	930d      	str	r3, [sp, #52]	; 0x34
 800a77a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d01f      	beq.n	800a7c0 <_dtoa_r+0x824>
 800a780:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a782:	2b00      	cmp	r3, #0
 800a784:	d054      	beq.n	800a830 <_dtoa_r+0x894>
 800a786:	2e00      	cmp	r6, #0
 800a788:	dd11      	ble.n	800a7ae <_dtoa_r+0x812>
 800a78a:	0029      	movs	r1, r5
 800a78c:	0032      	movs	r2, r6
 800a78e:	0038      	movs	r0, r7
 800a790:	f000 fbf2 	bl	800af78 <__pow5mult>
 800a794:	9a05      	ldr	r2, [sp, #20]
 800a796:	0001      	movs	r1, r0
 800a798:	0005      	movs	r5, r0
 800a79a:	0038      	movs	r0, r7
 800a79c:	f000 fb3c 	bl	800ae18 <__multiply>
 800a7a0:	9905      	ldr	r1, [sp, #20]
 800a7a2:	9014      	str	r0, [sp, #80]	; 0x50
 800a7a4:	0038      	movs	r0, r7
 800a7a6:	f000 fa71 	bl	800ac8c <_Bfree>
 800a7aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a7ac:	9305      	str	r3, [sp, #20]
 800a7ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7b0:	1b9a      	subs	r2, r3, r6
 800a7b2:	42b3      	cmp	r3, r6
 800a7b4:	d004      	beq.n	800a7c0 <_dtoa_r+0x824>
 800a7b6:	0038      	movs	r0, r7
 800a7b8:	9905      	ldr	r1, [sp, #20]
 800a7ba:	f000 fbdd 	bl	800af78 <__pow5mult>
 800a7be:	9005      	str	r0, [sp, #20]
 800a7c0:	2101      	movs	r1, #1
 800a7c2:	0038      	movs	r0, r7
 800a7c4:	f000 fb12 	bl	800adec <__i2b>
 800a7c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a7ca:	0006      	movs	r6, r0
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	dd31      	ble.n	800a834 <_dtoa_r+0x898>
 800a7d0:	001a      	movs	r2, r3
 800a7d2:	0001      	movs	r1, r0
 800a7d4:	0038      	movs	r0, r7
 800a7d6:	f000 fbcf 	bl	800af78 <__pow5mult>
 800a7da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a7dc:	0006      	movs	r6, r0
 800a7de:	2b01      	cmp	r3, #1
 800a7e0:	dd2d      	ble.n	800a83e <_dtoa_r+0x8a2>
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	930e      	str	r3, [sp, #56]	; 0x38
 800a7e6:	6933      	ldr	r3, [r6, #16]
 800a7e8:	3303      	adds	r3, #3
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	18f3      	adds	r3, r6, r3
 800a7ee:	6858      	ldr	r0, [r3, #4]
 800a7f0:	f000 fab4 	bl	800ad5c <__hi0bits>
 800a7f4:	2320      	movs	r3, #32
 800a7f6:	1a18      	subs	r0, r3, r0
 800a7f8:	e039      	b.n	800a86e <_dtoa_r+0x8d2>
 800a7fa:	2336      	movs	r3, #54	; 0x36
 800a7fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a7fe:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a800:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a802:	1a9b      	subs	r3, r3, r2
 800a804:	e79d      	b.n	800a742 <_dtoa_r+0x7a6>
 800a806:	9b07      	ldr	r3, [sp, #28]
 800a808:	1e5e      	subs	r6, r3, #1
 800a80a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a80c:	42b3      	cmp	r3, r6
 800a80e:	db07      	blt.n	800a820 <_dtoa_r+0x884>
 800a810:	1b9e      	subs	r6, r3, r6
 800a812:	9b07      	ldr	r3, [sp, #28]
 800a814:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a816:	2b00      	cmp	r3, #0
 800a818:	da93      	bge.n	800a742 <_dtoa_r+0x7a6>
 800a81a:	1ae4      	subs	r4, r4, r3
 800a81c:	2300      	movs	r3, #0
 800a81e:	e790      	b.n	800a742 <_dtoa_r+0x7a6>
 800a820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a822:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a824:	1af3      	subs	r3, r6, r3
 800a826:	18d3      	adds	r3, r2, r3
 800a828:	960e      	str	r6, [sp, #56]	; 0x38
 800a82a:	9315      	str	r3, [sp, #84]	; 0x54
 800a82c:	2600      	movs	r6, #0
 800a82e:	e7f0      	b.n	800a812 <_dtoa_r+0x876>
 800a830:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a832:	e7c0      	b.n	800a7b6 <_dtoa_r+0x81a>
 800a834:	2300      	movs	r3, #0
 800a836:	930e      	str	r3, [sp, #56]	; 0x38
 800a838:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	dc13      	bgt.n	800a866 <_dtoa_r+0x8ca>
 800a83e:	2300      	movs	r3, #0
 800a840:	930e      	str	r3, [sp, #56]	; 0x38
 800a842:	9b08      	ldr	r3, [sp, #32]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d10e      	bne.n	800a866 <_dtoa_r+0x8ca>
 800a848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a84a:	031b      	lsls	r3, r3, #12
 800a84c:	d10b      	bne.n	800a866 <_dtoa_r+0x8ca>
 800a84e:	4b5d      	ldr	r3, [pc, #372]	; (800a9c4 <_dtoa_r+0xa28>)
 800a850:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a852:	4213      	tst	r3, r2
 800a854:	d007      	beq.n	800a866 <_dtoa_r+0x8ca>
 800a856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a858:	3301      	adds	r3, #1
 800a85a:	930a      	str	r3, [sp, #40]	; 0x28
 800a85c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a85e:	3301      	adds	r3, #1
 800a860:	930d      	str	r3, [sp, #52]	; 0x34
 800a862:	2301      	movs	r3, #1
 800a864:	930e      	str	r3, [sp, #56]	; 0x38
 800a866:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a868:	2001      	movs	r0, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d1bb      	bne.n	800a7e6 <_dtoa_r+0x84a>
 800a86e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a870:	221f      	movs	r2, #31
 800a872:	1818      	adds	r0, r3, r0
 800a874:	0003      	movs	r3, r0
 800a876:	4013      	ands	r3, r2
 800a878:	4210      	tst	r0, r2
 800a87a:	d046      	beq.n	800a90a <_dtoa_r+0x96e>
 800a87c:	3201      	adds	r2, #1
 800a87e:	1ad2      	subs	r2, r2, r3
 800a880:	2a04      	cmp	r2, #4
 800a882:	dd3f      	ble.n	800a904 <_dtoa_r+0x968>
 800a884:	221c      	movs	r2, #28
 800a886:	1ad3      	subs	r3, r2, r3
 800a888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a88a:	18e4      	adds	r4, r4, r3
 800a88c:	18d2      	adds	r2, r2, r3
 800a88e:	920a      	str	r2, [sp, #40]	; 0x28
 800a890:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a892:	18d3      	adds	r3, r2, r3
 800a894:	930d      	str	r3, [sp, #52]	; 0x34
 800a896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a898:	2b00      	cmp	r3, #0
 800a89a:	dd05      	ble.n	800a8a8 <_dtoa_r+0x90c>
 800a89c:	001a      	movs	r2, r3
 800a89e:	0038      	movs	r0, r7
 800a8a0:	9905      	ldr	r1, [sp, #20]
 800a8a2:	f000 fbc5 	bl	800b030 <__lshift>
 800a8a6:	9005      	str	r0, [sp, #20]
 800a8a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	dd05      	ble.n	800a8ba <_dtoa_r+0x91e>
 800a8ae:	0031      	movs	r1, r6
 800a8b0:	001a      	movs	r2, r3
 800a8b2:	0038      	movs	r0, r7
 800a8b4:	f000 fbbc 	bl	800b030 <__lshift>
 800a8b8:	0006      	movs	r6, r0
 800a8ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d026      	beq.n	800a90e <_dtoa_r+0x972>
 800a8c0:	0031      	movs	r1, r6
 800a8c2:	9805      	ldr	r0, [sp, #20]
 800a8c4:	f000 fc22 	bl	800b10c <__mcmp>
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	da20      	bge.n	800a90e <_dtoa_r+0x972>
 800a8cc:	9b02      	ldr	r3, [sp, #8]
 800a8ce:	220a      	movs	r2, #10
 800a8d0:	3b01      	subs	r3, #1
 800a8d2:	9302      	str	r3, [sp, #8]
 800a8d4:	0038      	movs	r0, r7
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	9905      	ldr	r1, [sp, #20]
 800a8da:	f000 f9fb 	bl	800acd4 <__multadd>
 800a8de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8e0:	9005      	str	r0, [sp, #20]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d100      	bne.n	800a8e8 <_dtoa_r+0x94c>
 800a8e6:	e166      	b.n	800abb6 <_dtoa_r+0xc1a>
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	0029      	movs	r1, r5
 800a8ec:	220a      	movs	r2, #10
 800a8ee:	0038      	movs	r0, r7
 800a8f0:	f000 f9f0 	bl	800acd4 <__multadd>
 800a8f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f6:	0005      	movs	r5, r0
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	dc47      	bgt.n	800a98c <_dtoa_r+0x9f0>
 800a8fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8fe:	2b02      	cmp	r3, #2
 800a900:	dc0d      	bgt.n	800a91e <_dtoa_r+0x982>
 800a902:	e043      	b.n	800a98c <_dtoa_r+0x9f0>
 800a904:	2a04      	cmp	r2, #4
 800a906:	d0c6      	beq.n	800a896 <_dtoa_r+0x8fa>
 800a908:	0013      	movs	r3, r2
 800a90a:	331c      	adds	r3, #28
 800a90c:	e7bc      	b.n	800a888 <_dtoa_r+0x8ec>
 800a90e:	9b07      	ldr	r3, [sp, #28]
 800a910:	2b00      	cmp	r3, #0
 800a912:	dc35      	bgt.n	800a980 <_dtoa_r+0x9e4>
 800a914:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a916:	2b02      	cmp	r3, #2
 800a918:	dd32      	ble.n	800a980 <_dtoa_r+0x9e4>
 800a91a:	9b07      	ldr	r3, [sp, #28]
 800a91c:	930c      	str	r3, [sp, #48]	; 0x30
 800a91e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a920:	2b00      	cmp	r3, #0
 800a922:	d10c      	bne.n	800a93e <_dtoa_r+0x9a2>
 800a924:	0031      	movs	r1, r6
 800a926:	2205      	movs	r2, #5
 800a928:	0038      	movs	r0, r7
 800a92a:	f000 f9d3 	bl	800acd4 <__multadd>
 800a92e:	0006      	movs	r6, r0
 800a930:	0001      	movs	r1, r0
 800a932:	9805      	ldr	r0, [sp, #20]
 800a934:	f000 fbea 	bl	800b10c <__mcmp>
 800a938:	2800      	cmp	r0, #0
 800a93a:	dd00      	ble.n	800a93e <_dtoa_r+0x9a2>
 800a93c:	e5a5      	b.n	800a48a <_dtoa_r+0x4ee>
 800a93e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a940:	43db      	mvns	r3, r3
 800a942:	9302      	str	r3, [sp, #8]
 800a944:	9b06      	ldr	r3, [sp, #24]
 800a946:	9308      	str	r3, [sp, #32]
 800a948:	2400      	movs	r4, #0
 800a94a:	0031      	movs	r1, r6
 800a94c:	0038      	movs	r0, r7
 800a94e:	f000 f99d 	bl	800ac8c <_Bfree>
 800a952:	2d00      	cmp	r5, #0
 800a954:	d100      	bne.n	800a958 <_dtoa_r+0x9bc>
 800a956:	e6b7      	b.n	800a6c8 <_dtoa_r+0x72c>
 800a958:	2c00      	cmp	r4, #0
 800a95a:	d005      	beq.n	800a968 <_dtoa_r+0x9cc>
 800a95c:	42ac      	cmp	r4, r5
 800a95e:	d003      	beq.n	800a968 <_dtoa_r+0x9cc>
 800a960:	0021      	movs	r1, r4
 800a962:	0038      	movs	r0, r7
 800a964:	f000 f992 	bl	800ac8c <_Bfree>
 800a968:	0029      	movs	r1, r5
 800a96a:	0038      	movs	r0, r7
 800a96c:	f000 f98e 	bl	800ac8c <_Bfree>
 800a970:	e6aa      	b.n	800a6c8 <_dtoa_r+0x72c>
 800a972:	2600      	movs	r6, #0
 800a974:	0035      	movs	r5, r6
 800a976:	e7e2      	b.n	800a93e <_dtoa_r+0x9a2>
 800a978:	9602      	str	r6, [sp, #8]
 800a97a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800a97c:	0035      	movs	r5, r6
 800a97e:	e584      	b.n	800a48a <_dtoa_r+0x4ee>
 800a980:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a982:	2b00      	cmp	r3, #0
 800a984:	d100      	bne.n	800a988 <_dtoa_r+0x9ec>
 800a986:	e0ce      	b.n	800ab26 <_dtoa_r+0xb8a>
 800a988:	9b07      	ldr	r3, [sp, #28]
 800a98a:	930c      	str	r3, [sp, #48]	; 0x30
 800a98c:	2c00      	cmp	r4, #0
 800a98e:	dd05      	ble.n	800a99c <_dtoa_r+0xa00>
 800a990:	0029      	movs	r1, r5
 800a992:	0022      	movs	r2, r4
 800a994:	0038      	movs	r0, r7
 800a996:	f000 fb4b 	bl	800b030 <__lshift>
 800a99a:	0005      	movs	r5, r0
 800a99c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a99e:	0028      	movs	r0, r5
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d022      	beq.n	800a9ea <_dtoa_r+0xa4e>
 800a9a4:	0038      	movs	r0, r7
 800a9a6:	6869      	ldr	r1, [r5, #4]
 800a9a8:	f000 f92c 	bl	800ac04 <_Balloc>
 800a9ac:	1e04      	subs	r4, r0, #0
 800a9ae:	d10f      	bne.n	800a9d0 <_dtoa_r+0xa34>
 800a9b0:	0002      	movs	r2, r0
 800a9b2:	4b05      	ldr	r3, [pc, #20]	; (800a9c8 <_dtoa_r+0xa2c>)
 800a9b4:	4905      	ldr	r1, [pc, #20]	; (800a9cc <_dtoa_r+0xa30>)
 800a9b6:	f7ff fb06 	bl	8009fc6 <_dtoa_r+0x2a>
 800a9ba:	46c0      	nop			; (mov r8, r8)
 800a9bc:	40240000 	.word	0x40240000
 800a9c0:	00000433 	.word	0x00000433
 800a9c4:	7ff00000 	.word	0x7ff00000
 800a9c8:	0800c7a7 	.word	0x0800c7a7
 800a9cc:	000002ea 	.word	0x000002ea
 800a9d0:	0029      	movs	r1, r5
 800a9d2:	692b      	ldr	r3, [r5, #16]
 800a9d4:	310c      	adds	r1, #12
 800a9d6:	1c9a      	adds	r2, r3, #2
 800a9d8:	0092      	lsls	r2, r2, #2
 800a9da:	300c      	adds	r0, #12
 800a9dc:	f7fe fdb2 	bl	8009544 <memcpy>
 800a9e0:	2201      	movs	r2, #1
 800a9e2:	0021      	movs	r1, r4
 800a9e4:	0038      	movs	r0, r7
 800a9e6:	f000 fb23 	bl	800b030 <__lshift>
 800a9ea:	9b06      	ldr	r3, [sp, #24]
 800a9ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a9ee:	930a      	str	r3, [sp, #40]	; 0x28
 800a9f0:	3b01      	subs	r3, #1
 800a9f2:	189b      	adds	r3, r3, r2
 800a9f4:	2201      	movs	r2, #1
 800a9f6:	002c      	movs	r4, r5
 800a9f8:	0005      	movs	r5, r0
 800a9fa:	9314      	str	r3, [sp, #80]	; 0x50
 800a9fc:	9b08      	ldr	r3, [sp, #32]
 800a9fe:	4013      	ands	r3, r2
 800aa00:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa02:	0031      	movs	r1, r6
 800aa04:	9805      	ldr	r0, [sp, #20]
 800aa06:	f7ff fa3d 	bl	8009e84 <quorem>
 800aa0a:	0003      	movs	r3, r0
 800aa0c:	0021      	movs	r1, r4
 800aa0e:	3330      	adds	r3, #48	; 0x30
 800aa10:	900d      	str	r0, [sp, #52]	; 0x34
 800aa12:	9805      	ldr	r0, [sp, #20]
 800aa14:	9307      	str	r3, [sp, #28]
 800aa16:	f000 fb79 	bl	800b10c <__mcmp>
 800aa1a:	002a      	movs	r2, r5
 800aa1c:	900e      	str	r0, [sp, #56]	; 0x38
 800aa1e:	0031      	movs	r1, r6
 800aa20:	0038      	movs	r0, r7
 800aa22:	f000 fb8f 	bl	800b144 <__mdiff>
 800aa26:	68c3      	ldr	r3, [r0, #12]
 800aa28:	9008      	str	r0, [sp, #32]
 800aa2a:	9310      	str	r3, [sp, #64]	; 0x40
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	930c      	str	r3, [sp, #48]	; 0x30
 800aa30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d104      	bne.n	800aa40 <_dtoa_r+0xaa4>
 800aa36:	0001      	movs	r1, r0
 800aa38:	9805      	ldr	r0, [sp, #20]
 800aa3a:	f000 fb67 	bl	800b10c <__mcmp>
 800aa3e:	900c      	str	r0, [sp, #48]	; 0x30
 800aa40:	0038      	movs	r0, r7
 800aa42:	9908      	ldr	r1, [sp, #32]
 800aa44:	f000 f922 	bl	800ac8c <_Bfree>
 800aa48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	9308      	str	r3, [sp, #32]
 800aa50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa52:	4313      	orrs	r3, r2
 800aa54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa56:	4313      	orrs	r3, r2
 800aa58:	d10c      	bne.n	800aa74 <_dtoa_r+0xad8>
 800aa5a:	9b07      	ldr	r3, [sp, #28]
 800aa5c:	2b39      	cmp	r3, #57	; 0x39
 800aa5e:	d026      	beq.n	800aaae <_dtoa_r+0xb12>
 800aa60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	dd02      	ble.n	800aa6c <_dtoa_r+0xad0>
 800aa66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa68:	3331      	adds	r3, #49	; 0x31
 800aa6a:	9307      	str	r3, [sp, #28]
 800aa6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa6e:	9a07      	ldr	r2, [sp, #28]
 800aa70:	701a      	strb	r2, [r3, #0]
 800aa72:	e76a      	b.n	800a94a <_dtoa_r+0x9ae>
 800aa74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	db04      	blt.n	800aa84 <_dtoa_r+0xae8>
 800aa7a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa80:	4313      	orrs	r3, r2
 800aa82:	d11f      	bne.n	800aac4 <_dtoa_r+0xb28>
 800aa84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	ddf0      	ble.n	800aa6c <_dtoa_r+0xad0>
 800aa8a:	9905      	ldr	r1, [sp, #20]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	0038      	movs	r0, r7
 800aa90:	f000 face 	bl	800b030 <__lshift>
 800aa94:	0031      	movs	r1, r6
 800aa96:	9005      	str	r0, [sp, #20]
 800aa98:	f000 fb38 	bl	800b10c <__mcmp>
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	dc03      	bgt.n	800aaa8 <_dtoa_r+0xb0c>
 800aaa0:	d1e4      	bne.n	800aa6c <_dtoa_r+0xad0>
 800aaa2:	9b07      	ldr	r3, [sp, #28]
 800aaa4:	07db      	lsls	r3, r3, #31
 800aaa6:	d5e1      	bpl.n	800aa6c <_dtoa_r+0xad0>
 800aaa8:	9b07      	ldr	r3, [sp, #28]
 800aaaa:	2b39      	cmp	r3, #57	; 0x39
 800aaac:	d1db      	bne.n	800aa66 <_dtoa_r+0xaca>
 800aaae:	2339      	movs	r3, #57	; 0x39
 800aab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aab2:	7013      	strb	r3, [r2, #0]
 800aab4:	9b08      	ldr	r3, [sp, #32]
 800aab6:	9308      	str	r3, [sp, #32]
 800aab8:	3b01      	subs	r3, #1
 800aaba:	781a      	ldrb	r2, [r3, #0]
 800aabc:	2a39      	cmp	r2, #57	; 0x39
 800aabe:	d068      	beq.n	800ab92 <_dtoa_r+0xbf6>
 800aac0:	3201      	adds	r2, #1
 800aac2:	e7d5      	b.n	800aa70 <_dtoa_r+0xad4>
 800aac4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	dd07      	ble.n	800aada <_dtoa_r+0xb3e>
 800aaca:	9b07      	ldr	r3, [sp, #28]
 800aacc:	2b39      	cmp	r3, #57	; 0x39
 800aace:	d0ee      	beq.n	800aaae <_dtoa_r+0xb12>
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aad4:	3301      	adds	r3, #1
 800aad6:	7013      	strb	r3, [r2, #0]
 800aad8:	e737      	b.n	800a94a <_dtoa_r+0x9ae>
 800aada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aadc:	9a07      	ldr	r2, [sp, #28]
 800aade:	701a      	strb	r2, [r3, #0]
 800aae0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d03e      	beq.n	800ab66 <_dtoa_r+0xbca>
 800aae8:	2300      	movs	r3, #0
 800aaea:	220a      	movs	r2, #10
 800aaec:	9905      	ldr	r1, [sp, #20]
 800aaee:	0038      	movs	r0, r7
 800aaf0:	f000 f8f0 	bl	800acd4 <__multadd>
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	9005      	str	r0, [sp, #20]
 800aaf8:	220a      	movs	r2, #10
 800aafa:	0021      	movs	r1, r4
 800aafc:	0038      	movs	r0, r7
 800aafe:	42ac      	cmp	r4, r5
 800ab00:	d106      	bne.n	800ab10 <_dtoa_r+0xb74>
 800ab02:	f000 f8e7 	bl	800acd4 <__multadd>
 800ab06:	0004      	movs	r4, r0
 800ab08:	0005      	movs	r5, r0
 800ab0a:	9b08      	ldr	r3, [sp, #32]
 800ab0c:	930a      	str	r3, [sp, #40]	; 0x28
 800ab0e:	e778      	b.n	800aa02 <_dtoa_r+0xa66>
 800ab10:	f000 f8e0 	bl	800acd4 <__multadd>
 800ab14:	0029      	movs	r1, r5
 800ab16:	0004      	movs	r4, r0
 800ab18:	2300      	movs	r3, #0
 800ab1a:	220a      	movs	r2, #10
 800ab1c:	0038      	movs	r0, r7
 800ab1e:	f000 f8d9 	bl	800acd4 <__multadd>
 800ab22:	0005      	movs	r5, r0
 800ab24:	e7f1      	b.n	800ab0a <_dtoa_r+0xb6e>
 800ab26:	9b07      	ldr	r3, [sp, #28]
 800ab28:	930c      	str	r3, [sp, #48]	; 0x30
 800ab2a:	2400      	movs	r4, #0
 800ab2c:	0031      	movs	r1, r6
 800ab2e:	9805      	ldr	r0, [sp, #20]
 800ab30:	f7ff f9a8 	bl	8009e84 <quorem>
 800ab34:	9b06      	ldr	r3, [sp, #24]
 800ab36:	3030      	adds	r0, #48	; 0x30
 800ab38:	5518      	strb	r0, [r3, r4]
 800ab3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab3c:	3401      	adds	r4, #1
 800ab3e:	9007      	str	r0, [sp, #28]
 800ab40:	42a3      	cmp	r3, r4
 800ab42:	dd07      	ble.n	800ab54 <_dtoa_r+0xbb8>
 800ab44:	2300      	movs	r3, #0
 800ab46:	220a      	movs	r2, #10
 800ab48:	0038      	movs	r0, r7
 800ab4a:	9905      	ldr	r1, [sp, #20]
 800ab4c:	f000 f8c2 	bl	800acd4 <__multadd>
 800ab50:	9005      	str	r0, [sp, #20]
 800ab52:	e7eb      	b.n	800ab2c <_dtoa_r+0xb90>
 800ab54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab56:	2001      	movs	r0, #1
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	dd00      	ble.n	800ab5e <_dtoa_r+0xbc2>
 800ab5c:	0018      	movs	r0, r3
 800ab5e:	2400      	movs	r4, #0
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	181b      	adds	r3, r3, r0
 800ab64:	9308      	str	r3, [sp, #32]
 800ab66:	9905      	ldr	r1, [sp, #20]
 800ab68:	2201      	movs	r2, #1
 800ab6a:	0038      	movs	r0, r7
 800ab6c:	f000 fa60 	bl	800b030 <__lshift>
 800ab70:	0031      	movs	r1, r6
 800ab72:	9005      	str	r0, [sp, #20]
 800ab74:	f000 faca 	bl	800b10c <__mcmp>
 800ab78:	2800      	cmp	r0, #0
 800ab7a:	dc9b      	bgt.n	800aab4 <_dtoa_r+0xb18>
 800ab7c:	d102      	bne.n	800ab84 <_dtoa_r+0xbe8>
 800ab7e:	9b07      	ldr	r3, [sp, #28]
 800ab80:	07db      	lsls	r3, r3, #31
 800ab82:	d497      	bmi.n	800aab4 <_dtoa_r+0xb18>
 800ab84:	9b08      	ldr	r3, [sp, #32]
 800ab86:	9308      	str	r3, [sp, #32]
 800ab88:	3b01      	subs	r3, #1
 800ab8a:	781a      	ldrb	r2, [r3, #0]
 800ab8c:	2a30      	cmp	r2, #48	; 0x30
 800ab8e:	d0fa      	beq.n	800ab86 <_dtoa_r+0xbea>
 800ab90:	e6db      	b.n	800a94a <_dtoa_r+0x9ae>
 800ab92:	9a06      	ldr	r2, [sp, #24]
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d18e      	bne.n	800aab6 <_dtoa_r+0xb1a>
 800ab98:	9b02      	ldr	r3, [sp, #8]
 800ab9a:	3301      	adds	r3, #1
 800ab9c:	9302      	str	r3, [sp, #8]
 800ab9e:	2331      	movs	r3, #49	; 0x31
 800aba0:	e799      	b.n	800aad6 <_dtoa_r+0xb3a>
 800aba2:	4b09      	ldr	r3, [pc, #36]	; (800abc8 <_dtoa_r+0xc2c>)
 800aba4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aba6:	9306      	str	r3, [sp, #24]
 800aba8:	4b08      	ldr	r3, [pc, #32]	; (800abcc <_dtoa_r+0xc30>)
 800abaa:	2a00      	cmp	r2, #0
 800abac:	d001      	beq.n	800abb2 <_dtoa_r+0xc16>
 800abae:	f7ff fa3f 	bl	800a030 <_dtoa_r+0x94>
 800abb2:	f7ff fa3f 	bl	800a034 <_dtoa_r+0x98>
 800abb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abb8:	2b00      	cmp	r3, #0
 800abba:	dcb6      	bgt.n	800ab2a <_dtoa_r+0xb8e>
 800abbc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800abbe:	2b02      	cmp	r3, #2
 800abc0:	dd00      	ble.n	800abc4 <_dtoa_r+0xc28>
 800abc2:	e6ac      	b.n	800a91e <_dtoa_r+0x982>
 800abc4:	e7b1      	b.n	800ab2a <_dtoa_r+0xb8e>
 800abc6:	46c0      	nop			; (mov r8, r8)
 800abc8:	0800c728 	.word	0x0800c728
 800abcc:	0800c730 	.word	0x0800c730

0800abd0 <_localeconv_r>:
 800abd0:	4800      	ldr	r0, [pc, #0]	; (800abd4 <_localeconv_r+0x4>)
 800abd2:	4770      	bx	lr
 800abd4:	20000168 	.word	0x20000168

0800abd8 <malloc>:
 800abd8:	b510      	push	{r4, lr}
 800abda:	4b03      	ldr	r3, [pc, #12]	; (800abe8 <malloc+0x10>)
 800abdc:	0001      	movs	r1, r0
 800abde:	6818      	ldr	r0, [r3, #0]
 800abe0:	f000 fc44 	bl	800b46c <_malloc_r>
 800abe4:	bd10      	pop	{r4, pc}
 800abe6:	46c0      	nop			; (mov r8, r8)
 800abe8:	20000014 	.word	0x20000014

0800abec <memchr>:
 800abec:	b2c9      	uxtb	r1, r1
 800abee:	1882      	adds	r2, r0, r2
 800abf0:	4290      	cmp	r0, r2
 800abf2:	d101      	bne.n	800abf8 <memchr+0xc>
 800abf4:	2000      	movs	r0, #0
 800abf6:	4770      	bx	lr
 800abf8:	7803      	ldrb	r3, [r0, #0]
 800abfa:	428b      	cmp	r3, r1
 800abfc:	d0fb      	beq.n	800abf6 <memchr+0xa>
 800abfe:	3001      	adds	r0, #1
 800ac00:	e7f6      	b.n	800abf0 <memchr+0x4>
	...

0800ac04 <_Balloc>:
 800ac04:	b570      	push	{r4, r5, r6, lr}
 800ac06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ac08:	0006      	movs	r6, r0
 800ac0a:	000c      	movs	r4, r1
 800ac0c:	2d00      	cmp	r5, #0
 800ac0e:	d10e      	bne.n	800ac2e <_Balloc+0x2a>
 800ac10:	2010      	movs	r0, #16
 800ac12:	f7ff ffe1 	bl	800abd8 <malloc>
 800ac16:	1e02      	subs	r2, r0, #0
 800ac18:	6270      	str	r0, [r6, #36]	; 0x24
 800ac1a:	d104      	bne.n	800ac26 <_Balloc+0x22>
 800ac1c:	2166      	movs	r1, #102	; 0x66
 800ac1e:	4b19      	ldr	r3, [pc, #100]	; (800ac84 <_Balloc+0x80>)
 800ac20:	4819      	ldr	r0, [pc, #100]	; (800ac88 <_Balloc+0x84>)
 800ac22:	f000 fe0d 	bl	800b840 <__assert_func>
 800ac26:	6045      	str	r5, [r0, #4]
 800ac28:	6085      	str	r5, [r0, #8]
 800ac2a:	6005      	str	r5, [r0, #0]
 800ac2c:	60c5      	str	r5, [r0, #12]
 800ac2e:	6a75      	ldr	r5, [r6, #36]	; 0x24
 800ac30:	68eb      	ldr	r3, [r5, #12]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d013      	beq.n	800ac5e <_Balloc+0x5a>
 800ac36:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ac38:	00a2      	lsls	r2, r4, #2
 800ac3a:	68db      	ldr	r3, [r3, #12]
 800ac3c:	189b      	adds	r3, r3, r2
 800ac3e:	6818      	ldr	r0, [r3, #0]
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d118      	bne.n	800ac76 <_Balloc+0x72>
 800ac44:	2101      	movs	r1, #1
 800ac46:	000d      	movs	r5, r1
 800ac48:	40a5      	lsls	r5, r4
 800ac4a:	1d6a      	adds	r2, r5, #5
 800ac4c:	0030      	movs	r0, r6
 800ac4e:	0092      	lsls	r2, r2, #2
 800ac50:	f000 fb74 	bl	800b33c <_calloc_r>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d00c      	beq.n	800ac72 <_Balloc+0x6e>
 800ac58:	6044      	str	r4, [r0, #4]
 800ac5a:	6085      	str	r5, [r0, #8]
 800ac5c:	e00d      	b.n	800ac7a <_Balloc+0x76>
 800ac5e:	2221      	movs	r2, #33	; 0x21
 800ac60:	2104      	movs	r1, #4
 800ac62:	0030      	movs	r0, r6
 800ac64:	f000 fb6a 	bl	800b33c <_calloc_r>
 800ac68:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ac6a:	60e8      	str	r0, [r5, #12]
 800ac6c:	68db      	ldr	r3, [r3, #12]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d1e1      	bne.n	800ac36 <_Balloc+0x32>
 800ac72:	2000      	movs	r0, #0
 800ac74:	bd70      	pop	{r4, r5, r6, pc}
 800ac76:	6802      	ldr	r2, [r0, #0]
 800ac78:	601a      	str	r2, [r3, #0]
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	6103      	str	r3, [r0, #16]
 800ac7e:	60c3      	str	r3, [r0, #12]
 800ac80:	e7f8      	b.n	800ac74 <_Balloc+0x70>
 800ac82:	46c0      	nop			; (mov r8, r8)
 800ac84:	0800c735 	.word	0x0800c735
 800ac88:	0800c7b8 	.word	0x0800c7b8

0800ac8c <_Bfree>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ac90:	0005      	movs	r5, r0
 800ac92:	000c      	movs	r4, r1
 800ac94:	2e00      	cmp	r6, #0
 800ac96:	d10e      	bne.n	800acb6 <_Bfree+0x2a>
 800ac98:	2010      	movs	r0, #16
 800ac9a:	f7ff ff9d 	bl	800abd8 <malloc>
 800ac9e:	1e02      	subs	r2, r0, #0
 800aca0:	6268      	str	r0, [r5, #36]	; 0x24
 800aca2:	d104      	bne.n	800acae <_Bfree+0x22>
 800aca4:	218a      	movs	r1, #138	; 0x8a
 800aca6:	4b09      	ldr	r3, [pc, #36]	; (800accc <_Bfree+0x40>)
 800aca8:	4809      	ldr	r0, [pc, #36]	; (800acd0 <_Bfree+0x44>)
 800acaa:	f000 fdc9 	bl	800b840 <__assert_func>
 800acae:	6046      	str	r6, [r0, #4]
 800acb0:	6086      	str	r6, [r0, #8]
 800acb2:	6006      	str	r6, [r0, #0]
 800acb4:	60c6      	str	r6, [r0, #12]
 800acb6:	2c00      	cmp	r4, #0
 800acb8:	d007      	beq.n	800acca <_Bfree+0x3e>
 800acba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800acbc:	6862      	ldr	r2, [r4, #4]
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	0092      	lsls	r2, r2, #2
 800acc2:	189b      	adds	r3, r3, r2
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	6022      	str	r2, [r4, #0]
 800acc8:	601c      	str	r4, [r3, #0]
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	0800c735 	.word	0x0800c735
 800acd0:	0800c7b8 	.word	0x0800c7b8

0800acd4 <__multadd>:
 800acd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acd6:	000e      	movs	r6, r1
 800acd8:	9001      	str	r0, [sp, #4]
 800acda:	000c      	movs	r4, r1
 800acdc:	001d      	movs	r5, r3
 800acde:	2000      	movs	r0, #0
 800ace0:	690f      	ldr	r7, [r1, #16]
 800ace2:	3614      	adds	r6, #20
 800ace4:	6833      	ldr	r3, [r6, #0]
 800ace6:	3001      	adds	r0, #1
 800ace8:	b299      	uxth	r1, r3
 800acea:	4351      	muls	r1, r2
 800acec:	0c1b      	lsrs	r3, r3, #16
 800acee:	4353      	muls	r3, r2
 800acf0:	1949      	adds	r1, r1, r5
 800acf2:	0c0d      	lsrs	r5, r1, #16
 800acf4:	195b      	adds	r3, r3, r5
 800acf6:	0c1d      	lsrs	r5, r3, #16
 800acf8:	b289      	uxth	r1, r1
 800acfa:	041b      	lsls	r3, r3, #16
 800acfc:	185b      	adds	r3, r3, r1
 800acfe:	c608      	stmia	r6!, {r3}
 800ad00:	4287      	cmp	r7, r0
 800ad02:	dcef      	bgt.n	800ace4 <__multadd+0x10>
 800ad04:	2d00      	cmp	r5, #0
 800ad06:	d022      	beq.n	800ad4e <__multadd+0x7a>
 800ad08:	68a3      	ldr	r3, [r4, #8]
 800ad0a:	42bb      	cmp	r3, r7
 800ad0c:	dc19      	bgt.n	800ad42 <__multadd+0x6e>
 800ad0e:	6863      	ldr	r3, [r4, #4]
 800ad10:	9801      	ldr	r0, [sp, #4]
 800ad12:	1c59      	adds	r1, r3, #1
 800ad14:	f7ff ff76 	bl	800ac04 <_Balloc>
 800ad18:	1e06      	subs	r6, r0, #0
 800ad1a:	d105      	bne.n	800ad28 <__multadd+0x54>
 800ad1c:	0002      	movs	r2, r0
 800ad1e:	21b5      	movs	r1, #181	; 0xb5
 800ad20:	4b0c      	ldr	r3, [pc, #48]	; (800ad54 <__multadd+0x80>)
 800ad22:	480d      	ldr	r0, [pc, #52]	; (800ad58 <__multadd+0x84>)
 800ad24:	f000 fd8c 	bl	800b840 <__assert_func>
 800ad28:	0021      	movs	r1, r4
 800ad2a:	6923      	ldr	r3, [r4, #16]
 800ad2c:	310c      	adds	r1, #12
 800ad2e:	1c9a      	adds	r2, r3, #2
 800ad30:	0092      	lsls	r2, r2, #2
 800ad32:	300c      	adds	r0, #12
 800ad34:	f7fe fc06 	bl	8009544 <memcpy>
 800ad38:	0021      	movs	r1, r4
 800ad3a:	9801      	ldr	r0, [sp, #4]
 800ad3c:	f7ff ffa6 	bl	800ac8c <_Bfree>
 800ad40:	0034      	movs	r4, r6
 800ad42:	1d3b      	adds	r3, r7, #4
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	18e3      	adds	r3, r4, r3
 800ad48:	605d      	str	r5, [r3, #4]
 800ad4a:	1c7b      	adds	r3, r7, #1
 800ad4c:	6123      	str	r3, [r4, #16]
 800ad4e:	0020      	movs	r0, r4
 800ad50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad52:	46c0      	nop			; (mov r8, r8)
 800ad54:	0800c7a7 	.word	0x0800c7a7
 800ad58:	0800c7b8 	.word	0x0800c7b8

0800ad5c <__hi0bits>:
 800ad5c:	0003      	movs	r3, r0
 800ad5e:	0c02      	lsrs	r2, r0, #16
 800ad60:	2000      	movs	r0, #0
 800ad62:	4282      	cmp	r2, r0
 800ad64:	d101      	bne.n	800ad6a <__hi0bits+0xe>
 800ad66:	041b      	lsls	r3, r3, #16
 800ad68:	3010      	adds	r0, #16
 800ad6a:	0e1a      	lsrs	r2, r3, #24
 800ad6c:	d101      	bne.n	800ad72 <__hi0bits+0x16>
 800ad6e:	3008      	adds	r0, #8
 800ad70:	021b      	lsls	r3, r3, #8
 800ad72:	0f1a      	lsrs	r2, r3, #28
 800ad74:	d101      	bne.n	800ad7a <__hi0bits+0x1e>
 800ad76:	3004      	adds	r0, #4
 800ad78:	011b      	lsls	r3, r3, #4
 800ad7a:	0f9a      	lsrs	r2, r3, #30
 800ad7c:	d101      	bne.n	800ad82 <__hi0bits+0x26>
 800ad7e:	3002      	adds	r0, #2
 800ad80:	009b      	lsls	r3, r3, #2
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	db03      	blt.n	800ad8e <__hi0bits+0x32>
 800ad86:	3001      	adds	r0, #1
 800ad88:	005b      	lsls	r3, r3, #1
 800ad8a:	d400      	bmi.n	800ad8e <__hi0bits+0x32>
 800ad8c:	2020      	movs	r0, #32
 800ad8e:	4770      	bx	lr

0800ad90 <__lo0bits>:
 800ad90:	6803      	ldr	r3, [r0, #0]
 800ad92:	0002      	movs	r2, r0
 800ad94:	2107      	movs	r1, #7
 800ad96:	0018      	movs	r0, r3
 800ad98:	4008      	ands	r0, r1
 800ad9a:	420b      	tst	r3, r1
 800ad9c:	d00d      	beq.n	800adba <__lo0bits+0x2a>
 800ad9e:	3906      	subs	r1, #6
 800ada0:	2000      	movs	r0, #0
 800ada2:	420b      	tst	r3, r1
 800ada4:	d105      	bne.n	800adb2 <__lo0bits+0x22>
 800ada6:	3002      	adds	r0, #2
 800ada8:	4203      	tst	r3, r0
 800adaa:	d003      	beq.n	800adb4 <__lo0bits+0x24>
 800adac:	40cb      	lsrs	r3, r1
 800adae:	0008      	movs	r0, r1
 800adb0:	6013      	str	r3, [r2, #0]
 800adb2:	4770      	bx	lr
 800adb4:	089b      	lsrs	r3, r3, #2
 800adb6:	6013      	str	r3, [r2, #0]
 800adb8:	e7fb      	b.n	800adb2 <__lo0bits+0x22>
 800adba:	b299      	uxth	r1, r3
 800adbc:	2900      	cmp	r1, #0
 800adbe:	d101      	bne.n	800adc4 <__lo0bits+0x34>
 800adc0:	2010      	movs	r0, #16
 800adc2:	0c1b      	lsrs	r3, r3, #16
 800adc4:	b2d9      	uxtb	r1, r3
 800adc6:	2900      	cmp	r1, #0
 800adc8:	d101      	bne.n	800adce <__lo0bits+0x3e>
 800adca:	3008      	adds	r0, #8
 800adcc:	0a1b      	lsrs	r3, r3, #8
 800adce:	0719      	lsls	r1, r3, #28
 800add0:	d101      	bne.n	800add6 <__lo0bits+0x46>
 800add2:	3004      	adds	r0, #4
 800add4:	091b      	lsrs	r3, r3, #4
 800add6:	0799      	lsls	r1, r3, #30
 800add8:	d101      	bne.n	800adde <__lo0bits+0x4e>
 800adda:	3002      	adds	r0, #2
 800addc:	089b      	lsrs	r3, r3, #2
 800adde:	07d9      	lsls	r1, r3, #31
 800ade0:	d4e9      	bmi.n	800adb6 <__lo0bits+0x26>
 800ade2:	3001      	adds	r0, #1
 800ade4:	085b      	lsrs	r3, r3, #1
 800ade6:	d1e6      	bne.n	800adb6 <__lo0bits+0x26>
 800ade8:	2020      	movs	r0, #32
 800adea:	e7e2      	b.n	800adb2 <__lo0bits+0x22>

0800adec <__i2b>:
 800adec:	b510      	push	{r4, lr}
 800adee:	000c      	movs	r4, r1
 800adf0:	2101      	movs	r1, #1
 800adf2:	f7ff ff07 	bl	800ac04 <_Balloc>
 800adf6:	2800      	cmp	r0, #0
 800adf8:	d106      	bne.n	800ae08 <__i2b+0x1c>
 800adfa:	21a0      	movs	r1, #160	; 0xa0
 800adfc:	0002      	movs	r2, r0
 800adfe:	4b04      	ldr	r3, [pc, #16]	; (800ae10 <__i2b+0x24>)
 800ae00:	4804      	ldr	r0, [pc, #16]	; (800ae14 <__i2b+0x28>)
 800ae02:	0049      	lsls	r1, r1, #1
 800ae04:	f000 fd1c 	bl	800b840 <__assert_func>
 800ae08:	2301      	movs	r3, #1
 800ae0a:	6144      	str	r4, [r0, #20]
 800ae0c:	6103      	str	r3, [r0, #16]
 800ae0e:	bd10      	pop	{r4, pc}
 800ae10:	0800c7a7 	.word	0x0800c7a7
 800ae14:	0800c7b8 	.word	0x0800c7b8

0800ae18 <__multiply>:
 800ae18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae1a:	690b      	ldr	r3, [r1, #16]
 800ae1c:	0014      	movs	r4, r2
 800ae1e:	6912      	ldr	r2, [r2, #16]
 800ae20:	000d      	movs	r5, r1
 800ae22:	b089      	sub	sp, #36	; 0x24
 800ae24:	4293      	cmp	r3, r2
 800ae26:	da01      	bge.n	800ae2c <__multiply+0x14>
 800ae28:	0025      	movs	r5, r4
 800ae2a:	000c      	movs	r4, r1
 800ae2c:	692f      	ldr	r7, [r5, #16]
 800ae2e:	6926      	ldr	r6, [r4, #16]
 800ae30:	6869      	ldr	r1, [r5, #4]
 800ae32:	19bb      	adds	r3, r7, r6
 800ae34:	9302      	str	r3, [sp, #8]
 800ae36:	68ab      	ldr	r3, [r5, #8]
 800ae38:	19ba      	adds	r2, r7, r6
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	da00      	bge.n	800ae40 <__multiply+0x28>
 800ae3e:	3101      	adds	r1, #1
 800ae40:	f7ff fee0 	bl	800ac04 <_Balloc>
 800ae44:	9001      	str	r0, [sp, #4]
 800ae46:	2800      	cmp	r0, #0
 800ae48:	d106      	bne.n	800ae58 <__multiply+0x40>
 800ae4a:	215e      	movs	r1, #94	; 0x5e
 800ae4c:	0002      	movs	r2, r0
 800ae4e:	4b48      	ldr	r3, [pc, #288]	; (800af70 <__multiply+0x158>)
 800ae50:	4848      	ldr	r0, [pc, #288]	; (800af74 <__multiply+0x15c>)
 800ae52:	31ff      	adds	r1, #255	; 0xff
 800ae54:	f000 fcf4 	bl	800b840 <__assert_func>
 800ae58:	9b01      	ldr	r3, [sp, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	3314      	adds	r3, #20
 800ae5e:	469c      	mov	ip, r3
 800ae60:	19bb      	adds	r3, r7, r6
 800ae62:	009b      	lsls	r3, r3, #2
 800ae64:	4463      	add	r3, ip
 800ae66:	9303      	str	r3, [sp, #12]
 800ae68:	4663      	mov	r3, ip
 800ae6a:	9903      	ldr	r1, [sp, #12]
 800ae6c:	428b      	cmp	r3, r1
 800ae6e:	d32c      	bcc.n	800aeca <__multiply+0xb2>
 800ae70:	002b      	movs	r3, r5
 800ae72:	0022      	movs	r2, r4
 800ae74:	3314      	adds	r3, #20
 800ae76:	00bf      	lsls	r7, r7, #2
 800ae78:	3214      	adds	r2, #20
 800ae7a:	9306      	str	r3, [sp, #24]
 800ae7c:	00b6      	lsls	r6, r6, #2
 800ae7e:	19db      	adds	r3, r3, r7
 800ae80:	9304      	str	r3, [sp, #16]
 800ae82:	1993      	adds	r3, r2, r6
 800ae84:	9307      	str	r3, [sp, #28]
 800ae86:	2304      	movs	r3, #4
 800ae88:	9305      	str	r3, [sp, #20]
 800ae8a:	002b      	movs	r3, r5
 800ae8c:	9904      	ldr	r1, [sp, #16]
 800ae8e:	3315      	adds	r3, #21
 800ae90:	9200      	str	r2, [sp, #0]
 800ae92:	4299      	cmp	r1, r3
 800ae94:	d305      	bcc.n	800aea2 <__multiply+0x8a>
 800ae96:	1b4b      	subs	r3, r1, r5
 800ae98:	3b15      	subs	r3, #21
 800ae9a:	089b      	lsrs	r3, r3, #2
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	009b      	lsls	r3, r3, #2
 800aea0:	9305      	str	r3, [sp, #20]
 800aea2:	9b07      	ldr	r3, [sp, #28]
 800aea4:	9a00      	ldr	r2, [sp, #0]
 800aea6:	429a      	cmp	r2, r3
 800aea8:	d311      	bcc.n	800aece <__multiply+0xb6>
 800aeaa:	9b02      	ldr	r3, [sp, #8]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	dd06      	ble.n	800aebe <__multiply+0xa6>
 800aeb0:	9b03      	ldr	r3, [sp, #12]
 800aeb2:	3b04      	subs	r3, #4
 800aeb4:	9303      	str	r3, [sp, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	9300      	str	r3, [sp, #0]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d053      	beq.n	800af66 <__multiply+0x14e>
 800aebe:	9b01      	ldr	r3, [sp, #4]
 800aec0:	9a02      	ldr	r2, [sp, #8]
 800aec2:	0018      	movs	r0, r3
 800aec4:	611a      	str	r2, [r3, #16]
 800aec6:	b009      	add	sp, #36	; 0x24
 800aec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeca:	c304      	stmia	r3!, {r2}
 800aecc:	e7cd      	b.n	800ae6a <__multiply+0x52>
 800aece:	9b00      	ldr	r3, [sp, #0]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	b298      	uxth	r0, r3
 800aed4:	2800      	cmp	r0, #0
 800aed6:	d01b      	beq.n	800af10 <__multiply+0xf8>
 800aed8:	4667      	mov	r7, ip
 800aeda:	2400      	movs	r4, #0
 800aedc:	9e06      	ldr	r6, [sp, #24]
 800aede:	ce02      	ldmia	r6!, {r1}
 800aee0:	683a      	ldr	r2, [r7, #0]
 800aee2:	b28b      	uxth	r3, r1
 800aee4:	4343      	muls	r3, r0
 800aee6:	b292      	uxth	r2, r2
 800aee8:	189b      	adds	r3, r3, r2
 800aeea:	191b      	adds	r3, r3, r4
 800aeec:	0c0c      	lsrs	r4, r1, #16
 800aeee:	4344      	muls	r4, r0
 800aef0:	683a      	ldr	r2, [r7, #0]
 800aef2:	0c11      	lsrs	r1, r2, #16
 800aef4:	1861      	adds	r1, r4, r1
 800aef6:	0c1c      	lsrs	r4, r3, #16
 800aef8:	1909      	adds	r1, r1, r4
 800aefa:	0c0c      	lsrs	r4, r1, #16
 800aefc:	b29b      	uxth	r3, r3
 800aefe:	0409      	lsls	r1, r1, #16
 800af00:	430b      	orrs	r3, r1
 800af02:	c708      	stmia	r7!, {r3}
 800af04:	9b04      	ldr	r3, [sp, #16]
 800af06:	42b3      	cmp	r3, r6
 800af08:	d8e9      	bhi.n	800aede <__multiply+0xc6>
 800af0a:	4663      	mov	r3, ip
 800af0c:	9a05      	ldr	r2, [sp, #20]
 800af0e:	509c      	str	r4, [r3, r2]
 800af10:	9b00      	ldr	r3, [sp, #0]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	0c1e      	lsrs	r6, r3, #16
 800af16:	d020      	beq.n	800af5a <__multiply+0x142>
 800af18:	4663      	mov	r3, ip
 800af1a:	002c      	movs	r4, r5
 800af1c:	4660      	mov	r0, ip
 800af1e:	2700      	movs	r7, #0
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	3414      	adds	r4, #20
 800af24:	6822      	ldr	r2, [r4, #0]
 800af26:	b29b      	uxth	r3, r3
 800af28:	b291      	uxth	r1, r2
 800af2a:	4371      	muls	r1, r6
 800af2c:	6802      	ldr	r2, [r0, #0]
 800af2e:	0c12      	lsrs	r2, r2, #16
 800af30:	1889      	adds	r1, r1, r2
 800af32:	19cf      	adds	r7, r1, r7
 800af34:	0439      	lsls	r1, r7, #16
 800af36:	430b      	orrs	r3, r1
 800af38:	6003      	str	r3, [r0, #0]
 800af3a:	cc02      	ldmia	r4!, {r1}
 800af3c:	6843      	ldr	r3, [r0, #4]
 800af3e:	0c09      	lsrs	r1, r1, #16
 800af40:	4371      	muls	r1, r6
 800af42:	b29b      	uxth	r3, r3
 800af44:	0c3f      	lsrs	r7, r7, #16
 800af46:	18cb      	adds	r3, r1, r3
 800af48:	9a04      	ldr	r2, [sp, #16]
 800af4a:	19db      	adds	r3, r3, r7
 800af4c:	0c1f      	lsrs	r7, r3, #16
 800af4e:	3004      	adds	r0, #4
 800af50:	42a2      	cmp	r2, r4
 800af52:	d8e7      	bhi.n	800af24 <__multiply+0x10c>
 800af54:	4662      	mov	r2, ip
 800af56:	9905      	ldr	r1, [sp, #20]
 800af58:	5053      	str	r3, [r2, r1]
 800af5a:	9b00      	ldr	r3, [sp, #0]
 800af5c:	3304      	adds	r3, #4
 800af5e:	9300      	str	r3, [sp, #0]
 800af60:	2304      	movs	r3, #4
 800af62:	449c      	add	ip, r3
 800af64:	e79d      	b.n	800aea2 <__multiply+0x8a>
 800af66:	9b02      	ldr	r3, [sp, #8]
 800af68:	3b01      	subs	r3, #1
 800af6a:	9302      	str	r3, [sp, #8]
 800af6c:	e79d      	b.n	800aeaa <__multiply+0x92>
 800af6e:	46c0      	nop			; (mov r8, r8)
 800af70:	0800c7a7 	.word	0x0800c7a7
 800af74:	0800c7b8 	.word	0x0800c7b8

0800af78 <__pow5mult>:
 800af78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af7a:	2303      	movs	r3, #3
 800af7c:	0015      	movs	r5, r2
 800af7e:	0007      	movs	r7, r0
 800af80:	000e      	movs	r6, r1
 800af82:	401a      	ands	r2, r3
 800af84:	421d      	tst	r5, r3
 800af86:	d008      	beq.n	800af9a <__pow5mult+0x22>
 800af88:	4925      	ldr	r1, [pc, #148]	; (800b020 <__pow5mult+0xa8>)
 800af8a:	3a01      	subs	r2, #1
 800af8c:	0092      	lsls	r2, r2, #2
 800af8e:	5852      	ldr	r2, [r2, r1]
 800af90:	2300      	movs	r3, #0
 800af92:	0031      	movs	r1, r6
 800af94:	f7ff fe9e 	bl	800acd4 <__multadd>
 800af98:	0006      	movs	r6, r0
 800af9a:	10ad      	asrs	r5, r5, #2
 800af9c:	d03d      	beq.n	800b01a <__pow5mult+0xa2>
 800af9e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 800afa0:	2c00      	cmp	r4, #0
 800afa2:	d10f      	bne.n	800afc4 <__pow5mult+0x4c>
 800afa4:	2010      	movs	r0, #16
 800afa6:	f7ff fe17 	bl	800abd8 <malloc>
 800afaa:	1e02      	subs	r2, r0, #0
 800afac:	6278      	str	r0, [r7, #36]	; 0x24
 800afae:	d105      	bne.n	800afbc <__pow5mult+0x44>
 800afb0:	21d7      	movs	r1, #215	; 0xd7
 800afb2:	4b1c      	ldr	r3, [pc, #112]	; (800b024 <__pow5mult+0xac>)
 800afb4:	481c      	ldr	r0, [pc, #112]	; (800b028 <__pow5mult+0xb0>)
 800afb6:	0049      	lsls	r1, r1, #1
 800afb8:	f000 fc42 	bl	800b840 <__assert_func>
 800afbc:	6044      	str	r4, [r0, #4]
 800afbe:	6084      	str	r4, [r0, #8]
 800afc0:	6004      	str	r4, [r0, #0]
 800afc2:	60c4      	str	r4, [r0, #12]
 800afc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afc6:	689c      	ldr	r4, [r3, #8]
 800afc8:	9301      	str	r3, [sp, #4]
 800afca:	2c00      	cmp	r4, #0
 800afcc:	d108      	bne.n	800afe0 <__pow5mult+0x68>
 800afce:	0038      	movs	r0, r7
 800afd0:	4916      	ldr	r1, [pc, #88]	; (800b02c <__pow5mult+0xb4>)
 800afd2:	f7ff ff0b 	bl	800adec <__i2b>
 800afd6:	9b01      	ldr	r3, [sp, #4]
 800afd8:	0004      	movs	r4, r0
 800afda:	6098      	str	r0, [r3, #8]
 800afdc:	2300      	movs	r3, #0
 800afde:	6003      	str	r3, [r0, #0]
 800afe0:	2301      	movs	r3, #1
 800afe2:	421d      	tst	r5, r3
 800afe4:	d00a      	beq.n	800affc <__pow5mult+0x84>
 800afe6:	0031      	movs	r1, r6
 800afe8:	0022      	movs	r2, r4
 800afea:	0038      	movs	r0, r7
 800afec:	f7ff ff14 	bl	800ae18 <__multiply>
 800aff0:	0031      	movs	r1, r6
 800aff2:	9001      	str	r0, [sp, #4]
 800aff4:	0038      	movs	r0, r7
 800aff6:	f7ff fe49 	bl	800ac8c <_Bfree>
 800affa:	9e01      	ldr	r6, [sp, #4]
 800affc:	106d      	asrs	r5, r5, #1
 800affe:	d00c      	beq.n	800b01a <__pow5mult+0xa2>
 800b000:	6820      	ldr	r0, [r4, #0]
 800b002:	2800      	cmp	r0, #0
 800b004:	d107      	bne.n	800b016 <__pow5mult+0x9e>
 800b006:	0022      	movs	r2, r4
 800b008:	0021      	movs	r1, r4
 800b00a:	0038      	movs	r0, r7
 800b00c:	f7ff ff04 	bl	800ae18 <__multiply>
 800b010:	2300      	movs	r3, #0
 800b012:	6020      	str	r0, [r4, #0]
 800b014:	6003      	str	r3, [r0, #0]
 800b016:	0004      	movs	r4, r0
 800b018:	e7e2      	b.n	800afe0 <__pow5mult+0x68>
 800b01a:	0030      	movs	r0, r6
 800b01c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b01e:	46c0      	nop			; (mov r8, r8)
 800b020:	0800c908 	.word	0x0800c908
 800b024:	0800c735 	.word	0x0800c735
 800b028:	0800c7b8 	.word	0x0800c7b8
 800b02c:	00000271 	.word	0x00000271

0800b030 <__lshift>:
 800b030:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b032:	000c      	movs	r4, r1
 800b034:	0017      	movs	r7, r2
 800b036:	6923      	ldr	r3, [r4, #16]
 800b038:	1155      	asrs	r5, r2, #5
 800b03a:	b087      	sub	sp, #28
 800b03c:	18eb      	adds	r3, r5, r3
 800b03e:	9302      	str	r3, [sp, #8]
 800b040:	3301      	adds	r3, #1
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	6849      	ldr	r1, [r1, #4]
 800b046:	68a3      	ldr	r3, [r4, #8]
 800b048:	9004      	str	r0, [sp, #16]
 800b04a:	9a01      	ldr	r2, [sp, #4]
 800b04c:	4293      	cmp	r3, r2
 800b04e:	db10      	blt.n	800b072 <__lshift+0x42>
 800b050:	9804      	ldr	r0, [sp, #16]
 800b052:	f7ff fdd7 	bl	800ac04 <_Balloc>
 800b056:	2300      	movs	r3, #0
 800b058:	0002      	movs	r2, r0
 800b05a:	0006      	movs	r6, r0
 800b05c:	0019      	movs	r1, r3
 800b05e:	3214      	adds	r2, #20
 800b060:	4298      	cmp	r0, r3
 800b062:	d10c      	bne.n	800b07e <__lshift+0x4e>
 800b064:	21da      	movs	r1, #218	; 0xda
 800b066:	0002      	movs	r2, r0
 800b068:	4b26      	ldr	r3, [pc, #152]	; (800b104 <__lshift+0xd4>)
 800b06a:	4827      	ldr	r0, [pc, #156]	; (800b108 <__lshift+0xd8>)
 800b06c:	31ff      	adds	r1, #255	; 0xff
 800b06e:	f000 fbe7 	bl	800b840 <__assert_func>
 800b072:	3101      	adds	r1, #1
 800b074:	005b      	lsls	r3, r3, #1
 800b076:	e7e8      	b.n	800b04a <__lshift+0x1a>
 800b078:	0098      	lsls	r0, r3, #2
 800b07a:	5011      	str	r1, [r2, r0]
 800b07c:	3301      	adds	r3, #1
 800b07e:	42ab      	cmp	r3, r5
 800b080:	dbfa      	blt.n	800b078 <__lshift+0x48>
 800b082:	43eb      	mvns	r3, r5
 800b084:	17db      	asrs	r3, r3, #31
 800b086:	401d      	ands	r5, r3
 800b088:	211f      	movs	r1, #31
 800b08a:	0023      	movs	r3, r4
 800b08c:	0038      	movs	r0, r7
 800b08e:	00ad      	lsls	r5, r5, #2
 800b090:	1955      	adds	r5, r2, r5
 800b092:	6922      	ldr	r2, [r4, #16]
 800b094:	3314      	adds	r3, #20
 800b096:	0092      	lsls	r2, r2, #2
 800b098:	4008      	ands	r0, r1
 800b09a:	4684      	mov	ip, r0
 800b09c:	189a      	adds	r2, r3, r2
 800b09e:	420f      	tst	r7, r1
 800b0a0:	d02a      	beq.n	800b0f8 <__lshift+0xc8>
 800b0a2:	3101      	adds	r1, #1
 800b0a4:	1a09      	subs	r1, r1, r0
 800b0a6:	9105      	str	r1, [sp, #20]
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	9503      	str	r5, [sp, #12]
 800b0ac:	4667      	mov	r7, ip
 800b0ae:	6818      	ldr	r0, [r3, #0]
 800b0b0:	40b8      	lsls	r0, r7
 800b0b2:	4301      	orrs	r1, r0
 800b0b4:	9803      	ldr	r0, [sp, #12]
 800b0b6:	c002      	stmia	r0!, {r1}
 800b0b8:	cb02      	ldmia	r3!, {r1}
 800b0ba:	9003      	str	r0, [sp, #12]
 800b0bc:	9805      	ldr	r0, [sp, #20]
 800b0be:	40c1      	lsrs	r1, r0
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d8f3      	bhi.n	800b0ac <__lshift+0x7c>
 800b0c4:	0020      	movs	r0, r4
 800b0c6:	3015      	adds	r0, #21
 800b0c8:	2304      	movs	r3, #4
 800b0ca:	4282      	cmp	r2, r0
 800b0cc:	d304      	bcc.n	800b0d8 <__lshift+0xa8>
 800b0ce:	1b13      	subs	r3, r2, r4
 800b0d0:	3b15      	subs	r3, #21
 800b0d2:	089b      	lsrs	r3, r3, #2
 800b0d4:	3301      	adds	r3, #1
 800b0d6:	009b      	lsls	r3, r3, #2
 800b0d8:	50e9      	str	r1, [r5, r3]
 800b0da:	2900      	cmp	r1, #0
 800b0dc:	d002      	beq.n	800b0e4 <__lshift+0xb4>
 800b0de:	9b02      	ldr	r3, [sp, #8]
 800b0e0:	3302      	adds	r3, #2
 800b0e2:	9301      	str	r3, [sp, #4]
 800b0e4:	9b01      	ldr	r3, [sp, #4]
 800b0e6:	9804      	ldr	r0, [sp, #16]
 800b0e8:	3b01      	subs	r3, #1
 800b0ea:	0021      	movs	r1, r4
 800b0ec:	6133      	str	r3, [r6, #16]
 800b0ee:	f7ff fdcd 	bl	800ac8c <_Bfree>
 800b0f2:	0030      	movs	r0, r6
 800b0f4:	b007      	add	sp, #28
 800b0f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0f8:	cb02      	ldmia	r3!, {r1}
 800b0fa:	c502      	stmia	r5!, {r1}
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	d8fb      	bhi.n	800b0f8 <__lshift+0xc8>
 800b100:	e7f0      	b.n	800b0e4 <__lshift+0xb4>
 800b102:	46c0      	nop			; (mov r8, r8)
 800b104:	0800c7a7 	.word	0x0800c7a7
 800b108:	0800c7b8 	.word	0x0800c7b8

0800b10c <__mcmp>:
 800b10c:	6902      	ldr	r2, [r0, #16]
 800b10e:	690b      	ldr	r3, [r1, #16]
 800b110:	b530      	push	{r4, r5, lr}
 800b112:	0004      	movs	r4, r0
 800b114:	1ad0      	subs	r0, r2, r3
 800b116:	429a      	cmp	r2, r3
 800b118:	d10d      	bne.n	800b136 <__mcmp+0x2a>
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	3414      	adds	r4, #20
 800b11e:	3114      	adds	r1, #20
 800b120:	18e2      	adds	r2, r4, r3
 800b122:	18c9      	adds	r1, r1, r3
 800b124:	3a04      	subs	r2, #4
 800b126:	3904      	subs	r1, #4
 800b128:	6815      	ldr	r5, [r2, #0]
 800b12a:	680b      	ldr	r3, [r1, #0]
 800b12c:	429d      	cmp	r5, r3
 800b12e:	d003      	beq.n	800b138 <__mcmp+0x2c>
 800b130:	2001      	movs	r0, #1
 800b132:	429d      	cmp	r5, r3
 800b134:	d303      	bcc.n	800b13e <__mcmp+0x32>
 800b136:	bd30      	pop	{r4, r5, pc}
 800b138:	4294      	cmp	r4, r2
 800b13a:	d3f3      	bcc.n	800b124 <__mcmp+0x18>
 800b13c:	e7fb      	b.n	800b136 <__mcmp+0x2a>
 800b13e:	4240      	negs	r0, r0
 800b140:	e7f9      	b.n	800b136 <__mcmp+0x2a>
	...

0800b144 <__mdiff>:
 800b144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b146:	000e      	movs	r6, r1
 800b148:	0007      	movs	r7, r0
 800b14a:	0011      	movs	r1, r2
 800b14c:	0030      	movs	r0, r6
 800b14e:	b087      	sub	sp, #28
 800b150:	0014      	movs	r4, r2
 800b152:	f7ff ffdb 	bl	800b10c <__mcmp>
 800b156:	1e05      	subs	r5, r0, #0
 800b158:	d110      	bne.n	800b17c <__mdiff+0x38>
 800b15a:	0001      	movs	r1, r0
 800b15c:	0038      	movs	r0, r7
 800b15e:	f7ff fd51 	bl	800ac04 <_Balloc>
 800b162:	1e02      	subs	r2, r0, #0
 800b164:	d104      	bne.n	800b170 <__mdiff+0x2c>
 800b166:	4b40      	ldr	r3, [pc, #256]	; (800b268 <__mdiff+0x124>)
 800b168:	4940      	ldr	r1, [pc, #256]	; (800b26c <__mdiff+0x128>)
 800b16a:	4841      	ldr	r0, [pc, #260]	; (800b270 <__mdiff+0x12c>)
 800b16c:	f000 fb68 	bl	800b840 <__assert_func>
 800b170:	2301      	movs	r3, #1
 800b172:	6145      	str	r5, [r0, #20]
 800b174:	6103      	str	r3, [r0, #16]
 800b176:	0010      	movs	r0, r2
 800b178:	b007      	add	sp, #28
 800b17a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b17c:	2301      	movs	r3, #1
 800b17e:	9301      	str	r3, [sp, #4]
 800b180:	2800      	cmp	r0, #0
 800b182:	db04      	blt.n	800b18e <__mdiff+0x4a>
 800b184:	0023      	movs	r3, r4
 800b186:	0034      	movs	r4, r6
 800b188:	001e      	movs	r6, r3
 800b18a:	2300      	movs	r3, #0
 800b18c:	9301      	str	r3, [sp, #4]
 800b18e:	0038      	movs	r0, r7
 800b190:	6861      	ldr	r1, [r4, #4]
 800b192:	f7ff fd37 	bl	800ac04 <_Balloc>
 800b196:	1e02      	subs	r2, r0, #0
 800b198:	d103      	bne.n	800b1a2 <__mdiff+0x5e>
 800b19a:	2190      	movs	r1, #144	; 0x90
 800b19c:	4b32      	ldr	r3, [pc, #200]	; (800b268 <__mdiff+0x124>)
 800b19e:	0089      	lsls	r1, r1, #2
 800b1a0:	e7e3      	b.n	800b16a <__mdiff+0x26>
 800b1a2:	9b01      	ldr	r3, [sp, #4]
 800b1a4:	2700      	movs	r7, #0
 800b1a6:	60c3      	str	r3, [r0, #12]
 800b1a8:	6920      	ldr	r0, [r4, #16]
 800b1aa:	3414      	adds	r4, #20
 800b1ac:	9401      	str	r4, [sp, #4]
 800b1ae:	9b01      	ldr	r3, [sp, #4]
 800b1b0:	0084      	lsls	r4, r0, #2
 800b1b2:	191b      	adds	r3, r3, r4
 800b1b4:	0034      	movs	r4, r6
 800b1b6:	9302      	str	r3, [sp, #8]
 800b1b8:	6933      	ldr	r3, [r6, #16]
 800b1ba:	3414      	adds	r4, #20
 800b1bc:	0099      	lsls	r1, r3, #2
 800b1be:	1863      	adds	r3, r4, r1
 800b1c0:	9303      	str	r3, [sp, #12]
 800b1c2:	0013      	movs	r3, r2
 800b1c4:	3314      	adds	r3, #20
 800b1c6:	469c      	mov	ip, r3
 800b1c8:	9305      	str	r3, [sp, #20]
 800b1ca:	9b01      	ldr	r3, [sp, #4]
 800b1cc:	9304      	str	r3, [sp, #16]
 800b1ce:	9b04      	ldr	r3, [sp, #16]
 800b1d0:	cc02      	ldmia	r4!, {r1}
 800b1d2:	cb20      	ldmia	r3!, {r5}
 800b1d4:	9304      	str	r3, [sp, #16]
 800b1d6:	b2ab      	uxth	r3, r5
 800b1d8:	19df      	adds	r7, r3, r7
 800b1da:	b28b      	uxth	r3, r1
 800b1dc:	1afb      	subs	r3, r7, r3
 800b1de:	0c09      	lsrs	r1, r1, #16
 800b1e0:	0c2d      	lsrs	r5, r5, #16
 800b1e2:	1a6d      	subs	r5, r5, r1
 800b1e4:	1419      	asrs	r1, r3, #16
 800b1e6:	186d      	adds	r5, r5, r1
 800b1e8:	4661      	mov	r1, ip
 800b1ea:	142f      	asrs	r7, r5, #16
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	042d      	lsls	r5, r5, #16
 800b1f0:	432b      	orrs	r3, r5
 800b1f2:	c108      	stmia	r1!, {r3}
 800b1f4:	9b03      	ldr	r3, [sp, #12]
 800b1f6:	468c      	mov	ip, r1
 800b1f8:	42a3      	cmp	r3, r4
 800b1fa:	d8e8      	bhi.n	800b1ce <__mdiff+0x8a>
 800b1fc:	0031      	movs	r1, r6
 800b1fe:	9c03      	ldr	r4, [sp, #12]
 800b200:	3115      	adds	r1, #21
 800b202:	2304      	movs	r3, #4
 800b204:	428c      	cmp	r4, r1
 800b206:	d304      	bcc.n	800b212 <__mdiff+0xce>
 800b208:	1ba3      	subs	r3, r4, r6
 800b20a:	3b15      	subs	r3, #21
 800b20c:	089b      	lsrs	r3, r3, #2
 800b20e:	3301      	adds	r3, #1
 800b210:	009b      	lsls	r3, r3, #2
 800b212:	9901      	ldr	r1, [sp, #4]
 800b214:	18cc      	adds	r4, r1, r3
 800b216:	9905      	ldr	r1, [sp, #20]
 800b218:	0026      	movs	r6, r4
 800b21a:	18cb      	adds	r3, r1, r3
 800b21c:	469c      	mov	ip, r3
 800b21e:	9902      	ldr	r1, [sp, #8]
 800b220:	428e      	cmp	r6, r1
 800b222:	d310      	bcc.n	800b246 <__mdiff+0x102>
 800b224:	9e02      	ldr	r6, [sp, #8]
 800b226:	1ee1      	subs	r1, r4, #3
 800b228:	2500      	movs	r5, #0
 800b22a:	428e      	cmp	r6, r1
 800b22c:	d304      	bcc.n	800b238 <__mdiff+0xf4>
 800b22e:	0031      	movs	r1, r6
 800b230:	3103      	adds	r1, #3
 800b232:	1b0c      	subs	r4, r1, r4
 800b234:	08a4      	lsrs	r4, r4, #2
 800b236:	00a5      	lsls	r5, r4, #2
 800b238:	195b      	adds	r3, r3, r5
 800b23a:	3b04      	subs	r3, #4
 800b23c:	6819      	ldr	r1, [r3, #0]
 800b23e:	2900      	cmp	r1, #0
 800b240:	d00f      	beq.n	800b262 <__mdiff+0x11e>
 800b242:	6110      	str	r0, [r2, #16]
 800b244:	e797      	b.n	800b176 <__mdiff+0x32>
 800b246:	ce02      	ldmia	r6!, {r1}
 800b248:	b28d      	uxth	r5, r1
 800b24a:	19ed      	adds	r5, r5, r7
 800b24c:	0c0f      	lsrs	r7, r1, #16
 800b24e:	1429      	asrs	r1, r5, #16
 800b250:	1879      	adds	r1, r7, r1
 800b252:	140f      	asrs	r7, r1, #16
 800b254:	b2ad      	uxth	r5, r5
 800b256:	0409      	lsls	r1, r1, #16
 800b258:	430d      	orrs	r5, r1
 800b25a:	4661      	mov	r1, ip
 800b25c:	c120      	stmia	r1!, {r5}
 800b25e:	468c      	mov	ip, r1
 800b260:	e7dd      	b.n	800b21e <__mdiff+0xda>
 800b262:	3801      	subs	r0, #1
 800b264:	e7e9      	b.n	800b23a <__mdiff+0xf6>
 800b266:	46c0      	nop			; (mov r8, r8)
 800b268:	0800c7a7 	.word	0x0800c7a7
 800b26c:	00000232 	.word	0x00000232
 800b270:	0800c7b8 	.word	0x0800c7b8

0800b274 <__d2b>:
 800b274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b276:	2101      	movs	r1, #1
 800b278:	0014      	movs	r4, r2
 800b27a:	001e      	movs	r6, r3
 800b27c:	9f08      	ldr	r7, [sp, #32]
 800b27e:	f7ff fcc1 	bl	800ac04 <_Balloc>
 800b282:	1e05      	subs	r5, r0, #0
 800b284:	d105      	bne.n	800b292 <__d2b+0x1e>
 800b286:	0002      	movs	r2, r0
 800b288:	4b26      	ldr	r3, [pc, #152]	; (800b324 <__d2b+0xb0>)
 800b28a:	4927      	ldr	r1, [pc, #156]	; (800b328 <__d2b+0xb4>)
 800b28c:	4827      	ldr	r0, [pc, #156]	; (800b32c <__d2b+0xb8>)
 800b28e:	f000 fad7 	bl	800b840 <__assert_func>
 800b292:	0333      	lsls	r3, r6, #12
 800b294:	0076      	lsls	r6, r6, #1
 800b296:	0b1b      	lsrs	r3, r3, #12
 800b298:	0d76      	lsrs	r6, r6, #21
 800b29a:	d124      	bne.n	800b2e6 <__d2b+0x72>
 800b29c:	9301      	str	r3, [sp, #4]
 800b29e:	2c00      	cmp	r4, #0
 800b2a0:	d027      	beq.n	800b2f2 <__d2b+0x7e>
 800b2a2:	4668      	mov	r0, sp
 800b2a4:	9400      	str	r4, [sp, #0]
 800b2a6:	f7ff fd73 	bl	800ad90 <__lo0bits>
 800b2aa:	9c00      	ldr	r4, [sp, #0]
 800b2ac:	2800      	cmp	r0, #0
 800b2ae:	d01e      	beq.n	800b2ee <__d2b+0x7a>
 800b2b0:	9b01      	ldr	r3, [sp, #4]
 800b2b2:	2120      	movs	r1, #32
 800b2b4:	001a      	movs	r2, r3
 800b2b6:	1a09      	subs	r1, r1, r0
 800b2b8:	408a      	lsls	r2, r1
 800b2ba:	40c3      	lsrs	r3, r0
 800b2bc:	4322      	orrs	r2, r4
 800b2be:	616a      	str	r2, [r5, #20]
 800b2c0:	9301      	str	r3, [sp, #4]
 800b2c2:	9c01      	ldr	r4, [sp, #4]
 800b2c4:	61ac      	str	r4, [r5, #24]
 800b2c6:	1e63      	subs	r3, r4, #1
 800b2c8:	419c      	sbcs	r4, r3
 800b2ca:	3401      	adds	r4, #1
 800b2cc:	612c      	str	r4, [r5, #16]
 800b2ce:	2e00      	cmp	r6, #0
 800b2d0:	d018      	beq.n	800b304 <__d2b+0x90>
 800b2d2:	4b17      	ldr	r3, [pc, #92]	; (800b330 <__d2b+0xbc>)
 800b2d4:	18f6      	adds	r6, r6, r3
 800b2d6:	2335      	movs	r3, #53	; 0x35
 800b2d8:	1836      	adds	r6, r6, r0
 800b2da:	1a18      	subs	r0, r3, r0
 800b2dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2de:	603e      	str	r6, [r7, #0]
 800b2e0:	6018      	str	r0, [r3, #0]
 800b2e2:	0028      	movs	r0, r5
 800b2e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b2e6:	2280      	movs	r2, #128	; 0x80
 800b2e8:	0352      	lsls	r2, r2, #13
 800b2ea:	4313      	orrs	r3, r2
 800b2ec:	e7d6      	b.n	800b29c <__d2b+0x28>
 800b2ee:	616c      	str	r4, [r5, #20]
 800b2f0:	e7e7      	b.n	800b2c2 <__d2b+0x4e>
 800b2f2:	a801      	add	r0, sp, #4
 800b2f4:	f7ff fd4c 	bl	800ad90 <__lo0bits>
 800b2f8:	2401      	movs	r4, #1
 800b2fa:	9b01      	ldr	r3, [sp, #4]
 800b2fc:	612c      	str	r4, [r5, #16]
 800b2fe:	616b      	str	r3, [r5, #20]
 800b300:	3020      	adds	r0, #32
 800b302:	e7e4      	b.n	800b2ce <__d2b+0x5a>
 800b304:	4b0b      	ldr	r3, [pc, #44]	; (800b334 <__d2b+0xc0>)
 800b306:	18c0      	adds	r0, r0, r3
 800b308:	4b0b      	ldr	r3, [pc, #44]	; (800b338 <__d2b+0xc4>)
 800b30a:	6038      	str	r0, [r7, #0]
 800b30c:	18e3      	adds	r3, r4, r3
 800b30e:	009b      	lsls	r3, r3, #2
 800b310:	18eb      	adds	r3, r5, r3
 800b312:	6958      	ldr	r0, [r3, #20]
 800b314:	f7ff fd22 	bl	800ad5c <__hi0bits>
 800b318:	0164      	lsls	r4, r4, #5
 800b31a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b31c:	1a24      	subs	r4, r4, r0
 800b31e:	601c      	str	r4, [r3, #0]
 800b320:	e7df      	b.n	800b2e2 <__d2b+0x6e>
 800b322:	46c0      	nop			; (mov r8, r8)
 800b324:	0800c7a7 	.word	0x0800c7a7
 800b328:	0000030a 	.word	0x0000030a
 800b32c:	0800c7b8 	.word	0x0800c7b8
 800b330:	fffffbcd 	.word	0xfffffbcd
 800b334:	fffffbce 	.word	0xfffffbce
 800b338:	3fffffff 	.word	0x3fffffff

0800b33c <_calloc_r>:
 800b33c:	b570      	push	{r4, r5, r6, lr}
 800b33e:	0c13      	lsrs	r3, r2, #16
 800b340:	0c0d      	lsrs	r5, r1, #16
 800b342:	d11e      	bne.n	800b382 <_calloc_r+0x46>
 800b344:	2b00      	cmp	r3, #0
 800b346:	d10c      	bne.n	800b362 <_calloc_r+0x26>
 800b348:	b289      	uxth	r1, r1
 800b34a:	b294      	uxth	r4, r2
 800b34c:	434c      	muls	r4, r1
 800b34e:	0021      	movs	r1, r4
 800b350:	f000 f88c 	bl	800b46c <_malloc_r>
 800b354:	1e05      	subs	r5, r0, #0
 800b356:	d01b      	beq.n	800b390 <_calloc_r+0x54>
 800b358:	0022      	movs	r2, r4
 800b35a:	2100      	movs	r1, #0
 800b35c:	f7fe f8fb 	bl	8009556 <memset>
 800b360:	e016      	b.n	800b390 <_calloc_r+0x54>
 800b362:	1c1d      	adds	r5, r3, #0
 800b364:	1c0b      	adds	r3, r1, #0
 800b366:	b292      	uxth	r2, r2
 800b368:	b289      	uxth	r1, r1
 800b36a:	b29c      	uxth	r4, r3
 800b36c:	4351      	muls	r1, r2
 800b36e:	b2ab      	uxth	r3, r5
 800b370:	4363      	muls	r3, r4
 800b372:	0c0c      	lsrs	r4, r1, #16
 800b374:	191c      	adds	r4, r3, r4
 800b376:	0c22      	lsrs	r2, r4, #16
 800b378:	d107      	bne.n	800b38a <_calloc_r+0x4e>
 800b37a:	0424      	lsls	r4, r4, #16
 800b37c:	b289      	uxth	r1, r1
 800b37e:	430c      	orrs	r4, r1
 800b380:	e7e5      	b.n	800b34e <_calloc_r+0x12>
 800b382:	2b00      	cmp	r3, #0
 800b384:	d101      	bne.n	800b38a <_calloc_r+0x4e>
 800b386:	1c13      	adds	r3, r2, #0
 800b388:	e7ed      	b.n	800b366 <_calloc_r+0x2a>
 800b38a:	230c      	movs	r3, #12
 800b38c:	2500      	movs	r5, #0
 800b38e:	6003      	str	r3, [r0, #0]
 800b390:	0028      	movs	r0, r5
 800b392:	bd70      	pop	{r4, r5, r6, pc}

0800b394 <_free_r>:
 800b394:	b570      	push	{r4, r5, r6, lr}
 800b396:	0005      	movs	r5, r0
 800b398:	2900      	cmp	r1, #0
 800b39a:	d010      	beq.n	800b3be <_free_r+0x2a>
 800b39c:	1f0c      	subs	r4, r1, #4
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	da00      	bge.n	800b3a6 <_free_r+0x12>
 800b3a4:	18e4      	adds	r4, r4, r3
 800b3a6:	0028      	movs	r0, r5
 800b3a8:	f000 fa9e 	bl	800b8e8 <__malloc_lock>
 800b3ac:	4a1d      	ldr	r2, [pc, #116]	; (800b424 <_free_r+0x90>)
 800b3ae:	6813      	ldr	r3, [r2, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d105      	bne.n	800b3c0 <_free_r+0x2c>
 800b3b4:	6063      	str	r3, [r4, #4]
 800b3b6:	6014      	str	r4, [r2, #0]
 800b3b8:	0028      	movs	r0, r5
 800b3ba:	f000 fa9d 	bl	800b8f8 <__malloc_unlock>
 800b3be:	bd70      	pop	{r4, r5, r6, pc}
 800b3c0:	42a3      	cmp	r3, r4
 800b3c2:	d908      	bls.n	800b3d6 <_free_r+0x42>
 800b3c4:	6821      	ldr	r1, [r4, #0]
 800b3c6:	1860      	adds	r0, r4, r1
 800b3c8:	4283      	cmp	r3, r0
 800b3ca:	d1f3      	bne.n	800b3b4 <_free_r+0x20>
 800b3cc:	6818      	ldr	r0, [r3, #0]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	1841      	adds	r1, r0, r1
 800b3d2:	6021      	str	r1, [r4, #0]
 800b3d4:	e7ee      	b.n	800b3b4 <_free_r+0x20>
 800b3d6:	001a      	movs	r2, r3
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d001      	beq.n	800b3e2 <_free_r+0x4e>
 800b3de:	42a3      	cmp	r3, r4
 800b3e0:	d9f9      	bls.n	800b3d6 <_free_r+0x42>
 800b3e2:	6811      	ldr	r1, [r2, #0]
 800b3e4:	1850      	adds	r0, r2, r1
 800b3e6:	42a0      	cmp	r0, r4
 800b3e8:	d10b      	bne.n	800b402 <_free_r+0x6e>
 800b3ea:	6820      	ldr	r0, [r4, #0]
 800b3ec:	1809      	adds	r1, r1, r0
 800b3ee:	1850      	adds	r0, r2, r1
 800b3f0:	6011      	str	r1, [r2, #0]
 800b3f2:	4283      	cmp	r3, r0
 800b3f4:	d1e0      	bne.n	800b3b8 <_free_r+0x24>
 800b3f6:	6818      	ldr	r0, [r3, #0]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	1841      	adds	r1, r0, r1
 800b3fc:	6011      	str	r1, [r2, #0]
 800b3fe:	6053      	str	r3, [r2, #4]
 800b400:	e7da      	b.n	800b3b8 <_free_r+0x24>
 800b402:	42a0      	cmp	r0, r4
 800b404:	d902      	bls.n	800b40c <_free_r+0x78>
 800b406:	230c      	movs	r3, #12
 800b408:	602b      	str	r3, [r5, #0]
 800b40a:	e7d5      	b.n	800b3b8 <_free_r+0x24>
 800b40c:	6821      	ldr	r1, [r4, #0]
 800b40e:	1860      	adds	r0, r4, r1
 800b410:	4283      	cmp	r3, r0
 800b412:	d103      	bne.n	800b41c <_free_r+0x88>
 800b414:	6818      	ldr	r0, [r3, #0]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	1841      	adds	r1, r0, r1
 800b41a:	6021      	str	r1, [r4, #0]
 800b41c:	6063      	str	r3, [r4, #4]
 800b41e:	6054      	str	r4, [r2, #4]
 800b420:	e7ca      	b.n	800b3b8 <_free_r+0x24>
 800b422:	46c0      	nop			; (mov r8, r8)
 800b424:	200004f8 	.word	0x200004f8

0800b428 <sbrk_aligned>:
 800b428:	b570      	push	{r4, r5, r6, lr}
 800b42a:	4e0f      	ldr	r6, [pc, #60]	; (800b468 <sbrk_aligned+0x40>)
 800b42c:	000d      	movs	r5, r1
 800b42e:	6831      	ldr	r1, [r6, #0]
 800b430:	0004      	movs	r4, r0
 800b432:	2900      	cmp	r1, #0
 800b434:	d102      	bne.n	800b43c <sbrk_aligned+0x14>
 800b436:	f000 f9f1 	bl	800b81c <_sbrk_r>
 800b43a:	6030      	str	r0, [r6, #0]
 800b43c:	0029      	movs	r1, r5
 800b43e:	0020      	movs	r0, r4
 800b440:	f000 f9ec 	bl	800b81c <_sbrk_r>
 800b444:	1c43      	adds	r3, r0, #1
 800b446:	d00a      	beq.n	800b45e <sbrk_aligned+0x36>
 800b448:	2303      	movs	r3, #3
 800b44a:	1cc5      	adds	r5, r0, #3
 800b44c:	439d      	bics	r5, r3
 800b44e:	42a8      	cmp	r0, r5
 800b450:	d007      	beq.n	800b462 <sbrk_aligned+0x3a>
 800b452:	1a29      	subs	r1, r5, r0
 800b454:	0020      	movs	r0, r4
 800b456:	f000 f9e1 	bl	800b81c <_sbrk_r>
 800b45a:	1c43      	adds	r3, r0, #1
 800b45c:	d101      	bne.n	800b462 <sbrk_aligned+0x3a>
 800b45e:	2501      	movs	r5, #1
 800b460:	426d      	negs	r5, r5
 800b462:	0028      	movs	r0, r5
 800b464:	bd70      	pop	{r4, r5, r6, pc}
 800b466:	46c0      	nop			; (mov r8, r8)
 800b468:	200004fc 	.word	0x200004fc

0800b46c <_malloc_r>:
 800b46c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b46e:	2203      	movs	r2, #3
 800b470:	1ccb      	adds	r3, r1, #3
 800b472:	4393      	bics	r3, r2
 800b474:	3308      	adds	r3, #8
 800b476:	0006      	movs	r6, r0
 800b478:	001f      	movs	r7, r3
 800b47a:	2b0c      	cmp	r3, #12
 800b47c:	d232      	bcs.n	800b4e4 <_malloc_r+0x78>
 800b47e:	270c      	movs	r7, #12
 800b480:	42b9      	cmp	r1, r7
 800b482:	d831      	bhi.n	800b4e8 <_malloc_r+0x7c>
 800b484:	0030      	movs	r0, r6
 800b486:	f000 fa2f 	bl	800b8e8 <__malloc_lock>
 800b48a:	4d32      	ldr	r5, [pc, #200]	; (800b554 <_malloc_r+0xe8>)
 800b48c:	682b      	ldr	r3, [r5, #0]
 800b48e:	001c      	movs	r4, r3
 800b490:	2c00      	cmp	r4, #0
 800b492:	d12e      	bne.n	800b4f2 <_malloc_r+0x86>
 800b494:	0039      	movs	r1, r7
 800b496:	0030      	movs	r0, r6
 800b498:	f7ff ffc6 	bl	800b428 <sbrk_aligned>
 800b49c:	0004      	movs	r4, r0
 800b49e:	1c43      	adds	r3, r0, #1
 800b4a0:	d11e      	bne.n	800b4e0 <_malloc_r+0x74>
 800b4a2:	682c      	ldr	r4, [r5, #0]
 800b4a4:	0025      	movs	r5, r4
 800b4a6:	2d00      	cmp	r5, #0
 800b4a8:	d14a      	bne.n	800b540 <_malloc_r+0xd4>
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	0029      	movs	r1, r5
 800b4ae:	18e3      	adds	r3, r4, r3
 800b4b0:	0030      	movs	r0, r6
 800b4b2:	9301      	str	r3, [sp, #4]
 800b4b4:	f000 f9b2 	bl	800b81c <_sbrk_r>
 800b4b8:	9b01      	ldr	r3, [sp, #4]
 800b4ba:	4283      	cmp	r3, r0
 800b4bc:	d143      	bne.n	800b546 <_malloc_r+0xda>
 800b4be:	6823      	ldr	r3, [r4, #0]
 800b4c0:	3703      	adds	r7, #3
 800b4c2:	1aff      	subs	r7, r7, r3
 800b4c4:	2303      	movs	r3, #3
 800b4c6:	439f      	bics	r7, r3
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	2f0c      	cmp	r7, #12
 800b4cc:	d200      	bcs.n	800b4d0 <_malloc_r+0x64>
 800b4ce:	270c      	movs	r7, #12
 800b4d0:	0039      	movs	r1, r7
 800b4d2:	0030      	movs	r0, r6
 800b4d4:	f7ff ffa8 	bl	800b428 <sbrk_aligned>
 800b4d8:	1c43      	adds	r3, r0, #1
 800b4da:	d034      	beq.n	800b546 <_malloc_r+0xda>
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	19df      	adds	r7, r3, r7
 800b4e0:	6027      	str	r7, [r4, #0]
 800b4e2:	e013      	b.n	800b50c <_malloc_r+0xa0>
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	dacb      	bge.n	800b480 <_malloc_r+0x14>
 800b4e8:	230c      	movs	r3, #12
 800b4ea:	2500      	movs	r5, #0
 800b4ec:	6033      	str	r3, [r6, #0]
 800b4ee:	0028      	movs	r0, r5
 800b4f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b4f2:	6822      	ldr	r2, [r4, #0]
 800b4f4:	1bd1      	subs	r1, r2, r7
 800b4f6:	d420      	bmi.n	800b53a <_malloc_r+0xce>
 800b4f8:	290b      	cmp	r1, #11
 800b4fa:	d917      	bls.n	800b52c <_malloc_r+0xc0>
 800b4fc:	19e2      	adds	r2, r4, r7
 800b4fe:	6027      	str	r7, [r4, #0]
 800b500:	42a3      	cmp	r3, r4
 800b502:	d111      	bne.n	800b528 <_malloc_r+0xbc>
 800b504:	602a      	str	r2, [r5, #0]
 800b506:	6863      	ldr	r3, [r4, #4]
 800b508:	6011      	str	r1, [r2, #0]
 800b50a:	6053      	str	r3, [r2, #4]
 800b50c:	0030      	movs	r0, r6
 800b50e:	0025      	movs	r5, r4
 800b510:	f000 f9f2 	bl	800b8f8 <__malloc_unlock>
 800b514:	2207      	movs	r2, #7
 800b516:	350b      	adds	r5, #11
 800b518:	1d23      	adds	r3, r4, #4
 800b51a:	4395      	bics	r5, r2
 800b51c:	1aea      	subs	r2, r5, r3
 800b51e:	429d      	cmp	r5, r3
 800b520:	d0e5      	beq.n	800b4ee <_malloc_r+0x82>
 800b522:	1b5b      	subs	r3, r3, r5
 800b524:	50a3      	str	r3, [r4, r2]
 800b526:	e7e2      	b.n	800b4ee <_malloc_r+0x82>
 800b528:	605a      	str	r2, [r3, #4]
 800b52a:	e7ec      	b.n	800b506 <_malloc_r+0x9a>
 800b52c:	6862      	ldr	r2, [r4, #4]
 800b52e:	42a3      	cmp	r3, r4
 800b530:	d101      	bne.n	800b536 <_malloc_r+0xca>
 800b532:	602a      	str	r2, [r5, #0]
 800b534:	e7ea      	b.n	800b50c <_malloc_r+0xa0>
 800b536:	605a      	str	r2, [r3, #4]
 800b538:	e7e8      	b.n	800b50c <_malloc_r+0xa0>
 800b53a:	0023      	movs	r3, r4
 800b53c:	6864      	ldr	r4, [r4, #4]
 800b53e:	e7a7      	b.n	800b490 <_malloc_r+0x24>
 800b540:	002c      	movs	r4, r5
 800b542:	686d      	ldr	r5, [r5, #4]
 800b544:	e7af      	b.n	800b4a6 <_malloc_r+0x3a>
 800b546:	230c      	movs	r3, #12
 800b548:	0030      	movs	r0, r6
 800b54a:	6033      	str	r3, [r6, #0]
 800b54c:	f000 f9d4 	bl	800b8f8 <__malloc_unlock>
 800b550:	e7cd      	b.n	800b4ee <_malloc_r+0x82>
 800b552:	46c0      	nop			; (mov r8, r8)
 800b554:	200004f8 	.word	0x200004f8

0800b558 <__ssputs_r>:
 800b558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b55a:	688e      	ldr	r6, [r1, #8]
 800b55c:	b085      	sub	sp, #20
 800b55e:	0007      	movs	r7, r0
 800b560:	000c      	movs	r4, r1
 800b562:	9203      	str	r2, [sp, #12]
 800b564:	9301      	str	r3, [sp, #4]
 800b566:	429e      	cmp	r6, r3
 800b568:	d83c      	bhi.n	800b5e4 <__ssputs_r+0x8c>
 800b56a:	2390      	movs	r3, #144	; 0x90
 800b56c:	898a      	ldrh	r2, [r1, #12]
 800b56e:	00db      	lsls	r3, r3, #3
 800b570:	421a      	tst	r2, r3
 800b572:	d034      	beq.n	800b5de <__ssputs_r+0x86>
 800b574:	6909      	ldr	r1, [r1, #16]
 800b576:	6823      	ldr	r3, [r4, #0]
 800b578:	6960      	ldr	r0, [r4, #20]
 800b57a:	1a5b      	subs	r3, r3, r1
 800b57c:	9302      	str	r3, [sp, #8]
 800b57e:	2303      	movs	r3, #3
 800b580:	4343      	muls	r3, r0
 800b582:	0fdd      	lsrs	r5, r3, #31
 800b584:	18ed      	adds	r5, r5, r3
 800b586:	9b01      	ldr	r3, [sp, #4]
 800b588:	9802      	ldr	r0, [sp, #8]
 800b58a:	3301      	adds	r3, #1
 800b58c:	181b      	adds	r3, r3, r0
 800b58e:	106d      	asrs	r5, r5, #1
 800b590:	42ab      	cmp	r3, r5
 800b592:	d900      	bls.n	800b596 <__ssputs_r+0x3e>
 800b594:	001d      	movs	r5, r3
 800b596:	0553      	lsls	r3, r2, #21
 800b598:	d532      	bpl.n	800b600 <__ssputs_r+0xa8>
 800b59a:	0029      	movs	r1, r5
 800b59c:	0038      	movs	r0, r7
 800b59e:	f7ff ff65 	bl	800b46c <_malloc_r>
 800b5a2:	1e06      	subs	r6, r0, #0
 800b5a4:	d109      	bne.n	800b5ba <__ssputs_r+0x62>
 800b5a6:	230c      	movs	r3, #12
 800b5a8:	603b      	str	r3, [r7, #0]
 800b5aa:	2340      	movs	r3, #64	; 0x40
 800b5ac:	2001      	movs	r0, #1
 800b5ae:	89a2      	ldrh	r2, [r4, #12]
 800b5b0:	4240      	negs	r0, r0
 800b5b2:	4313      	orrs	r3, r2
 800b5b4:	81a3      	strh	r3, [r4, #12]
 800b5b6:	b005      	add	sp, #20
 800b5b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5ba:	9a02      	ldr	r2, [sp, #8]
 800b5bc:	6921      	ldr	r1, [r4, #16]
 800b5be:	f7fd ffc1 	bl	8009544 <memcpy>
 800b5c2:	89a3      	ldrh	r3, [r4, #12]
 800b5c4:	4a14      	ldr	r2, [pc, #80]	; (800b618 <__ssputs_r+0xc0>)
 800b5c6:	401a      	ands	r2, r3
 800b5c8:	2380      	movs	r3, #128	; 0x80
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	81a3      	strh	r3, [r4, #12]
 800b5ce:	9b02      	ldr	r3, [sp, #8]
 800b5d0:	6126      	str	r6, [r4, #16]
 800b5d2:	18f6      	adds	r6, r6, r3
 800b5d4:	6026      	str	r6, [r4, #0]
 800b5d6:	6165      	str	r5, [r4, #20]
 800b5d8:	9e01      	ldr	r6, [sp, #4]
 800b5da:	1aed      	subs	r5, r5, r3
 800b5dc:	60a5      	str	r5, [r4, #8]
 800b5de:	9b01      	ldr	r3, [sp, #4]
 800b5e0:	429e      	cmp	r6, r3
 800b5e2:	d900      	bls.n	800b5e6 <__ssputs_r+0x8e>
 800b5e4:	9e01      	ldr	r6, [sp, #4]
 800b5e6:	0032      	movs	r2, r6
 800b5e8:	9903      	ldr	r1, [sp, #12]
 800b5ea:	6820      	ldr	r0, [r4, #0]
 800b5ec:	f000 f968 	bl	800b8c0 <memmove>
 800b5f0:	68a3      	ldr	r3, [r4, #8]
 800b5f2:	2000      	movs	r0, #0
 800b5f4:	1b9b      	subs	r3, r3, r6
 800b5f6:	60a3      	str	r3, [r4, #8]
 800b5f8:	6823      	ldr	r3, [r4, #0]
 800b5fa:	199e      	adds	r6, r3, r6
 800b5fc:	6026      	str	r6, [r4, #0]
 800b5fe:	e7da      	b.n	800b5b6 <__ssputs_r+0x5e>
 800b600:	002a      	movs	r2, r5
 800b602:	0038      	movs	r0, r7
 800b604:	f000 f980 	bl	800b908 <_realloc_r>
 800b608:	1e06      	subs	r6, r0, #0
 800b60a:	d1e0      	bne.n	800b5ce <__ssputs_r+0x76>
 800b60c:	0038      	movs	r0, r7
 800b60e:	6921      	ldr	r1, [r4, #16]
 800b610:	f7ff fec0 	bl	800b394 <_free_r>
 800b614:	e7c7      	b.n	800b5a6 <__ssputs_r+0x4e>
 800b616:	46c0      	nop			; (mov r8, r8)
 800b618:	fffffb7f 	.word	0xfffffb7f

0800b61c <_svfiprintf_r>:
 800b61c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b61e:	b0a1      	sub	sp, #132	; 0x84
 800b620:	9003      	str	r0, [sp, #12]
 800b622:	001d      	movs	r5, r3
 800b624:	898b      	ldrh	r3, [r1, #12]
 800b626:	000f      	movs	r7, r1
 800b628:	0016      	movs	r6, r2
 800b62a:	061b      	lsls	r3, r3, #24
 800b62c:	d511      	bpl.n	800b652 <_svfiprintf_r+0x36>
 800b62e:	690b      	ldr	r3, [r1, #16]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d10e      	bne.n	800b652 <_svfiprintf_r+0x36>
 800b634:	2140      	movs	r1, #64	; 0x40
 800b636:	f7ff ff19 	bl	800b46c <_malloc_r>
 800b63a:	6038      	str	r0, [r7, #0]
 800b63c:	6138      	str	r0, [r7, #16]
 800b63e:	2800      	cmp	r0, #0
 800b640:	d105      	bne.n	800b64e <_svfiprintf_r+0x32>
 800b642:	230c      	movs	r3, #12
 800b644:	9a03      	ldr	r2, [sp, #12]
 800b646:	3801      	subs	r0, #1
 800b648:	6013      	str	r3, [r2, #0]
 800b64a:	b021      	add	sp, #132	; 0x84
 800b64c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b64e:	2340      	movs	r3, #64	; 0x40
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	2300      	movs	r3, #0
 800b654:	ac08      	add	r4, sp, #32
 800b656:	6163      	str	r3, [r4, #20]
 800b658:	3320      	adds	r3, #32
 800b65a:	7663      	strb	r3, [r4, #25]
 800b65c:	3310      	adds	r3, #16
 800b65e:	76a3      	strb	r3, [r4, #26]
 800b660:	9507      	str	r5, [sp, #28]
 800b662:	0035      	movs	r5, r6
 800b664:	782b      	ldrb	r3, [r5, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d001      	beq.n	800b66e <_svfiprintf_r+0x52>
 800b66a:	2b25      	cmp	r3, #37	; 0x25
 800b66c:	d147      	bne.n	800b6fe <_svfiprintf_r+0xe2>
 800b66e:	1bab      	subs	r3, r5, r6
 800b670:	9305      	str	r3, [sp, #20]
 800b672:	42b5      	cmp	r5, r6
 800b674:	d00c      	beq.n	800b690 <_svfiprintf_r+0x74>
 800b676:	0032      	movs	r2, r6
 800b678:	0039      	movs	r1, r7
 800b67a:	9803      	ldr	r0, [sp, #12]
 800b67c:	f7ff ff6c 	bl	800b558 <__ssputs_r>
 800b680:	1c43      	adds	r3, r0, #1
 800b682:	d100      	bne.n	800b686 <_svfiprintf_r+0x6a>
 800b684:	e0ae      	b.n	800b7e4 <_svfiprintf_r+0x1c8>
 800b686:	6962      	ldr	r2, [r4, #20]
 800b688:	9b05      	ldr	r3, [sp, #20]
 800b68a:	4694      	mov	ip, r2
 800b68c:	4463      	add	r3, ip
 800b68e:	6163      	str	r3, [r4, #20]
 800b690:	782b      	ldrb	r3, [r5, #0]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d100      	bne.n	800b698 <_svfiprintf_r+0x7c>
 800b696:	e0a5      	b.n	800b7e4 <_svfiprintf_r+0x1c8>
 800b698:	2201      	movs	r2, #1
 800b69a:	2300      	movs	r3, #0
 800b69c:	4252      	negs	r2, r2
 800b69e:	6062      	str	r2, [r4, #4]
 800b6a0:	a904      	add	r1, sp, #16
 800b6a2:	3254      	adds	r2, #84	; 0x54
 800b6a4:	1852      	adds	r2, r2, r1
 800b6a6:	1c6e      	adds	r6, r5, #1
 800b6a8:	6023      	str	r3, [r4, #0]
 800b6aa:	60e3      	str	r3, [r4, #12]
 800b6ac:	60a3      	str	r3, [r4, #8]
 800b6ae:	7013      	strb	r3, [r2, #0]
 800b6b0:	65a3      	str	r3, [r4, #88]	; 0x58
 800b6b2:	2205      	movs	r2, #5
 800b6b4:	7831      	ldrb	r1, [r6, #0]
 800b6b6:	4854      	ldr	r0, [pc, #336]	; (800b808 <_svfiprintf_r+0x1ec>)
 800b6b8:	f7ff fa98 	bl	800abec <memchr>
 800b6bc:	1c75      	adds	r5, r6, #1
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d11f      	bne.n	800b702 <_svfiprintf_r+0xe6>
 800b6c2:	6822      	ldr	r2, [r4, #0]
 800b6c4:	06d3      	lsls	r3, r2, #27
 800b6c6:	d504      	bpl.n	800b6d2 <_svfiprintf_r+0xb6>
 800b6c8:	2353      	movs	r3, #83	; 0x53
 800b6ca:	a904      	add	r1, sp, #16
 800b6cc:	185b      	adds	r3, r3, r1
 800b6ce:	2120      	movs	r1, #32
 800b6d0:	7019      	strb	r1, [r3, #0]
 800b6d2:	0713      	lsls	r3, r2, #28
 800b6d4:	d504      	bpl.n	800b6e0 <_svfiprintf_r+0xc4>
 800b6d6:	2353      	movs	r3, #83	; 0x53
 800b6d8:	a904      	add	r1, sp, #16
 800b6da:	185b      	adds	r3, r3, r1
 800b6dc:	212b      	movs	r1, #43	; 0x2b
 800b6de:	7019      	strb	r1, [r3, #0]
 800b6e0:	7833      	ldrb	r3, [r6, #0]
 800b6e2:	2b2a      	cmp	r3, #42	; 0x2a
 800b6e4:	d016      	beq.n	800b714 <_svfiprintf_r+0xf8>
 800b6e6:	0035      	movs	r5, r6
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	200a      	movs	r0, #10
 800b6ec:	68e3      	ldr	r3, [r4, #12]
 800b6ee:	782a      	ldrb	r2, [r5, #0]
 800b6f0:	1c6e      	adds	r6, r5, #1
 800b6f2:	3a30      	subs	r2, #48	; 0x30
 800b6f4:	2a09      	cmp	r2, #9
 800b6f6:	d94e      	bls.n	800b796 <_svfiprintf_r+0x17a>
 800b6f8:	2900      	cmp	r1, #0
 800b6fa:	d111      	bne.n	800b720 <_svfiprintf_r+0x104>
 800b6fc:	e017      	b.n	800b72e <_svfiprintf_r+0x112>
 800b6fe:	3501      	adds	r5, #1
 800b700:	e7b0      	b.n	800b664 <_svfiprintf_r+0x48>
 800b702:	4b41      	ldr	r3, [pc, #260]	; (800b808 <_svfiprintf_r+0x1ec>)
 800b704:	6822      	ldr	r2, [r4, #0]
 800b706:	1ac0      	subs	r0, r0, r3
 800b708:	2301      	movs	r3, #1
 800b70a:	4083      	lsls	r3, r0
 800b70c:	4313      	orrs	r3, r2
 800b70e:	002e      	movs	r6, r5
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	e7ce      	b.n	800b6b2 <_svfiprintf_r+0x96>
 800b714:	9b07      	ldr	r3, [sp, #28]
 800b716:	1d19      	adds	r1, r3, #4
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	9107      	str	r1, [sp, #28]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	db01      	blt.n	800b724 <_svfiprintf_r+0x108>
 800b720:	930b      	str	r3, [sp, #44]	; 0x2c
 800b722:	e004      	b.n	800b72e <_svfiprintf_r+0x112>
 800b724:	425b      	negs	r3, r3
 800b726:	60e3      	str	r3, [r4, #12]
 800b728:	2302      	movs	r3, #2
 800b72a:	4313      	orrs	r3, r2
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	782b      	ldrb	r3, [r5, #0]
 800b730:	2b2e      	cmp	r3, #46	; 0x2e
 800b732:	d10a      	bne.n	800b74a <_svfiprintf_r+0x12e>
 800b734:	786b      	ldrb	r3, [r5, #1]
 800b736:	2b2a      	cmp	r3, #42	; 0x2a
 800b738:	d135      	bne.n	800b7a6 <_svfiprintf_r+0x18a>
 800b73a:	9b07      	ldr	r3, [sp, #28]
 800b73c:	3502      	adds	r5, #2
 800b73e:	1d1a      	adds	r2, r3, #4
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	9207      	str	r2, [sp, #28]
 800b744:	2b00      	cmp	r3, #0
 800b746:	db2b      	blt.n	800b7a0 <_svfiprintf_r+0x184>
 800b748:	9309      	str	r3, [sp, #36]	; 0x24
 800b74a:	4e30      	ldr	r6, [pc, #192]	; (800b80c <_svfiprintf_r+0x1f0>)
 800b74c:	2203      	movs	r2, #3
 800b74e:	0030      	movs	r0, r6
 800b750:	7829      	ldrb	r1, [r5, #0]
 800b752:	f7ff fa4b 	bl	800abec <memchr>
 800b756:	2800      	cmp	r0, #0
 800b758:	d006      	beq.n	800b768 <_svfiprintf_r+0x14c>
 800b75a:	2340      	movs	r3, #64	; 0x40
 800b75c:	1b80      	subs	r0, r0, r6
 800b75e:	4083      	lsls	r3, r0
 800b760:	6822      	ldr	r2, [r4, #0]
 800b762:	3501      	adds	r5, #1
 800b764:	4313      	orrs	r3, r2
 800b766:	6023      	str	r3, [r4, #0]
 800b768:	7829      	ldrb	r1, [r5, #0]
 800b76a:	2206      	movs	r2, #6
 800b76c:	4828      	ldr	r0, [pc, #160]	; (800b810 <_svfiprintf_r+0x1f4>)
 800b76e:	1c6e      	adds	r6, r5, #1
 800b770:	7621      	strb	r1, [r4, #24]
 800b772:	f7ff fa3b 	bl	800abec <memchr>
 800b776:	2800      	cmp	r0, #0
 800b778:	d03c      	beq.n	800b7f4 <_svfiprintf_r+0x1d8>
 800b77a:	4b26      	ldr	r3, [pc, #152]	; (800b814 <_svfiprintf_r+0x1f8>)
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d125      	bne.n	800b7cc <_svfiprintf_r+0x1b0>
 800b780:	2207      	movs	r2, #7
 800b782:	9b07      	ldr	r3, [sp, #28]
 800b784:	3307      	adds	r3, #7
 800b786:	4393      	bics	r3, r2
 800b788:	3308      	adds	r3, #8
 800b78a:	9307      	str	r3, [sp, #28]
 800b78c:	6963      	ldr	r3, [r4, #20]
 800b78e:	9a04      	ldr	r2, [sp, #16]
 800b790:	189b      	adds	r3, r3, r2
 800b792:	6163      	str	r3, [r4, #20]
 800b794:	e765      	b.n	800b662 <_svfiprintf_r+0x46>
 800b796:	4343      	muls	r3, r0
 800b798:	0035      	movs	r5, r6
 800b79a:	2101      	movs	r1, #1
 800b79c:	189b      	adds	r3, r3, r2
 800b79e:	e7a6      	b.n	800b6ee <_svfiprintf_r+0xd2>
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	425b      	negs	r3, r3
 800b7a4:	e7d0      	b.n	800b748 <_svfiprintf_r+0x12c>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	200a      	movs	r0, #10
 800b7aa:	001a      	movs	r2, r3
 800b7ac:	3501      	adds	r5, #1
 800b7ae:	6063      	str	r3, [r4, #4]
 800b7b0:	7829      	ldrb	r1, [r5, #0]
 800b7b2:	1c6e      	adds	r6, r5, #1
 800b7b4:	3930      	subs	r1, #48	; 0x30
 800b7b6:	2909      	cmp	r1, #9
 800b7b8:	d903      	bls.n	800b7c2 <_svfiprintf_r+0x1a6>
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d0c5      	beq.n	800b74a <_svfiprintf_r+0x12e>
 800b7be:	9209      	str	r2, [sp, #36]	; 0x24
 800b7c0:	e7c3      	b.n	800b74a <_svfiprintf_r+0x12e>
 800b7c2:	4342      	muls	r2, r0
 800b7c4:	0035      	movs	r5, r6
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	1852      	adds	r2, r2, r1
 800b7ca:	e7f1      	b.n	800b7b0 <_svfiprintf_r+0x194>
 800b7cc:	ab07      	add	r3, sp, #28
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	003a      	movs	r2, r7
 800b7d2:	0021      	movs	r1, r4
 800b7d4:	4b10      	ldr	r3, [pc, #64]	; (800b818 <_svfiprintf_r+0x1fc>)
 800b7d6:	9803      	ldr	r0, [sp, #12]
 800b7d8:	f7fd ff70 	bl	80096bc <_printf_float>
 800b7dc:	9004      	str	r0, [sp, #16]
 800b7de:	9b04      	ldr	r3, [sp, #16]
 800b7e0:	3301      	adds	r3, #1
 800b7e2:	d1d3      	bne.n	800b78c <_svfiprintf_r+0x170>
 800b7e4:	89bb      	ldrh	r3, [r7, #12]
 800b7e6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b7e8:	065b      	lsls	r3, r3, #25
 800b7ea:	d400      	bmi.n	800b7ee <_svfiprintf_r+0x1d2>
 800b7ec:	e72d      	b.n	800b64a <_svfiprintf_r+0x2e>
 800b7ee:	2001      	movs	r0, #1
 800b7f0:	4240      	negs	r0, r0
 800b7f2:	e72a      	b.n	800b64a <_svfiprintf_r+0x2e>
 800b7f4:	ab07      	add	r3, sp, #28
 800b7f6:	9300      	str	r3, [sp, #0]
 800b7f8:	003a      	movs	r2, r7
 800b7fa:	0021      	movs	r1, r4
 800b7fc:	4b06      	ldr	r3, [pc, #24]	; (800b818 <_svfiprintf_r+0x1fc>)
 800b7fe:	9803      	ldr	r0, [sp, #12]
 800b800:	f7fe fa0e 	bl	8009c20 <_printf_i>
 800b804:	e7ea      	b.n	800b7dc <_svfiprintf_r+0x1c0>
 800b806:	46c0      	nop			; (mov r8, r8)
 800b808:	0800c914 	.word	0x0800c914
 800b80c:	0800c91a 	.word	0x0800c91a
 800b810:	0800c91e 	.word	0x0800c91e
 800b814:	080096bd 	.word	0x080096bd
 800b818:	0800b559 	.word	0x0800b559

0800b81c <_sbrk_r>:
 800b81c:	2300      	movs	r3, #0
 800b81e:	b570      	push	{r4, r5, r6, lr}
 800b820:	4d06      	ldr	r5, [pc, #24]	; (800b83c <_sbrk_r+0x20>)
 800b822:	0004      	movs	r4, r0
 800b824:	0008      	movs	r0, r1
 800b826:	602b      	str	r3, [r5, #0]
 800b828:	f7f9 f888 	bl	800493c <_sbrk>
 800b82c:	1c43      	adds	r3, r0, #1
 800b82e:	d103      	bne.n	800b838 <_sbrk_r+0x1c>
 800b830:	682b      	ldr	r3, [r5, #0]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d000      	beq.n	800b838 <_sbrk_r+0x1c>
 800b836:	6023      	str	r3, [r4, #0]
 800b838:	bd70      	pop	{r4, r5, r6, pc}
 800b83a:	46c0      	nop			; (mov r8, r8)
 800b83c:	20000500 	.word	0x20000500

0800b840 <__assert_func>:
 800b840:	b530      	push	{r4, r5, lr}
 800b842:	0014      	movs	r4, r2
 800b844:	001a      	movs	r2, r3
 800b846:	4b09      	ldr	r3, [pc, #36]	; (800b86c <__assert_func+0x2c>)
 800b848:	0005      	movs	r5, r0
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	b085      	sub	sp, #20
 800b84e:	68d8      	ldr	r0, [r3, #12]
 800b850:	4b07      	ldr	r3, [pc, #28]	; (800b870 <__assert_func+0x30>)
 800b852:	2c00      	cmp	r4, #0
 800b854:	d101      	bne.n	800b85a <__assert_func+0x1a>
 800b856:	4b07      	ldr	r3, [pc, #28]	; (800b874 <__assert_func+0x34>)
 800b858:	001c      	movs	r4, r3
 800b85a:	9301      	str	r3, [sp, #4]
 800b85c:	9100      	str	r1, [sp, #0]
 800b85e:	002b      	movs	r3, r5
 800b860:	4905      	ldr	r1, [pc, #20]	; (800b878 <__assert_func+0x38>)
 800b862:	9402      	str	r4, [sp, #8]
 800b864:	f000 f80a 	bl	800b87c <fiprintf>
 800b868:	f000 faba 	bl	800bde0 <abort>
 800b86c:	20000014 	.word	0x20000014
 800b870:	0800c925 	.word	0x0800c925
 800b874:	0800c960 	.word	0x0800c960
 800b878:	0800c932 	.word	0x0800c932

0800b87c <fiprintf>:
 800b87c:	b40e      	push	{r1, r2, r3}
 800b87e:	b503      	push	{r0, r1, lr}
 800b880:	0001      	movs	r1, r0
 800b882:	ab03      	add	r3, sp, #12
 800b884:	4804      	ldr	r0, [pc, #16]	; (800b898 <fiprintf+0x1c>)
 800b886:	cb04      	ldmia	r3!, {r2}
 800b888:	6800      	ldr	r0, [r0, #0]
 800b88a:	9301      	str	r3, [sp, #4]
 800b88c:	f000 f892 	bl	800b9b4 <_vfiprintf_r>
 800b890:	b002      	add	sp, #8
 800b892:	bc08      	pop	{r3}
 800b894:	b003      	add	sp, #12
 800b896:	4718      	bx	r3
 800b898:	20000014 	.word	0x20000014

0800b89c <__ascii_mbtowc>:
 800b89c:	b082      	sub	sp, #8
 800b89e:	2900      	cmp	r1, #0
 800b8a0:	d100      	bne.n	800b8a4 <__ascii_mbtowc+0x8>
 800b8a2:	a901      	add	r1, sp, #4
 800b8a4:	1e10      	subs	r0, r2, #0
 800b8a6:	d006      	beq.n	800b8b6 <__ascii_mbtowc+0x1a>
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d006      	beq.n	800b8ba <__ascii_mbtowc+0x1e>
 800b8ac:	7813      	ldrb	r3, [r2, #0]
 800b8ae:	600b      	str	r3, [r1, #0]
 800b8b0:	7810      	ldrb	r0, [r2, #0]
 800b8b2:	1e43      	subs	r3, r0, #1
 800b8b4:	4198      	sbcs	r0, r3
 800b8b6:	b002      	add	sp, #8
 800b8b8:	4770      	bx	lr
 800b8ba:	2002      	movs	r0, #2
 800b8bc:	4240      	negs	r0, r0
 800b8be:	e7fa      	b.n	800b8b6 <__ascii_mbtowc+0x1a>

0800b8c0 <memmove>:
 800b8c0:	b510      	push	{r4, lr}
 800b8c2:	4288      	cmp	r0, r1
 800b8c4:	d902      	bls.n	800b8cc <memmove+0xc>
 800b8c6:	188b      	adds	r3, r1, r2
 800b8c8:	4298      	cmp	r0, r3
 800b8ca:	d303      	bcc.n	800b8d4 <memmove+0x14>
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	e007      	b.n	800b8e0 <memmove+0x20>
 800b8d0:	5c8b      	ldrb	r3, [r1, r2]
 800b8d2:	5483      	strb	r3, [r0, r2]
 800b8d4:	3a01      	subs	r2, #1
 800b8d6:	d2fb      	bcs.n	800b8d0 <memmove+0x10>
 800b8d8:	bd10      	pop	{r4, pc}
 800b8da:	5ccc      	ldrb	r4, [r1, r3]
 800b8dc:	54c4      	strb	r4, [r0, r3]
 800b8de:	3301      	adds	r3, #1
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d1fa      	bne.n	800b8da <memmove+0x1a>
 800b8e4:	e7f8      	b.n	800b8d8 <memmove+0x18>
	...

0800b8e8 <__malloc_lock>:
 800b8e8:	b510      	push	{r4, lr}
 800b8ea:	4802      	ldr	r0, [pc, #8]	; (800b8f4 <__malloc_lock+0xc>)
 800b8ec:	f000 fc4f 	bl	800c18e <__retarget_lock_acquire_recursive>
 800b8f0:	bd10      	pop	{r4, pc}
 800b8f2:	46c0      	nop			; (mov r8, r8)
 800b8f4:	20000504 	.word	0x20000504

0800b8f8 <__malloc_unlock>:
 800b8f8:	b510      	push	{r4, lr}
 800b8fa:	4802      	ldr	r0, [pc, #8]	; (800b904 <__malloc_unlock+0xc>)
 800b8fc:	f000 fc48 	bl	800c190 <__retarget_lock_release_recursive>
 800b900:	bd10      	pop	{r4, pc}
 800b902:	46c0      	nop			; (mov r8, r8)
 800b904:	20000504 	.word	0x20000504

0800b908 <_realloc_r>:
 800b908:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b90a:	0007      	movs	r7, r0
 800b90c:	000e      	movs	r6, r1
 800b90e:	0014      	movs	r4, r2
 800b910:	2900      	cmp	r1, #0
 800b912:	d105      	bne.n	800b920 <_realloc_r+0x18>
 800b914:	0011      	movs	r1, r2
 800b916:	f7ff fda9 	bl	800b46c <_malloc_r>
 800b91a:	0005      	movs	r5, r0
 800b91c:	0028      	movs	r0, r5
 800b91e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b920:	2a00      	cmp	r2, #0
 800b922:	d103      	bne.n	800b92c <_realloc_r+0x24>
 800b924:	f7ff fd36 	bl	800b394 <_free_r>
 800b928:	0025      	movs	r5, r4
 800b92a:	e7f7      	b.n	800b91c <_realloc_r+0x14>
 800b92c:	f000 fc9e 	bl	800c26c <_malloc_usable_size_r>
 800b930:	9001      	str	r0, [sp, #4]
 800b932:	4284      	cmp	r4, r0
 800b934:	d803      	bhi.n	800b93e <_realloc_r+0x36>
 800b936:	0035      	movs	r5, r6
 800b938:	0843      	lsrs	r3, r0, #1
 800b93a:	42a3      	cmp	r3, r4
 800b93c:	d3ee      	bcc.n	800b91c <_realloc_r+0x14>
 800b93e:	0021      	movs	r1, r4
 800b940:	0038      	movs	r0, r7
 800b942:	f7ff fd93 	bl	800b46c <_malloc_r>
 800b946:	1e05      	subs	r5, r0, #0
 800b948:	d0e8      	beq.n	800b91c <_realloc_r+0x14>
 800b94a:	9b01      	ldr	r3, [sp, #4]
 800b94c:	0022      	movs	r2, r4
 800b94e:	429c      	cmp	r4, r3
 800b950:	d900      	bls.n	800b954 <_realloc_r+0x4c>
 800b952:	001a      	movs	r2, r3
 800b954:	0031      	movs	r1, r6
 800b956:	0028      	movs	r0, r5
 800b958:	f7fd fdf4 	bl	8009544 <memcpy>
 800b95c:	0031      	movs	r1, r6
 800b95e:	0038      	movs	r0, r7
 800b960:	f7ff fd18 	bl	800b394 <_free_r>
 800b964:	e7da      	b.n	800b91c <_realloc_r+0x14>

0800b966 <__sfputc_r>:
 800b966:	6893      	ldr	r3, [r2, #8]
 800b968:	b510      	push	{r4, lr}
 800b96a:	3b01      	subs	r3, #1
 800b96c:	6093      	str	r3, [r2, #8]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	da04      	bge.n	800b97c <__sfputc_r+0x16>
 800b972:	6994      	ldr	r4, [r2, #24]
 800b974:	42a3      	cmp	r3, r4
 800b976:	db07      	blt.n	800b988 <__sfputc_r+0x22>
 800b978:	290a      	cmp	r1, #10
 800b97a:	d005      	beq.n	800b988 <__sfputc_r+0x22>
 800b97c:	6813      	ldr	r3, [r2, #0]
 800b97e:	1c58      	adds	r0, r3, #1
 800b980:	6010      	str	r0, [r2, #0]
 800b982:	7019      	strb	r1, [r3, #0]
 800b984:	0008      	movs	r0, r1
 800b986:	bd10      	pop	{r4, pc}
 800b988:	f000 f94e 	bl	800bc28 <__swbuf_r>
 800b98c:	0001      	movs	r1, r0
 800b98e:	e7f9      	b.n	800b984 <__sfputc_r+0x1e>

0800b990 <__sfputs_r>:
 800b990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b992:	0006      	movs	r6, r0
 800b994:	000f      	movs	r7, r1
 800b996:	0014      	movs	r4, r2
 800b998:	18d5      	adds	r5, r2, r3
 800b99a:	42ac      	cmp	r4, r5
 800b99c:	d101      	bne.n	800b9a2 <__sfputs_r+0x12>
 800b99e:	2000      	movs	r0, #0
 800b9a0:	e007      	b.n	800b9b2 <__sfputs_r+0x22>
 800b9a2:	7821      	ldrb	r1, [r4, #0]
 800b9a4:	003a      	movs	r2, r7
 800b9a6:	0030      	movs	r0, r6
 800b9a8:	f7ff ffdd 	bl	800b966 <__sfputc_r>
 800b9ac:	3401      	adds	r4, #1
 800b9ae:	1c43      	adds	r3, r0, #1
 800b9b0:	d1f3      	bne.n	800b99a <__sfputs_r+0xa>
 800b9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9b4 <_vfiprintf_r>:
 800b9b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9b6:	b0a1      	sub	sp, #132	; 0x84
 800b9b8:	0006      	movs	r6, r0
 800b9ba:	000c      	movs	r4, r1
 800b9bc:	001f      	movs	r7, r3
 800b9be:	9203      	str	r2, [sp, #12]
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	d004      	beq.n	800b9ce <_vfiprintf_r+0x1a>
 800b9c4:	6983      	ldr	r3, [r0, #24]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d101      	bne.n	800b9ce <_vfiprintf_r+0x1a>
 800b9ca:	f000 fb3f 	bl	800c04c <__sinit>
 800b9ce:	4b8e      	ldr	r3, [pc, #568]	; (800bc08 <_vfiprintf_r+0x254>)
 800b9d0:	429c      	cmp	r4, r3
 800b9d2:	d11c      	bne.n	800ba0e <_vfiprintf_r+0x5a>
 800b9d4:	6874      	ldr	r4, [r6, #4]
 800b9d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9d8:	07db      	lsls	r3, r3, #31
 800b9da:	d405      	bmi.n	800b9e8 <_vfiprintf_r+0x34>
 800b9dc:	89a3      	ldrh	r3, [r4, #12]
 800b9de:	059b      	lsls	r3, r3, #22
 800b9e0:	d402      	bmi.n	800b9e8 <_vfiprintf_r+0x34>
 800b9e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9e4:	f000 fbd3 	bl	800c18e <__retarget_lock_acquire_recursive>
 800b9e8:	89a3      	ldrh	r3, [r4, #12]
 800b9ea:	071b      	lsls	r3, r3, #28
 800b9ec:	d502      	bpl.n	800b9f4 <_vfiprintf_r+0x40>
 800b9ee:	6923      	ldr	r3, [r4, #16]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d11d      	bne.n	800ba30 <_vfiprintf_r+0x7c>
 800b9f4:	0021      	movs	r1, r4
 800b9f6:	0030      	movs	r0, r6
 800b9f8:	f000 f97a 	bl	800bcf0 <__swsetup_r>
 800b9fc:	2800      	cmp	r0, #0
 800b9fe:	d017      	beq.n	800ba30 <_vfiprintf_r+0x7c>
 800ba00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba02:	07db      	lsls	r3, r3, #31
 800ba04:	d50d      	bpl.n	800ba22 <_vfiprintf_r+0x6e>
 800ba06:	2001      	movs	r0, #1
 800ba08:	4240      	negs	r0, r0
 800ba0a:	b021      	add	sp, #132	; 0x84
 800ba0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba0e:	4b7f      	ldr	r3, [pc, #508]	; (800bc0c <_vfiprintf_r+0x258>)
 800ba10:	429c      	cmp	r4, r3
 800ba12:	d101      	bne.n	800ba18 <_vfiprintf_r+0x64>
 800ba14:	68b4      	ldr	r4, [r6, #8]
 800ba16:	e7de      	b.n	800b9d6 <_vfiprintf_r+0x22>
 800ba18:	4b7d      	ldr	r3, [pc, #500]	; (800bc10 <_vfiprintf_r+0x25c>)
 800ba1a:	429c      	cmp	r4, r3
 800ba1c:	d1db      	bne.n	800b9d6 <_vfiprintf_r+0x22>
 800ba1e:	68f4      	ldr	r4, [r6, #12]
 800ba20:	e7d9      	b.n	800b9d6 <_vfiprintf_r+0x22>
 800ba22:	89a3      	ldrh	r3, [r4, #12]
 800ba24:	059b      	lsls	r3, r3, #22
 800ba26:	d4ee      	bmi.n	800ba06 <_vfiprintf_r+0x52>
 800ba28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba2a:	f000 fbb1 	bl	800c190 <__retarget_lock_release_recursive>
 800ba2e:	e7ea      	b.n	800ba06 <_vfiprintf_r+0x52>
 800ba30:	2300      	movs	r3, #0
 800ba32:	ad08      	add	r5, sp, #32
 800ba34:	616b      	str	r3, [r5, #20]
 800ba36:	3320      	adds	r3, #32
 800ba38:	766b      	strb	r3, [r5, #25]
 800ba3a:	3310      	adds	r3, #16
 800ba3c:	76ab      	strb	r3, [r5, #26]
 800ba3e:	9707      	str	r7, [sp, #28]
 800ba40:	9f03      	ldr	r7, [sp, #12]
 800ba42:	783b      	ldrb	r3, [r7, #0]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d001      	beq.n	800ba4c <_vfiprintf_r+0x98>
 800ba48:	2b25      	cmp	r3, #37	; 0x25
 800ba4a:	d14e      	bne.n	800baea <_vfiprintf_r+0x136>
 800ba4c:	9b03      	ldr	r3, [sp, #12]
 800ba4e:	1afb      	subs	r3, r7, r3
 800ba50:	9305      	str	r3, [sp, #20]
 800ba52:	9b03      	ldr	r3, [sp, #12]
 800ba54:	429f      	cmp	r7, r3
 800ba56:	d00d      	beq.n	800ba74 <_vfiprintf_r+0xc0>
 800ba58:	9b05      	ldr	r3, [sp, #20]
 800ba5a:	0021      	movs	r1, r4
 800ba5c:	0030      	movs	r0, r6
 800ba5e:	9a03      	ldr	r2, [sp, #12]
 800ba60:	f7ff ff96 	bl	800b990 <__sfputs_r>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d100      	bne.n	800ba6a <_vfiprintf_r+0xb6>
 800ba68:	e0b5      	b.n	800bbd6 <_vfiprintf_r+0x222>
 800ba6a:	696a      	ldr	r2, [r5, #20]
 800ba6c:	9b05      	ldr	r3, [sp, #20]
 800ba6e:	4694      	mov	ip, r2
 800ba70:	4463      	add	r3, ip
 800ba72:	616b      	str	r3, [r5, #20]
 800ba74:	783b      	ldrb	r3, [r7, #0]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d100      	bne.n	800ba7c <_vfiprintf_r+0xc8>
 800ba7a:	e0ac      	b.n	800bbd6 <_vfiprintf_r+0x222>
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	1c7b      	adds	r3, r7, #1
 800ba80:	9303      	str	r3, [sp, #12]
 800ba82:	2300      	movs	r3, #0
 800ba84:	4252      	negs	r2, r2
 800ba86:	606a      	str	r2, [r5, #4]
 800ba88:	a904      	add	r1, sp, #16
 800ba8a:	3254      	adds	r2, #84	; 0x54
 800ba8c:	1852      	adds	r2, r2, r1
 800ba8e:	602b      	str	r3, [r5, #0]
 800ba90:	60eb      	str	r3, [r5, #12]
 800ba92:	60ab      	str	r3, [r5, #8]
 800ba94:	7013      	strb	r3, [r2, #0]
 800ba96:	65ab      	str	r3, [r5, #88]	; 0x58
 800ba98:	9b03      	ldr	r3, [sp, #12]
 800ba9a:	2205      	movs	r2, #5
 800ba9c:	7819      	ldrb	r1, [r3, #0]
 800ba9e:	485d      	ldr	r0, [pc, #372]	; (800bc14 <_vfiprintf_r+0x260>)
 800baa0:	f7ff f8a4 	bl	800abec <memchr>
 800baa4:	9b03      	ldr	r3, [sp, #12]
 800baa6:	1c5f      	adds	r7, r3, #1
 800baa8:	2800      	cmp	r0, #0
 800baaa:	d120      	bne.n	800baee <_vfiprintf_r+0x13a>
 800baac:	682a      	ldr	r2, [r5, #0]
 800baae:	06d3      	lsls	r3, r2, #27
 800bab0:	d504      	bpl.n	800babc <_vfiprintf_r+0x108>
 800bab2:	2353      	movs	r3, #83	; 0x53
 800bab4:	a904      	add	r1, sp, #16
 800bab6:	185b      	adds	r3, r3, r1
 800bab8:	2120      	movs	r1, #32
 800baba:	7019      	strb	r1, [r3, #0]
 800babc:	0713      	lsls	r3, r2, #28
 800babe:	d504      	bpl.n	800baca <_vfiprintf_r+0x116>
 800bac0:	2353      	movs	r3, #83	; 0x53
 800bac2:	a904      	add	r1, sp, #16
 800bac4:	185b      	adds	r3, r3, r1
 800bac6:	212b      	movs	r1, #43	; 0x2b
 800bac8:	7019      	strb	r1, [r3, #0]
 800baca:	9b03      	ldr	r3, [sp, #12]
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	2b2a      	cmp	r3, #42	; 0x2a
 800bad0:	d016      	beq.n	800bb00 <_vfiprintf_r+0x14c>
 800bad2:	2100      	movs	r1, #0
 800bad4:	68eb      	ldr	r3, [r5, #12]
 800bad6:	9f03      	ldr	r7, [sp, #12]
 800bad8:	783a      	ldrb	r2, [r7, #0]
 800bada:	1c78      	adds	r0, r7, #1
 800badc:	3a30      	subs	r2, #48	; 0x30
 800bade:	4684      	mov	ip, r0
 800bae0:	2a09      	cmp	r2, #9
 800bae2:	d94f      	bls.n	800bb84 <_vfiprintf_r+0x1d0>
 800bae4:	2900      	cmp	r1, #0
 800bae6:	d111      	bne.n	800bb0c <_vfiprintf_r+0x158>
 800bae8:	e017      	b.n	800bb1a <_vfiprintf_r+0x166>
 800baea:	3701      	adds	r7, #1
 800baec:	e7a9      	b.n	800ba42 <_vfiprintf_r+0x8e>
 800baee:	4b49      	ldr	r3, [pc, #292]	; (800bc14 <_vfiprintf_r+0x260>)
 800baf0:	682a      	ldr	r2, [r5, #0]
 800baf2:	1ac0      	subs	r0, r0, r3
 800baf4:	2301      	movs	r3, #1
 800baf6:	4083      	lsls	r3, r0
 800baf8:	4313      	orrs	r3, r2
 800bafa:	602b      	str	r3, [r5, #0]
 800bafc:	9703      	str	r7, [sp, #12]
 800bafe:	e7cb      	b.n	800ba98 <_vfiprintf_r+0xe4>
 800bb00:	9b07      	ldr	r3, [sp, #28]
 800bb02:	1d19      	adds	r1, r3, #4
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	9107      	str	r1, [sp, #28]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	db01      	blt.n	800bb10 <_vfiprintf_r+0x15c>
 800bb0c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb0e:	e004      	b.n	800bb1a <_vfiprintf_r+0x166>
 800bb10:	425b      	negs	r3, r3
 800bb12:	60eb      	str	r3, [r5, #12]
 800bb14:	2302      	movs	r3, #2
 800bb16:	4313      	orrs	r3, r2
 800bb18:	602b      	str	r3, [r5, #0]
 800bb1a:	783b      	ldrb	r3, [r7, #0]
 800bb1c:	2b2e      	cmp	r3, #46	; 0x2e
 800bb1e:	d10a      	bne.n	800bb36 <_vfiprintf_r+0x182>
 800bb20:	787b      	ldrb	r3, [r7, #1]
 800bb22:	2b2a      	cmp	r3, #42	; 0x2a
 800bb24:	d137      	bne.n	800bb96 <_vfiprintf_r+0x1e2>
 800bb26:	9b07      	ldr	r3, [sp, #28]
 800bb28:	3702      	adds	r7, #2
 800bb2a:	1d1a      	adds	r2, r3, #4
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	9207      	str	r2, [sp, #28]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	db2d      	blt.n	800bb90 <_vfiprintf_r+0x1dc>
 800bb34:	9309      	str	r3, [sp, #36]	; 0x24
 800bb36:	2203      	movs	r2, #3
 800bb38:	7839      	ldrb	r1, [r7, #0]
 800bb3a:	4837      	ldr	r0, [pc, #220]	; (800bc18 <_vfiprintf_r+0x264>)
 800bb3c:	f7ff f856 	bl	800abec <memchr>
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d007      	beq.n	800bb54 <_vfiprintf_r+0x1a0>
 800bb44:	4b34      	ldr	r3, [pc, #208]	; (800bc18 <_vfiprintf_r+0x264>)
 800bb46:	682a      	ldr	r2, [r5, #0]
 800bb48:	1ac0      	subs	r0, r0, r3
 800bb4a:	2340      	movs	r3, #64	; 0x40
 800bb4c:	4083      	lsls	r3, r0
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	3701      	adds	r7, #1
 800bb52:	602b      	str	r3, [r5, #0]
 800bb54:	7839      	ldrb	r1, [r7, #0]
 800bb56:	1c7b      	adds	r3, r7, #1
 800bb58:	2206      	movs	r2, #6
 800bb5a:	4830      	ldr	r0, [pc, #192]	; (800bc1c <_vfiprintf_r+0x268>)
 800bb5c:	9303      	str	r3, [sp, #12]
 800bb5e:	7629      	strb	r1, [r5, #24]
 800bb60:	f7ff f844 	bl	800abec <memchr>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d045      	beq.n	800bbf4 <_vfiprintf_r+0x240>
 800bb68:	4b2d      	ldr	r3, [pc, #180]	; (800bc20 <_vfiprintf_r+0x26c>)
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d127      	bne.n	800bbbe <_vfiprintf_r+0x20a>
 800bb6e:	2207      	movs	r2, #7
 800bb70:	9b07      	ldr	r3, [sp, #28]
 800bb72:	3307      	adds	r3, #7
 800bb74:	4393      	bics	r3, r2
 800bb76:	3308      	adds	r3, #8
 800bb78:	9307      	str	r3, [sp, #28]
 800bb7a:	696b      	ldr	r3, [r5, #20]
 800bb7c:	9a04      	ldr	r2, [sp, #16]
 800bb7e:	189b      	adds	r3, r3, r2
 800bb80:	616b      	str	r3, [r5, #20]
 800bb82:	e75d      	b.n	800ba40 <_vfiprintf_r+0x8c>
 800bb84:	210a      	movs	r1, #10
 800bb86:	434b      	muls	r3, r1
 800bb88:	4667      	mov	r7, ip
 800bb8a:	189b      	adds	r3, r3, r2
 800bb8c:	3909      	subs	r1, #9
 800bb8e:	e7a3      	b.n	800bad8 <_vfiprintf_r+0x124>
 800bb90:	2301      	movs	r3, #1
 800bb92:	425b      	negs	r3, r3
 800bb94:	e7ce      	b.n	800bb34 <_vfiprintf_r+0x180>
 800bb96:	2300      	movs	r3, #0
 800bb98:	001a      	movs	r2, r3
 800bb9a:	3701      	adds	r7, #1
 800bb9c:	606b      	str	r3, [r5, #4]
 800bb9e:	7839      	ldrb	r1, [r7, #0]
 800bba0:	1c78      	adds	r0, r7, #1
 800bba2:	3930      	subs	r1, #48	; 0x30
 800bba4:	4684      	mov	ip, r0
 800bba6:	2909      	cmp	r1, #9
 800bba8:	d903      	bls.n	800bbb2 <_vfiprintf_r+0x1fe>
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d0c3      	beq.n	800bb36 <_vfiprintf_r+0x182>
 800bbae:	9209      	str	r2, [sp, #36]	; 0x24
 800bbb0:	e7c1      	b.n	800bb36 <_vfiprintf_r+0x182>
 800bbb2:	230a      	movs	r3, #10
 800bbb4:	435a      	muls	r2, r3
 800bbb6:	4667      	mov	r7, ip
 800bbb8:	1852      	adds	r2, r2, r1
 800bbba:	3b09      	subs	r3, #9
 800bbbc:	e7ef      	b.n	800bb9e <_vfiprintf_r+0x1ea>
 800bbbe:	ab07      	add	r3, sp, #28
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	0022      	movs	r2, r4
 800bbc4:	0029      	movs	r1, r5
 800bbc6:	0030      	movs	r0, r6
 800bbc8:	4b16      	ldr	r3, [pc, #88]	; (800bc24 <_vfiprintf_r+0x270>)
 800bbca:	f7fd fd77 	bl	80096bc <_printf_float>
 800bbce:	9004      	str	r0, [sp, #16]
 800bbd0:	9b04      	ldr	r3, [sp, #16]
 800bbd2:	3301      	adds	r3, #1
 800bbd4:	d1d1      	bne.n	800bb7a <_vfiprintf_r+0x1c6>
 800bbd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbd8:	07db      	lsls	r3, r3, #31
 800bbda:	d405      	bmi.n	800bbe8 <_vfiprintf_r+0x234>
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	059b      	lsls	r3, r3, #22
 800bbe0:	d402      	bmi.n	800bbe8 <_vfiprintf_r+0x234>
 800bbe2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbe4:	f000 fad4 	bl	800c190 <__retarget_lock_release_recursive>
 800bbe8:	89a3      	ldrh	r3, [r4, #12]
 800bbea:	065b      	lsls	r3, r3, #25
 800bbec:	d500      	bpl.n	800bbf0 <_vfiprintf_r+0x23c>
 800bbee:	e70a      	b.n	800ba06 <_vfiprintf_r+0x52>
 800bbf0:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bbf2:	e70a      	b.n	800ba0a <_vfiprintf_r+0x56>
 800bbf4:	ab07      	add	r3, sp, #28
 800bbf6:	9300      	str	r3, [sp, #0]
 800bbf8:	0022      	movs	r2, r4
 800bbfa:	0029      	movs	r1, r5
 800bbfc:	0030      	movs	r0, r6
 800bbfe:	4b09      	ldr	r3, [pc, #36]	; (800bc24 <_vfiprintf_r+0x270>)
 800bc00:	f7fe f80e 	bl	8009c20 <_printf_i>
 800bc04:	e7e3      	b.n	800bbce <_vfiprintf_r+0x21a>
 800bc06:	46c0      	nop			; (mov r8, r8)
 800bc08:	0800ca8c 	.word	0x0800ca8c
 800bc0c:	0800caac 	.word	0x0800caac
 800bc10:	0800ca6c 	.word	0x0800ca6c
 800bc14:	0800c914 	.word	0x0800c914
 800bc18:	0800c91a 	.word	0x0800c91a
 800bc1c:	0800c91e 	.word	0x0800c91e
 800bc20:	080096bd 	.word	0x080096bd
 800bc24:	0800b991 	.word	0x0800b991

0800bc28 <__swbuf_r>:
 800bc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc2a:	0005      	movs	r5, r0
 800bc2c:	000e      	movs	r6, r1
 800bc2e:	0014      	movs	r4, r2
 800bc30:	2800      	cmp	r0, #0
 800bc32:	d004      	beq.n	800bc3e <__swbuf_r+0x16>
 800bc34:	6983      	ldr	r3, [r0, #24]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d101      	bne.n	800bc3e <__swbuf_r+0x16>
 800bc3a:	f000 fa07 	bl	800c04c <__sinit>
 800bc3e:	4b22      	ldr	r3, [pc, #136]	; (800bcc8 <__swbuf_r+0xa0>)
 800bc40:	429c      	cmp	r4, r3
 800bc42:	d12e      	bne.n	800bca2 <__swbuf_r+0x7a>
 800bc44:	686c      	ldr	r4, [r5, #4]
 800bc46:	69a3      	ldr	r3, [r4, #24]
 800bc48:	60a3      	str	r3, [r4, #8]
 800bc4a:	89a3      	ldrh	r3, [r4, #12]
 800bc4c:	071b      	lsls	r3, r3, #28
 800bc4e:	d532      	bpl.n	800bcb6 <__swbuf_r+0x8e>
 800bc50:	6923      	ldr	r3, [r4, #16]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d02f      	beq.n	800bcb6 <__swbuf_r+0x8e>
 800bc56:	6823      	ldr	r3, [r4, #0]
 800bc58:	6922      	ldr	r2, [r4, #16]
 800bc5a:	b2f7      	uxtb	r7, r6
 800bc5c:	1a98      	subs	r0, r3, r2
 800bc5e:	6963      	ldr	r3, [r4, #20]
 800bc60:	b2f6      	uxtb	r6, r6
 800bc62:	4283      	cmp	r3, r0
 800bc64:	dc05      	bgt.n	800bc72 <__swbuf_r+0x4a>
 800bc66:	0021      	movs	r1, r4
 800bc68:	0028      	movs	r0, r5
 800bc6a:	f000 f94d 	bl	800bf08 <_fflush_r>
 800bc6e:	2800      	cmp	r0, #0
 800bc70:	d127      	bne.n	800bcc2 <__swbuf_r+0x9a>
 800bc72:	68a3      	ldr	r3, [r4, #8]
 800bc74:	3001      	adds	r0, #1
 800bc76:	3b01      	subs	r3, #1
 800bc78:	60a3      	str	r3, [r4, #8]
 800bc7a:	6823      	ldr	r3, [r4, #0]
 800bc7c:	1c5a      	adds	r2, r3, #1
 800bc7e:	6022      	str	r2, [r4, #0]
 800bc80:	701f      	strb	r7, [r3, #0]
 800bc82:	6963      	ldr	r3, [r4, #20]
 800bc84:	4283      	cmp	r3, r0
 800bc86:	d004      	beq.n	800bc92 <__swbuf_r+0x6a>
 800bc88:	89a3      	ldrh	r3, [r4, #12]
 800bc8a:	07db      	lsls	r3, r3, #31
 800bc8c:	d507      	bpl.n	800bc9e <__swbuf_r+0x76>
 800bc8e:	2e0a      	cmp	r6, #10
 800bc90:	d105      	bne.n	800bc9e <__swbuf_r+0x76>
 800bc92:	0021      	movs	r1, r4
 800bc94:	0028      	movs	r0, r5
 800bc96:	f000 f937 	bl	800bf08 <_fflush_r>
 800bc9a:	2800      	cmp	r0, #0
 800bc9c:	d111      	bne.n	800bcc2 <__swbuf_r+0x9a>
 800bc9e:	0030      	movs	r0, r6
 800bca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bca2:	4b0a      	ldr	r3, [pc, #40]	; (800bccc <__swbuf_r+0xa4>)
 800bca4:	429c      	cmp	r4, r3
 800bca6:	d101      	bne.n	800bcac <__swbuf_r+0x84>
 800bca8:	68ac      	ldr	r4, [r5, #8]
 800bcaa:	e7cc      	b.n	800bc46 <__swbuf_r+0x1e>
 800bcac:	4b08      	ldr	r3, [pc, #32]	; (800bcd0 <__swbuf_r+0xa8>)
 800bcae:	429c      	cmp	r4, r3
 800bcb0:	d1c9      	bne.n	800bc46 <__swbuf_r+0x1e>
 800bcb2:	68ec      	ldr	r4, [r5, #12]
 800bcb4:	e7c7      	b.n	800bc46 <__swbuf_r+0x1e>
 800bcb6:	0021      	movs	r1, r4
 800bcb8:	0028      	movs	r0, r5
 800bcba:	f000 f819 	bl	800bcf0 <__swsetup_r>
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	d0c9      	beq.n	800bc56 <__swbuf_r+0x2e>
 800bcc2:	2601      	movs	r6, #1
 800bcc4:	4276      	negs	r6, r6
 800bcc6:	e7ea      	b.n	800bc9e <__swbuf_r+0x76>
 800bcc8:	0800ca8c 	.word	0x0800ca8c
 800bccc:	0800caac 	.word	0x0800caac
 800bcd0:	0800ca6c 	.word	0x0800ca6c

0800bcd4 <__ascii_wctomb>:
 800bcd4:	0003      	movs	r3, r0
 800bcd6:	1e08      	subs	r0, r1, #0
 800bcd8:	d005      	beq.n	800bce6 <__ascii_wctomb+0x12>
 800bcda:	2aff      	cmp	r2, #255	; 0xff
 800bcdc:	d904      	bls.n	800bce8 <__ascii_wctomb+0x14>
 800bcde:	228a      	movs	r2, #138	; 0x8a
 800bce0:	2001      	movs	r0, #1
 800bce2:	601a      	str	r2, [r3, #0]
 800bce4:	4240      	negs	r0, r0
 800bce6:	4770      	bx	lr
 800bce8:	2001      	movs	r0, #1
 800bcea:	700a      	strb	r2, [r1, #0]
 800bcec:	e7fb      	b.n	800bce6 <__ascii_wctomb+0x12>
	...

0800bcf0 <__swsetup_r>:
 800bcf0:	4b37      	ldr	r3, [pc, #220]	; (800bdd0 <__swsetup_r+0xe0>)
 800bcf2:	b570      	push	{r4, r5, r6, lr}
 800bcf4:	681d      	ldr	r5, [r3, #0]
 800bcf6:	0006      	movs	r6, r0
 800bcf8:	000c      	movs	r4, r1
 800bcfa:	2d00      	cmp	r5, #0
 800bcfc:	d005      	beq.n	800bd0a <__swsetup_r+0x1a>
 800bcfe:	69ab      	ldr	r3, [r5, #24]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d102      	bne.n	800bd0a <__swsetup_r+0x1a>
 800bd04:	0028      	movs	r0, r5
 800bd06:	f000 f9a1 	bl	800c04c <__sinit>
 800bd0a:	4b32      	ldr	r3, [pc, #200]	; (800bdd4 <__swsetup_r+0xe4>)
 800bd0c:	429c      	cmp	r4, r3
 800bd0e:	d10f      	bne.n	800bd30 <__swsetup_r+0x40>
 800bd10:	686c      	ldr	r4, [r5, #4]
 800bd12:	230c      	movs	r3, #12
 800bd14:	5ee2      	ldrsh	r2, [r4, r3]
 800bd16:	b293      	uxth	r3, r2
 800bd18:	0711      	lsls	r1, r2, #28
 800bd1a:	d42d      	bmi.n	800bd78 <__swsetup_r+0x88>
 800bd1c:	06d9      	lsls	r1, r3, #27
 800bd1e:	d411      	bmi.n	800bd44 <__swsetup_r+0x54>
 800bd20:	2309      	movs	r3, #9
 800bd22:	2001      	movs	r0, #1
 800bd24:	6033      	str	r3, [r6, #0]
 800bd26:	3337      	adds	r3, #55	; 0x37
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	81a3      	strh	r3, [r4, #12]
 800bd2c:	4240      	negs	r0, r0
 800bd2e:	bd70      	pop	{r4, r5, r6, pc}
 800bd30:	4b29      	ldr	r3, [pc, #164]	; (800bdd8 <__swsetup_r+0xe8>)
 800bd32:	429c      	cmp	r4, r3
 800bd34:	d101      	bne.n	800bd3a <__swsetup_r+0x4a>
 800bd36:	68ac      	ldr	r4, [r5, #8]
 800bd38:	e7eb      	b.n	800bd12 <__swsetup_r+0x22>
 800bd3a:	4b28      	ldr	r3, [pc, #160]	; (800bddc <__swsetup_r+0xec>)
 800bd3c:	429c      	cmp	r4, r3
 800bd3e:	d1e8      	bne.n	800bd12 <__swsetup_r+0x22>
 800bd40:	68ec      	ldr	r4, [r5, #12]
 800bd42:	e7e6      	b.n	800bd12 <__swsetup_r+0x22>
 800bd44:	075b      	lsls	r3, r3, #29
 800bd46:	d513      	bpl.n	800bd70 <__swsetup_r+0x80>
 800bd48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd4a:	2900      	cmp	r1, #0
 800bd4c:	d008      	beq.n	800bd60 <__swsetup_r+0x70>
 800bd4e:	0023      	movs	r3, r4
 800bd50:	3344      	adds	r3, #68	; 0x44
 800bd52:	4299      	cmp	r1, r3
 800bd54:	d002      	beq.n	800bd5c <__swsetup_r+0x6c>
 800bd56:	0030      	movs	r0, r6
 800bd58:	f7ff fb1c 	bl	800b394 <_free_r>
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	6363      	str	r3, [r4, #52]	; 0x34
 800bd60:	2224      	movs	r2, #36	; 0x24
 800bd62:	89a3      	ldrh	r3, [r4, #12]
 800bd64:	4393      	bics	r3, r2
 800bd66:	81a3      	strh	r3, [r4, #12]
 800bd68:	2300      	movs	r3, #0
 800bd6a:	6063      	str	r3, [r4, #4]
 800bd6c:	6923      	ldr	r3, [r4, #16]
 800bd6e:	6023      	str	r3, [r4, #0]
 800bd70:	2308      	movs	r3, #8
 800bd72:	89a2      	ldrh	r2, [r4, #12]
 800bd74:	4313      	orrs	r3, r2
 800bd76:	81a3      	strh	r3, [r4, #12]
 800bd78:	6923      	ldr	r3, [r4, #16]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d10b      	bne.n	800bd96 <__swsetup_r+0xa6>
 800bd7e:	21a0      	movs	r1, #160	; 0xa0
 800bd80:	2280      	movs	r2, #128	; 0x80
 800bd82:	89a3      	ldrh	r3, [r4, #12]
 800bd84:	0089      	lsls	r1, r1, #2
 800bd86:	0092      	lsls	r2, r2, #2
 800bd88:	400b      	ands	r3, r1
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d003      	beq.n	800bd96 <__swsetup_r+0xa6>
 800bd8e:	0021      	movs	r1, r4
 800bd90:	0030      	movs	r0, r6
 800bd92:	f000 fa27 	bl	800c1e4 <__smakebuf_r>
 800bd96:	220c      	movs	r2, #12
 800bd98:	5ea3      	ldrsh	r3, [r4, r2]
 800bd9a:	2001      	movs	r0, #1
 800bd9c:	001a      	movs	r2, r3
 800bd9e:	b299      	uxth	r1, r3
 800bda0:	4002      	ands	r2, r0
 800bda2:	4203      	tst	r3, r0
 800bda4:	d00f      	beq.n	800bdc6 <__swsetup_r+0xd6>
 800bda6:	2200      	movs	r2, #0
 800bda8:	60a2      	str	r2, [r4, #8]
 800bdaa:	6962      	ldr	r2, [r4, #20]
 800bdac:	4252      	negs	r2, r2
 800bdae:	61a2      	str	r2, [r4, #24]
 800bdb0:	2000      	movs	r0, #0
 800bdb2:	6922      	ldr	r2, [r4, #16]
 800bdb4:	4282      	cmp	r2, r0
 800bdb6:	d1ba      	bne.n	800bd2e <__swsetup_r+0x3e>
 800bdb8:	060a      	lsls	r2, r1, #24
 800bdba:	d5b8      	bpl.n	800bd2e <__swsetup_r+0x3e>
 800bdbc:	2240      	movs	r2, #64	; 0x40
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	3801      	subs	r0, #1
 800bdc4:	e7b3      	b.n	800bd2e <__swsetup_r+0x3e>
 800bdc6:	0788      	lsls	r0, r1, #30
 800bdc8:	d400      	bmi.n	800bdcc <__swsetup_r+0xdc>
 800bdca:	6962      	ldr	r2, [r4, #20]
 800bdcc:	60a2      	str	r2, [r4, #8]
 800bdce:	e7ef      	b.n	800bdb0 <__swsetup_r+0xc0>
 800bdd0:	20000014 	.word	0x20000014
 800bdd4:	0800ca8c 	.word	0x0800ca8c
 800bdd8:	0800caac 	.word	0x0800caac
 800bddc:	0800ca6c 	.word	0x0800ca6c

0800bde0 <abort>:
 800bde0:	2006      	movs	r0, #6
 800bde2:	b510      	push	{r4, lr}
 800bde4:	f000 fa74 	bl	800c2d0 <raise>
 800bde8:	2001      	movs	r0, #1
 800bdea:	f7f8 fd35 	bl	8004858 <_exit>
	...

0800bdf0 <__sflush_r>:
 800bdf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdf2:	898b      	ldrh	r3, [r1, #12]
 800bdf4:	0005      	movs	r5, r0
 800bdf6:	000c      	movs	r4, r1
 800bdf8:	071a      	lsls	r2, r3, #28
 800bdfa:	d45f      	bmi.n	800bebc <__sflush_r+0xcc>
 800bdfc:	684a      	ldr	r2, [r1, #4]
 800bdfe:	2a00      	cmp	r2, #0
 800be00:	dc04      	bgt.n	800be0c <__sflush_r+0x1c>
 800be02:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800be04:	2a00      	cmp	r2, #0
 800be06:	dc01      	bgt.n	800be0c <__sflush_r+0x1c>
 800be08:	2000      	movs	r0, #0
 800be0a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800be0c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800be0e:	2f00      	cmp	r7, #0
 800be10:	d0fa      	beq.n	800be08 <__sflush_r+0x18>
 800be12:	2200      	movs	r2, #0
 800be14:	2180      	movs	r1, #128	; 0x80
 800be16:	682e      	ldr	r6, [r5, #0]
 800be18:	602a      	str	r2, [r5, #0]
 800be1a:	001a      	movs	r2, r3
 800be1c:	0149      	lsls	r1, r1, #5
 800be1e:	400a      	ands	r2, r1
 800be20:	420b      	tst	r3, r1
 800be22:	d034      	beq.n	800be8e <__sflush_r+0x9e>
 800be24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800be26:	89a3      	ldrh	r3, [r4, #12]
 800be28:	075b      	lsls	r3, r3, #29
 800be2a:	d506      	bpl.n	800be3a <__sflush_r+0x4a>
 800be2c:	6863      	ldr	r3, [r4, #4]
 800be2e:	1ac0      	subs	r0, r0, r3
 800be30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be32:	2b00      	cmp	r3, #0
 800be34:	d001      	beq.n	800be3a <__sflush_r+0x4a>
 800be36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800be38:	1ac0      	subs	r0, r0, r3
 800be3a:	0002      	movs	r2, r0
 800be3c:	6a21      	ldr	r1, [r4, #32]
 800be3e:	2300      	movs	r3, #0
 800be40:	0028      	movs	r0, r5
 800be42:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800be44:	47b8      	blx	r7
 800be46:	89a1      	ldrh	r1, [r4, #12]
 800be48:	1c43      	adds	r3, r0, #1
 800be4a:	d106      	bne.n	800be5a <__sflush_r+0x6a>
 800be4c:	682b      	ldr	r3, [r5, #0]
 800be4e:	2b1d      	cmp	r3, #29
 800be50:	d831      	bhi.n	800beb6 <__sflush_r+0xc6>
 800be52:	4a2c      	ldr	r2, [pc, #176]	; (800bf04 <__sflush_r+0x114>)
 800be54:	40da      	lsrs	r2, r3
 800be56:	07d3      	lsls	r3, r2, #31
 800be58:	d52d      	bpl.n	800beb6 <__sflush_r+0xc6>
 800be5a:	2300      	movs	r3, #0
 800be5c:	6063      	str	r3, [r4, #4]
 800be5e:	6923      	ldr	r3, [r4, #16]
 800be60:	6023      	str	r3, [r4, #0]
 800be62:	04cb      	lsls	r3, r1, #19
 800be64:	d505      	bpl.n	800be72 <__sflush_r+0x82>
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	d102      	bne.n	800be70 <__sflush_r+0x80>
 800be6a:	682b      	ldr	r3, [r5, #0]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d100      	bne.n	800be72 <__sflush_r+0x82>
 800be70:	6560      	str	r0, [r4, #84]	; 0x54
 800be72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800be74:	602e      	str	r6, [r5, #0]
 800be76:	2900      	cmp	r1, #0
 800be78:	d0c6      	beq.n	800be08 <__sflush_r+0x18>
 800be7a:	0023      	movs	r3, r4
 800be7c:	3344      	adds	r3, #68	; 0x44
 800be7e:	4299      	cmp	r1, r3
 800be80:	d002      	beq.n	800be88 <__sflush_r+0x98>
 800be82:	0028      	movs	r0, r5
 800be84:	f7ff fa86 	bl	800b394 <_free_r>
 800be88:	2000      	movs	r0, #0
 800be8a:	6360      	str	r0, [r4, #52]	; 0x34
 800be8c:	e7bd      	b.n	800be0a <__sflush_r+0x1a>
 800be8e:	2301      	movs	r3, #1
 800be90:	0028      	movs	r0, r5
 800be92:	6a21      	ldr	r1, [r4, #32]
 800be94:	47b8      	blx	r7
 800be96:	1c43      	adds	r3, r0, #1
 800be98:	d1c5      	bne.n	800be26 <__sflush_r+0x36>
 800be9a:	682b      	ldr	r3, [r5, #0]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d0c2      	beq.n	800be26 <__sflush_r+0x36>
 800bea0:	2b1d      	cmp	r3, #29
 800bea2:	d001      	beq.n	800bea8 <__sflush_r+0xb8>
 800bea4:	2b16      	cmp	r3, #22
 800bea6:	d101      	bne.n	800beac <__sflush_r+0xbc>
 800bea8:	602e      	str	r6, [r5, #0]
 800beaa:	e7ad      	b.n	800be08 <__sflush_r+0x18>
 800beac:	2340      	movs	r3, #64	; 0x40
 800beae:	89a2      	ldrh	r2, [r4, #12]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	81a3      	strh	r3, [r4, #12]
 800beb4:	e7a9      	b.n	800be0a <__sflush_r+0x1a>
 800beb6:	2340      	movs	r3, #64	; 0x40
 800beb8:	430b      	orrs	r3, r1
 800beba:	e7fa      	b.n	800beb2 <__sflush_r+0xc2>
 800bebc:	690f      	ldr	r7, [r1, #16]
 800bebe:	2f00      	cmp	r7, #0
 800bec0:	d0a2      	beq.n	800be08 <__sflush_r+0x18>
 800bec2:	680a      	ldr	r2, [r1, #0]
 800bec4:	600f      	str	r7, [r1, #0]
 800bec6:	1bd2      	subs	r2, r2, r7
 800bec8:	9201      	str	r2, [sp, #4]
 800beca:	2200      	movs	r2, #0
 800becc:	079b      	lsls	r3, r3, #30
 800bece:	d100      	bne.n	800bed2 <__sflush_r+0xe2>
 800bed0:	694a      	ldr	r2, [r1, #20]
 800bed2:	60a2      	str	r2, [r4, #8]
 800bed4:	9b01      	ldr	r3, [sp, #4]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	dc00      	bgt.n	800bedc <__sflush_r+0xec>
 800beda:	e795      	b.n	800be08 <__sflush_r+0x18>
 800bedc:	003a      	movs	r2, r7
 800bede:	0028      	movs	r0, r5
 800bee0:	9b01      	ldr	r3, [sp, #4]
 800bee2:	6a21      	ldr	r1, [r4, #32]
 800bee4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bee6:	47b0      	blx	r6
 800bee8:	2800      	cmp	r0, #0
 800beea:	dc06      	bgt.n	800befa <__sflush_r+0x10a>
 800beec:	2340      	movs	r3, #64	; 0x40
 800beee:	2001      	movs	r0, #1
 800bef0:	89a2      	ldrh	r2, [r4, #12]
 800bef2:	4240      	negs	r0, r0
 800bef4:	4313      	orrs	r3, r2
 800bef6:	81a3      	strh	r3, [r4, #12]
 800bef8:	e787      	b.n	800be0a <__sflush_r+0x1a>
 800befa:	9b01      	ldr	r3, [sp, #4]
 800befc:	183f      	adds	r7, r7, r0
 800befe:	1a1b      	subs	r3, r3, r0
 800bf00:	9301      	str	r3, [sp, #4]
 800bf02:	e7e7      	b.n	800bed4 <__sflush_r+0xe4>
 800bf04:	20400001 	.word	0x20400001

0800bf08 <_fflush_r>:
 800bf08:	690b      	ldr	r3, [r1, #16]
 800bf0a:	b570      	push	{r4, r5, r6, lr}
 800bf0c:	0005      	movs	r5, r0
 800bf0e:	000c      	movs	r4, r1
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d102      	bne.n	800bf1a <_fflush_r+0x12>
 800bf14:	2500      	movs	r5, #0
 800bf16:	0028      	movs	r0, r5
 800bf18:	bd70      	pop	{r4, r5, r6, pc}
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d004      	beq.n	800bf28 <_fflush_r+0x20>
 800bf1e:	6983      	ldr	r3, [r0, #24]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d101      	bne.n	800bf28 <_fflush_r+0x20>
 800bf24:	f000 f892 	bl	800c04c <__sinit>
 800bf28:	4b14      	ldr	r3, [pc, #80]	; (800bf7c <_fflush_r+0x74>)
 800bf2a:	429c      	cmp	r4, r3
 800bf2c:	d11b      	bne.n	800bf66 <_fflush_r+0x5e>
 800bf2e:	686c      	ldr	r4, [r5, #4]
 800bf30:	220c      	movs	r2, #12
 800bf32:	5ea3      	ldrsh	r3, [r4, r2]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d0ed      	beq.n	800bf14 <_fflush_r+0xc>
 800bf38:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bf3a:	07d2      	lsls	r2, r2, #31
 800bf3c:	d404      	bmi.n	800bf48 <_fflush_r+0x40>
 800bf3e:	059b      	lsls	r3, r3, #22
 800bf40:	d402      	bmi.n	800bf48 <_fflush_r+0x40>
 800bf42:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf44:	f000 f923 	bl	800c18e <__retarget_lock_acquire_recursive>
 800bf48:	0028      	movs	r0, r5
 800bf4a:	0021      	movs	r1, r4
 800bf4c:	f7ff ff50 	bl	800bdf0 <__sflush_r>
 800bf50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bf52:	0005      	movs	r5, r0
 800bf54:	07db      	lsls	r3, r3, #31
 800bf56:	d4de      	bmi.n	800bf16 <_fflush_r+0xe>
 800bf58:	89a3      	ldrh	r3, [r4, #12]
 800bf5a:	059b      	lsls	r3, r3, #22
 800bf5c:	d4db      	bmi.n	800bf16 <_fflush_r+0xe>
 800bf5e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bf60:	f000 f916 	bl	800c190 <__retarget_lock_release_recursive>
 800bf64:	e7d7      	b.n	800bf16 <_fflush_r+0xe>
 800bf66:	4b06      	ldr	r3, [pc, #24]	; (800bf80 <_fflush_r+0x78>)
 800bf68:	429c      	cmp	r4, r3
 800bf6a:	d101      	bne.n	800bf70 <_fflush_r+0x68>
 800bf6c:	68ac      	ldr	r4, [r5, #8]
 800bf6e:	e7df      	b.n	800bf30 <_fflush_r+0x28>
 800bf70:	4b04      	ldr	r3, [pc, #16]	; (800bf84 <_fflush_r+0x7c>)
 800bf72:	429c      	cmp	r4, r3
 800bf74:	d1dc      	bne.n	800bf30 <_fflush_r+0x28>
 800bf76:	68ec      	ldr	r4, [r5, #12]
 800bf78:	e7da      	b.n	800bf30 <_fflush_r+0x28>
 800bf7a:	46c0      	nop			; (mov r8, r8)
 800bf7c:	0800ca8c 	.word	0x0800ca8c
 800bf80:	0800caac 	.word	0x0800caac
 800bf84:	0800ca6c 	.word	0x0800ca6c

0800bf88 <std>:
 800bf88:	2300      	movs	r3, #0
 800bf8a:	b510      	push	{r4, lr}
 800bf8c:	0004      	movs	r4, r0
 800bf8e:	6003      	str	r3, [r0, #0]
 800bf90:	6043      	str	r3, [r0, #4]
 800bf92:	6083      	str	r3, [r0, #8]
 800bf94:	8181      	strh	r1, [r0, #12]
 800bf96:	6643      	str	r3, [r0, #100]	; 0x64
 800bf98:	0019      	movs	r1, r3
 800bf9a:	81c2      	strh	r2, [r0, #14]
 800bf9c:	6103      	str	r3, [r0, #16]
 800bf9e:	6143      	str	r3, [r0, #20]
 800bfa0:	6183      	str	r3, [r0, #24]
 800bfa2:	2208      	movs	r2, #8
 800bfa4:	305c      	adds	r0, #92	; 0x5c
 800bfa6:	f7fd fad6 	bl	8009556 <memset>
 800bfaa:	4b05      	ldr	r3, [pc, #20]	; (800bfc0 <std+0x38>)
 800bfac:	6224      	str	r4, [r4, #32]
 800bfae:	6263      	str	r3, [r4, #36]	; 0x24
 800bfb0:	4b04      	ldr	r3, [pc, #16]	; (800bfc4 <std+0x3c>)
 800bfb2:	62a3      	str	r3, [r4, #40]	; 0x28
 800bfb4:	4b04      	ldr	r3, [pc, #16]	; (800bfc8 <std+0x40>)
 800bfb6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bfb8:	4b04      	ldr	r3, [pc, #16]	; (800bfcc <std+0x44>)
 800bfba:	6323      	str	r3, [r4, #48]	; 0x30
 800bfbc:	bd10      	pop	{r4, pc}
 800bfbe:	46c0      	nop			; (mov r8, r8)
 800bfc0:	0800c311 	.word	0x0800c311
 800bfc4:	0800c339 	.word	0x0800c339
 800bfc8:	0800c371 	.word	0x0800c371
 800bfcc:	0800c39d 	.word	0x0800c39d

0800bfd0 <_cleanup_r>:
 800bfd0:	b510      	push	{r4, lr}
 800bfd2:	4902      	ldr	r1, [pc, #8]	; (800bfdc <_cleanup_r+0xc>)
 800bfd4:	f000 f8ba 	bl	800c14c <_fwalk_reent>
 800bfd8:	bd10      	pop	{r4, pc}
 800bfda:	46c0      	nop			; (mov r8, r8)
 800bfdc:	0800bf09 	.word	0x0800bf09

0800bfe0 <__sfmoreglue>:
 800bfe0:	b570      	push	{r4, r5, r6, lr}
 800bfe2:	2568      	movs	r5, #104	; 0x68
 800bfe4:	1e4a      	subs	r2, r1, #1
 800bfe6:	4355      	muls	r5, r2
 800bfe8:	000e      	movs	r6, r1
 800bfea:	0029      	movs	r1, r5
 800bfec:	3174      	adds	r1, #116	; 0x74
 800bfee:	f7ff fa3d 	bl	800b46c <_malloc_r>
 800bff2:	1e04      	subs	r4, r0, #0
 800bff4:	d008      	beq.n	800c008 <__sfmoreglue+0x28>
 800bff6:	2100      	movs	r1, #0
 800bff8:	002a      	movs	r2, r5
 800bffa:	6001      	str	r1, [r0, #0]
 800bffc:	6046      	str	r6, [r0, #4]
 800bffe:	300c      	adds	r0, #12
 800c000:	60a0      	str	r0, [r4, #8]
 800c002:	3268      	adds	r2, #104	; 0x68
 800c004:	f7fd faa7 	bl	8009556 <memset>
 800c008:	0020      	movs	r0, r4
 800c00a:	bd70      	pop	{r4, r5, r6, pc}

0800c00c <__sfp_lock_acquire>:
 800c00c:	b510      	push	{r4, lr}
 800c00e:	4802      	ldr	r0, [pc, #8]	; (800c018 <__sfp_lock_acquire+0xc>)
 800c010:	f000 f8bd 	bl	800c18e <__retarget_lock_acquire_recursive>
 800c014:	bd10      	pop	{r4, pc}
 800c016:	46c0      	nop			; (mov r8, r8)
 800c018:	20000505 	.word	0x20000505

0800c01c <__sfp_lock_release>:
 800c01c:	b510      	push	{r4, lr}
 800c01e:	4802      	ldr	r0, [pc, #8]	; (800c028 <__sfp_lock_release+0xc>)
 800c020:	f000 f8b6 	bl	800c190 <__retarget_lock_release_recursive>
 800c024:	bd10      	pop	{r4, pc}
 800c026:	46c0      	nop			; (mov r8, r8)
 800c028:	20000505 	.word	0x20000505

0800c02c <__sinit_lock_acquire>:
 800c02c:	b510      	push	{r4, lr}
 800c02e:	4802      	ldr	r0, [pc, #8]	; (800c038 <__sinit_lock_acquire+0xc>)
 800c030:	f000 f8ad 	bl	800c18e <__retarget_lock_acquire_recursive>
 800c034:	bd10      	pop	{r4, pc}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	20000506 	.word	0x20000506

0800c03c <__sinit_lock_release>:
 800c03c:	b510      	push	{r4, lr}
 800c03e:	4802      	ldr	r0, [pc, #8]	; (800c048 <__sinit_lock_release+0xc>)
 800c040:	f000 f8a6 	bl	800c190 <__retarget_lock_release_recursive>
 800c044:	bd10      	pop	{r4, pc}
 800c046:	46c0      	nop			; (mov r8, r8)
 800c048:	20000506 	.word	0x20000506

0800c04c <__sinit>:
 800c04c:	b513      	push	{r0, r1, r4, lr}
 800c04e:	0004      	movs	r4, r0
 800c050:	f7ff ffec 	bl	800c02c <__sinit_lock_acquire>
 800c054:	69a3      	ldr	r3, [r4, #24]
 800c056:	2b00      	cmp	r3, #0
 800c058:	d002      	beq.n	800c060 <__sinit+0x14>
 800c05a:	f7ff ffef 	bl	800c03c <__sinit_lock_release>
 800c05e:	bd13      	pop	{r0, r1, r4, pc}
 800c060:	64a3      	str	r3, [r4, #72]	; 0x48
 800c062:	64e3      	str	r3, [r4, #76]	; 0x4c
 800c064:	6523      	str	r3, [r4, #80]	; 0x50
 800c066:	4b13      	ldr	r3, [pc, #76]	; (800c0b4 <__sinit+0x68>)
 800c068:	4a13      	ldr	r2, [pc, #76]	; (800c0b8 <__sinit+0x6c>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	62a2      	str	r2, [r4, #40]	; 0x28
 800c06e:	9301      	str	r3, [sp, #4]
 800c070:	42a3      	cmp	r3, r4
 800c072:	d101      	bne.n	800c078 <__sinit+0x2c>
 800c074:	2301      	movs	r3, #1
 800c076:	61a3      	str	r3, [r4, #24]
 800c078:	0020      	movs	r0, r4
 800c07a:	f000 f81f 	bl	800c0bc <__sfp>
 800c07e:	6060      	str	r0, [r4, #4]
 800c080:	0020      	movs	r0, r4
 800c082:	f000 f81b 	bl	800c0bc <__sfp>
 800c086:	60a0      	str	r0, [r4, #8]
 800c088:	0020      	movs	r0, r4
 800c08a:	f000 f817 	bl	800c0bc <__sfp>
 800c08e:	2200      	movs	r2, #0
 800c090:	2104      	movs	r1, #4
 800c092:	60e0      	str	r0, [r4, #12]
 800c094:	6860      	ldr	r0, [r4, #4]
 800c096:	f7ff ff77 	bl	800bf88 <std>
 800c09a:	2201      	movs	r2, #1
 800c09c:	2109      	movs	r1, #9
 800c09e:	68a0      	ldr	r0, [r4, #8]
 800c0a0:	f7ff ff72 	bl	800bf88 <std>
 800c0a4:	2202      	movs	r2, #2
 800c0a6:	2112      	movs	r1, #18
 800c0a8:	68e0      	ldr	r0, [r4, #12]
 800c0aa:	f7ff ff6d 	bl	800bf88 <std>
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	61a3      	str	r3, [r4, #24]
 800c0b2:	e7d2      	b.n	800c05a <__sinit+0xe>
 800c0b4:	0800c6f0 	.word	0x0800c6f0
 800c0b8:	0800bfd1 	.word	0x0800bfd1

0800c0bc <__sfp>:
 800c0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0be:	0007      	movs	r7, r0
 800c0c0:	f7ff ffa4 	bl	800c00c <__sfp_lock_acquire>
 800c0c4:	4b1f      	ldr	r3, [pc, #124]	; (800c144 <__sfp+0x88>)
 800c0c6:	681e      	ldr	r6, [r3, #0]
 800c0c8:	69b3      	ldr	r3, [r6, #24]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d102      	bne.n	800c0d4 <__sfp+0x18>
 800c0ce:	0030      	movs	r0, r6
 800c0d0:	f7ff ffbc 	bl	800c04c <__sinit>
 800c0d4:	3648      	adds	r6, #72	; 0x48
 800c0d6:	68b4      	ldr	r4, [r6, #8]
 800c0d8:	6873      	ldr	r3, [r6, #4]
 800c0da:	3b01      	subs	r3, #1
 800c0dc:	d504      	bpl.n	800c0e8 <__sfp+0x2c>
 800c0de:	6833      	ldr	r3, [r6, #0]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d022      	beq.n	800c12a <__sfp+0x6e>
 800c0e4:	6836      	ldr	r6, [r6, #0]
 800c0e6:	e7f6      	b.n	800c0d6 <__sfp+0x1a>
 800c0e8:	220c      	movs	r2, #12
 800c0ea:	5ea5      	ldrsh	r5, [r4, r2]
 800c0ec:	2d00      	cmp	r5, #0
 800c0ee:	d11a      	bne.n	800c126 <__sfp+0x6a>
 800c0f0:	0020      	movs	r0, r4
 800c0f2:	4b15      	ldr	r3, [pc, #84]	; (800c148 <__sfp+0x8c>)
 800c0f4:	3058      	adds	r0, #88	; 0x58
 800c0f6:	60e3      	str	r3, [r4, #12]
 800c0f8:	6665      	str	r5, [r4, #100]	; 0x64
 800c0fa:	f000 f847 	bl	800c18c <__retarget_lock_init_recursive>
 800c0fe:	f7ff ff8d 	bl	800c01c <__sfp_lock_release>
 800c102:	0020      	movs	r0, r4
 800c104:	2208      	movs	r2, #8
 800c106:	0029      	movs	r1, r5
 800c108:	6025      	str	r5, [r4, #0]
 800c10a:	60a5      	str	r5, [r4, #8]
 800c10c:	6065      	str	r5, [r4, #4]
 800c10e:	6125      	str	r5, [r4, #16]
 800c110:	6165      	str	r5, [r4, #20]
 800c112:	61a5      	str	r5, [r4, #24]
 800c114:	305c      	adds	r0, #92	; 0x5c
 800c116:	f7fd fa1e 	bl	8009556 <memset>
 800c11a:	6365      	str	r5, [r4, #52]	; 0x34
 800c11c:	63a5      	str	r5, [r4, #56]	; 0x38
 800c11e:	64a5      	str	r5, [r4, #72]	; 0x48
 800c120:	64e5      	str	r5, [r4, #76]	; 0x4c
 800c122:	0020      	movs	r0, r4
 800c124:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c126:	3468      	adds	r4, #104	; 0x68
 800c128:	e7d7      	b.n	800c0da <__sfp+0x1e>
 800c12a:	2104      	movs	r1, #4
 800c12c:	0038      	movs	r0, r7
 800c12e:	f7ff ff57 	bl	800bfe0 <__sfmoreglue>
 800c132:	1e04      	subs	r4, r0, #0
 800c134:	6030      	str	r0, [r6, #0]
 800c136:	d1d5      	bne.n	800c0e4 <__sfp+0x28>
 800c138:	f7ff ff70 	bl	800c01c <__sfp_lock_release>
 800c13c:	230c      	movs	r3, #12
 800c13e:	603b      	str	r3, [r7, #0]
 800c140:	e7ef      	b.n	800c122 <__sfp+0x66>
 800c142:	46c0      	nop			; (mov r8, r8)
 800c144:	0800c6f0 	.word	0x0800c6f0
 800c148:	ffff0001 	.word	0xffff0001

0800c14c <_fwalk_reent>:
 800c14c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c14e:	0004      	movs	r4, r0
 800c150:	0006      	movs	r6, r0
 800c152:	2700      	movs	r7, #0
 800c154:	9101      	str	r1, [sp, #4]
 800c156:	3448      	adds	r4, #72	; 0x48
 800c158:	6863      	ldr	r3, [r4, #4]
 800c15a:	68a5      	ldr	r5, [r4, #8]
 800c15c:	9300      	str	r3, [sp, #0]
 800c15e:	9b00      	ldr	r3, [sp, #0]
 800c160:	3b01      	subs	r3, #1
 800c162:	9300      	str	r3, [sp, #0]
 800c164:	d504      	bpl.n	800c170 <_fwalk_reent+0x24>
 800c166:	6824      	ldr	r4, [r4, #0]
 800c168:	2c00      	cmp	r4, #0
 800c16a:	d1f5      	bne.n	800c158 <_fwalk_reent+0xc>
 800c16c:	0038      	movs	r0, r7
 800c16e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c170:	89ab      	ldrh	r3, [r5, #12]
 800c172:	2b01      	cmp	r3, #1
 800c174:	d908      	bls.n	800c188 <_fwalk_reent+0x3c>
 800c176:	220e      	movs	r2, #14
 800c178:	5eab      	ldrsh	r3, [r5, r2]
 800c17a:	3301      	adds	r3, #1
 800c17c:	d004      	beq.n	800c188 <_fwalk_reent+0x3c>
 800c17e:	0029      	movs	r1, r5
 800c180:	0030      	movs	r0, r6
 800c182:	9b01      	ldr	r3, [sp, #4]
 800c184:	4798      	blx	r3
 800c186:	4307      	orrs	r7, r0
 800c188:	3568      	adds	r5, #104	; 0x68
 800c18a:	e7e8      	b.n	800c15e <_fwalk_reent+0x12>

0800c18c <__retarget_lock_init_recursive>:
 800c18c:	4770      	bx	lr

0800c18e <__retarget_lock_acquire_recursive>:
 800c18e:	4770      	bx	lr

0800c190 <__retarget_lock_release_recursive>:
 800c190:	4770      	bx	lr
	...

0800c194 <__swhatbuf_r>:
 800c194:	b570      	push	{r4, r5, r6, lr}
 800c196:	000e      	movs	r6, r1
 800c198:	001d      	movs	r5, r3
 800c19a:	230e      	movs	r3, #14
 800c19c:	5ec9      	ldrsh	r1, [r1, r3]
 800c19e:	0014      	movs	r4, r2
 800c1a0:	b096      	sub	sp, #88	; 0x58
 800c1a2:	2900      	cmp	r1, #0
 800c1a4:	da08      	bge.n	800c1b8 <__swhatbuf_r+0x24>
 800c1a6:	220c      	movs	r2, #12
 800c1a8:	5eb3      	ldrsh	r3, [r6, r2]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	602a      	str	r2, [r5, #0]
 800c1ae:	061b      	lsls	r3, r3, #24
 800c1b0:	d411      	bmi.n	800c1d6 <__swhatbuf_r+0x42>
 800c1b2:	2380      	movs	r3, #128	; 0x80
 800c1b4:	00db      	lsls	r3, r3, #3
 800c1b6:	e00f      	b.n	800c1d8 <__swhatbuf_r+0x44>
 800c1b8:	466a      	mov	r2, sp
 800c1ba:	f000 f91b 	bl	800c3f4 <_fstat_r>
 800c1be:	2800      	cmp	r0, #0
 800c1c0:	dbf1      	blt.n	800c1a6 <__swhatbuf_r+0x12>
 800c1c2:	23f0      	movs	r3, #240	; 0xf0
 800c1c4:	9901      	ldr	r1, [sp, #4]
 800c1c6:	021b      	lsls	r3, r3, #8
 800c1c8:	4019      	ands	r1, r3
 800c1ca:	4b05      	ldr	r3, [pc, #20]	; (800c1e0 <__swhatbuf_r+0x4c>)
 800c1cc:	18c9      	adds	r1, r1, r3
 800c1ce:	424b      	negs	r3, r1
 800c1d0:	4159      	adcs	r1, r3
 800c1d2:	6029      	str	r1, [r5, #0]
 800c1d4:	e7ed      	b.n	800c1b2 <__swhatbuf_r+0x1e>
 800c1d6:	2340      	movs	r3, #64	; 0x40
 800c1d8:	2000      	movs	r0, #0
 800c1da:	6023      	str	r3, [r4, #0]
 800c1dc:	b016      	add	sp, #88	; 0x58
 800c1de:	bd70      	pop	{r4, r5, r6, pc}
 800c1e0:	ffffe000 	.word	0xffffe000

0800c1e4 <__smakebuf_r>:
 800c1e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1e6:	2602      	movs	r6, #2
 800c1e8:	898b      	ldrh	r3, [r1, #12]
 800c1ea:	0005      	movs	r5, r0
 800c1ec:	000c      	movs	r4, r1
 800c1ee:	4233      	tst	r3, r6
 800c1f0:	d006      	beq.n	800c200 <__smakebuf_r+0x1c>
 800c1f2:	0023      	movs	r3, r4
 800c1f4:	3347      	adds	r3, #71	; 0x47
 800c1f6:	6023      	str	r3, [r4, #0]
 800c1f8:	6123      	str	r3, [r4, #16]
 800c1fa:	2301      	movs	r3, #1
 800c1fc:	6163      	str	r3, [r4, #20]
 800c1fe:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c200:	466a      	mov	r2, sp
 800c202:	ab01      	add	r3, sp, #4
 800c204:	f7ff ffc6 	bl	800c194 <__swhatbuf_r>
 800c208:	9900      	ldr	r1, [sp, #0]
 800c20a:	0007      	movs	r7, r0
 800c20c:	0028      	movs	r0, r5
 800c20e:	f7ff f92d 	bl	800b46c <_malloc_r>
 800c212:	2800      	cmp	r0, #0
 800c214:	d108      	bne.n	800c228 <__smakebuf_r+0x44>
 800c216:	220c      	movs	r2, #12
 800c218:	5ea3      	ldrsh	r3, [r4, r2]
 800c21a:	059a      	lsls	r2, r3, #22
 800c21c:	d4ef      	bmi.n	800c1fe <__smakebuf_r+0x1a>
 800c21e:	2203      	movs	r2, #3
 800c220:	4393      	bics	r3, r2
 800c222:	431e      	orrs	r6, r3
 800c224:	81a6      	strh	r6, [r4, #12]
 800c226:	e7e4      	b.n	800c1f2 <__smakebuf_r+0xe>
 800c228:	4b0f      	ldr	r3, [pc, #60]	; (800c268 <__smakebuf_r+0x84>)
 800c22a:	62ab      	str	r3, [r5, #40]	; 0x28
 800c22c:	2380      	movs	r3, #128	; 0x80
 800c22e:	89a2      	ldrh	r2, [r4, #12]
 800c230:	6020      	str	r0, [r4, #0]
 800c232:	4313      	orrs	r3, r2
 800c234:	81a3      	strh	r3, [r4, #12]
 800c236:	9b00      	ldr	r3, [sp, #0]
 800c238:	6120      	str	r0, [r4, #16]
 800c23a:	6163      	str	r3, [r4, #20]
 800c23c:	9b01      	ldr	r3, [sp, #4]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00d      	beq.n	800c25e <__smakebuf_r+0x7a>
 800c242:	0028      	movs	r0, r5
 800c244:	230e      	movs	r3, #14
 800c246:	5ee1      	ldrsh	r1, [r4, r3]
 800c248:	f000 f8e6 	bl	800c418 <_isatty_r>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d006      	beq.n	800c25e <__smakebuf_r+0x7a>
 800c250:	2203      	movs	r2, #3
 800c252:	89a3      	ldrh	r3, [r4, #12]
 800c254:	4393      	bics	r3, r2
 800c256:	001a      	movs	r2, r3
 800c258:	2301      	movs	r3, #1
 800c25a:	4313      	orrs	r3, r2
 800c25c:	81a3      	strh	r3, [r4, #12]
 800c25e:	89a0      	ldrh	r0, [r4, #12]
 800c260:	4307      	orrs	r7, r0
 800c262:	81a7      	strh	r7, [r4, #12]
 800c264:	e7cb      	b.n	800c1fe <__smakebuf_r+0x1a>
 800c266:	46c0      	nop			; (mov r8, r8)
 800c268:	0800bfd1 	.word	0x0800bfd1

0800c26c <_malloc_usable_size_r>:
 800c26c:	1f0b      	subs	r3, r1, #4
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	1f18      	subs	r0, r3, #4
 800c272:	2b00      	cmp	r3, #0
 800c274:	da01      	bge.n	800c27a <_malloc_usable_size_r+0xe>
 800c276:	580b      	ldr	r3, [r1, r0]
 800c278:	18c0      	adds	r0, r0, r3
 800c27a:	4770      	bx	lr

0800c27c <_raise_r>:
 800c27c:	b570      	push	{r4, r5, r6, lr}
 800c27e:	0004      	movs	r4, r0
 800c280:	000d      	movs	r5, r1
 800c282:	291f      	cmp	r1, #31
 800c284:	d904      	bls.n	800c290 <_raise_r+0x14>
 800c286:	2316      	movs	r3, #22
 800c288:	6003      	str	r3, [r0, #0]
 800c28a:	2001      	movs	r0, #1
 800c28c:	4240      	negs	r0, r0
 800c28e:	bd70      	pop	{r4, r5, r6, pc}
 800c290:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800c292:	2b00      	cmp	r3, #0
 800c294:	d004      	beq.n	800c2a0 <_raise_r+0x24>
 800c296:	008a      	lsls	r2, r1, #2
 800c298:	189b      	adds	r3, r3, r2
 800c29a:	681a      	ldr	r2, [r3, #0]
 800c29c:	2a00      	cmp	r2, #0
 800c29e:	d108      	bne.n	800c2b2 <_raise_r+0x36>
 800c2a0:	0020      	movs	r0, r4
 800c2a2:	f000 f831 	bl	800c308 <_getpid_r>
 800c2a6:	002a      	movs	r2, r5
 800c2a8:	0001      	movs	r1, r0
 800c2aa:	0020      	movs	r0, r4
 800c2ac:	f000 f81a 	bl	800c2e4 <_kill_r>
 800c2b0:	e7ed      	b.n	800c28e <_raise_r+0x12>
 800c2b2:	2000      	movs	r0, #0
 800c2b4:	2a01      	cmp	r2, #1
 800c2b6:	d0ea      	beq.n	800c28e <_raise_r+0x12>
 800c2b8:	1c51      	adds	r1, r2, #1
 800c2ba:	d103      	bne.n	800c2c4 <_raise_r+0x48>
 800c2bc:	2316      	movs	r3, #22
 800c2be:	3001      	adds	r0, #1
 800c2c0:	6023      	str	r3, [r4, #0]
 800c2c2:	e7e4      	b.n	800c28e <_raise_r+0x12>
 800c2c4:	2400      	movs	r4, #0
 800c2c6:	0028      	movs	r0, r5
 800c2c8:	601c      	str	r4, [r3, #0]
 800c2ca:	4790      	blx	r2
 800c2cc:	0020      	movs	r0, r4
 800c2ce:	e7de      	b.n	800c28e <_raise_r+0x12>

0800c2d0 <raise>:
 800c2d0:	b510      	push	{r4, lr}
 800c2d2:	4b03      	ldr	r3, [pc, #12]	; (800c2e0 <raise+0x10>)
 800c2d4:	0001      	movs	r1, r0
 800c2d6:	6818      	ldr	r0, [r3, #0]
 800c2d8:	f7ff ffd0 	bl	800c27c <_raise_r>
 800c2dc:	bd10      	pop	{r4, pc}
 800c2de:	46c0      	nop			; (mov r8, r8)
 800c2e0:	20000014 	.word	0x20000014

0800c2e4 <_kill_r>:
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	b570      	push	{r4, r5, r6, lr}
 800c2e8:	4d06      	ldr	r5, [pc, #24]	; (800c304 <_kill_r+0x20>)
 800c2ea:	0004      	movs	r4, r0
 800c2ec:	0008      	movs	r0, r1
 800c2ee:	0011      	movs	r1, r2
 800c2f0:	602b      	str	r3, [r5, #0]
 800c2f2:	f7f8 faa1 	bl	8004838 <_kill>
 800c2f6:	1c43      	adds	r3, r0, #1
 800c2f8:	d103      	bne.n	800c302 <_kill_r+0x1e>
 800c2fa:	682b      	ldr	r3, [r5, #0]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d000      	beq.n	800c302 <_kill_r+0x1e>
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	bd70      	pop	{r4, r5, r6, pc}
 800c304:	20000500 	.word	0x20000500

0800c308 <_getpid_r>:
 800c308:	b510      	push	{r4, lr}
 800c30a:	f7f8 fa8f 	bl	800482c <_getpid>
 800c30e:	bd10      	pop	{r4, pc}

0800c310 <__sread>:
 800c310:	b570      	push	{r4, r5, r6, lr}
 800c312:	000c      	movs	r4, r1
 800c314:	250e      	movs	r5, #14
 800c316:	5f49      	ldrsh	r1, [r1, r5]
 800c318:	f000 f8a4 	bl	800c464 <_read_r>
 800c31c:	2800      	cmp	r0, #0
 800c31e:	db03      	blt.n	800c328 <__sread+0x18>
 800c320:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c322:	181b      	adds	r3, r3, r0
 800c324:	6563      	str	r3, [r4, #84]	; 0x54
 800c326:	bd70      	pop	{r4, r5, r6, pc}
 800c328:	89a3      	ldrh	r3, [r4, #12]
 800c32a:	4a02      	ldr	r2, [pc, #8]	; (800c334 <__sread+0x24>)
 800c32c:	4013      	ands	r3, r2
 800c32e:	81a3      	strh	r3, [r4, #12]
 800c330:	e7f9      	b.n	800c326 <__sread+0x16>
 800c332:	46c0      	nop			; (mov r8, r8)
 800c334:	ffffefff 	.word	0xffffefff

0800c338 <__swrite>:
 800c338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c33a:	001f      	movs	r7, r3
 800c33c:	898b      	ldrh	r3, [r1, #12]
 800c33e:	0005      	movs	r5, r0
 800c340:	000c      	movs	r4, r1
 800c342:	0016      	movs	r6, r2
 800c344:	05db      	lsls	r3, r3, #23
 800c346:	d505      	bpl.n	800c354 <__swrite+0x1c>
 800c348:	230e      	movs	r3, #14
 800c34a:	5ec9      	ldrsh	r1, [r1, r3]
 800c34c:	2200      	movs	r2, #0
 800c34e:	2302      	movs	r3, #2
 800c350:	f000 f874 	bl	800c43c <_lseek_r>
 800c354:	89a3      	ldrh	r3, [r4, #12]
 800c356:	4a05      	ldr	r2, [pc, #20]	; (800c36c <__swrite+0x34>)
 800c358:	0028      	movs	r0, r5
 800c35a:	4013      	ands	r3, r2
 800c35c:	81a3      	strh	r3, [r4, #12]
 800c35e:	0032      	movs	r2, r6
 800c360:	230e      	movs	r3, #14
 800c362:	5ee1      	ldrsh	r1, [r4, r3]
 800c364:	003b      	movs	r3, r7
 800c366:	f000 f81f 	bl	800c3a8 <_write_r>
 800c36a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c36c:	ffffefff 	.word	0xffffefff

0800c370 <__sseek>:
 800c370:	b570      	push	{r4, r5, r6, lr}
 800c372:	000c      	movs	r4, r1
 800c374:	250e      	movs	r5, #14
 800c376:	5f49      	ldrsh	r1, [r1, r5]
 800c378:	f000 f860 	bl	800c43c <_lseek_r>
 800c37c:	89a3      	ldrh	r3, [r4, #12]
 800c37e:	1c42      	adds	r2, r0, #1
 800c380:	d103      	bne.n	800c38a <__sseek+0x1a>
 800c382:	4a05      	ldr	r2, [pc, #20]	; (800c398 <__sseek+0x28>)
 800c384:	4013      	ands	r3, r2
 800c386:	81a3      	strh	r3, [r4, #12]
 800c388:	bd70      	pop	{r4, r5, r6, pc}
 800c38a:	2280      	movs	r2, #128	; 0x80
 800c38c:	0152      	lsls	r2, r2, #5
 800c38e:	4313      	orrs	r3, r2
 800c390:	81a3      	strh	r3, [r4, #12]
 800c392:	6560      	str	r0, [r4, #84]	; 0x54
 800c394:	e7f8      	b.n	800c388 <__sseek+0x18>
 800c396:	46c0      	nop			; (mov r8, r8)
 800c398:	ffffefff 	.word	0xffffefff

0800c39c <__sclose>:
 800c39c:	b510      	push	{r4, lr}
 800c39e:	230e      	movs	r3, #14
 800c3a0:	5ec9      	ldrsh	r1, [r1, r3]
 800c3a2:	f000 f815 	bl	800c3d0 <_close_r>
 800c3a6:	bd10      	pop	{r4, pc}

0800c3a8 <_write_r>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	0004      	movs	r4, r0
 800c3ac:	0008      	movs	r0, r1
 800c3ae:	0011      	movs	r1, r2
 800c3b0:	001a      	movs	r2, r3
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	4d05      	ldr	r5, [pc, #20]	; (800c3cc <_write_r+0x24>)
 800c3b6:	602b      	str	r3, [r5, #0]
 800c3b8:	f7f8 fa77 	bl	80048aa <_write>
 800c3bc:	1c43      	adds	r3, r0, #1
 800c3be:	d103      	bne.n	800c3c8 <_write_r+0x20>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d000      	beq.n	800c3c8 <_write_r+0x20>
 800c3c6:	6023      	str	r3, [r4, #0]
 800c3c8:	bd70      	pop	{r4, r5, r6, pc}
 800c3ca:	46c0      	nop			; (mov r8, r8)
 800c3cc:	20000500 	.word	0x20000500

0800c3d0 <_close_r>:
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	b570      	push	{r4, r5, r6, lr}
 800c3d4:	4d06      	ldr	r5, [pc, #24]	; (800c3f0 <_close_r+0x20>)
 800c3d6:	0004      	movs	r4, r0
 800c3d8:	0008      	movs	r0, r1
 800c3da:	602b      	str	r3, [r5, #0]
 800c3dc:	f7f8 fa81 	bl	80048e2 <_close>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d103      	bne.n	800c3ec <_close_r+0x1c>
 800c3e4:	682b      	ldr	r3, [r5, #0]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d000      	beq.n	800c3ec <_close_r+0x1c>
 800c3ea:	6023      	str	r3, [r4, #0]
 800c3ec:	bd70      	pop	{r4, r5, r6, pc}
 800c3ee:	46c0      	nop			; (mov r8, r8)
 800c3f0:	20000500 	.word	0x20000500

0800c3f4 <_fstat_r>:
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	b570      	push	{r4, r5, r6, lr}
 800c3f8:	4d06      	ldr	r5, [pc, #24]	; (800c414 <_fstat_r+0x20>)
 800c3fa:	0004      	movs	r4, r0
 800c3fc:	0008      	movs	r0, r1
 800c3fe:	0011      	movs	r1, r2
 800c400:	602b      	str	r3, [r5, #0]
 800c402:	f7f8 fa78 	bl	80048f6 <_fstat>
 800c406:	1c43      	adds	r3, r0, #1
 800c408:	d103      	bne.n	800c412 <_fstat_r+0x1e>
 800c40a:	682b      	ldr	r3, [r5, #0]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d000      	beq.n	800c412 <_fstat_r+0x1e>
 800c410:	6023      	str	r3, [r4, #0]
 800c412:	bd70      	pop	{r4, r5, r6, pc}
 800c414:	20000500 	.word	0x20000500

0800c418 <_isatty_r>:
 800c418:	2300      	movs	r3, #0
 800c41a:	b570      	push	{r4, r5, r6, lr}
 800c41c:	4d06      	ldr	r5, [pc, #24]	; (800c438 <_isatty_r+0x20>)
 800c41e:	0004      	movs	r4, r0
 800c420:	0008      	movs	r0, r1
 800c422:	602b      	str	r3, [r5, #0]
 800c424:	f7f8 fa75 	bl	8004912 <_isatty>
 800c428:	1c43      	adds	r3, r0, #1
 800c42a:	d103      	bne.n	800c434 <_isatty_r+0x1c>
 800c42c:	682b      	ldr	r3, [r5, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d000      	beq.n	800c434 <_isatty_r+0x1c>
 800c432:	6023      	str	r3, [r4, #0]
 800c434:	bd70      	pop	{r4, r5, r6, pc}
 800c436:	46c0      	nop			; (mov r8, r8)
 800c438:	20000500 	.word	0x20000500

0800c43c <_lseek_r>:
 800c43c:	b570      	push	{r4, r5, r6, lr}
 800c43e:	0004      	movs	r4, r0
 800c440:	0008      	movs	r0, r1
 800c442:	0011      	movs	r1, r2
 800c444:	001a      	movs	r2, r3
 800c446:	2300      	movs	r3, #0
 800c448:	4d05      	ldr	r5, [pc, #20]	; (800c460 <_lseek_r+0x24>)
 800c44a:	602b      	str	r3, [r5, #0]
 800c44c:	f7f8 fa6a 	bl	8004924 <_lseek>
 800c450:	1c43      	adds	r3, r0, #1
 800c452:	d103      	bne.n	800c45c <_lseek_r+0x20>
 800c454:	682b      	ldr	r3, [r5, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d000      	beq.n	800c45c <_lseek_r+0x20>
 800c45a:	6023      	str	r3, [r4, #0]
 800c45c:	bd70      	pop	{r4, r5, r6, pc}
 800c45e:	46c0      	nop			; (mov r8, r8)
 800c460:	20000500 	.word	0x20000500

0800c464 <_read_r>:
 800c464:	b570      	push	{r4, r5, r6, lr}
 800c466:	0004      	movs	r4, r0
 800c468:	0008      	movs	r0, r1
 800c46a:	0011      	movs	r1, r2
 800c46c:	001a      	movs	r2, r3
 800c46e:	2300      	movs	r3, #0
 800c470:	4d05      	ldr	r5, [pc, #20]	; (800c488 <_read_r+0x24>)
 800c472:	602b      	str	r3, [r5, #0]
 800c474:	f7f8 f9fc 	bl	8004870 <_read>
 800c478:	1c43      	adds	r3, r0, #1
 800c47a:	d103      	bne.n	800c484 <_read_r+0x20>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d000      	beq.n	800c484 <_read_r+0x20>
 800c482:	6023      	str	r3, [r4, #0]
 800c484:	bd70      	pop	{r4, r5, r6, pc}
 800c486:	46c0      	nop			; (mov r8, r8)
 800c488:	20000500 	.word	0x20000500

0800c48c <_init>:
 800c48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c48e:	46c0      	nop			; (mov r8, r8)
 800c490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c492:	bc08      	pop	{r3}
 800c494:	469e      	mov	lr, r3
 800c496:	4770      	bx	lr

0800c498 <_fini>:
 800c498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c49a:	46c0      	nop			; (mov r8, r8)
 800c49c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c49e:	bc08      	pop	{r3}
 800c4a0:	469e      	mov	lr, r3
 800c4a2:	4770      	bx	lr
