--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53944 paths analyzed, 1517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.756ns.
--------------------------------------------------------------------------------
Slack:                  8.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.718ns (2.737ns logic, 8.981ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  8.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.542ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.C4      net (fanout=9)        1.132   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Tilo                  0.403   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.542ns (2.738ns logic, 8.804ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  8.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.513ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.513ns (2.737ns logic, 8.776ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.481ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.D6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Topdc                 0.456   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_F
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.481ns (2.791ns logic, 8.690ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.455ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.C6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Tilo                  0.430   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_G
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.455ns (2.765ns logic, 8.690ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  8.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.397ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.D6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Topdc                 0.456   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_F
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.397ns (2.791ns logic, 8.606ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.371ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.C6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Tilo                  0.430   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_G
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.371ns (2.765ns logic, 8.606ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.356ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.356ns (2.737ns logic, 8.619ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.C4      net (fanout=9)        1.132   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Tilo                  0.403   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.337ns (2.738ns logic, 8.599ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.305ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.305ns (2.737ns logic, 8.568ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.276ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.D6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Topdc                 0.456   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_F
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.276ns (2.791ns logic, 8.485ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.C6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Tilo                  0.430   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_G
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.250ns (2.765ns logic, 8.485ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.192ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.D6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Topdc                 0.456   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_F
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.192ns (2.791ns logic, 8.401ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.188ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_8
    SLICE_X21Y23.B5      net (fanout=2)        0.905   conditioner3/M_ctr_q[8]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.188ns (2.737ns logic, 8.451ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_11 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.183ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_11 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_11
    SLICE_X21Y23.B2      net (fanout=2)        1.435   conditioner3/M_ctr_q[11]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X19Y31.A4      net (fanout=9)        0.784   beta_game/alu/M_add_out[0]
    SLICE_X19Y31.A       Tilo                  0.259   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out22_SW0
    SLICE_X19Y31.B3      net (fanout=1)        1.037   beta_game/N54
    SLICE_X19Y31.CLK     Tas                   0.373   beta_game/M_regs_q_1
                                                       beta_game/Mmux_M_level_data17
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.183ns (2.618ns logic, 8.565ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  8.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.C4      net (fanout=9)        1.132   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Tilo                  0.403   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.180ns (2.738ns logic, 8.442ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.166ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.C6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Tilo                  0.430   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_G
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.166ns (2.765ns logic, 8.401ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.129ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.C4      net (fanout=9)        1.132   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Tilo                  0.403   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.129ns (2.738ns logic, 8.391ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.119ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.D6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Topdc                 0.456   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_F
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.119ns (2.791ns logic, 8.328ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.093ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.C6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Tilo                  0.430   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_G
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (2.765ns logic, 8.328ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.069ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_13
    SLICE_X21Y23.B6      net (fanout=2)        0.786   conditioner3/M_ctr_q[13]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.D1      net (fanout=9)        1.309   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Topdc                 0.402   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.069ns (2.737ns logic, 8.332ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.068ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.D6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Topdc                 0.456   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_F
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.068ns (2.791ns logic, 8.277ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.042ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.C6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Tilo                  0.430   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_G
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.042ns (2.765ns logic, 8.277ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.D6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Topdc                 0.456   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_F
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (2.791ns logic, 8.244ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.012ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_8
    SLICE_X21Y23.B5      net (fanout=2)        0.905   conditioner3/M_ctr_q[8]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y31.C4      net (fanout=9)        1.132   beta_game/alu/M_add_out[0]
    SLICE_X14Y31.CMUX    Tilo                  0.403   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X18Y31.A2      net (fanout=1)        0.928   beta_game/N56
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.012ns (2.738ns logic, 8.274ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.009ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_10
    SLICE_X21Y23.B3      net (fanout=2)        1.073   conditioner3/M_ctr_q[10]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.C6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Tilo                  0.430   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_G
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.009ns (2.765ns logic, 8.244ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.984ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.D6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Topdc                 0.456   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_F
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.984ns (2.791ns logic, 8.193ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_12 (FF)
  Destination:          beta_game/level/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_12 to beta_game/level/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   conditioner3/M_ctr_q[15]
                                                       conditioner3/M_ctr_q_12
    SLICE_X21Y23.B1      net (fanout=2)        1.230   conditioner3/M_ctr_q[12]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X19Y31.A4      net (fanout=9)        0.784   beta_game/alu/M_add_out[0]
    SLICE_X19Y31.A       Tilo                  0.259   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out22_SW0
    SLICE_X19Y31.B3      net (fanout=1)        1.037   beta_game/N54
    SLICE_X19Y31.CLK     Tas                   0.373   beta_game/M_regs_q_1
                                                       beta_game/Mmux_M_level_data17
                                                       beta_game/level/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.978ns (2.618ns logic, 8.360ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  9.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.958ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_9
    SLICE_X21Y23.B4      net (fanout=2)        1.022   conditioner3/M_ctr_q[9]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X16Y31.C6      net (fanout=9)        0.841   beta_game/alu/M_add_out[0]
    SLICE_X16Y31.CMUX    Tilo                  0.430   beta_game/N25
                                                       beta_game/alu/Mmux_out22_SW3_G
                                                       beta_game/alu/Mmux_out22_SW3
    SLICE_X18Y31.A3      net (fanout=1)        1.021   beta_game/N58
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.958ns (2.765ns logic, 8.193ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  9.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner3/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.298 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner3/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.AQ      Tcko                  0.525   conditioner3/M_ctr_q[11]
                                                       conditioner3/M_ctr_q_8
    SLICE_X21Y23.B5      net (fanout=2)        0.905   conditioner3/M_ctr_q[8]
    SLICE_X21Y23.B       Tilo                  0.259   M_last_q_5
                                                       conditioner3/out3
    SLICE_X17Y23.A3      net (fanout=3)        1.020   out2_5
    SLICE_X17Y23.A       Tilo                  0.259   out1_5
                                                       edge_detector3/out1
    SLICE_X23Y18.C5      net (fanout=12)       1.358   M_edge_detector3_out
    SLICE_X23Y18.C       Tilo                  0.259   out1_0
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X18Y31.D6      net (fanout=1)        2.152   beta_game/N76
    SLICE_X18Y31.D       Tilo                  0.235   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X18Y27.A3      net (fanout=1)        0.779   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X18Y27.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y31.D6      net (fanout=9)        0.890   beta_game/alu/M_add_out[0]
    SLICE_X12Y31.CMUX    Topdc                 0.456   beta_game/alu/N38
                                                       beta_game/alu/Mmux_out22_SW2_F
                                                       beta_game/alu/Mmux_out22_SW2
    SLICE_X18Y31.A1      net (fanout=1)        1.056   beta_game/N57
    SLICE_X18Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.951ns (2.791ns logic, 8.160ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner_level_reset/M_sync_out/CLK
  Logical resource: conditioner_level_reset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner_game_reset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_0/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_1/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_2/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[3]/CLK
  Logical resource: M_blink_q_3/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_4/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_5/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_6/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[7]/CLK
  Logical resource: M_blink_q_7/CK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_8/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_9/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_10/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[11]/CLK
  Logical resource: M_blink_q_11/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_12/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_13/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_14/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[15]/CLK
  Logical resource: M_blink_q_15/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_16/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_17/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_18/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_q[19]/CLK
  Logical resource: M_blink_q_19/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53944 paths, 0 nets, and 1431 connections

Design statistics:
   Minimum period:  11.756ns{1}   (Maximum frequency:  85.063MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  6 19:33:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



