// Seed: 1591018547
module module_0 (
    input wand id_0,
    input wor  id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor  id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  assign module_2.id_7   = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
);
  initial begin : LABEL_0
    id_3 = id_1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply0 id_5
    , id_7
);
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_7,
      id_2,
      id_5,
      id_2
  );
endmodule
