module register #(parameter n=16)(
  
  input clk,
  input rst,
  input [n-1:0] D,  
  
  output reg [n-1:0]Q
  
);
  
  always @(*)begin 
    
    if (rst)begin 
      Q=0; 
      
    end
    
    else begin 
      
      Q=D;
      
    end 
    
  end 
  
  
endmodule


module register #(parameter n=16)(
  
  input clk,
  input rst,
  input [n-1:0] D,  
  
  output reg [n-1:0]Q
  
);
  
  always @(*)begin 
    
    if (rst)begin 
      Q=0; 
      
    end
    
    else begin 
      
      Q=D;
      
    end 
    
  end 
  
  
endmodule
