Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 18 14:51:48 2022
| Host         : LAPTOP-3B46U8B5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------+------------------------+------------------+----------------+--------------+
|   Clock Signal  |      Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------+------------------------+------------------+----------------+--------------+
|  DUT/CO[0]      |                         | DUT/led_pwm            |                1 |              1 |         1.00 |
|  GCLK_IBUF_BUFG |                         |                        |                1 |              1 |         1.00 |
|  clk_div_BUFG   | DUT/number1[31]_i_1_n_2 | SW0_IBUF               |               15 |             32 |         2.13 |
|  clk_div_BUFG   | SW1_IBUF                | SW0_IBUF               |               11 |             32 |         2.91 |
|  GCLK_IBUF_BUFG |                         | DUT/counter[0]_i_1_n_2 |                8 |             32 |         4.00 |
|  n_1_275_BUFG   |                         |                        |               16 |             32 |         2.00 |
|  n_0_212_BUFG   |                         |                        |               13 |             32 |         2.46 |
+-----------------+-------------------------+------------------------+------------------+----------------+--------------+


