Analysis & Synthesis report for projekt2
Tue Nov  5 19:22:25 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Top_design|reading_state
 10. State Machine - |Top_design|main_state
 11. State Machine - |Top_design|SDRAM:sdram_controller_instance|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_kvv:auto_generated
 20. Parameter Settings for User Entity Instance: Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg
 21. Parameter Settings for User Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse
 22. Parameter Settings for User Entity Instance: segmentdriver:segment_driver|clock_divider:uut1
 23. Parameter Settings for User Entity Instance: Servo:servo_pwm|pwm:SERVO
 24. Parameter Settings for User Entity Instance: Servo:servo_pwm|Counter:COUNTER
 25. Parameter Settings for User Entity Instance: Servo:servo_pwm|sine_rom:SINE_ROM
 26. Parameter Settings for User Entity Instance: SDRAM:sdram_controller_instance
 27. Parameter Settings for Inferred Entity Instance: Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 28. Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1
 32. Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0
 34. altsyncram Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "SDRAM:sdram_controller_instance"
 37. Port Connectivity Checks: "Servo:servo_pwm|Counter:COUNTER"
 38. Port Connectivity Checks: "segmentdriver:segment_driver|clock_divider:uut1"
 39. Port Connectivity Checks: "Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov  5 19:22:25 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; projekt2                                       ;
; Top-level Entity Name              ; Top_design                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,400                                          ;
;     Total combinational functions  ; 1,345                                          ;
;     Dedicated logic registers      ; 340                                            ;
; Total registers                    ; 340                                            ;
; Total pins                         ; 60                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 2,048                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Top_design         ; projekt2           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+
; pwm.vhd                          ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd                              ;         ;
; Counter.vhd                      ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd                          ;         ;
; Distance_Calculation.vhd         ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd             ;         ;
; TriggerGenerator.vhd             ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd                 ;         ;
; Range_Sensor.vhd                 ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd                     ;         ;
; segmentdecoder.vhd               ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd                   ;         ;
; clock_divider.vhd                ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd                    ;         ;
; segmentdriver.vhd                ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd                    ;         ;
; sine_rom.vhd                     ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd                         ;         ;
; Servo.vhd                        ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd                            ;         ;
; SDRAM.vhd                        ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd                            ;         ;
; Top_design.vhd                   ; yes             ; User VHDL File               ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_kvv.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/altsyncram_kvv.tdf                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_o0p.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_o0p.tdf                ;         ;
; db/abs_divider_jbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/abs_divider_jbg.tdf               ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_47f.tdf                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_2v9.tdf                   ;         ;
; db/lpm_abs_h0a.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_h0a.tdf                   ;         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_nhm.tdf                ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_fkh.tdf           ;         ;
; db/alt_u_div_i4f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_i4f.tdf                 ;         ;
; db/lpm_divide_2jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_2jm.tdf                ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_qlh.tdf           ;         ;
; db/alt_u_div_87f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf                 ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_mgh.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,400     ;
;                                             ;           ;
; Total combinational functions               ; 1345      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 337       ;
;     -- 3 input functions                    ; 365       ;
;     -- <=2 input functions                  ; 643       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 886       ;
;     -- arithmetic mode                      ; 459       ;
;                                             ;           ;
; Total registers                             ; 340       ;
;     -- Dedicated logic registers            ; 340       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 60        ;
; Total memory bits                           ; 2048      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 329       ;
; Total fan-out                               ; 4821      ;
; Average fan-out                             ; 2.64      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                  ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Top_design                                       ; 1345 (159)          ; 340 (109)                 ; 2048        ; 0            ; 0       ; 0         ; 60   ; 0            ; |Top_design                                                                                                                                                          ; Top_design          ; work         ;
;    |Range_Sensor:rangesensor|                     ; 681 (0)             ; 57 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor                                                                                                                                 ; Range_Sensor        ; work         ;
;       |Distance_calculator:Pulse_width|           ; 616 (17)            ; 32 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width                                                                                                 ; Distance_calculator ; work         ;
;          |Counter:Counter_pulse|                  ; 47 (47)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse                                                                           ; Counter             ; work         ;
;          |lpm_divide:Div0|                        ; 310 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_2jm:auto_generated|       ; 310 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0|lpm_divide_2jm:auto_generated                                                   ; lpm_divide_2jm      ; work         ;
;                |sign_div_unsign_qlh:divider|      ; 310 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                   |alt_u_div_87f:divider|         ; 310 (310)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;          |lpm_divide:Div1|                        ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_2jm:auto_generated|       ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                   ; lpm_divide_2jm      ; work         ;
;                |sign_div_unsign_qlh:divider|      ; 242 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                       ; sign_div_unsign_qlh ; work         ;
;                   |alt_u_div_87f:divider|         ; 242 (242)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider ; alt_u_div_87f       ; work         ;
;       |Trigger_Generator:trig_generator|          ; 65 (15)             ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator                                                                                                ; Trigger_Generator   ; work         ;
;          |Counter:trigg|                          ; 50 (50)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg                                                                                  ; Counter             ; work         ;
;    |SDRAM:sdram_controller_instance|              ; 115 (115)           ; 86 (86)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|SDRAM:sdram_controller_instance                                                                                                                          ; SDRAM               ; work         ;
;    |Servo:servo_pwm|                              ; 130 (0)             ; 62 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm                                                                                                                                          ; Servo               ; work         ;
;       |Counter:COUNTER|                           ; 54 (54)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|Counter:COUNTER                                                                                                                          ; Counter             ; work         ;
;       |pwm:SERVO|                                 ; 76 (56)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO                                                                                                                                ; pwm                 ; work         ;
;          |lpm_mult:Mult0|                         ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0                                                                                                                 ; lpm_mult            ; work         ;
;             |multcore:mult_core|                  ; 20 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                              ; multcore            ; work         ;
;                |mpar_add:padder|                  ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                              ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ; lpm_add_sub         ; work         ;
;                      |add_sub_mgh:auto_generated| ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                              ; add_sub_mgh         ; work         ;
;       |sine_rom:SINE_ROM|                         ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|sine_rom:SINE_ROM                                                                                                                        ; sine_rom            ; work         ;
;          |altsyncram:Mux7_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_kvv:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_kvv:auto_generated                                                                    ; altsyncram_kvv      ; work         ;
;    |segmentdriver:segment_driver|                 ; 260 (31)            ; 26 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver                                                                                                                             ; segmentdriver       ; work         ;
;       |clock_divider:uut1|                        ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|clock_divider:uut1                                                                                                          ; clock_divider       ; work         ;
;       |lpm_divide:Div0|                           ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div0                                                                                                             ; lpm_divide          ; work         ;
;          |lpm_divide_nhm:auto_generated|          ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div0|lpm_divide_nhm:auto_generated                                                                               ; lpm_divide_nhm      ; work         ;
;             |sign_div_unsign_fkh:divider|         ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                                   ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_i4f:divider|            ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div0|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                             ; alt_u_div_i4f       ; work         ;
;       |lpm_divide:Div1|                           ; 155 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div1                                                                                                             ; lpm_divide          ; work         ;
;          |lpm_divide_o0p:auto_generated|          ; 155 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div1|lpm_divide_o0p:auto_generated                                                                               ; lpm_divide_o0p      ; work         ;
;             |abs_divider_jbg:divider|             ; 155 (6)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div1|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider                                                       ; abs_divider_jbg     ; work         ;
;                |alt_u_div_47f:divider|            ; 132 (132)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div1|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|alt_u_div_47f:divider                                 ; alt_u_div_47f       ; work         ;
;                |lpm_abs_h0a:my_abs_num|           ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_divide:Div1|lpm_divide_o0p:auto_generated|abs_divider_jbg:divider|lpm_abs_h0a:my_abs_num                                ; lpm_abs_h0a         ; work         ;
;       |lpm_mult:Mult0|                            ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_mult:Mult0                                                                                                              ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|lpm_mult:Mult0|multcore:mult_core                                                                                           ; multcore            ; work         ;
;       |segmentdecoder:uut|                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_design|segmentdriver:segment_driver|segmentdecoder:uut                                                                                                          ; segmentdecoder      ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+
; Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_kvv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; projekt2.Top_design0.rtl.mif ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_design|reading_state                                                                                    ;
+----------------------------+-------------------------+----------------------------+---------------------+--------------------+
; Name                       ; reading_state.TERMINATE ; reading_state.ACKNOWLEDGED ; reading_state.START ; reading_state.IDLE ;
+----------------------------+-------------------------+----------------------------+---------------------+--------------------+
; reading_state.IDLE         ; 0                       ; 0                          ; 0                   ; 0                  ;
; reading_state.START        ; 0                       ; 0                          ; 1                   ; 1                  ;
; reading_state.ACKNOWLEDGED ; 0                       ; 1                          ; 0                   ; 1                  ;
; reading_state.TERMINATE    ; 1                       ; 0                          ; 0                   ; 1                  ;
+----------------------------+-------------------------+----------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_design|main_state                                                                                                                 ;
+-------------------------------+-------------------------------+--------------------+------------------------+------------------------+-----------------+
; Name                          ; main_state.READING_BUTTON_RST ; main_state.READING ; main_state.WRITING_ACK ; main_state.WRITING_CMD ; main_state.IDLE ;
+-------------------------------+-------------------------------+--------------------+------------------------+------------------------+-----------------+
; main_state.IDLE               ; 0                             ; 0                  ; 0                      ; 0                      ; 0               ;
; main_state.WRITING_CMD        ; 0                             ; 0                  ; 0                      ; 1                      ; 1               ;
; main_state.WRITING_ACK        ; 0                             ; 0                  ; 1                      ; 0                      ; 1               ;
; main_state.READING            ; 0                             ; 1                  ; 0                      ; 0                      ; 1               ;
; main_state.READING_BUTTON_RST ; 1                             ; 0                  ; 0                      ; 0                      ; 1               ;
+-------------------------------+-------------------------------+--------------------+------------------------+------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |Top_design|SDRAM:sdram_controller_instance|state                                              ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+
; Name          ; state.REFRESH ; state.WRITE ; state.READ ; state.ACTIVE ; state.IDLE ; state.MODE ; state.INIT ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+
; state.INIT    ; 0             ; 0           ; 0          ; 0            ; 0          ; 0          ; 0          ;
; state.MODE    ; 0             ; 0           ; 0          ; 0            ; 0          ; 1          ; 1          ;
; state.IDLE    ; 0             ; 0           ; 0          ; 0            ; 1          ; 0          ; 1          ;
; state.ACTIVE  ; 0             ; 0           ; 0          ; 1            ; 0          ; 0          ; 1          ;
; state.READ    ; 0             ; 0           ; 1          ; 0            ; 0          ; 0          ; 1          ;
; state.WRITE   ; 0             ; 1           ; 0          ; 0            ; 0          ; 0          ; 1          ;
; state.REFRESH ; 1             ; 0           ; 0          ; 0            ; 0          ; 0          ; 1          ;
+---------------+---------------+-------------+------------+--------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; ram_ctrl_addr[8]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_req                                        ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[0]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[9]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[1]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[10]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[2]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[11]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[3]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[12]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[4]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[13]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[5]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[14]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[6]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[15]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[7]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[16]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[17]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[18]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[19]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[20]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_addr[21]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_we                                         ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[16]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[0]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[17]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[1]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[18]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[2]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[19]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[3]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[20]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[4]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[21]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[5]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[22]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[6]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[7]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[8]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[9]                                    ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[10]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[11]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[12]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[13]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[14]                                   ; ram_ctrl_we         ; yes                    ;
; ram_ctrl_data[15]                                   ; ram_ctrl_we         ; yes                    ;
; Number of user-specified and inferred latches = 47  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+--------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                    ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------+----------------------------------------+
; SDRAM:sdram_controller_instance|addr_reg[0]                                                      ; Stuck at GND due to stuck port data_in ;
; rd_ram_ctrl_we                                                                                   ; Stuck at GND due to stuck port data_in ;
; wr_ram_ctrl_we                                                                                   ; Merged with wr_ram_ctrl_req            ;
; wr_ram_ctrl_data[8]                                                                              ; Merged with wr_ram_ctrl_addr[8]        ;
; wr_ram_ctrl_data[9]                                                                              ; Merged with wr_ram_ctrl_addr[9]        ;
; wr_ram_ctrl_data[0]                                                                              ; Merged with wr_ram_ctrl_addr[0]        ;
; wr_ram_ctrl_data[10]                                                                             ; Merged with wr_ram_ctrl_addr[10]       ;
; wr_ram_ctrl_data[1]                                                                              ; Merged with wr_ram_ctrl_addr[1]        ;
; wr_ram_ctrl_data[11]                                                                             ; Merged with wr_ram_ctrl_addr[11]       ;
; wr_ram_ctrl_data[2]                                                                              ; Merged with wr_ram_ctrl_addr[2]        ;
; wr_ram_ctrl_data[12]                                                                             ; Merged with wr_ram_ctrl_addr[12]       ;
; wr_ram_ctrl_data[3]                                                                              ; Merged with wr_ram_ctrl_addr[3]        ;
; wr_ram_ctrl_data[13]                                                                             ; Merged with wr_ram_ctrl_addr[13]       ;
; wr_ram_ctrl_data[4]                                                                              ; Merged with wr_ram_ctrl_addr[4]        ;
; wr_ram_ctrl_data[14]                                                                             ; Merged with wr_ram_ctrl_addr[14]       ;
; wr_ram_ctrl_data[5]                                                                              ; Merged with wr_ram_ctrl_addr[5]        ;
; wr_ram_ctrl_data[15]                                                                             ; Merged with wr_ram_ctrl_addr[15]       ;
; wr_ram_ctrl_data[6]                                                                              ; Merged with wr_ram_ctrl_addr[6]        ;
; wr_ram_ctrl_data[16]                                                                             ; Merged with wr_ram_ctrl_addr[16]       ;
; wr_ram_ctrl_data[7]                                                                              ; Merged with wr_ram_ctrl_addr[7]        ;
; wr_ram_ctrl_data[17]                                                                             ; Merged with wr_ram_ctrl_addr[17]       ;
; wr_ram_ctrl_data[18]                                                                             ; Merged with wr_ram_ctrl_addr[18]       ;
; wr_ram_ctrl_data[19]                                                                             ; Merged with wr_ram_ctrl_addr[19]       ;
; wr_ram_ctrl_data[20]                                                                             ; Merged with wr_ram_ctrl_addr[20]       ;
; wr_ram_ctrl_data[21]                                                                             ; Merged with wr_ram_ctrl_addr[21]       ;
; wr_ram_ctrl_data[24..31]                                                                         ; Merged with wr_ram_ctrl_data[23]       ;
; Servo:servo_pwm|pwm:SERVO|duty_cycle[0..2]                                                       ; Stuck at GND due to stuck port data_in ;
; wr_ram_ctrl_data[23]                                                                             ; Stuck at GND due to stuck port data_in ;
; SDRAM:sdram_controller_instance|data_reg[23..31]                                                 ; Stuck at GND due to stuck port data_in ;
; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[25..31]        ; Lost fanout                            ;
; Servo:servo_pwm|Counter:COUNTER|counter_i[27..31]                                                ; Lost fanout                            ;
; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[23..31] ; Lost fanout                            ;
; rdcnt[22]                                                                                        ; Lost fanout                            ;
; Total Number of Removed Registers = 68                                                           ;                                        ;
+--------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; wr_ram_ctrl_data[23]                                                                         ; Stuck at GND              ; SDRAM:sdram_controller_instance|data_reg[23],                                                 ;
;                                                                                              ; due to stuck port data_in ; SDRAM:sdram_controller_instance|data_reg[24],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[25],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[26],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[27],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[28],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[29],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[30],                                                 ;
;                                                                                              ;                           ; SDRAM:sdram_controller_instance|data_reg[31]                                                  ;
; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[31] ; Lost Fanouts              ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[30], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[29], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[28], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[27], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[26], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[25], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[24], ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[23]  ;
; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[31]        ; Lost Fanouts              ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[30],        ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[29],        ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[28],        ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[27],        ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[26],        ;
;                                                                                              ;                           ; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[25]         ;
; Servo:servo_pwm|Counter:COUNTER|counter_i[31]                                                ; Lost Fanouts              ; Servo:servo_pwm|Counter:COUNTER|counter_i[30],                                                ;
;                                                                                              ;                           ; Servo:servo_pwm|Counter:COUNTER|counter_i[29],                                                ;
;                                                                                              ;                           ; Servo:servo_pwm|Counter:COUNTER|counter_i[28],                                                ;
;                                                                                              ;                           ; Servo:servo_pwm|Counter:COUNTER|counter_i[27]                                                 ;
+----------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 340   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 177   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg|counter_i[0]        ; 2       ;
; SDRAM:sdram_controller_instance|cmd[2]                                                      ; 1       ;
; SDRAM:sdram_controller_instance|cmd[1]                                                      ; 1       ;
; SDRAM:sdram_controller_instance|cmd[0]                                                      ; 1       ;
; Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[0] ; 1       ;
; Servo:servo_pwm|Counter:COUNTER|counter_i[0]                                                ; 1       ;
; Total number of inverted registers = 6                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+----------------------------------------------+----------------------------------------------+------+
; Register Name                                ; Megafunction                                 ; Type ;
+----------------------------------------------+----------------------------------------------+------+
; Servo:servo_pwm|sine_rom:SINE_ROM|data[0..7] ; Servo:servo_pwm|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
+----------------------------------------------+----------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Top_design|segmentdriver:segment_driver|temporary_data[2]                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[17] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Top_design|Servo:servo_pwm|pwm:SERVO|counter[2]                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |Top_design|wr_ram_ctrl_addr[3]                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top_design|LEDS_n[2]~reg0                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Top_design|Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse|counter_i[0]  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Top_design|reading_state.TERMINATE                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Top_design|main_state.READING                                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Top_design|main_state.IDLE                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |Top_design|SDRAM:sdram_controller_instance|Selector3                                                    ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |Top_design|SDRAM:sdram_controller_instance|Selector7                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_kvv:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg ;
+----------------+----------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                     ;
+----------------+----------+------------------------------------------------------------------------------------------+
; n              ; 16777216 ; Signed Integer                                                                           ;
+----------------+----------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                             ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
; n              ; 4194304 ; Signed Integer                                                                                   ;
+----------------+---------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: segmentdriver:segment_driver|clock_divider:uut1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo:servo_pwm|pwm:SERVO ;
+----------------+------------+------------------------------------------+
; Parameter Name ; Value      ; Type                                     ;
+----------------+------------+------------------------------------------+
; clk_hz         ; 50000000.0 ; Signed Float                             ;
; pulse_hz       ; 50.0       ; Signed Float                             ;
; min_pulse_us   ; 500.0      ; Signed Float                             ;
; max_pulse_us   ; 2500.0     ; Signed Float                             ;
; step_count     ; 256        ; Signed Integer                           ;
+----------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo:servo_pwm|Counter:COUNTER ;
+----------------+-----------+-------------------------------------------------+
; Parameter Name ; Value     ; Type                                            ;
+----------------+-----------+-------------------------------------------------+
; n              ; 134217728 ; Signed Integer                                  ;
+----------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Servo:servo_pwm|sine_rom:SINE_ROM ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                        ;
; data_bits      ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM:sdram_controller_instance ;
+------------------+----------+------------------------------------------------+
; Parameter Name   ; Value    ; Type                                           ;
+------------------+----------+------------------------------------------------+
; clk_freq         ; 50.0     ; Signed Float                                   ;
; addr_width       ; 23       ; Signed Integer                                 ;
; data_width       ; 32       ; Signed Integer                                 ;
; sdram_addr_width ; 12       ; Signed Integer                                 ;
; sdram_data_width ; 16       ; Signed Integer                                 ;
; sdram_col_width  ; 9        ; Signed Integer                                 ;
; sdram_row_width  ; 12       ; Signed Integer                                 ;
; sdram_bank_width ; 2        ; Signed Integer                                 ;
; cas_latency      ; 2        ; Signed Integer                                 ;
; burst_length     ; 2        ; Signed Integer                                 ;
; t_desl           ; 200000.0 ; Signed Float                                   ;
; t_mrd            ; 14.0     ; Signed Float                                   ;
; t_rc             ; 60.0     ; Signed Float                                   ;
; t_rcd            ; 15.0     ; Signed Float                                   ;
; t_rp             ; 15.0     ; Signed Float                                   ;
; t_wr             ; 15.0     ; Signed Float                                   ;
; t_refi           ; 20000.0  ; Signed Float                                   ;
+------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+--------------------------------------+
; Parameter Name                     ; Value                        ; Type                                 ;
+------------------------------------+------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                              ;
; OPERATION_MODE                     ; ROM                          ; Untyped                              ;
; WIDTH_A                            ; 8                            ; Untyped                              ;
; WIDTHAD_A                          ; 8                            ; Untyped                              ;
; NUMWORDS_A                         ; 256                          ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                              ;
; WIDTH_B                            ; 1                            ; Untyped                              ;
; WIDTHAD_B                          ; 1                            ; Untyped                              ;
; NUMWORDS_B                         ; 1                            ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                              ;
; BYTE_SIZE                          ; 8                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                              ;
; INIT_FILE                          ; projekt2.Top_design0.rtl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_kvv               ; Untyped                              ;
+------------------------------------+------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                             ;
; LPM_WIDTHD             ; 5              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                             ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_o0p ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                             ;
; LPM_WIDTHD             ; 7              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 23             ; Untyped                                                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 23             ; Untyped                                                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                         ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                  ;
+------------------------+----------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: segmentdriver:segment_driver|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 4            ; Untyped                      ;
; LPM_WIDTHB                                     ; 7            ; Untyped                      ;
; LPM_WIDTHP                                     ; 11           ; Untyped                      ;
; LPM_WIDTHR                                     ; 11           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 8            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 17           ; Untyped                   ;
; LPM_WIDTHR                                     ; 17           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                      ;
+---------------------------------------+---------------------------------------------+
; Name                                  ; Value                                       ;
+---------------------------------------+---------------------------------------------+
; Number of entity instances            ; 2                                           ;
; Entity Instance                       ; segmentdriver:segment_driver|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                           ;
;     -- LPM_WIDTHB                     ; 7                                           ;
;     -- LPM_WIDTHP                     ; 11                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
; Entity Instance                       ; Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 8                                           ;
;     -- LPM_WIDTHB                     ; 9                                           ;
;     -- LPM_WIDTHP                     ; 17                                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                         ;
;     -- USE_EAB                        ; OFF                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                          ;
+---------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM:sdram_controller_instance"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[5..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo:servo_pwm|Counter:COUNTER"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; enable       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; count[18..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; count[27]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "segmentdriver:segment_driver|clock_divider:uut1"                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset           ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_clk[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 340                         ;
;     CLR               ; 11                          ;
;     CLR SCLR          ; 24                          ;
;     ENA               ; 150                         ;
;     ENA SCLR          ; 23                          ;
;     ENA SLD           ; 4                           ;
;     SCLR              ; 22                          ;
;     SLD               ; 14                          ;
;     plain             ; 92                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 1351                        ;
;     arith             ; 459                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 206                         ;
;         3 data inputs ; 250                         ;
;     normal            ; 892                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 366                         ;
;         3 data inputs ; 115                         ;
;         4 data inputs ; 337                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 49.70                       ;
; Average LUT depth     ; 23.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov  5 19:22:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projekt2 -c projekt2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-rtl File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd Line: 23
    Info (12023): Found entity 1: pwm File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: Counter-rtl File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd Line: 18
    Info (12023): Found entity 1: Counter File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Counter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file distance_calculation.vhd
    Info (12022): Found design unit 1: Distance_calculator-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 16
    Info (12023): Found entity 1: Distance_calculator File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file triggergenerator.vhd
    Info (12022): Found design unit 1: Trigger_Generator-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd Line: 14
    Info (12023): Found entity 1: Trigger_Generator File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file range_sensor.vhd
    Info (12022): Found design unit 1: Range_Sensor-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd Line: 16
    Info (12023): Found entity 1: Range_Sensor File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file segmentdecoder.vhd
    Info (12022): Found design unit 1: segmentdecoder-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd Line: 17
    Info (12023): Found entity 1: segmentdecoder File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd Line: 18
    Info (12023): Found entity 1: clock_divider File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file segmentdriver.vhd
    Info (12022): Found design unit 1: segmentdriver-Behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 31
    Info (12023): Found entity 1: segmentdriver File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file sine_rom.vhd
    Info (12022): Found design unit 1: sine_rom-rtl File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd Line: 19
    Info (12023): Found entity 1: sine_rom File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/sine_rom.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file servo.vhd
    Info (12022): Found design unit 1: Servo-str File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd Line: 14
    Info (12023): Found entity 1: Servo File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sdram.vhd
    Info (12022): Found design unit 1: SDRAM-behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd Line: 91
    Info (12023): Found entity 1: SDRAM File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file top_design.vhd
    Info (12022): Found design unit 1: Top_design-behavioral File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 41
    Info (12023): Found entity 1: Top_design File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 5
Info (12127): Elaborating entity "Top_design" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Top_design.vhd(35): used implicit default value for signal "dram_clk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 35
Warning (10492): VHDL Process Statement warning at Top_design.vhd(246): signal "wr_ram_ctrl_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 246
Warning (10492): VHDL Process Statement warning at Top_design.vhd(247): signal "wr_ram_ctrl_data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 247
Warning (10492): VHDL Process Statement warning at Top_design.vhd(248): signal "wr_ram_ctrl_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 248
Warning (10492): VHDL Process Statement warning at Top_design.vhd(249): signal "wr_ram_ctrl_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 249
Warning (10492): VHDL Process Statement warning at Top_design.vhd(251): signal "rd_ram_ctrl_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 251
Warning (10492): VHDL Process Statement warning at Top_design.vhd(253): signal "rd_ram_ctrl_we" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 253
Warning (10492): VHDL Process Statement warning at Top_design.vhd(254): signal "rd_ram_ctrl_req" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 254
Warning (10631): VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable "ram_ctrl_addr", which holds its previous value in one or more paths through the process File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Warning (10631): VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable "ram_ctrl_data", which holds its previous value in one or more paths through the process File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Warning (10631): VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable "ram_ctrl_we", which holds its previous value in one or more paths through the process File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Warning (10631): VHDL Process Statement warning at Top_design.vhd(243): inferring latch(es) for signal or variable "ram_ctrl_req", which holds its previous value in one or more paths through the process File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Warning (10492): VHDL Process Statement warning at Top_design.vhd(261): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 261
Warning (10492): VHDL Process Statement warning at Top_design.vhd(261): signal "main_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 261
Info (10041): Inferred latch for "ram_ctrl_req" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_we" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[0]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[1]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[2]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[3]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[4]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[5]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[6]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[7]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[8]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[9]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[10]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[11]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[12]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[13]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[14]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[15]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[16]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[17]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[18]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[19]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[20]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[21]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[22]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[23]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[24]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[25]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[26]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[27]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[28]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[29]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[30]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_data[31]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[0]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[1]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[2]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[3]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[4]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[5]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[6]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[7]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[8]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[9]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[10]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[11]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[12]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[13]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[14]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[15]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[16]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[17]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[18]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[19]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[20]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[21]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (10041): Inferred latch for "ram_ctrl_addr[22]" at Top_design.vhd(243) File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (12128): Elaborating entity "Range_Sensor" for hierarchy "Range_Sensor:rangesensor" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 290
Info (12128): Elaborating entity "Trigger_Generator" for hierarchy "Range_Sensor:rangesensor|Trigger_Generator:trig_generator" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd Line: 44
Warning (10492): VHDL Process Statement warning at TriggerGenerator.vhd(47): signal "outputCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd Line: 47
Warning (10492): VHDL Process Statement warning at TriggerGenerator.vhd(54): signal "outputCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd Line: 54
Info (12128): Elaborating entity "Counter" for hierarchy "Range_Sensor:rangesensor|Trigger_Generator:trig_generator|Counter:trigg" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/TriggerGenerator.vhd Line: 35
Info (12128): Elaborating entity "Distance_calculator" for hierarchy "Range_Sensor:rangesensor|Distance_calculator:Pulse_width" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Range_Sensor.vhd Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Counter:Counter_pulse" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 38
Info (12128): Elaborating entity "segmentdriver" for hierarchy "segmentdriver:segment_driver" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 292
Warning (10540): VHDL Signal Declaration warning at segmentdriver.vhd(52): used explicit default value for signal "display" because signal was never assigned a value File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 52
Warning (10540): VHDL Signal Declaration warning at segmentdriver.vhd(53): used explicit default value for signal "hundreds" because signal was never assigned a value File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 53
Warning (10540): VHDL Signal Declaration warning at segmentdriver.vhd(54): used explicit default value for signal "tens" because signal was never assigned a value File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at segmentdriver.vhd(55): used explicit default value for signal "ones" because signal was never assigned a value File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 55
Info (12128): Elaborating entity "segmentdecoder" for hierarchy "segmentdriver:segment_driver|segmentdecoder:uut" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 58
Info (12128): Elaborating entity "clock_divider" for hierarchy "segmentdriver:segment_driver|clock_divider:uut1" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 68
Warning (10492): VHDL Process Statement warning at clock_divider.vhd(27): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/clock_divider.vhd Line: 27
Info (12128): Elaborating entity "Servo" for hierarchy "Servo:servo_pwm" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 306
Info (12129): Elaborating entity "pwm" using architecture "A:rtl" for hierarchy "Servo:servo_pwm|pwm:SERVO" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd Line: 43
Info (12129): Elaborating entity "Counter" using architecture "A:rtl" for hierarchy "Servo:servo_pwm|Counter:COUNTER" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd Line: 59
Info (12129): Elaborating entity "sine_rom" using architecture "A:rtl" for hierarchy "Servo:servo_pwm|sine_rom:SINE_ROM" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Servo.vhd Line: 71
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable "NEGATIVE" because variable was never assigned a value File: c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 3004
Info (12128): Elaborating entity "SDRAM" for hierarchy "SDRAM:sdram_controller_instance" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 308
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[0]~0" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[1]~1" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[2]~2" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[3]~3" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[4]~4" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[5]~5" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[6]~6" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[7]~7" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[8]~8" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[9]~9" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[10]~10" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[11]~11" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[12]~12" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[13]~13" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[14]~14" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[15]~15" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[16]~16" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[17]~17" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[18]~18" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[19]~19" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[20]~20" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[21]~21" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[22]~22" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[23]~23" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[24]~24" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[25]~25" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[26]~26" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[27]~27" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[28]~28" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[29]~29" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[30]~30" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13049): Converted tri-state buffer "ram_ctrl_data[31]~31" feeding internal logic into a wire File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "Servo:servo_pwm|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to projekt2.Top_design0.rtl.mif
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segmentdriver:segment_driver|Div1" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 54
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "segmentdriver:segment_driver|Div0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Div0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|Div1" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "segmentdriver:segment_driver|Mult0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 55
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Servo:servo_pwm|pwm:SERVO|Mult0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "Servo:servo_pwm|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "projekt2.Top_design0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvv.tdf
    Info (12023): Found entity 1: altsyncram_kvv File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/altsyncram_kvv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_divide:Div1" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 54
Info (12133): Instantiated megafunction "segmentdriver:segment_driver|lpm_divide:Div1" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf
    Info (12023): Found entity 1: lpm_divide_o0p File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_o0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_47f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf
    Info (12023): Found entity 1: lpm_abs_h0a File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_abs_h0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_divide:Div0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 53
Info (12133): Instantiated megafunction "segmentdriver:segment_driver|lpm_divide:Div0" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_nhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_i4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
Info (12133): Instantiated megafunction "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div0" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "23"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/lpm_divide_2jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
Info (12133): Instantiated megafunction "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Distance_Calculation.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "23"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 55
Info (12133): Instantiated megafunction "segmentdriver:segment_driver|lpm_mult:Mult0" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/segmentdriver.vhd Line: 55
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "segmentdriver:segment_driver|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd Line: 90
Info (12133): Instantiated megafunction "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" with the following parameter: File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/pwm.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "Servo:servo_pwm|pwm:SERVO|lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13014): Ignored 11 buffer(s)
    Info (13016): Ignored 11 CARRY_SUM buffer(s)
Warning (13012): Latch ram_ctrl_addr[8] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_req has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 165
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[0] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[9] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[1] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[10] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[2] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[11] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[3] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[12] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[4] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[13] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[5] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[14] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[6] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[15] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[7] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[16] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[17] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[18] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[19] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[20] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_addr[21] has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 243
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Warning (13012): Latch ram_ctrl_we has unsafe behavior File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 164
    Warning (13013): Ports D and ENA on the latch are fed by the same signal main_state.WRITING_CMD File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 185
Info (13000): Registers with preset signals will power-up high File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/SDRAM.vhd Line: 287
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_dqm[0]" is stuck at GND File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 31
    Warning (13410): Pin "dram_dqm[1]" is stuck at GND File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 31
    Warning (13410): Pin "dram_clk" is stuck at GND File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/Top_design.vhd Line: 35
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 42
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 47
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 52
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 57
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 62
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_17_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 72
    Info (17048): Logic cell "Range_Sensor:rangesensor|Distance_calculator:Pulse_width|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_20_result_int[0]~14" File: C:/Users/damia/OneDrive/Desktop/projek FPGAt/db/alt_u_div_87f.tdf Line: 92
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1521 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1453 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue Nov  5 19:22:25 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


