{"vcs1":{"timestamp_begin":1681693930.219798407, "rt":0.94, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681693931.187192821, "rt":1.07, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681693932.283700290, "rt":0.94, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693929.949167281}
{"VCS_COMP_START_TIME": 1681693929.949167281}
{"VCS_COMP_END_TIME": 1681693934.047402071}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340612}}
{"stitch_vcselab": {"peak_mem": 222604}}
