// Seed: 4123344327
module module_0 (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    output wor id_4,
    output supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output uwire id_8,
    output wire id_9,
    input tri id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    input tri1 id_14,
    output wand id_15,
    output tri0 id_16,
    output wire id_17,
    output supply1 id_18,
    output wor id_19
);
  assign id_6 = id_10;
  assign module_1.id_4 = 0;
  assign id_15 = 1'b0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output logic id_2,
    output wand  id_3,
    input  logic id_4
    , id_8,
    output tri1  id_5,
    output wor   id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_6,
      id_1,
      id_0,
      id_0,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
  wire id_10;
  wire id_11;
  always id_2 <= #1 id_4;
  wire id_12;
  wire id_13;
endmodule
