<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Auto Choke Test: Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Auto Choke Test
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('stm32f7xx__hal__rcc__ex_8h_source.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32f7xx_hal_rcc_ex.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __STM32F7xx_HAL_RCC_EX_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __STM32F7xx_HAL_RCC_EX_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span></div>
<div class="foldopen" id="foldopen00045" data-start="{" data-end="};">
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   45</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">   47</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;   </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">   50</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;  </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">   53</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">PLLM</a>;       </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">   56</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">PLLN</a>;       </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span> </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">   59</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">PLLP</a>;       </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">   62</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">PLLQ</a>;       </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  uint32_t PLLR;       </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span></div>
<div class="foldopen" id="foldopen00074" data-start="{" data-end="};">
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">   74</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>{</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">   76</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">PLLI2SN</a>;    </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">   80</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">PLLI2SR</a>;    </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">   84</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">PLLI2SQ</a>;    </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  uint32_t PLLI2SP;    </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span></div>
<div class="foldopen" id="foldopen00099" data-start="{" data-end="};">
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">   99</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">  101</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">PLLSAIN</a>;    </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">  105</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">PLLSAIQ</a>;    </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  uint32_t PLLSAIR;    </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">  116</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">PLLSAIP</a>;    </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>}<a class="code hl_struct" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span></div>
<div class="foldopen" id="foldopen00124" data-start="{" data-end="};">
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html">  124</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>{</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">  126</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">PeriphClockSelection</a>; </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">  129</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">PLLI2S</a>;  </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">  132</a></span>  <a class="code hl_struct" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a> <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">PLLSAI</a>;  </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">  135</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">PLLI2SDivQ</a>;           </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">  139</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">PLLSAIDivQ</a>;           </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">  143</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">PLLSAIDivR</a>;           </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">  146</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RTCClockSelection</a>;      </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">  149</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">I2sClockSelection</a>;      </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">  152</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">TIMPresSelection</a>;      </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">  155</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">Sai1ClockSelection</a>;     </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">  158</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">Sai2ClockSelection</a>;     </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">  161</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">Usart1ClockSelection</a>; </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">  164</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">Usart2ClockSelection</a>; </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">  167</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">Usart3ClockSelection</a>; </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">  170</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">Uart4ClockSelection</a>;  </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">  173</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">Uart5ClockSelection</a>;  </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">  176</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">Usart6ClockSelection</a>;  </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">  179</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">Uart7ClockSelection</a>;  </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">  182</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">Uart8ClockSelection</a>;  </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">  185</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">I2c1ClockSelection</a>;   </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">  188</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">I2c2ClockSelection</a>;   </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">  191</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">I2c3ClockSelection</a>;   </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">  194</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">I2c4ClockSelection</a>;   </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">  197</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">Lptim1ClockSelection</a>;   </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">  200</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">CecClockSelection</a>;      </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">  203</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">Clk48ClockSelection</a>;    </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">  206</a></span>  uint32_t <a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">Sdmmc1ClockSelection</a>;     </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  uint32_t Sdmmc2ClockSelection;     </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  uint32_t Dfsdm1ClockSelection;     </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  uint32_t Dfsdm1AudioClockSelection; </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>}<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define RCC_PERIPHCLK_LTDC            ((uint32_t)0x00000008U)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000010U)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000020U)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define RCC_PERIPHCLK_USART1          ((uint32_t)0x00000040U)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define RCC_PERIPHCLK_USART2          ((uint32_t)0x00000080U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define RCC_PERIPHCLK_USART3          ((uint32_t)0x00000100U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define RCC_PERIPHCLK_UART4           ((uint32_t)0x00000200U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define RCC_PERIPHCLK_UART5           ((uint32_t)0x00000400U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define RCC_PERIPHCLK_USART6          ((uint32_t)0x00000800U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define RCC_PERIPHCLK_UART7           ((uint32_t)0x00001000U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define RCC_PERIPHCLK_UART8           ((uint32_t)0x00002000U)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define RCC_PERIPHCLK_I2C1            ((uint32_t)0x00004000U)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define RCC_PERIPHCLK_I2C2            ((uint32_t)0x00008000U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define RCC_PERIPHCLK_I2C3            ((uint32_t)0x00010000U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define RCC_PERIPHCLK_I2C4            ((uint32_t)0x00020000U)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          ((uint32_t)0x00040000U)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI1            ((uint32_t)0x00080000U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define RCC_PERIPHCLK_SAI2            ((uint32_t)0x00100000U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define RCC_PERIPHCLK_CLK48           ((uint32_t)0x00200000U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define RCC_PERIPHCLK_CEC             ((uint32_t)0x00400000U)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define RCC_PERIPHCLK_SDMMC1          ((uint32_t)0x00800000U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define RCC_PERIPHCLK_SPDIFRX         ((uint32_t)0x01000000U)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x02000000U)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define RCC_PERIPHCLK_SDMMC2          ((uint32_t)0x04000000U)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1           ((uint32_t)0x08000000U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define RCC_PERIPHCLK_DFSDM1_AUDIO     ((uint32_t)0x10000000U)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define RCC_PLLI2SP_DIV2                  ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define RCC_PLLI2SP_DIV4                  ((uint32_t)0x00000001U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define RCC_PLLI2SP_DIV6                  ((uint32_t)0x00000002U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">#define RCC_PLLI2SP_DIV8                  ((uint32_t)0x00000003U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define RCC_PLLSAIP_DIV2                  ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define RCC_PLLSAIP_DIV4                  ((uint32_t)0x00000001U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define RCC_PLLSAIP_DIV6                  ((uint32_t)0x00000002U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define RCC_PLLSAIP_DIV8                  ((uint32_t)0x00000003U)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define RCC_PLLSAIDIVR_2                ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define RCC_PLLSAIDIVR_4                RCC_DCKCFGR1_PLLSAIDIVR_0</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define RCC_PLLSAIDIVR_8                RCC_DCKCFGR1_PLLSAIDIVR_1</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define RCC_PLLSAIDIVR_16               RCC_DCKCFGR1_PLLSAIDIVR</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define RCC_I2SCLKSOURCE_PLLI2S             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT                RCC_CFGR_I2SSRC</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSAI             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLI2S             RCC_DCKCFGR1_SAI1SEL_0</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PIN                RCC_DCKCFGR1_SAI1SEL_1</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSRC             RCC_DCKCFGR1_SAI1SEL</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSAI             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLI2S             RCC_DCKCFGR1_SAI2SEL_0</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PIN                RCC_DCKCFGR1_SAI2SEL_1</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSRC             RCC_DCKCFGR1_SAI2SEL</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define RCC_CECCLKSOURCE_LSE             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="preprocessor">#define RCC_CECCLKSOURCE_HSI             RCC_DCKCFGR2_CECSEL </span><span class="comment">/* CEC clock is HSI/488*/</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define RCC_USART1CLKSOURCE_PCLK2      ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define RCC_USART1CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART1SEL_0</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define RCC_USART1CLKSOURCE_HSI        RCC_DCKCFGR2_USART1SEL_1</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define RCC_USART1CLKSOURCE_LSE        RCC_DCKCFGR2_USART1SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">#define RCC_USART2CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define RCC_USART2CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART2SEL_0</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define RCC_USART2CLKSOURCE_HSI        RCC_DCKCFGR2_USART2SEL_1</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define RCC_USART2CLKSOURCE_LSE        RCC_DCKCFGR2_USART2SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define RCC_USART3CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#define RCC_USART3CLKSOURCE_SYSCLK     RCC_DCKCFGR2_USART3SEL_0</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define RCC_USART3CLKSOURCE_HSI        RCC_DCKCFGR2_USART3SEL_1</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define RCC_USART3CLKSOURCE_LSE        RCC_DCKCFGR2_USART3SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define RCC_UART4CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define RCC_UART4CLKSOURCE_SYSCLK       RCC_DCKCFGR2_UART4SEL_0</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">#define RCC_UART4CLKSOURCE_HSI          RCC_DCKCFGR2_UART4SEL_1</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define RCC_UART4CLKSOURCE_LSE          RCC_DCKCFGR2_UART4SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define RCC_UART5CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define RCC_UART5CLKSOURCE_SYSCLK       RCC_DCKCFGR2_UART5SEL_0</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define RCC_UART5CLKSOURCE_HSI          RCC_DCKCFGR2_UART5SEL_1</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define RCC_UART5CLKSOURCE_LSE          RCC_DCKCFGR2_UART5SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define RCC_USART6CLKSOURCE_PCLK2       ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">#define RCC_USART6CLKSOURCE_SYSCLK      RCC_DCKCFGR2_USART6SEL_0</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">#define RCC_USART6CLKSOURCE_HSI         RCC_DCKCFGR2_USART6SEL_1</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">#define RCC_USART6CLKSOURCE_LSE         RCC_DCKCFGR2_USART6SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="preprocessor">#define RCC_UART7CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#define RCC_UART7CLKSOURCE_SYSCLK      RCC_DCKCFGR2_UART7SEL_0</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#define RCC_UART7CLKSOURCE_HSI         RCC_DCKCFGR2_UART7SEL_1</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#define RCC_UART7CLKSOURCE_LSE         RCC_DCKCFGR2_UART7SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#define RCC_UART8CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">#define RCC_UART8CLKSOURCE_SYSCLK      RCC_DCKCFGR2_UART8SEL_0</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">#define RCC_UART8CLKSOURCE_HSI         RCC_DCKCFGR2_UART8SEL_1</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">#define RCC_UART8CLKSOURCE_LSE         RCC_DCKCFGR2_UART8SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="preprocessor">#define RCC_I2C1CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="preprocessor">#define RCC_I2C1CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C1SEL_0</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="preprocessor">#define RCC_I2C1CLKSOURCE_HSI          RCC_DCKCFGR2_I2C1SEL_1</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#define RCC_I2C2CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="preprocessor">#define RCC_I2C2CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C2SEL_0</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define RCC_I2C2CLKSOURCE_HSI          RCC_DCKCFGR2_I2C2SEL_1</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="preprocessor">#define RCC_I2C3CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#define RCC_I2C3CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C3SEL_0</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="preprocessor">#define RCC_I2C3CLKSOURCE_HSI          RCC_DCKCFGR2_I2C3SEL_1</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="preprocessor">#define RCC_I2C4CLKSOURCE_PCLK1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="preprocessor">#define RCC_I2C4CLKSOURCE_SYSCLK       RCC_DCKCFGR2_I2C4SEL_0</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="preprocessor">#define RCC_I2C4CLKSOURCE_HSI          RCC_DCKCFGR2_I2C4SEL_1</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK1       ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI        RCC_DCKCFGR2_LPTIM1SEL_0</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI        RCC_DCKCFGR2_LPTIM1SEL_1</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE        RCC_DCKCFGR2_LPTIM1SEL</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define RCC_CLK48SOURCE_PLL         ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define RCC_CLK48SOURCE_PLLSAIP     RCC_DCKCFGR2_CK48MSEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           RCC_DCKCFGR1_TIMPRE</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_CLK48              ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="preprocessor">#define RCC_SDMMC1CLKSOURCE_SYSCLK             RCC_DCKCFGR2_SDMMC1SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">#define RCC_SDMMC2CLKSOURCE_CLK48              ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">#define RCC_SDMMC2CLKSOURCE_SYSCLK             RCC_DCKCFGR2_SDMMC2SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_PCLK2             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="preprocessor">#define RCC_DFSDM1CLKSOURCE_SYSCLK           RCC_DCKCFGR1_DFSDM1SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_SAI1        ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">#define RCC_DFSDM1AUDIOCLKSOURCE_SAI2        RCC_DCKCFGR1_ADFSDM1SEL</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#define RCC_DSICLKSOURCE_DSIPHY             ((uint32_t)0x00000000U)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="preprocessor">#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR2_DSISEL)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span></div>
<div class="foldopen" id="foldopen00587" data-start="" data-end="">
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga0e00f0ad54ffe188998d9fa4dbc211f2">  587</a></span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="preprocessor">                                      } while(0)</span></div>
</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DTCMRAMEN);\</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DTCMRAMEN);\</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN);\</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOAEN);\</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span> </div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOBEN);\</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOCEN);\</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span> </div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOHEN);\</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_CLK_DISABLE()       (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DTCMRAMEN))</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()            (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2EN))</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOAEN))</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOBEN))</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOCEN))</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOHEN))</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOJEN))</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOKEN))</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2DEN))</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">    defined (STM32F750xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE()       do {                            \</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">                                     __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">                                     __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">                                     __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">                                    } while(0)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">                                      __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">                                      __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">                                      __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">                                     } while(0)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define __HAL_RCC_JPEG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_JPEGEN);\</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_JPEGEN);\</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define __HAL_RCC_JPEG_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_JPEGEN))</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="foldopen" id="foldopen00835" data-start="" data-end="">
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">  835</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">                                      } while(0)</span></div>
</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_OTGFSEN);\</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_OTGFSEN);\</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">                                        __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN))</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span> </div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F756x || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()    do { \</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_AESEN);\</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_AESEN))</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span></div>
<div class="foldopen" id="foldopen00893" data-start="" data-end="">
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga4f95da0bcb204e40ca556b27290a7541">  893</a></span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">                                      } while(0)</span></div>
</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span> </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()   (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span></div>
<div class="foldopen" id="foldopen00917" data-start="" data-end="">
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">  917</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="preprocessor">                                      } while(0)</span></div>
</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span> </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span> </div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define __HAL_RCC_RTC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCEN);\</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCEN);\</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN3EN);\</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART2EN);\</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C1EN);\</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span> </div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define __HAL_RCC_I2C4_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C4EN);\</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C4EN);\</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define __HAL_RCC_RTC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCEN))</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN3EN))</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART2EN))</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C1EN))</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_DISABLE()(RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define __HAL_RCC_I2C4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C4EN))</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span></div>
<div class="foldopen" id="foldopen01206" data-start="" data-end="">
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358"> 1206</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN);\</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">                                      } while(0)</span></div>
</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN);\</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART6EN);\</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC2EN);\</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC2EN);\</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC1EN);\</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span> </div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC1EN);\</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDMMC1EN);\</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN);\</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DFSDM1EN);\</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define __HAL_RCC_MDIO_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_MDIOEN);\</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_MDIOEN);\</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_CLK_ENABLE()   do { \</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_OTGPHYCEN);\</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_OTGPHYCEN);\</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">                                        UNUSED(tmpreg); \</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">                                      } while(0)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM1EN))</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART1EN))</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_USART6EN))</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDMMC2EN))</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC1EN))</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDMMC1EN))</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI1EN))</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI6EN))</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_LTDCEN))</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DSIEN))</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DFSDM1EN))</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define __HAL_RCC_MDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_MDIOEN))</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_OTGPHYCEN))</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga71189681029c9b592e24f61de213ff29"> 1462</a></span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) != RESET)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DTCMRAMEN)) != RESET)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()             ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2EN)) != RESET)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) != RESET)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOAEN)) != RESET)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOBEN)) != RESET)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOCEN)) != RESET)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) != RESET)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) != RESET)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) != RESET)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) != RESET)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOHEN)) != RESET)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) != RESET)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) != RESET)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) != RESET)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) != RESET)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_BKPSRAMEN)) == RESET)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define __HAL_RCC_DTCMRAMEN_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DTCMRAMEN)) == RESET)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()            ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2EN)) == RESET)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSEN)) == RESET)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOAEN)) == RESET)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOBEN)) == RESET)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOCEN)) == RESET)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIODEN)) == RESET)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOEEN)) == RESET)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOFEN)) == RESET)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOGEN)) == RESET)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOHEN)) == RESET)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOIEN)) == RESET)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOJEN)) == RESET)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_GPIOKEN)) == RESET)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA2DEN)) == RESET)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">    defined (STM32F750xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) != RESET)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) != RESET)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) != RESET)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACEN)) == RESET)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACTXEN)) == RESET)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACRXEN)) == RESET)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   &amp;&amp; \</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() &amp;&amp; \</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gabb083459b7bbd56c9b89db59bb75fdc2"> 1537</a></span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) != RESET)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) != RESET)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span> </div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_RNGEN)) == RESET)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define __HAL_RCC_USB_IS_OTG_FS_CLK_DISABLED() ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_OTGFSEN)) == RESET)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) != RESET)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) != RESET)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_CRYPEN)) == RESET)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_HASHEN)) == RESET)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()   ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) != RESET)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_DISABLED()  ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_AESEN)) == RESET)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) != RESET)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_DCMIEN)) == RESET)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_ENABLED()        ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_JPEGEN)) != RESET)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_DISABLED()       ((RCC-&gt;AHB2ENR &amp; (RCC_AHB2ENR_JPEGEN)) == RESET)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#ga93863872b8bedab2b9714ad82f672f3d"> 1572</a></span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) != RESET)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) != RESET)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_DISABLED()   ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_FMCEN)) == RESET)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_DISABLED()  ((RCC-&gt;AHB3ENR &amp; (RCC_AHB3ENR_QSPIEN)) == RESET)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gadee5016adb1c8b62a5bb05f055859de0"> 1583</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) != RESET)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) != RESET)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) != RESET)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) != RESET)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) != RESET)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) != RESET)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) != RESET)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) != RESET)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_ENABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) != RESET)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span> </div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM2EN)) == RESET)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM3EN)) == RESET)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_LPTIM1EN)) == RESET)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN3EN)) == RESET)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART2EN)) == RESET)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C1EN)) == RESET)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C3EN)) == RESET)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART7EN)) == RESET)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART8EN)) == RESET)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) != RESET)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_ENABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C4EN)) != RESET)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED()((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPDIFRXEN)) == RESET)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_DISABLED()   ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C4EN)) == RESET)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_ENABLED()     ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCEN)) != RESET)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_DISABLED()    ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_RTCEN)) == RESET)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a"> 1663</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) != RESET)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) != RESET)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) != RESET)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) != RESET)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC1EN)) != RESET)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) != RESET)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) != RESET)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) != RESET)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) != RESET)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) != RESET)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) != RESET)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) != RESET)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) != RESET)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC2EN)) != RESET)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) != RESET)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_ENABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_MDIOEN)) != RESET)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_IS_CLK_ENABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_OTGPHYCEN)) != RESET)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM1EN)) == RESET)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART1EN)) == RESET)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_USART6EN)) == RESET)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC1EN)) == RESET)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC1EN)) == RESET)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI1EN)) == RESET)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI4EN)) == RESET)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI5EN)) == RESET)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SPI6EN)) == RESET)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span> </div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI1EN)) == RESET)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SAI2EN)) == RESET)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_LTDCEN)) == RESET)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DSIEN)) == RESET)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SDMMC2EN)) == RESET)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_DFSDM1EN)) == RESET)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_DISABLED()   ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_MDIOEN)) == RESET)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_IS_CLK_DISABLED() ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_OTGPHYCEN)) == RESET)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gaf0be736e6cdebf31eeded223acc25613"> 1756</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2RST))</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOARST))</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOBRST))</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOCRST))</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOHRST))</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define __HAL_RCC_GPIOK_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span> </div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2DRST))</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOJRST))</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define __HAL_RCC_GPIOK_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOKRST))</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gae82cd541f933be46ec8d6c3ea50d402c"> 1796</a></span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00U)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#define __HAL_RCC_JPEG_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_JPEGRST))</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define __HAL_RCC_JPEG_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_JPEGRST))</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">#define __HAL_RCC_AES_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_AESRST))</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="preprocessor">#define __HAL_RCC_AES_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_AESRST))</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6"> 1830</a></span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC-&gt;AHB3RSTR = 0xFFFFFFFFU)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span> </div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET() (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#ga1010b7c4a9122449860babb341f01d7b"> 1840</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="preprocessor">#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN3RST))</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span> </div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define __HAL_RCC_CAN3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN3RST))</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART2RST))</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C1RST))</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#define __HAL_RCC_I2C4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C4RST))</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_RELEASE_RESET()(RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define __HAL_RCC_I2C4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C4RST))</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___force___release___peripheral___reset.html#gac423d6a52fa42423119844e4a7d68c7b"> 1910</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="preprocessor">#define __HAL_RCC_USART6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_USART6RST))</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADCRST))</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDMMC1RST))</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="preprocessor">#define __HAL_RCC_SPI6_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI6RST))</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span> </div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="preprocessor">#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">#define __HAL_RCC_LTDC_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_LTDCRST))</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_OTGPHYCRST))</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span> </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM1RST))</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART1RST))</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define __HAL_RCC_USART6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_USART6RST))</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADCRST))</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDMMC1RST))</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI1RST))</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define __HAL_RCC_SPI6_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI6RST))</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST))</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define __HAL_RCC_LTDC_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_LTDCRST))</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="preprocessor">#if defined (STM32F723xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define __HAL_RCC_OTGPHYC_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_OTGPHYCRST))</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F723xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">#define __HAL_RCC_DSI_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DSIRST))</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="preprocessor">#define __HAL_RCC_DSI_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DSIRST))</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span> </div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDMMC2RST))</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDMMC2RST))</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span> </div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">#define __HAL_RCC_MDIO_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_MDIORST))</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DFSDM1RST))</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="preprocessor">#define __HAL_RCC_MDIO_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_MDIORST))</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga13e370f94b39c72876a321cdc5b31915"> 1998</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#define __HAL_RCC_AXI_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_AXILPEN))</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="preprocessor">#define __HAL_RCC_DTCM_CLK_SLEEP_ENABLE()       (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DTCMLPEN))</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()       (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span> </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">#define __HAL_RCC_AXI_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_AXILPEN))</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="preprocessor">#define __HAL_RCC_DTCM_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DTCMLPEN))</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2LPEN))</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()      (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOALPEN))</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOBLPEN))</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOCLPEN))</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOHLPEN))</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span> </div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2DLPEN))</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOJLPEN))</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOKLPEN))</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span> </div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_JPEGLPEN))</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga03ec704e7309312630b3a572fb6f8856"> 2074</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()         (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()        (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span> </div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span> </div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_AESLPEN))</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga387cf373f0b77ef8d434a3a6f93bbd11"> 2099</a></span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d"> 2111</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM5LPEN))</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN3LPEN))</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI2LPEN))</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART2LPEN))</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C1LPEN))</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C2LPEN))</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCLPEN))</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="preprocessor">#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCLPEN))</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span> </div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C4LPEN))</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C4LPEN))</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___peripheral___clock___sleep___enable___disable.html#ga6ce02f1b2689c664010bebc2363d1db4"> 2193</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDMMC1LPEN))</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span> </div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM1LPEN))</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART1LPEN))</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="preprocessor">#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_USART6LPEN))</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC1LPEN))</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDMMC1LPEN))</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI1LPEN))</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM9LPEN))</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM11LPEN))</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)|| defined (STM32F750xx)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_LTDCLPEN))</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DSILPEN))</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DSILPEN))</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">#define __HAL_RCC_MDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_MDIOLPEN))</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DFSDM1LPEN))</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">#define __HAL_RCC_MDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_MDIOLPEN))</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDMMC2LPEN))</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDMMC2LPEN))</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span> </div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI6LPEN))</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga968fb378568454a2913e11a238131ae4"> 2273</a></span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_FLITFLPEN)) != RESET)</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="preprocessor">#define __HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_AXILPEN)) != RESET)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span><span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_BKPSRAMLPEN)) != RESET)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span><span class="preprocessor">#define __HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DTCMLPEN)) != RESET)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSLPEN)) != RESET)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSULPILPEN)) != RESET)</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOALPEN)) != RESET)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOBLPEN)) != RESET)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOCLPEN)) != RESET)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIODLPEN)) != RESET)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOELPEN)) != RESET)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOFLPEN)) != RESET)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOGLPEN)) != RESET)</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOHLPEN)) != RESET)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOILPEN)) != RESET)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="preprocessor">#define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_FLITFLPEN)) == RESET)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">#define __HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_AXILPEN)) == RESET)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_SRAM2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="preprocessor">#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_BKPSRAMLPEN)) == RESET)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#define __HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DTCMLPEN)) == RESET)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSLPEN)) == RESET)</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_OTGHSULPILPEN)) == RESET)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOALPEN)) == RESET)</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOBLPEN)) == RESET)</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOCLPEN)) == RESET)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span><span class="preprocessor">#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIODLPEN)) == RESET)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOELPEN)) == RESET)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOFLPEN)) == RESET)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOGLPEN)) == RESET)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOHLPEN)) == RESET)</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOILPEN)) == RESET)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span> </div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2DLPEN)) != RESET)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACLPEN)) != RESET)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACTXLPEN)) != RESET)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACRXLPEN)) != RESET)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACPTPLPEN)) != RESET)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOJLPEN)) != RESET)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOKLPEN)) != RESET)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="preprocessor">#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA2DLPEN)) == RESET)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACLPEN)) == RESET)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACTXLPEN)) == RESET)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACRXLPEN)) == RESET)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="preprocessor">#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_ETHMACPTPLPEN)) == RESET)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="preprocessor">#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOJLPEN)) == RESET)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="preprocessor">#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_GPIOKLPEN)) == RESET)</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN)) != RESET)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="preprocessor">#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_DCMILPEN)) == RESET)</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span> </div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="preprocessor">#if defined(STM32F767xx) || defined(STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_JPEGLPEN)) != RESET)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="preprocessor">#define __HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_JPEGLPEN)) == RESET)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42"> 2349</a></span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()         ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_RNGLPEN)) != RESET)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_RNGLPEN)) == RESET)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_OTGFSLPEN)) != RESET)</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_OTGFSLPEN)) == RESET)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span> </div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="preprocessor">#if defined(STM32F756xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_CRYPLPEN)) != RESET)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_HASHLPEN)) != RESET)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="preprocessor">#define __HAL_RCC_CRYP_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_CRYPLPEN)) == RESET)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="preprocessor">#define __HAL_RCC_HASH_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_HASHLPEN)) == RESET)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F756xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span> </div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="preprocessor">#if defined(STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()        ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AESLPEN)) != RESET)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_DISABLED()       ((RCC-&gt;AHB2LPENR &amp; (RCC_AHB2LPENR_AESLPEN)) == RESET)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga48c04810c9a18c1a80f14361b3c421c6"> 2374</a></span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_FMCLPEN)) != RESET)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_FMCLPEN)) == RESET)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_QSPILPEN)) != RESET)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;AHB3LPENR &amp; (RCC_AHB3LPENR_QSPILPEN)) == RESET)</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#gaf38181befdeecf6a61c03885d3645bf1"> 2386</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) != RESET)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM5LPEN)) != RESET)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) != RESET)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) != RESET)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM12LPEN)) != RESET)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM13LPEN)) != RESET)</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM14LPEN)) != RESET)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_LPTIM1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_RTCLPEN)) != RESET)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART4LPEN)) != RESET)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART5LPEN)) != RESET)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) != RESET)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART7LPEN)) != RESET)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART8LPEN)) != RESET)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="preprocessor">#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM4LPEN)) == RESET)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM5LPEN)) == RESET)</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM6LPEN)) == RESET)</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM7LPEN)) == RESET)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM12LPEN)) == RESET)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM13LPEN)) == RESET)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_TIM14LPEN)) == RESET)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_LPTIM1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) ||\</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="preprocessor">    defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) ||\</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="preprocessor">    defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">#define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_RTCLPEN)) == RESET)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx ||</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment">          STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span><span class="preprocessor">#define __HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPI3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_USART3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART4LPEN)) == RESET)</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART5LPEN)) == RESET)</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_DACLPEN)) == RESET)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">#define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART7LPEN)) == RESET)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="preprocessor">#define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_UART8LPEN)) == RESET)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span> </div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPDIFRXLPEN)) != RESET)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C4LPEN)) != RESET)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CECLPEN)) != RESET)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span> </div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED()((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_SPDIFRXLPEN)) == RESET)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_I2C4LPEN)) == RESET)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CAN2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_CECLPEN)) == RESET)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___r_c_c___clock___sleep___enable___disable___status.html#ga0b265851c7557da6b372ff462819caa9"> 2472</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM8LPEN)) != RESET)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART6LPEN)) != RESET)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC3LPEN)) != RESET)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI4LPEN)) != RESET)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) != RESET)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) != RESET)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) != RESET)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI5LPEN)) != RESET)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_LTDCLPEN)) != RESET)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DSILPEN)) != RESET)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC2LPEN)) != RESET)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DFSDM1LPEN)) != RESET)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_MDIOLPEN)) != RESET)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span> </div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM8LPEN)) == RESET)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="preprocessor">#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_USART6LPEN)) == RESET)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="preprocessor">#define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_ADC3LPEN)) == RESET)</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="preprocessor">#define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI4LPEN)) == RESET)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM9LPEN)) == RESET)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM10LPEN)) == RESET)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_TIM11LPEN)) == RESET)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="preprocessor">#define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI5LPEN)) == RESET)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="preprocessor">#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SAI2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="preprocessor">#if defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="preprocessor">#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_LTDCLPEN)) == RESET)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="preprocessor">#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DSILPEN)) == RESET)</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED()  ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SDMMC2LPEN)) == RESET)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_DFSDM1LPEN)) == RESET)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="preprocessor">#define __HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_MDIOLPEN)) == RESET)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span> </div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="preprocessor">    defined (STM32F750xx)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI6LPEN)) != RESET)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="preprocessor">#define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SPI6LPEN)) == RESET)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment">/*------------------------------- PLL Configuration --------------------------*/</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="preprocessor">                            (RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                      | \</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)          | \</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)                      | \</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="preprocessor">                            ((__PLLR__) &lt;&lt; RCC_PLLCFGR_PLLR_Pos)))</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen02609" data-start="" data-end="">
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431"> 2609</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="preprocessor">                            (RCC-&gt;PLLCFGR = (0x20000000 | (__RCC_PLLSource__) | (__PLLM__)| \</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">                            ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos)                          | \</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; RCC_PLLCFGR_PLLP_Pos)              | \</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="preprocessor">                            ((__PLLQ__) &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)))</span></div>
</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">/*---------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span></div>
<div class="foldopen" id="foldopen02629" data-start="" data-end="">
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333"> 2629</a></span><span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC-&gt;DCKCFGR1 &amp;= ~(RCC_DCKCFGR1_TIMPRE);\</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="preprocessor">                                                 RCC-&gt;DCKCFGR1 |= (__PRESC__);           \</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="preprocessor">                                                }while(0)</span></div>
</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83"> 2636</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE() (RCC-&gt;CR |= (RCC_CR_PLLSAION))</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_PLLSAION))</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span> </div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__)                        \</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) |\</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">                               ((__PLLSAIP__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos)                    |\</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos))</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)                        \</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) |\</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)                    |\</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos))</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="preprocessor">#else</span><span class="preprocessor"></span></div>
<div class="foldopen" id="foldopen02693" data-start="" data-end="">
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346"> 2693</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)              \</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIN__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIN_Pos) |\</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="preprocessor">                               ((__PLLSAIP__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIP_Pos)                    |\</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIQ_Pos)                    |\</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="preprocessor">                               ((__PLLSAIR__) &lt;&lt; RCC_PLLSAICFGR_PLLSAIR_Pos))</span></div>
</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span></div>
<div class="foldopen" id="foldopen02716" data-start="" data-end="">
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb"> 2716</a></span><span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)              \</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SN_Pos) |\</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="preprocessor">                               ((__PLLI2SP__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SP_Pos)                    |\</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SQ_Pos)                    |\</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; RCC_PLLI2SCFGR_PLLI2SR_Pos))</span></div>
</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb"> 2729</a></span><span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd"> 2737</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span> </div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) ||\</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="preprocessor">    defined (STM32F750xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__)\</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="preprocessor">                            MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVR, (uint32_t)(__PLLSAIDivR__))</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span></div>
<div class="foldopen" id="foldopen02767" data-start="" data-end="">
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6"> 2767</a></span><span class="preprocessor">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__)\</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="preprocessor">                             MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))</span></div>
</div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e"> 2782</a></span><span class="preprocessor">#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span></div>
<div class="foldopen" id="foldopen02799" data-start="" data-end="">
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163"> 2799</a></span><span class="preprocessor">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__)\</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="preprocessor">                            MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))</span></div>
</div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e"> 2815</a></span><span class="preprocessor">#define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga8948d01638a1ff52529310a1eba70caa"> 2820</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga90647b25667347150cdf62a0f580736e"> 2824</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9e755ee880ecfa4142683029c601a296"> 2828</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga478a4064faa2f2f1fa7320fe6b60b5ba"> 2833</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_IT() ((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b"> 2838</a></span><span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6"> 2845</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2SCLKSOURCE() (READ_BIT(RCC-&gt;CFGR, RCC_CFGR_I2SSRC))</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span></div>
<div class="foldopen" id="foldopen02855" data-start="" data-end="">
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2"> 2855</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7"> 2864</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span></div>
<div class="foldopen" id="foldopen02874" data-start="" data-end="">
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab"> 2874</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852"> 2883</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span></div>
<div class="foldopen" id="foldopen02893" data-start="" data-end="">
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee"> 2893</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e"> 2902</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span></div>
<div class="foldopen" id="foldopen02912" data-start="" data-end="">
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404"> 2912</a></span><span class="preprocessor">#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9"> 2921</a></span><span class="preprocessor">#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span></div>
<div class="foldopen" id="foldopen02932" data-start="" data-end="">
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0"> 2932</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e"> 2942</a></span><span class="preprocessor">#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span></div>
<div class="foldopen" id="foldopen02953" data-start="" data-end="">
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca"> 2953</a></span><span class="preprocessor">#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7"> 2963</a></span><span class="preprocessor">#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span></div>
<div class="foldopen" id="foldopen02974" data-start="" data-end="">
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d"> 2974</a></span><span class="preprocessor">#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378"> 2984</a></span><span class="preprocessor">#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span></div>
<div class="foldopen" id="foldopen02995" data-start="" data-end="">
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5"> 2995</a></span><span class="preprocessor">#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) \</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0"> 3005</a></span><span class="preprocessor">#define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span></div>
<div class="foldopen" id="foldopen03016" data-start="" data-end="">
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5"> 3016</a></span><span class="preprocessor">#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e"> 3026</a></span><span class="preprocessor">#define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span></div>
<div class="foldopen" id="foldopen03037" data-start="" data-end="">
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d"> 3037</a></span><span class="preprocessor">#define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13"> 3047</a></span><span class="preprocessor">#define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span></div>
<div class="foldopen" id="foldopen03058" data-start="" data-end="">
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607"> 3058</a></span><span class="preprocessor">#define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed"> 3068</a></span><span class="preprocessor">#define __HAL_RCC_GET_UART7_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span></div>
<div class="foldopen" id="foldopen03079" data-start="" data-end="">
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2"> 3079</a></span><span class="preprocessor">#define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b"> 3089</a></span><span class="preprocessor">#define __HAL_RCC_GET_UART8_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span></div>
<div class="foldopen" id="foldopen03100" data-start="" data-end="">
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4"> 3100</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb"> 3110</a></span><span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span></div>
<div class="foldopen" id="foldopen03119" data-start="" data-end="">
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb"> 3119</a></span><span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f"> 3127</a></span><span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL)))</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span></div>
<div class="foldopen" id="foldopen03136" data-start="" data-end="">
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77"> 3136</a></span><span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__) \</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))</span></div>
</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915"> 3144</a></span><span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span></div>
<div class="foldopen" id="foldopen03153" data-start="" data-end="">
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17"> 3153</a></span><span class="preprocessor">#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))</span></div>
</div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83"> 3161</a></span><span class="preprocessor">#define __HAL_RCC_GET_SDMMC1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span> </div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="preprocessor">#define __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL, (uint32_t)(__SDMMC2_CLKSOURCE__))</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="preprocessor">#define __HAL_RCC_GET_SDMMC2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL)))</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx  || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span> </div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="preprocessor">#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL, (uint32_t)(__DFSDM1_CLKSOURCE__))</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL)))</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="preprocessor">#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) \</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="preprocessor">                  MODIFY_REG(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL, (uint32_t)(__DFSDM1AUDIO_CLKSOURCE__))</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="preprocessor">#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL)))</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span> </div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="preprocessor">#if defined (STM32F769xx) || defined (STM32F779xx)</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="preprocessor">#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_DSISEL, (uint32_t)(__DSI_CLKSOURCE__)))</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="preprocessor">#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_DSISEL))</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F769xx || STM32F779xx */</span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span> </div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="keywordtype">void</span> HAL_RCCEx_GetPeriphCLKConfig(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLI2S(<a class="code hl_struct" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>  *PLLI2SInit);</div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLI2S(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_EnablePLLSAI(<a class="code hl_struct" href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a>  *PLLSAIInit);</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><a class="code hl_enumeration" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_DisablePLLSAI(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="preprocessor">#if defined(STM32F756xx) || defined(STM32F746xx) || defined(STM32F750xx)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LTDC)        == RCC_PERIPHCLK_LTDC)    || \</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="preprocessor">#elif defined(STM32F745xx)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="preprocessor">#elif defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LTDC)        == RCC_PERIPHCLK_LTDC)    || \</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1)       == RCC_PERIPHCLK_DFSDM1)   || \</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || \</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="preprocessor">#elif defined (STM32F765xx)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C4)        == RCC_PERIPHCLK_I2C4)    || \</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CEC)         == RCC_PERIPHCLK_CEC)     || \</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1)       == RCC_PERIPHCLK_DFSDM1)   || \</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || \</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SPDIFRX)     == RCC_PERIPHCLK_SPDIFRX) || \</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="preprocessor">#elif defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION)  \</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="preprocessor">               ((((SELECTION) &amp; RCC_PERIPHCLK_I2S)         == RCC_PERIPHCLK_I2S)     || \</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_TIM)         == RCC_PERIPHCLK_TIM)     || \</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART1)      == RCC_PERIPHCLK_USART1)  || \</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART2)      == RCC_PERIPHCLK_USART2)  || \</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART3)      == RCC_PERIPHCLK_USART3)  || \</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART4)       == RCC_PERIPHCLK_UART4)   || \</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART5)       == RCC_PERIPHCLK_UART5)   || \</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_USART6)      == RCC_PERIPHCLK_USART6)  || \</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART7)       == RCC_PERIPHCLK_UART7)   || \</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_UART8)       == RCC_PERIPHCLK_UART8)   || \</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C1)        == RCC_PERIPHCLK_I2C1)    || \</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C2)        == RCC_PERIPHCLK_I2C2)    || \</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_I2C3)        == RCC_PERIPHCLK_I2C3)    || \</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_LPTIM1)      == RCC_PERIPHCLK_LPTIM1)  || \</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI1)        == RCC_PERIPHCLK_SAI1)    || \</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SAI2)        == RCC_PERIPHCLK_SAI2)    || \</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_CLK48)       == RCC_PERIPHCLK_CLK48)   || \</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC1)      == RCC_PERIPHCLK_SDMMC1)  || \</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_SDMMC2)      == RCC_PERIPHCLK_SDMMC2)  || \</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="preprocessor">                (((SELECTION) &amp; RCC_PERIPHCLK_RTC)         == RCC_PERIPHCLK_RTC))</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F746xx || STM32F756xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="preprocessor">#if defined (STM32F745xx) || defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F765xx) || defined (STM32F767xx) || \</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="preprocessor">    defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) ||\</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV4) ||\</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV6) ||\</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLI2SP_DIV8))</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F745xx || STM32F746xx || STM32F756xx || STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span> </div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span><span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="preprocessor">                                     ((VALUE) == RCC_PLLSAIP_DIV8))</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span> </div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span> </div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span> </div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span><span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) ||\</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_4) ||\</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_8) ||\</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_16))</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="preprocessor">#define IS_RCC_I2SCLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SCLKSOURCE_PLLI2S) || \</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="preprocessor">                                      ((SOURCE) == RCC_I2SCLKSOURCE_EXT))</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="preprocessor">#define IS_RCC_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC1CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="preprocessor">                                        ((SOURCE) == RCC_SDMMC1CLKSOURCE_CLK48))</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span> </div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)  (((SOURCE) == RCC_CECCLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="preprocessor">                                      ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="preprocessor">#define IS_RCC_USART1CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="preprocessor">               (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2)  || \</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="preprocessor">                ((SOURCE) == RCC_USART1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span> </div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="preprocessor">#define IS_RCC_USART2CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="preprocessor">               (((SOURCE) == RCC_USART2CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="preprocessor">                ((SOURCE) == RCC_USART2CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="preprocessor">#define IS_RCC_USART3CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="preprocessor">               (((SOURCE) == RCC_USART3CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="preprocessor">                ((SOURCE) == RCC_USART3CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span> </div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="preprocessor">#define IS_RCC_UART4CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="preprocessor">               (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span><span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span><span class="preprocessor">                ((SOURCE) == RCC_UART4CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span> </div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="preprocessor">#define IS_RCC_UART5CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="preprocessor">               (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="preprocessor">                ((SOURCE) == RCC_UART5CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span> </div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="preprocessor">#define IS_RCC_USART6CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span><span class="preprocessor">               (((SOURCE) == RCC_USART6CLKSOURCE_PCLK2)  || \</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="preprocessor">                ((SOURCE) == RCC_USART6CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="preprocessor">#define IS_RCC_UART7CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="preprocessor">               (((SOURCE) == RCC_UART7CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="preprocessor">                ((SOURCE) == RCC_UART7CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span> </div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="preprocessor">#define IS_RCC_UART8CLKSOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="preprocessor">               (((SOURCE) == RCC_UART8CLKSOURCE_PCLK1)  || \</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_LSE)    || \</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="preprocessor">                ((SOURCE) == RCC_UART8CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="preprocessor">#define IS_RCC_I2C1CLKSOURCE(SOURCE)   \</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">               (((SOURCE) == RCC_I2C1CLKSOURCE_PCLK1) || \</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="preprocessor">                ((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK)|| \</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="preprocessor">                ((SOURCE) == RCC_I2C1CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="preprocessor">#define IS_RCC_I2C2CLKSOURCE(SOURCE)   \</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="preprocessor">               (((SOURCE) == RCC_I2C2CLKSOURCE_PCLK1) || \</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">                ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK)|| \</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="preprocessor">                ((SOURCE) == RCC_I2C2CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="preprocessor">#define IS_RCC_I2C3CLKSOURCE(SOURCE)   \</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="preprocessor">               (((SOURCE) == RCC_I2C3CLKSOURCE_PCLK1) || \</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="preprocessor">                ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK)|| \</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="preprocessor">                ((SOURCE) == RCC_I2C3CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="preprocessor">#define IS_RCC_I2C4CLKSOURCE(SOURCE)   \</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="preprocessor">               (((SOURCE) == RCC_I2C4CLKSOURCE_PCLK1) || \</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="preprocessor">                ((SOURCE) == RCC_I2C4CLKSOURCE_SYSCLK)|| \</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="preprocessor">                ((SOURCE) == RCC_I2C4CLKSOURCE_HSI))</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="preprocessor">#define IS_RCC_LPTIM1CLK(SOURCE)  \</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="preprocessor">               (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) || \</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  || \</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  || \</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="preprocessor">                ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="preprocessor">#define IS_RCC_CLK48SOURCE(SOURCE)  \</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="preprocessor">               (((SOURCE) == RCC_CLK48SOURCE_PLLSAIP) || \</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="preprocessor">                ((SOURCE) == RCC_CLK48SOURCE_PLL))</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="preprocessor">#define IS_RCC_TIMPRES(VALUE)  \</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="preprocessor">               (((VALUE) == RCC_TIMPRES_DESACTIVATED) || \</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="preprocessor">                ((VALUE) == RCC_TIMPRES_ACTIVATED))</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span> </div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F745xx) ||\</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="preprocessor">    defined (STM32F746xx) || defined (STM32F756xx) || defined (STM32F730xx) || defined (STM32F750xx)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || \</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || \</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PIN))</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || \</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || \</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PIN))</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F745xx || STM32F746xx || STM32F756xx || STM32F750xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span> </div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span><span class="preprocessor">#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE)            ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span> </div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || \</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || \</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PIN)    || \</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI1CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span> </div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || \</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || \</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PIN)    || \</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="preprocessor">                                       ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span> </div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="preprocessor">#define IS_RCC_DFSDM1CLKSOURCE(SOURCE)  (((SOURCE) == RCC_DFSDM1CLKSOURCE_PCLK2) || \</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="preprocessor">                                        ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYSCLK))</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span> </div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="preprocessor">#define IS_RCC_DFSDM1AUDIOCLKSOURCE(SOURCE)  (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || \</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="preprocessor">                                             ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI2))</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span> </div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="preprocessor">#if defined (STM32F722xx) || defined (STM32F723xx) || defined (STM32F732xx) || defined (STM32F733xx) || defined (STM32F765xx) ||\</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="preprocessor">    defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F730xx)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span><span class="preprocessor">#define IS_RCC_SDMMC2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_SDMMC2CLKSOURCE_SYSCLK) || \</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span><span class="preprocessor">                                         ((SOURCE) == RCC_SDMMC2CLKSOURCE_CLK48))</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F722xx || STM32F723xx || STM32F732xx || STM32F733xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F730xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span> </div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="preprocessor">#if defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="preprocessor">#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="preprocessor">                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="preprocessor">#endif </span><span class="comment">/* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>}</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span> </div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span> </div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_def.h:39</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></div><div class="ttdoc">PLLI2S Clock structure definition.</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:75</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_a158ad7609d011d8f976556479cccb646"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">RCC_PLLI2SInitTypeDef::PLLI2SQ</a></div><div class="ttdeci">uint32_t PLLI2SQ</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:84</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_a1edb776fccb621edb1405b3502ebc8eb"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">RCC_PLLI2SInitTypeDef::PLLI2SN</a></div><div class="ttdeci">uint32_t PLLI2SN</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:76</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_ad49056bf464bd58c0c0692c36b70b473"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">RCC_PLLI2SInitTypeDef::PLLI2SR</a></div><div class="ttdeci">uint32_t PLLI2SR</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:80</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:46</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2482608639ebfffc51a41135c979369b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:56</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2b69dfec4b8ab52d649a71d141892691"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:62</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4ecedf3ef401fa564aa636824fc3ded0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:59</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:47</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:50</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_af8ae37696b35fd358c1ec1f6391158a4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:53</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a></div><div class="ttdoc">PLLSAI Clock structure definition.</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:100</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_a7ec92e831b8ca06243fce02f46b76807"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">RCC_PLLSAIInitTypeDef::PLLSAIN</a></div><div class="ttdeci">uint32_t PLLSAIN</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:101</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_a8cfa7d387fc9b118e9066a63d2b845bf"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">RCC_PLLSAIInitTypeDef::PLLSAIP</a></div><div class="ttdeci">uint32_t PLLSAIP</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:116</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_addd252bc81b5eb646803cf3e0941499c"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">RCC_PLLSAIInitTypeDef::PLLSAIQ</a></div><div class="ttdeci">uint32_t PLLSAIQ</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:105</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition.</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:125</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a08536f08136780e6566a68f1e33be4fb"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">RCC_PeriphCLKInitTypeDef::I2c2ClockSelection</a></div><div class="ttdeci">uint32_t I2c2ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:188</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a08da65a7dcf29461768f246f37531cf5"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">RCC_PeriphCLKInitTypeDef::PLLSAIDivQ</a></div><div class="ttdeci">uint32_t PLLSAIDivQ</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:139</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a105ffb9ec6b544d1faae281484d9a98a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">RCC_PeriphCLKInitTypeDef::Usart2ClockSelection</a></div><div class="ttdeci">uint32_t Usart2ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:164</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a158247326a43b3ce7eb1d2907ced6234"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">RCC_PeriphCLKInitTypeDef::PLLI2SDivQ</a></div><div class="ttdeci">uint32_t PLLI2SDivQ</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:135</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a16f7cf65806df3589a4bab521315d8df"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">RCC_PeriphCLKInitTypeDef::Sai2ClockSelection</a></div><div class="ttdeci">uint32_t Sai2ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:158</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a18502c3bdf821d335ea8687affb4c275"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">RCC_PeriphCLKInitTypeDef::TIMPresSelection</a></div><div class="ttdeci">uint32_t TIMPresSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:152</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a1a290839542d3836d0cfe98142b5f219"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">RCC_PeriphCLKInitTypeDef::Lptim1ClockSelection</a></div><div class="ttdeci">uint32_t Lptim1ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:197</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a1fe6e3d75864d85b911eef15dfc35925"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:126</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a2031adb7b4c32fe58dc9b73cfa69b908"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">RCC_PeriphCLKInitTypeDef::Usart6ClockSelection</a></div><div class="ttdeci">uint32_t Usart6ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:176</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a344e2489c3faf2150fafbafc86b86812"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">RCC_PeriphCLKInitTypeDef::CecClockSelection</a></div><div class="ttdeci">uint32_t CecClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:200</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4c0d4ae0c49428a29497ed36ba2685f9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">RCC_PeriphCLKInitTypeDef::Sdmmc1ClockSelection</a></div><div class="ttdeci">uint32_t Sdmmc1ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:206</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4c4c2ad7382843b24eda31f0d8b4bcf6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">RCC_PeriphCLKInitTypeDef::I2c4ClockSelection</a></div><div class="ttdeci">uint32_t I2c4ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:194</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a52cf8098ab8dc8d9b5e56ed6c3702b89"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">RCC_PeriphCLKInitTypeDef::I2sClockSelection</a></div><div class="ttdeci">uint32_t I2sClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:149</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a5bfc6178ab362422276fcc36be9ba7a9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">RCC_PeriphCLKInitTypeDef::PLLSAI</a></div><div class="ttdeci">RCC_PLLSAIInitTypeDef PLLSAI</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:132</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a8497daa4d66fdc5f0033e798559f65a2"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">RCC_PeriphCLKInitTypeDef::I2c3ClockSelection</a></div><div class="ttdeci">uint32_t I2c3ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:191</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a8dfbd2d00e84d810fc683fe64b4e8374"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">RCC_PeriphCLKInitTypeDef::Uart8ClockSelection</a></div><div class="ttdeci">uint32_t Uart8ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:182</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a9f564245930ae4f09c1b0e4dd29e4bce"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">RCC_PeriphCLKInitTypeDef::Uart5ClockSelection</a></div><div class="ttdeci">uint32_t Uart5ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:173</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aa7309f9ed0c0a9139cfb8a12cdccf40e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">RCC_PeriphCLKInitTypeDef::Uart7ClockSelection</a></div><div class="ttdeci">uint32_t Uart7ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:179</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aabce8358ea055ec42742106cc34ec3e0"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">RCC_PeriphCLKInitTypeDef::PLLSAIDivR</a></div><div class="ttdeci">uint32_t PLLSAIDivR</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:143</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aabd6a82d7fb65c1223519d96b03aa747"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">RCC_PeriphCLKInitTypeDef::Uart4ClockSelection</a></div><div class="ttdeci">uint32_t Uart4ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:170</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ab226e7c9c672d98516c16f96ca7473f6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">RCC_PeriphCLKInitTypeDef::Usart1ClockSelection</a></div><div class="ttdeci">uint32_t Usart1ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:161</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_abcb1d9026f5ad149b6e0d1194f82b852"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">RCC_PeriphCLKInitTypeDef::Clk48ClockSelection</a></div><div class="ttdeci">uint32_t Clk48ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:203</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ac5531272c0509cb646c4ddac15392dbf"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">RCC_PeriphCLKInitTypeDef::I2c1ClockSelection</a></div><div class="ttdeci">uint32_t I2c1ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:185</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_acb2709b2b2bede8c2399a4f2030fe86a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">RCC_PeriphCLKInitTypeDef::Usart3ClockSelection</a></div><div class="ttdeci">uint32_t Usart3ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:167</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_acc2f1ab5bca1f524c6dc9f7b8dce747d"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">RCC_PeriphCLKInitTypeDef::PLLI2S</a></div><div class="ttdeci">RCC_PLLI2SInitTypeDef PLLI2S</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:129</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ad2c422d62b056a61d7bbb599c89dbc1e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:146</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_adc2a83ae9e108a3f7afb01c58f3a4f1a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">RCC_PeriphCLKInitTypeDef::Sai1ClockSelection</a></div><div class="ttdeci">uint32_t Sai1ClockSelection</div><div class="ttdef"><b>Definition</b> stm32f7xx_hal_rcc_ex.h:155</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_7fa0798ce446ea982b63045445b7ab90.html">STM32F7xx_HAL_Driver</a></li><li class="navelem"><a href="dir_6c6bdc422c144b2667a0314b64db47af.html">Inc</a></li><li class="navelem"><a href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
