This is my version of a UART implemented in SystemVerilog!

Though at the moment it's actually just an echoing UART that is hard coded to work for a 115200 baud serial connection based on a 100mhz input clock.
