// Seed: 1909418539
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri0 id_9, id_10;
  reg id_11;
  id_12(
      .id_0(~id_5), .id_1(1), .id_2((1) * id_9 - id_5), .id_3(id_2)
  );
  initial begin : LABEL_0
    if (id_7) id_11 <= 1'd0;
    else begin : LABEL_0
      id_11 <= 1;
      $display(1);
      return 1'b0;
    end
  end
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output wand  id_2,
    input  wand  id_3,
    output uwire id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
