

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 12:53:27 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol6_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  13.345 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  2.620 us|  2.620 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   437|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    36|    -|
|Register         |        -|   -|     82|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     82|   473|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     5|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_314_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_fu_309_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_124_p2        |         +|   0|  0|   15|           8|           1|
    |d_out_d0                 |         +|   0|  0|   16|          16|          16|
    |sub_ln10_1_fu_231_p2     |         -|   0|  0|   14|           6|           6|
    |sub_ln10_2_fu_261_p2     |         -|   0|  0|   14|           5|           6|
    |sub_ln10_fu_219_p2       |         -|   0|  0|   14|           6|           6|
    |and_ln10_fu_300_p2       |       and|   0|  0|   32|          32|          32|
    |ap_condition_110         |       and|   0|  0|    2|           1|           1|
    |icmp_ln10_fu_195_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_118_p2       |      icmp|   0|  0|   11|           8|           9|
    |lshr_ln10_1_fu_294_p2    |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln10_fu_271_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln10_fu_189_p2        |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_245_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln10_2_fu_253_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln10_fu_237_p3    |    select|   0|  0|    6|           1|           6|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln10_1_fu_225_p2     |       xor|   0|  0|    6|           6|           5|
    |xor_ln10_fu_163_p2       |       xor|   0|  0|    5|           4|           5|
    |xor_ln8_fu_130_p2        |       xor|   0|  0|    9|           8|           9|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  437|         180|         247|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_68                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_reg_334                       |   8|   0|    8|          0|
    |i_fu_68                           |   8|   0|    8|          0|
    |lshr_ln10_reg_369                 |  32|   0|   32|          0|
    |sub_ln10_2_reg_364                |   5|   0|    6|          1|
    |trunc_ln8_reg_359                 |  16|   0|   16|          0|
    |zext_ln6_reg_349                  |   8|   0|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  82|   0|  139|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   32|   ap_memory|          d_in|         array|
|d_in_address1      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce1           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q1            |   in|   32|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

