parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1
parallelismSelector::VERBO: FPGA clock frequency is set to 200 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc
parallelismSelector::VERBO: FPGA frequency: 200000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 200000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /ecel/apps/xilinx24/Vitis/2024.2/vcxx/data/platform/logic/zynquplusRFSOC.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 425280, FFs: 850560, DSPs: 4272, BRAMs: 2160, URAMs: 80)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 425280, FFs: 850560, DSPs: 4272, BRAMs: 2160, URAMs: 80)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: _Z3firPfS_
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/csim/code_analyzer/.internal/dataflow/0/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              20 <- {20}
                              21 <- {21}
                              23 <- {22}
                              24 <- {20}
                              25 <- {22}
                              26 <- {21}
                            
parallelismSelector::VERBO: Distributing pragmas of Var:23
parallelismSelector::VERBO: Var:22 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=1 Function=215
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:10:1)
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'a' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:3:0 VariableId 5
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId=--
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 20
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 214
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 21
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 214
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:9:0 VariableId 22
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 214
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:9:0 VariableId 23
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 215
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 24
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 216
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:9:0 VariableId 25
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 216
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 26
                                  ElementBitsize=32
                                  IsHlsStream=no
                                  FunctionId= 216
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 5 is mapped to the object with value: 5
                             Object with value: 20 is mapped to the object with value: 20
                             Object with value: 21 is mapped to the object with value: 21
                             Object with value: 22 is mapped to the object with value: 22
                             Object with value: 23 is mapped to the object with value: 22
                             Object with value: 24 is mapped to the object with value: 20
                             Object with value: 25 is mapped to the object with value: 22
                             Object with value: 26 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 6, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:12:16, Vars=20,21,22,
                               +- Loop with id 7, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:14:17, Vars=22,
                               +- Loop with id 8, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:21:15, Vars=5,22,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 6, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:12:16, Vars=20,21,22,
                               +- Loop with id 7, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:14:17, Vars=22,
                               +- Loop with id 8, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:21:15, Vars=5,22,
                            
parallelismSelector::VERBO: Function 'fir' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F214_R2_Atomic' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F214_R3_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 6, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:12:16, Vars=20,21,22,
                               +- Loop with id 7, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:14:17, Vars=22,
                               +- Loop with id 8, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:21:15, Vars=5,22,
                            
parallelismSelector::VERBO: Max iterations for loop 6 are 100
parallelismSelector::VERBO:  - loop 6 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp":12:16
parallelismSelector::VERBO: Max iterations for loop 7 are 9
parallelismSelector::VERBO:  - loop 7 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp":14:17
parallelismSelector::VERBO: Max iterations for loop 8 are 10
parallelismSelector::VERBO:  - loop 8 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp":21:15
parallelismSelector::VERBO: Partitioning variable 'a' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:3:0 VariableId 5
parallelismSelector::VERBO: Partitioning variable 'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 20
parallelismSelector::VERBO: Partitioning variable 'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:5:0 VariableId 21
parallelismSelector::VERBO: Partitioning variable 'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:9:0 VariableId 22
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 6, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:12:16, Vars=20,21,22,
                               +- Loop with id 7, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:14:17, Vars=22,
                               +- Loop with id 8, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir.cpp:21:15, Vars=5,22,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 214
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=20
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=21
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=22
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Removing unroll factor 3 from loop 7 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 22)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 6)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 7)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 22)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 6)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 7)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 22)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 6)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 7)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 21)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 22)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 6)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 7)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableId 21)
                            Partition {dim 0: cyclic 1} (VariableId 22)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 6)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 7)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=215) (23->22)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 23 is mapped to the object with value: 22
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F214_R2_Atomic" (FunctionId 215):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F214_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, newFuncRoot_iso0
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=216) (24->20)(25->22)(26->21)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 24 is mapped to the object with value: 20
                             Object with value: 25 is mapped to the object with value: 22
                             Object with value: 26 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: Analyzing Loop "shift_loop" (LoopId 7):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 7 Label: shift_loop
parallelismSelector::VERBO:          - EndCycles: for.body3 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body3
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "fir_loop" (LoopId 8):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 8 Label: fir_loop
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 16}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 16}
parallelismSelector::VERBO:        - Critical path: for.body12
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=6:1 -> 6:11 -> 6:1
parallelismSelector::VERBO:       distance=9
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "sample_loop" (LoopId 6):
parallelismSelector::VERBO:         LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 18
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 7): 18
parallelismSelector::VERBO:         LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:         	unroll 1 Cycles: 160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 8): 160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 6 Label: sample_loop
parallelismSelector::VERBO:          - EndCycles: for.body3 -> {1: 18}
parallelismSelector::VERBO:          - EndCycles: for.end18 -> {1: 180}
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 179}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 19}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 180}
parallelismSelector::VERBO:        - Critical path: for.body3, for.end18, for.body12, for.body, for.end
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:5 -> 4:8 -> 4:5
parallelismSelector::VERBO:       distance=2
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F214_R3_Loop" (FunctionId 216):
parallelismSelector::VERBO:         LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:         	unroll 1 Cycles: 18000
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 6): 18000
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F214_R3_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end23 -> {1: 18001}
parallelismSelector::VERBO:          - EndCycles: for.end18 -> {1: 18001}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 18001}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end23, for.end18, for.body
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 214):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z3firPfS_
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 18005}
parallelismSelector::VERBO:          - EndCycles: for.end23_iso8 -> {1: 18005}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 18005}
parallelismSelector::VERBO:        - Critical path: codeRepl, codeRepl1, for.end23_iso8, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 18
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 180
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 18000
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z3firPfS_ : 214
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=215) (23->22)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 23 is mapped to the object with value: 22
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F214_R2_Atomic : 215
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=216) (24->20)(25->22)(26->21)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 24 is mapped to the object with value: 20
                             Object with value: 25 is mapped to the object with value: 22
                             Object with value: 26 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F214_R3_Loop : 216
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 6
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 7
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {7: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 8
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {8: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 7 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 8 LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {6: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 220 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 220 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 5
parallelismSelector::VERBO:     Array bits: 320. Elements: 10. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 320 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 22
parallelismSelector::VERBO:     Array bits: 320. Elements: 10. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 320 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 5)
                               +- Penalty on LoopId 6: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 8: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 20)
                               +- Penalty on LoopId 6: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 21)
                               +- Penalty on LoopId 6: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 22)
                               +- Penalty on LoopId 6: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 7: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 8: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 6 [sample_loop]), min-max latency/interval: {unroll 1: lat/intv 18000}
                               +- Access to VariableId 5: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 20: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 21: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 22: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 7 [shift_loop]), min-max latency/interval: {unroll 1: lat/intv 18}
                                  +- Access to VariableId 22: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 8 [fir_loop]), min-max latency/interval: {unroll 1: lat/intv 160}
                                  +- Access to VariableId 5: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 22: {1: lat/intv 0} (unroll: latency/interval)
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 18005 intv 18006, min-max area:  LUTs: 785 FFs: 1186 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 785, FFs: 1186, DSPs: 5, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 785, FFs: 1186, DSPs: 5, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 5)
                            Reshape {dim 0: cyclic 1} (VariableId 20)
                            Reshape {dim 0: cyclic 1} (VariableId 21)
                            Partition {dim 0: cyclic 1} (VariableId 22)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 6)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 7)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 8)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(1 F=215) (23->22)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 23 is mapped to the object with value: 22
                            
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F214_R2_Atomic" (FunctionId 215):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F214_R2_Atomic
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot_iso0 -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, newFuncRoot_iso0
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(2 F=216) (24->20)(25->22)(26->21)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 24 is mapped to the object with value: 20
                             Object with value: 25 is mapped to the object with value: 22
                             Object with value: 26 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: Analyzing Loop "shift_loop" (LoopId 7):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 7 Label: shift_loop
parallelismSelector::VERBO:          - EndCycles: for.body3 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body3
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "fir_loop" (LoopId 8):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 8 Label: fir_loop
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 16}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 16}
parallelismSelector::VERBO:        - Critical path: for.body12
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=6:1 -> 6:11 -> 6:1
parallelismSelector::VERBO:       distance=9
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "sample_loop" (LoopId 6):
parallelismSelector::VERBO:         LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 18
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 7): 18
parallelismSelector::VERBO:         LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:         	unroll 1 Cycles: 160
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 8): 160
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 6 Label: sample_loop
parallelismSelector::VERBO:          - EndCycles: for.body3 -> {1: 18}
parallelismSelector::VERBO:          - EndCycles: for.end18 -> {1: 180}
parallelismSelector::VERBO:          - EndCycles: for.body12 -> {1: 179}
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 19}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 180}
parallelismSelector::VERBO:        - Critical path: for.body3, for.end18, for.body12, for.body, for.end
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:5 -> 4:8 -> 4:5
parallelismSelector::VERBO:       distance=2
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F214_R3_Loop" (FunctionId 216):
parallelismSelector::VERBO:         LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:         	unroll 1 Cycles: 18000
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 6): 18000
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F214_R3_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end23 -> {1: 18001}
parallelismSelector::VERBO:          - EndCycles: for.end18 -> {1: 18001}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 18001}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end23, for.end18, for.body
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 214):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z3firPfS_
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 18005}
parallelismSelector::VERBO:          - EndCycles: for.end23_iso8 -> {1: 18005}
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 18005}
parallelismSelector::VERBO:        - Critical path: codeRepl, codeRepl1, for.end23_iso8, entry
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 7, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 18
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 16
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 8, Label: fir_loop, TC: 10, IL: {1: 16}, IIMem: {1: 0.5}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 160
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 180
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 6, Label: sample_loop, TC: 100, IL: {1: 180}, IIMem: {1: 1}, IIDep 2
parallelismSelector::VERBO:     	unroll 1 Cycles: 18000
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z3firPfS_ : 214
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(1 F=215) (23->22)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 23 is mapped to the object with value: 22
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F214_R2_Atomic : 215
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(2 F=216) (24->20)(25->22)(26->21)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 24 is mapped to the object with value: 20
                             Object with value: 25 is mapped to the object with value: 22
                             Object with value: 26 is mapped to the object with value: 21
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F214_R3_Loop : 216
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 6
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 7
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {7: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 8
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {8: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 7 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 8 LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {6: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 220 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 485 FFs: 546 DSPs: 5 BRAMs: 0 Total unshareable area: LUTs: 220 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 5
parallelismSelector::VERBO:     Array bits: 320. Elements: 10. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 320 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 22
parallelismSelector::VERBO:     Array bits: 320. Elements: 10. Element bits: 32
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 320 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 6:
parallelismSelector::VERBO:     Circuit: { i4  }, Cycles: 2
parallelismSelector::VERBO:     Variable with Id 25 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 100 - 100
parallelismSelector::VERBO:     II: 180 - 180
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 7:
parallelismSelector::VERBO:     Variable with Id 25 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 2 - 2
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 8:
parallelismSelector::VERBO:     Circuit: { y.02 add }, Cycles: 9
parallelismSelector::VERBO:     Variable with Id 5 (a):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 25 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 10 - 10
parallelismSelector::VERBO:     II: 16 - 16
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 214:
parallelismSelector::VERBO:     Interval: 18006 - 18006
                                Latency: 18005 - 18005
parallelismSelector::VERBO: Function with Id 215:
parallelismSelector::VERBO:     Interval: 2 - 2
                                Latency: 1 - 1
parallelismSelector::VERBO: Function with Id 216:
parallelismSelector::VERBO:     Interval: 18002 - 18002
                                Latency: 18001 - 18001
