-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_data : IN STD_LOGIC_VECTOR (7 downto 0);
    out_data : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_data_ap_vld : OUT STD_LOGIC );
end;


architecture behav of TOP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "TOP_TOP,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=27.335000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=219,HLS_SYN_DSP=0,HLS_SYN_FF=69178,HLS_SYN_LUT=171605,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (35 downto 0) := "000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (35 downto 0) := "000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (35 downto 0) := "000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (35 downto 0) := "000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (35 downto 0) := "000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (35 downto 0) := "000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (35 downto 0) := "000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (35 downto 0) := "000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (35 downto 0) := "000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (35 downto 0) := "001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (35 downto 0) := "010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Q_TEMP_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal Q_TEMP_V_ce0 : STD_LOGIC;
    signal Q_TEMP_V_we0 : STD_LOGIC;
    signal Q_TEMP_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce1 : STD_LOGIC;
    signal Q_TEMP_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce2 : STD_LOGIC;
    signal Q_TEMP_V_q2 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce3 : STD_LOGIC;
    signal Q_TEMP_V_q3 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce4 : STD_LOGIC;
    signal Q_TEMP_V_q4 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce5 : STD_LOGIC;
    signal Q_TEMP_V_q5 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce6 : STD_LOGIC;
    signal Q_TEMP_V_q6 : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_TEMP_V_ce7 : STD_LOGIC;
    signal Q_TEMP_V_q7 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal CHANNEL_V_ce0 : STD_LOGIC;
    signal CHANNEL_V_we0 : STD_LOGIC;
    signal CHANNEL_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal CHANNEL_V_ce1 : STD_LOGIC;
    signal CHANNEL_V_we1 : STD_LOGIC;
    signal CHANNEL_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_mem_rd_fu_200_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_rd_fu_200_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_rd_fu_200_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_rd_fu_200_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_rd_fu_200_in_stream_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_TOP_Pipeline_mem_rd_fu_200_in_stream_write : STD_LOGIC;
    signal grp_AES_En_De_fu_207_ap_start : STD_LOGIC;
    signal grp_AES_En_De_fu_207_ap_done : STD_LOGIC;
    signal grp_AES_En_De_fu_207_ap_idle : STD_LOGIC;
    signal grp_AES_En_De_fu_207_ap_ready : STD_LOGIC;
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n : STD_LOGIC;
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read : STD_LOGIC;
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n : STD_LOGIC;
    signal grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write : STD_LOGIC;
    signal grp_AES_En_De_fu_207_op : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_AES_EN_out_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_write : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_ap_start : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_ap_done : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_ap_idle : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_ap_ready : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_H_real_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Rayleigh_1_fu_274_H_real_write : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_H_imag_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_Rayleigh_1_fu_274_H_imag_write : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_391_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_391_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_391_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_391_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_395_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_395_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_395_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_395_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_399_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_399_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_399_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_399_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_403_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_403_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_403_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_403_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_407_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_407_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_407_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_407_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_411_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_411_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_411_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_411_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_415_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_415_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_415_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_415_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_419_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_419_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_419_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_419_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_423_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_423_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_423_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_423_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_427_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_427_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_427_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_427_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_431_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_431_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_431_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_431_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_435_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_435_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_435_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_435_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_439_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_439_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_439_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_443_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_443_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_443_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_447_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_447_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_447_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_451_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_451_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_451_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_455_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_455_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_455_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_459_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_459_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_459_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_463_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_463_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_463_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_467_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_467_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_467_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_471_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_471_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_471_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_475_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_475_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_475_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_479_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_479_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_479_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_483_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_483_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_483_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_487_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_487_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_487_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_491_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_491_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_491_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_495_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_495_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_495_p_ce : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_grp_fu_499_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_499_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Rayleigh_1_fu_274_grp_fu_499_p_ce : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_H_real_read : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_write : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_write : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_H_imag_read : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_write : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_write : STD_LOGIC;
    signal grp_QRD_fu_302_ap_start : STD_LOGIC;
    signal grp_QRD_fu_302_ap_done : STD_LOGIC;
    signal grp_QRD_fu_302_ap_idle : STD_LOGIC;
    signal grp_QRD_fu_302_ap_ready : STD_LOGIC;
    signal grp_QRD_fu_302_H_real_spl1_read : STD_LOGIC;
    signal grp_QRD_fu_302_H_imag_spl1_read : STD_LOGIC;
    signal grp_QRD_fu_302_R_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_QRD_fu_302_R_write : STD_LOGIC;
    signal grp_QRD_fu_302_Q_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_QRD_fu_302_Q_write : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_real_spl0_read : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_imag_spl0_read : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce1 : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we1 : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce1 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xr_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xi_read : STD_LOGIC;
    signal grp_AWGN_1_fu_336_ap_start : STD_LOGIC;
    signal grp_AWGN_1_fu_336_ap_done : STD_LOGIC;
    signal grp_AWGN_1_fu_336_ap_idle : STD_LOGIC;
    signal grp_AWGN_1_fu_336_ap_ready : STD_LOGIC;
    signal grp_AWGN_1_fu_336_channel_out_read : STD_LOGIC;
    signal grp_AWGN_1_fu_336_noise_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_AWGN_1_fu_336_noise_out_write : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_391_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_391_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_391_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_391_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_395_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_395_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_395_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_395_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_399_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_399_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_399_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_399_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_403_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_403_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_403_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_403_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_407_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_407_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_407_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_407_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_411_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_411_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_411_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_411_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_415_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_415_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_415_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_415_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_419_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_419_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_419_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_419_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_423_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_423_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_423_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_423_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_427_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_427_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_427_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_427_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_431_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_431_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_431_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_431_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_435_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_435_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_435_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_435_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_439_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_439_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_439_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_443_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_443_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_443_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_447_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_447_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_447_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_451_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_451_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_451_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_455_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_455_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_455_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_459_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_459_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_459_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_463_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_463_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_463_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_467_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_467_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_467_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_471_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_471_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_471_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_475_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_475_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_475_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_479_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_479_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_479_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_483_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_483_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_483_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_487_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_487_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_487_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_491_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_491_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_491_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_495_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_495_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_495_p_ce : STD_LOGIC;
    signal grp_AWGN_1_fu_336_grp_fu_499_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_499_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_AWGN_1_fu_336_grp_fu_499_p_ce : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_we0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_noise_out_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce0 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce1 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce2 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce3 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce4 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce5 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce6 : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce7 : STD_LOGIC;
    signal grp_KBEST_fu_360_ap_start : STD_LOGIC;
    signal grp_KBEST_fu_360_ap_done : STD_LOGIC;
    signal grp_KBEST_fu_360_ap_idle : STD_LOGIC;
    signal grp_KBEST_fu_360_ap_ready : STD_LOGIC;
    signal grp_KBEST_fu_360_R_read : STD_LOGIC;
    signal grp_KBEST_fu_360_MULQ_out_read : STD_LOGIC;
    signal grp_KBEST_fu_360_KB_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_KBEST_fu_360_KB_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_KB_out_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_ap_start : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_ap_done : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_ap_idle : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_ap_ready : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_AES_DE_out_read : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_out_data : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_TOP_Pipeline_mem_wr_fu_378_out_data_ap_vld : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in_stream_full_n : STD_LOGIC;
    signal in_stream_write : STD_LOGIC;
    signal grp_AES_En_De_fu_207_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal in_stream_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_empty_n : STD_LOGIC;
    signal in_stream_read : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal demod_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal demod_out_empty_n : STD_LOGIC;
    signal demod_out_read : STD_LOGIC;
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal AES_EN_out_full_n : STD_LOGIC;
    signal AES_EN_out_write : STD_LOGIC;
    signal AES_DE_out_full_n : STD_LOGIC;
    signal AES_DE_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal xi_full_n : STD_LOGIC;
    signal xi_write : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal xr_full_n : STD_LOGIC;
    signal xr_write : STD_LOGIC;
    signal AES_EN_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal AES_EN_out_empty_n : STD_LOGIC;
    signal AES_EN_out_read : STD_LOGIC;
    signal grp_Rayleigh_1_fu_274_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal H_real_full_n : STD_LOGIC;
    signal H_real_write : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal H_imag_full_n : STD_LOGIC;
    signal H_imag_write : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL_fu_282_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal H_real_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_real_empty_n : STD_LOGIC;
    signal H_real_read : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal H_real_spl0_full_n : STD_LOGIC;
    signal H_real_spl0_write : STD_LOGIC;
    signal H_real_spl1_full_n : STD_LOGIC;
    signal H_real_spl1_write : STD_LOGIC;
    signal grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal H_imag_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_imag_empty_n : STD_LOGIC;
    signal H_imag_read : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal H_imag_spl0_full_n : STD_LOGIC;
    signal H_imag_spl0_write : STD_LOGIC;
    signal H_imag_spl1_full_n : STD_LOGIC;
    signal H_imag_spl1_write : STD_LOGIC;
    signal grp_QRD_fu_302_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal H_real_spl1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_real_spl1_empty_n : STD_LOGIC;
    signal H_real_spl1_read : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal H_imag_spl1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_imag_spl1_empty_n : STD_LOGIC;
    signal H_imag_spl1_read : STD_LOGIC;
    signal R_full_n : STD_LOGIC;
    signal R_write : STD_LOGIC;
    signal Q_full_n : STD_LOGIC;
    signal Q_write : STD_LOGIC;
    signal grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal H_real_spl0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_real_spl0_empty_n : STD_LOGIC;
    signal H_real_spl0_read : STD_LOGIC;
    signal H_imag_spl0_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal H_imag_spl0_empty_n : STD_LOGIC;
    signal H_imag_spl0_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal xr_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal xr_empty_n : STD_LOGIC;
    signal xr_read : STD_LOGIC;
    signal xi_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal xi_empty_n : STD_LOGIC;
    signal xi_read : STD_LOGIC;
    signal channel_out_full_n : STD_LOGIC;
    signal channel_out_write : STD_LOGIC;
    signal grp_AWGN_1_fu_336_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal channel_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal channel_out_empty_n : STD_LOGIC;
    signal channel_out_read : STD_LOGIC;
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal noise_out_full_n : STD_LOGIC;
    signal noise_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal Q_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal Q_empty_n : STD_LOGIC;
    signal Q_read : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal noise_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal noise_out_empty_n : STD_LOGIC;
    signal noise_out_read : STD_LOGIC;
    signal MULQ_out_full_n : STD_LOGIC;
    signal MULQ_out_write : STD_LOGIC;
    signal grp_KBEST_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal R_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal R_empty_n : STD_LOGIC;
    signal R_read : STD_LOGIC;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal MULQ_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal MULQ_out_empty_n : STD_LOGIC;
    signal MULQ_out_read : STD_LOGIC;
    signal KB_out_full_n : STD_LOGIC;
    signal KB_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal KB_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal KB_out_empty_n : STD_LOGIC;
    signal KB_out_read : STD_LOGIC;
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal demod_out_full_n : STD_LOGIC;
    signal demod_out_write : STD_LOGIC;
    signal grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal AES_DE_out_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal AES_DE_out_empty_n : STD_LOGIC;
    signal AES_DE_out_read : STD_LOGIC;
    signal grp_fu_391_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_391_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_391_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_391_ce : STD_LOGIC;
    signal grp_fu_395_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_395_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_395_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_395_ce : STD_LOGIC;
    signal grp_fu_399_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_399_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_399_ce : STD_LOGIC;
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_403_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_403_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_403_ce : STD_LOGIC;
    signal grp_fu_407_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_407_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_407_ce : STD_LOGIC;
    signal grp_fu_411_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_411_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_411_ce : STD_LOGIC;
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_415_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_415_ce : STD_LOGIC;
    signal grp_fu_419_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_419_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_419_ce : STD_LOGIC;
    signal grp_fu_423_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_423_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_423_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_423_ce : STD_LOGIC;
    signal grp_fu_427_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_427_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_427_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_427_ce : STD_LOGIC;
    signal grp_fu_431_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_431_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_431_ce : STD_LOGIC;
    signal grp_fu_435_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_435_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_435_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_435_ce : STD_LOGIC;
    signal grp_fu_439_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_439_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_439_ce : STD_LOGIC;
    signal grp_fu_443_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_443_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_443_ce : STD_LOGIC;
    signal grp_fu_447_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_447_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_447_ce : STD_LOGIC;
    signal grp_fu_451_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_ce : STD_LOGIC;
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_455_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_455_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_455_ce : STD_LOGIC;
    signal grp_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_459_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_459_ce : STD_LOGIC;
    signal grp_fu_463_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_463_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_463_ce : STD_LOGIC;
    signal grp_fu_467_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_467_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_467_ce : STD_LOGIC;
    signal grp_fu_471_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_471_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_471_ce : STD_LOGIC;
    signal grp_fu_475_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_475_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_475_ce : STD_LOGIC;
    signal grp_fu_479_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_479_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_479_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_479_ce : STD_LOGIC;
    signal grp_fu_483_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_483_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_483_ce : STD_LOGIC;
    signal grp_fu_487_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_487_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_487_ce : STD_LOGIC;
    signal grp_fu_491_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_491_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_491_ce : STD_LOGIC;
    signal grp_fu_495_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_495_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_495_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_495_ce : STD_LOGIC;
    signal grp_fu_499_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_499_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_499_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_TOP_Pipeline_mem_rd IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_stream_full_n : IN STD_LOGIC;
        in_stream_write : OUT STD_LOGIC;
        in_data_load : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component TOP_AES_En_De IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        TOP_ap_uint_8_ap_uint_8_in_stream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        TOP_ap_uint_8_ap_uint_8_in_stream_empty_n : IN STD_LOGIC;
        TOP_ap_uint_8_ap_uint_8_in_stream_read : OUT STD_LOGIC;
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n : IN STD_LOGIC;
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_write : OUT STD_LOGIC;
        op : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_15_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        AES_EN_out_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        AES_EN_out_empty_n : IN STD_LOGIC;
        AES_EN_out_read : OUT STD_LOGIC;
        xr_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        xr_full_n : IN STD_LOGIC;
        xr_write : OUT STD_LOGIC;
        xi_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        xi_full_n : IN STD_LOGIC;
        xi_write : OUT STD_LOGIC );
    end component;


    component TOP_Rayleigh_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_real_full_n : IN STD_LOGIC;
        H_real_write : OUT STD_LOGIC;
        H_imag_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_imag_full_n : IN STD_LOGIC;
        H_imag_write : OUT STD_LOGIC;
        grp_fu_391_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_391_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_ce : OUT STD_LOGIC;
        grp_fu_395_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_395_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_ce : OUT STD_LOGIC;
        grp_fu_399_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_399_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_ce : OUT STD_LOGIC;
        grp_fu_403_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_403_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_ce : OUT STD_LOGIC;
        grp_fu_407_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_407_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_ce : OUT STD_LOGIC;
        grp_fu_411_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_411_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_ce : OUT STD_LOGIC;
        grp_fu_415_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_415_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_ce : OUT STD_LOGIC;
        grp_fu_419_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_419_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_ce : OUT STD_LOGIC;
        grp_fu_423_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_423_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_ce : OUT STD_LOGIC;
        grp_fu_427_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_427_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_ce : OUT STD_LOGIC;
        grp_fu_431_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_431_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_ce : OUT STD_LOGIC;
        grp_fu_435_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_435_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_ce : OUT STD_LOGIC;
        grp_fu_439_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_ce : OUT STD_LOGIC;
        grp_fu_443_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_ce : OUT STD_LOGIC;
        grp_fu_447_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_ce : OUT STD_LOGIC;
        grp_fu_451_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_ce : OUT STD_LOGIC;
        grp_fu_455_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_ce : OUT STD_LOGIC;
        grp_fu_459_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_ce : OUT STD_LOGIC;
        grp_fu_463_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_ce : OUT STD_LOGIC;
        grp_fu_467_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_ce : OUT STD_LOGIC;
        grp_fu_471_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_ce : OUT STD_LOGIC;
        grp_fu_475_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_ce : OUT STD_LOGIC;
        grp_fu_479_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_ce : OUT STD_LOGIC;
        grp_fu_483_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_ce : OUT STD_LOGIC;
        grp_fu_487_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_ce : OUT STD_LOGIC;
        grp_fu_491_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_ce : OUT STD_LOGIC;
        grp_fu_495_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_ce : OUT STD_LOGIC;
        grp_fu_499_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_SPL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_real_empty_n : IN STD_LOGIC;
        H_real_read : OUT STD_LOGIC;
        H_real_spl0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl0_full_n : IN STD_LOGIC;
        H_real_spl0_write : OUT STD_LOGIC;
        H_real_spl1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl1_full_n : IN STD_LOGIC;
        H_real_spl1_write : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_SPL10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_imag_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_imag_empty_n : IN STD_LOGIC;
        H_imag_read : OUT STD_LOGIC;
        H_imag_spl0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl0_full_n : IN STD_LOGIC;
        H_imag_spl0_write : OUT STD_LOGIC;
        H_imag_spl1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl1_full_n : IN STD_LOGIC;
        H_imag_spl1_write : OUT STD_LOGIC );
    end component;


    component TOP_QRD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_spl1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl1_empty_n : IN STD_LOGIC;
        H_real_spl1_read : OUT STD_LOGIC;
        H_imag_spl1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl1_empty_n : IN STD_LOGIC;
        H_imag_spl1_read : OUT STD_LOGIC;
        R_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        R_full_n : IN STD_LOGIC;
        R_write : OUT STD_LOGIC;
        Q_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        Q_full_n : IN STD_LOGIC;
        Q_write : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_CHANNEL2REAL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        H_real_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_real_spl0_empty_n : IN STD_LOGIC;
        H_real_spl0_read : OUT STD_LOGIC;
        H_imag_spl0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        H_imag_spl0_empty_n : IN STD_LOGIC;
        H_imag_spl0_read : OUT STD_LOGIC;
        CHANNEL_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce0 : OUT STD_LOGIC;
        CHANNEL_V_we0 : OUT STD_LOGIC;
        CHANNEL_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce1 : OUT STD_LOGIC;
        CHANNEL_V_we1 : OUT STD_LOGIC;
        CHANNEL_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_61_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        channel_out_full_n : IN STD_LOGIC;
        channel_out_write : OUT STD_LOGIC;
        CHANNEL_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce0 : OUT STD_LOGIC;
        CHANNEL_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        CHANNEL_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        CHANNEL_V_ce1 : OUT STD_LOGIC;
        CHANNEL_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xr_empty_n : IN STD_LOGIC;
        xr_read : OUT STD_LOGIC;
        xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        xi_empty_n : IN STD_LOGIC;
        xi_read : OUT STD_LOGIC );
    end component;


    component TOP_AWGN_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        channel_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        channel_out_empty_n : IN STD_LOGIC;
        channel_out_read : OUT STD_LOGIC;
        noise_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        noise_out_full_n : IN STD_LOGIC;
        noise_out_write : OUT STD_LOGIC;
        grp_fu_391_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_391_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_391_p_ce : OUT STD_LOGIC;
        grp_fu_395_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_395_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_395_p_ce : OUT STD_LOGIC;
        grp_fu_399_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_399_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_399_p_ce : OUT STD_LOGIC;
        grp_fu_403_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_403_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_403_p_ce : OUT STD_LOGIC;
        grp_fu_407_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_407_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_407_p_ce : OUT STD_LOGIC;
        grp_fu_411_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_411_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_411_p_ce : OUT STD_LOGIC;
        grp_fu_415_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_415_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_415_p_ce : OUT STD_LOGIC;
        grp_fu_419_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_419_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_419_p_ce : OUT STD_LOGIC;
        grp_fu_423_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_423_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_423_p_ce : OUT STD_LOGIC;
        grp_fu_427_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_427_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_427_p_ce : OUT STD_LOGIC;
        grp_fu_431_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_431_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_431_p_ce : OUT STD_LOGIC;
        grp_fu_435_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_435_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_435_p_ce : OUT STD_LOGIC;
        grp_fu_439_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_439_p_ce : OUT STD_LOGIC;
        grp_fu_443_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_443_p_ce : OUT STD_LOGIC;
        grp_fu_447_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_447_p_ce : OUT STD_LOGIC;
        grp_fu_451_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_451_p_ce : OUT STD_LOGIC;
        grp_fu_455_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_455_p_ce : OUT STD_LOGIC;
        grp_fu_459_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_459_p_ce : OUT STD_LOGIC;
        grp_fu_463_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_463_p_ce : OUT STD_LOGIC;
        grp_fu_467_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_467_p_ce : OUT STD_LOGIC;
        grp_fu_471_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_471_p_ce : OUT STD_LOGIC;
        grp_fu_475_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_475_p_ce : OUT STD_LOGIC;
        grp_fu_479_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_479_p_ce : OUT STD_LOGIC;
        grp_fu_483_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_483_p_ce : OUT STD_LOGIC;
        grp_fu_487_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_487_p_ce : OUT STD_LOGIC;
        grp_fu_491_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_491_p_ce : OUT STD_LOGIC;
        grp_fu_495_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_495_p_ce : OUT STD_LOGIC;
        grp_fu_499_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_499_p_ce : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_85_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_empty_n : IN STD_LOGIC;
        Q_read : OUT STD_LOGIC;
        Q_TEMP_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce0 : OUT STD_LOGIC;
        Q_TEMP_V_we0 : OUT STD_LOGIC;
        Q_TEMP_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_91_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        noise_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        noise_out_empty_n : IN STD_LOGIC;
        noise_out_read : OUT STD_LOGIC;
        MULQ_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        MULQ_out_full_n : IN STD_LOGIC;
        MULQ_out_write : OUT STD_LOGIC;
        Q_TEMP_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce0 : OUT STD_LOGIC;
        Q_TEMP_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce1 : OUT STD_LOGIC;
        Q_TEMP_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce2 : OUT STD_LOGIC;
        Q_TEMP_V_q2 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce3 : OUT STD_LOGIC;
        Q_TEMP_V_q3 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce4 : OUT STD_LOGIC;
        Q_TEMP_V_q4 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce5 : OUT STD_LOGIC;
        Q_TEMP_V_q5 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce6 : OUT STD_LOGIC;
        Q_TEMP_V_q6 : IN STD_LOGIC_VECTOR (15 downto 0);
        Q_TEMP_V_address7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        Q_TEMP_V_ce7 : OUT STD_LOGIC;
        Q_TEMP_V_q7 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_KBEST IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        R_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        R_empty_n : IN STD_LOGIC;
        R_read : OUT STD_LOGIC;
        MULQ_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        MULQ_out_empty_n : IN STD_LOGIC;
        MULQ_out_read : OUT STD_LOGIC;
        KB_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        KB_out_full_n : IN STD_LOGIC;
        KB_out_write : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        KB_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        KB_out_empty_n : IN STD_LOGIC;
        KB_out_read : OUT STD_LOGIC;
        demod_out_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        demod_out_full_n : IN STD_LOGIC;
        demod_out_write : OUT STD_LOGIC );
    end component;


    component TOP_TOP_Pipeline_mem_wr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        AES_DE_out_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        AES_DE_out_empty_n : IN STD_LOGIC;
        AES_DE_out_read : OUT STD_LOGIC;
        out_data : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_data_ap_vld : OUT STD_LOGIC );
    end component;


    component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dadd_64ns_64ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dmul_64ns_64ns_64_2_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_ddiv_64ns_64ns_64_7_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_dlog_64ns_64ns_64_5_med_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component TOP_Q_TEMP_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address7 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_CHANNEL_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component TOP_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Q_TEMP_V_U : component TOP_Q_TEMP_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_TEMP_V_address0,
        ce0 => Q_TEMP_V_ce0,
        we0 => Q_TEMP_V_we0,
        d0 => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_d0,
        q0 => Q_TEMP_V_q0,
        address1 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address1,
        ce1 => Q_TEMP_V_ce1,
        q1 => Q_TEMP_V_q1,
        address2 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address2,
        ce2 => Q_TEMP_V_ce2,
        q2 => Q_TEMP_V_q2,
        address3 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address3,
        ce3 => Q_TEMP_V_ce3,
        q3 => Q_TEMP_V_q3,
        address4 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address4,
        ce4 => Q_TEMP_V_ce4,
        q4 => Q_TEMP_V_q4,
        address5 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address5,
        ce5 => Q_TEMP_V_ce5,
        q5 => Q_TEMP_V_q5,
        address6 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address6,
        ce6 => Q_TEMP_V_ce6,
        q6 => Q_TEMP_V_q6,
        address7 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address7,
        ce7 => Q_TEMP_V_ce7,
        q7 => Q_TEMP_V_q7);

    CHANNEL_V_U : component TOP_CHANNEL_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CHANNEL_V_address0,
        ce0 => CHANNEL_V_ce0,
        we0 => CHANNEL_V_we0,
        d0 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d0,
        q0 => CHANNEL_V_q0,
        address1 => CHANNEL_V_address1,
        ce1 => CHANNEL_V_ce1,
        we1 => CHANNEL_V_we1,
        d1 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d1,
        q1 => CHANNEL_V_q1);

    grp_TOP_Pipeline_mem_rd_fu_200 : component TOP_TOP_Pipeline_mem_rd
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_mem_rd_fu_200_ap_start,
        ap_done => grp_TOP_Pipeline_mem_rd_fu_200_ap_done,
        ap_idle => grp_TOP_Pipeline_mem_rd_fu_200_ap_idle,
        ap_ready => grp_TOP_Pipeline_mem_rd_fu_200_ap_ready,
        in_stream_din => grp_TOP_Pipeline_mem_rd_fu_200_in_stream_din,
        in_stream_full_n => in_stream_full_n,
        in_stream_write => grp_TOP_Pipeline_mem_rd_fu_200_in_stream_write,
        in_data_load => in_data);

    grp_AES_En_De_fu_207 : component TOP_AES_En_De
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AES_En_De_fu_207_ap_start,
        ap_done => grp_AES_En_De_fu_207_ap_done,
        ap_idle => grp_AES_En_De_fu_207_ap_idle,
        ap_ready => grp_AES_En_De_fu_207_ap_ready,
        TOP_ap_uint_8_ap_uint_8_in_stream_dout => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout,
        TOP_ap_uint_8_ap_uint_8_in_stream_empty_n => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n,
        TOP_ap_uint_8_ap_uint_8_in_stream_read => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read,
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_din => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_din,
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n,
        TOP_ap_uint_8_ap_uint_8_AES_EN_out_write => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write,
        op => grp_AES_En_De_fu_207_op);

    grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264 : component TOP_TOP_Pipeline_VITIS_LOOP_15_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_ready,
        AES_EN_out_dout => AES_EN_out_dout,
        AES_EN_out_empty_n => AES_EN_out_empty_n,
        AES_EN_out_read => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_AES_EN_out_read,
        xr_din => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_din,
        xr_full_n => xr_full_n,
        xr_write => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_write,
        xi_din => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_din,
        xi_full_n => xi_full_n,
        xi_write => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_write);

    grp_Rayleigh_1_fu_274 : component TOP_Rayleigh_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Rayleigh_1_fu_274_ap_start,
        ap_done => grp_Rayleigh_1_fu_274_ap_done,
        ap_idle => grp_Rayleigh_1_fu_274_ap_idle,
        ap_ready => grp_Rayleigh_1_fu_274_ap_ready,
        H_real_din => grp_Rayleigh_1_fu_274_H_real_din,
        H_real_full_n => H_real_full_n,
        H_real_write => grp_Rayleigh_1_fu_274_H_real_write,
        H_imag_din => grp_Rayleigh_1_fu_274_H_imag_din,
        H_imag_full_n => H_imag_full_n,
        H_imag_write => grp_Rayleigh_1_fu_274_H_imag_write,
        grp_fu_391_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_391_p_din0,
        grp_fu_391_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_391_p_din1,
        grp_fu_391_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_391_p_opcode,
        grp_fu_391_p_dout0 => grp_fu_391_p2,
        grp_fu_391_p_ce => grp_Rayleigh_1_fu_274_grp_fu_391_p_ce,
        grp_fu_395_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_395_p_din0,
        grp_fu_395_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_395_p_din1,
        grp_fu_395_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_395_p_opcode,
        grp_fu_395_p_dout0 => grp_fu_395_p2,
        grp_fu_395_p_ce => grp_Rayleigh_1_fu_274_grp_fu_395_p_ce,
        grp_fu_399_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_399_p_din0,
        grp_fu_399_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_399_p_din1,
        grp_fu_399_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_399_p_opcode,
        grp_fu_399_p_dout0 => grp_fu_399_p2,
        grp_fu_399_p_ce => grp_Rayleigh_1_fu_274_grp_fu_399_p_ce,
        grp_fu_403_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_403_p_din0,
        grp_fu_403_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_403_p_din1,
        grp_fu_403_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_403_p_opcode,
        grp_fu_403_p_dout0 => grp_fu_403_p2,
        grp_fu_403_p_ce => grp_Rayleigh_1_fu_274_grp_fu_403_p_ce,
        grp_fu_407_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_407_p_din0,
        grp_fu_407_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_407_p_din1,
        grp_fu_407_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_407_p_opcode,
        grp_fu_407_p_dout0 => grp_fu_407_p2,
        grp_fu_407_p_ce => grp_Rayleigh_1_fu_274_grp_fu_407_p_ce,
        grp_fu_411_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_411_p_din0,
        grp_fu_411_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_411_p_din1,
        grp_fu_411_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_411_p_opcode,
        grp_fu_411_p_dout0 => grp_fu_411_p2,
        grp_fu_411_p_ce => grp_Rayleigh_1_fu_274_grp_fu_411_p_ce,
        grp_fu_415_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_415_p_din0,
        grp_fu_415_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_415_p_din1,
        grp_fu_415_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_415_p_opcode,
        grp_fu_415_p_dout0 => grp_fu_415_p2,
        grp_fu_415_p_ce => grp_Rayleigh_1_fu_274_grp_fu_415_p_ce,
        grp_fu_419_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_419_p_din0,
        grp_fu_419_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_419_p_din1,
        grp_fu_419_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_419_p_opcode,
        grp_fu_419_p_dout0 => grp_fu_419_p2,
        grp_fu_419_p_ce => grp_Rayleigh_1_fu_274_grp_fu_419_p_ce,
        grp_fu_423_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_423_p_din0,
        grp_fu_423_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_423_p_din1,
        grp_fu_423_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_423_p_opcode,
        grp_fu_423_p_dout0 => grp_fu_423_p2,
        grp_fu_423_p_ce => grp_Rayleigh_1_fu_274_grp_fu_423_p_ce,
        grp_fu_427_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_427_p_din0,
        grp_fu_427_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_427_p_din1,
        grp_fu_427_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_427_p_opcode,
        grp_fu_427_p_dout0 => grp_fu_427_p2,
        grp_fu_427_p_ce => grp_Rayleigh_1_fu_274_grp_fu_427_p_ce,
        grp_fu_431_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_431_p_din0,
        grp_fu_431_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_431_p_din1,
        grp_fu_431_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_431_p_opcode,
        grp_fu_431_p_dout0 => grp_fu_431_p2,
        grp_fu_431_p_ce => grp_Rayleigh_1_fu_274_grp_fu_431_p_ce,
        grp_fu_435_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_435_p_din0,
        grp_fu_435_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_435_p_din1,
        grp_fu_435_p_opcode => grp_Rayleigh_1_fu_274_grp_fu_435_p_opcode,
        grp_fu_435_p_dout0 => grp_fu_435_p2,
        grp_fu_435_p_ce => grp_Rayleigh_1_fu_274_grp_fu_435_p_ce,
        grp_fu_439_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_439_p_din0,
        grp_fu_439_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_439_p_din1,
        grp_fu_439_p_dout0 => grp_fu_439_p2,
        grp_fu_439_p_ce => grp_Rayleigh_1_fu_274_grp_fu_439_p_ce,
        grp_fu_443_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_443_p_din0,
        grp_fu_443_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_443_p_din1,
        grp_fu_443_p_dout0 => grp_fu_443_p2,
        grp_fu_443_p_ce => grp_Rayleigh_1_fu_274_grp_fu_443_p_ce,
        grp_fu_447_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_447_p_din0,
        grp_fu_447_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_447_p_din1,
        grp_fu_447_p_dout0 => grp_fu_447_p2,
        grp_fu_447_p_ce => grp_Rayleigh_1_fu_274_grp_fu_447_p_ce,
        grp_fu_451_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_451_p_din0,
        grp_fu_451_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_451_p_din1,
        grp_fu_451_p_dout0 => grp_fu_451_p2,
        grp_fu_451_p_ce => grp_Rayleigh_1_fu_274_grp_fu_451_p_ce,
        grp_fu_455_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_455_p_din0,
        grp_fu_455_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_455_p_din1,
        grp_fu_455_p_dout0 => grp_fu_455_p2,
        grp_fu_455_p_ce => grp_Rayleigh_1_fu_274_grp_fu_455_p_ce,
        grp_fu_459_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_459_p_din0,
        grp_fu_459_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_459_p_din1,
        grp_fu_459_p_dout0 => grp_fu_459_p2,
        grp_fu_459_p_ce => grp_Rayleigh_1_fu_274_grp_fu_459_p_ce,
        grp_fu_463_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_463_p_din0,
        grp_fu_463_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_463_p_din1,
        grp_fu_463_p_dout0 => grp_fu_463_p2,
        grp_fu_463_p_ce => grp_Rayleigh_1_fu_274_grp_fu_463_p_ce,
        grp_fu_467_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_467_p_din0,
        grp_fu_467_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_467_p_din1,
        grp_fu_467_p_dout0 => grp_fu_467_p2,
        grp_fu_467_p_ce => grp_Rayleigh_1_fu_274_grp_fu_467_p_ce,
        grp_fu_471_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_471_p_din0,
        grp_fu_471_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_471_p_din1,
        grp_fu_471_p_dout0 => grp_fu_471_p2,
        grp_fu_471_p_ce => grp_Rayleigh_1_fu_274_grp_fu_471_p_ce,
        grp_fu_475_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_475_p_din0,
        grp_fu_475_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_475_p_din1,
        grp_fu_475_p_dout0 => grp_fu_475_p2,
        grp_fu_475_p_ce => grp_Rayleigh_1_fu_274_grp_fu_475_p_ce,
        grp_fu_479_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_479_p_din0,
        grp_fu_479_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_479_p_din1,
        grp_fu_479_p_dout0 => grp_fu_479_p2,
        grp_fu_479_p_ce => grp_Rayleigh_1_fu_274_grp_fu_479_p_ce,
        grp_fu_483_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_483_p_din0,
        grp_fu_483_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_483_p_din1,
        grp_fu_483_p_dout0 => grp_fu_483_p2,
        grp_fu_483_p_ce => grp_Rayleigh_1_fu_274_grp_fu_483_p_ce,
        grp_fu_487_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_487_p_din0,
        grp_fu_487_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_487_p_din1,
        grp_fu_487_p_dout0 => grp_fu_487_p2,
        grp_fu_487_p_ce => grp_Rayleigh_1_fu_274_grp_fu_487_p_ce,
        grp_fu_491_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_491_p_din0,
        grp_fu_491_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_491_p_din1,
        grp_fu_491_p_dout0 => grp_fu_491_p2,
        grp_fu_491_p_ce => grp_Rayleigh_1_fu_274_grp_fu_491_p_ce,
        grp_fu_495_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_495_p_din0,
        grp_fu_495_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_495_p_din1,
        grp_fu_495_p_dout0 => grp_fu_495_p2,
        grp_fu_495_p_ce => grp_Rayleigh_1_fu_274_grp_fu_495_p_ce,
        grp_fu_499_p_din0 => grp_Rayleigh_1_fu_274_grp_fu_499_p_din0,
        grp_fu_499_p_din1 => grp_Rayleigh_1_fu_274_grp_fu_499_p_din1,
        grp_fu_499_p_dout0 => grp_fu_499_p2,
        grp_fu_499_p_ce => grp_Rayleigh_1_fu_274_grp_fu_499_p_ce);

    grp_TOP_Pipeline_SPL_fu_282 : component TOP_TOP_Pipeline_SPL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_SPL_fu_282_ap_start,
        ap_done => grp_TOP_Pipeline_SPL_fu_282_ap_done,
        ap_idle => grp_TOP_Pipeline_SPL_fu_282_ap_idle,
        ap_ready => grp_TOP_Pipeline_SPL_fu_282_ap_ready,
        H_real_dout => H_real_dout,
        H_real_empty_n => H_real_empty_n,
        H_real_read => grp_TOP_Pipeline_SPL_fu_282_H_real_read,
        H_real_spl0_din => grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_din,
        H_real_spl0_full_n => H_real_spl0_full_n,
        H_real_spl0_write => grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_write,
        H_real_spl1_din => grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_din,
        H_real_spl1_full_n => H_real_spl1_full_n,
        H_real_spl1_write => grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_write);

    grp_TOP_Pipeline_SPL10_fu_292 : component TOP_TOP_Pipeline_SPL10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_SPL10_fu_292_ap_start,
        ap_done => grp_TOP_Pipeline_SPL10_fu_292_ap_done,
        ap_idle => grp_TOP_Pipeline_SPL10_fu_292_ap_idle,
        ap_ready => grp_TOP_Pipeline_SPL10_fu_292_ap_ready,
        H_imag_dout => H_imag_dout,
        H_imag_empty_n => H_imag_empty_n,
        H_imag_read => grp_TOP_Pipeline_SPL10_fu_292_H_imag_read,
        H_imag_spl0_din => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_din,
        H_imag_spl0_full_n => H_imag_spl0_full_n,
        H_imag_spl0_write => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_write,
        H_imag_spl1_din => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_din,
        H_imag_spl1_full_n => H_imag_spl1_full_n,
        H_imag_spl1_write => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_write);

    grp_QRD_fu_302 : component TOP_QRD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_QRD_fu_302_ap_start,
        ap_done => grp_QRD_fu_302_ap_done,
        ap_idle => grp_QRD_fu_302_ap_idle,
        ap_ready => grp_QRD_fu_302_ap_ready,
        H_real_spl1_dout => H_real_spl1_dout,
        H_real_spl1_empty_n => H_real_spl1_empty_n,
        H_real_spl1_read => grp_QRD_fu_302_H_real_spl1_read,
        H_imag_spl1_dout => H_imag_spl1_dout,
        H_imag_spl1_empty_n => H_imag_spl1_empty_n,
        H_imag_spl1_read => grp_QRD_fu_302_H_imag_spl1_read,
        R_din => grp_QRD_fu_302_R_din,
        R_full_n => R_full_n,
        R_write => grp_QRD_fu_302_R_write,
        Q_din => grp_QRD_fu_302_Q_din,
        Q_full_n => Q_full_n,
        Q_write => grp_QRD_fu_302_Q_write);

    grp_TOP_Pipeline_CHANNEL2REAL_fu_316 : component TOP_TOP_Pipeline_CHANNEL2REAL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start,
        ap_done => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done,
        ap_idle => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_idle,
        ap_ready => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_ready,
        H_real_spl0_dout => H_real_spl0_dout,
        H_real_spl0_empty_n => H_real_spl0_empty_n,
        H_real_spl0_read => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_real_spl0_read,
        H_imag_spl0_dout => H_imag_spl0_dout,
        H_imag_spl0_empty_n => H_imag_spl0_empty_n,
        H_imag_spl0_read => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_imag_spl0_read,
        CHANNEL_V_address0 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address0,
        CHANNEL_V_ce0 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce0,
        CHANNEL_V_we0 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we0,
        CHANNEL_V_d0 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d0,
        CHANNEL_V_address1 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address1,
        CHANNEL_V_ce1 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce1,
        CHANNEL_V_we1 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we1,
        CHANNEL_V_d1 => grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_d1);

    grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325 : component TOP_TOP_Pipeline_VITIS_LOOP_61_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_ready,
        channel_out_din => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_din,
        channel_out_full_n => channel_out_full_n,
        channel_out_write => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_write,
        CHANNEL_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address0,
        CHANNEL_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce0,
        CHANNEL_V_q0 => CHANNEL_V_q0,
        CHANNEL_V_address1 => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address1,
        CHANNEL_V_ce1 => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce1,
        CHANNEL_V_q1 => CHANNEL_V_q1,
        xr_dout => xr_dout,
        xr_empty_n => xr_empty_n,
        xr_read => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xr_read,
        xi_dout => xi_dout,
        xi_empty_n => xi_empty_n,
        xi_read => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xi_read);

    grp_AWGN_1_fu_336 : component TOP_AWGN_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_AWGN_1_fu_336_ap_start,
        ap_done => grp_AWGN_1_fu_336_ap_done,
        ap_idle => grp_AWGN_1_fu_336_ap_idle,
        ap_ready => grp_AWGN_1_fu_336_ap_ready,
        channel_out_dout => channel_out_dout,
        channel_out_empty_n => channel_out_empty_n,
        channel_out_read => grp_AWGN_1_fu_336_channel_out_read,
        noise_out_din => grp_AWGN_1_fu_336_noise_out_din,
        noise_out_full_n => noise_out_full_n,
        noise_out_write => grp_AWGN_1_fu_336_noise_out_write,
        grp_fu_391_p_din0 => grp_AWGN_1_fu_336_grp_fu_391_p_din0,
        grp_fu_391_p_din1 => grp_AWGN_1_fu_336_grp_fu_391_p_din1,
        grp_fu_391_p_opcode => grp_AWGN_1_fu_336_grp_fu_391_p_opcode,
        grp_fu_391_p_dout0 => grp_fu_391_p2,
        grp_fu_391_p_ce => grp_AWGN_1_fu_336_grp_fu_391_p_ce,
        grp_fu_395_p_din0 => grp_AWGN_1_fu_336_grp_fu_395_p_din0,
        grp_fu_395_p_din1 => grp_AWGN_1_fu_336_grp_fu_395_p_din1,
        grp_fu_395_p_opcode => grp_AWGN_1_fu_336_grp_fu_395_p_opcode,
        grp_fu_395_p_dout0 => grp_fu_395_p2,
        grp_fu_395_p_ce => grp_AWGN_1_fu_336_grp_fu_395_p_ce,
        grp_fu_399_p_din0 => grp_AWGN_1_fu_336_grp_fu_399_p_din0,
        grp_fu_399_p_din1 => grp_AWGN_1_fu_336_grp_fu_399_p_din1,
        grp_fu_399_p_opcode => grp_AWGN_1_fu_336_grp_fu_399_p_opcode,
        grp_fu_399_p_dout0 => grp_fu_399_p2,
        grp_fu_399_p_ce => grp_AWGN_1_fu_336_grp_fu_399_p_ce,
        grp_fu_403_p_din0 => grp_AWGN_1_fu_336_grp_fu_403_p_din0,
        grp_fu_403_p_din1 => grp_AWGN_1_fu_336_grp_fu_403_p_din1,
        grp_fu_403_p_opcode => grp_AWGN_1_fu_336_grp_fu_403_p_opcode,
        grp_fu_403_p_dout0 => grp_fu_403_p2,
        grp_fu_403_p_ce => grp_AWGN_1_fu_336_grp_fu_403_p_ce,
        grp_fu_407_p_din0 => grp_AWGN_1_fu_336_grp_fu_407_p_din0,
        grp_fu_407_p_din1 => grp_AWGN_1_fu_336_grp_fu_407_p_din1,
        grp_fu_407_p_opcode => grp_AWGN_1_fu_336_grp_fu_407_p_opcode,
        grp_fu_407_p_dout0 => grp_fu_407_p2,
        grp_fu_407_p_ce => grp_AWGN_1_fu_336_grp_fu_407_p_ce,
        grp_fu_411_p_din0 => grp_AWGN_1_fu_336_grp_fu_411_p_din0,
        grp_fu_411_p_din1 => grp_AWGN_1_fu_336_grp_fu_411_p_din1,
        grp_fu_411_p_opcode => grp_AWGN_1_fu_336_grp_fu_411_p_opcode,
        grp_fu_411_p_dout0 => grp_fu_411_p2,
        grp_fu_411_p_ce => grp_AWGN_1_fu_336_grp_fu_411_p_ce,
        grp_fu_415_p_din0 => grp_AWGN_1_fu_336_grp_fu_415_p_din0,
        grp_fu_415_p_din1 => grp_AWGN_1_fu_336_grp_fu_415_p_din1,
        grp_fu_415_p_opcode => grp_AWGN_1_fu_336_grp_fu_415_p_opcode,
        grp_fu_415_p_dout0 => grp_fu_415_p2,
        grp_fu_415_p_ce => grp_AWGN_1_fu_336_grp_fu_415_p_ce,
        grp_fu_419_p_din0 => grp_AWGN_1_fu_336_grp_fu_419_p_din0,
        grp_fu_419_p_din1 => grp_AWGN_1_fu_336_grp_fu_419_p_din1,
        grp_fu_419_p_opcode => grp_AWGN_1_fu_336_grp_fu_419_p_opcode,
        grp_fu_419_p_dout0 => grp_fu_419_p2,
        grp_fu_419_p_ce => grp_AWGN_1_fu_336_grp_fu_419_p_ce,
        grp_fu_423_p_din0 => grp_AWGN_1_fu_336_grp_fu_423_p_din0,
        grp_fu_423_p_din1 => grp_AWGN_1_fu_336_grp_fu_423_p_din1,
        grp_fu_423_p_opcode => grp_AWGN_1_fu_336_grp_fu_423_p_opcode,
        grp_fu_423_p_dout0 => grp_fu_423_p2,
        grp_fu_423_p_ce => grp_AWGN_1_fu_336_grp_fu_423_p_ce,
        grp_fu_427_p_din0 => grp_AWGN_1_fu_336_grp_fu_427_p_din0,
        grp_fu_427_p_din1 => grp_AWGN_1_fu_336_grp_fu_427_p_din1,
        grp_fu_427_p_opcode => grp_AWGN_1_fu_336_grp_fu_427_p_opcode,
        grp_fu_427_p_dout0 => grp_fu_427_p2,
        grp_fu_427_p_ce => grp_AWGN_1_fu_336_grp_fu_427_p_ce,
        grp_fu_431_p_din0 => grp_AWGN_1_fu_336_grp_fu_431_p_din0,
        grp_fu_431_p_din1 => grp_AWGN_1_fu_336_grp_fu_431_p_din1,
        grp_fu_431_p_opcode => grp_AWGN_1_fu_336_grp_fu_431_p_opcode,
        grp_fu_431_p_dout0 => grp_fu_431_p2,
        grp_fu_431_p_ce => grp_AWGN_1_fu_336_grp_fu_431_p_ce,
        grp_fu_435_p_din0 => grp_AWGN_1_fu_336_grp_fu_435_p_din0,
        grp_fu_435_p_din1 => grp_AWGN_1_fu_336_grp_fu_435_p_din1,
        grp_fu_435_p_opcode => grp_AWGN_1_fu_336_grp_fu_435_p_opcode,
        grp_fu_435_p_dout0 => grp_fu_435_p2,
        grp_fu_435_p_ce => grp_AWGN_1_fu_336_grp_fu_435_p_ce,
        grp_fu_439_p_din0 => grp_AWGN_1_fu_336_grp_fu_439_p_din0,
        grp_fu_439_p_din1 => grp_AWGN_1_fu_336_grp_fu_439_p_din1,
        grp_fu_439_p_dout0 => grp_fu_439_p2,
        grp_fu_439_p_ce => grp_AWGN_1_fu_336_grp_fu_439_p_ce,
        grp_fu_443_p_din0 => grp_AWGN_1_fu_336_grp_fu_443_p_din0,
        grp_fu_443_p_din1 => grp_AWGN_1_fu_336_grp_fu_443_p_din1,
        grp_fu_443_p_dout0 => grp_fu_443_p2,
        grp_fu_443_p_ce => grp_AWGN_1_fu_336_grp_fu_443_p_ce,
        grp_fu_447_p_din0 => grp_AWGN_1_fu_336_grp_fu_447_p_din0,
        grp_fu_447_p_din1 => grp_AWGN_1_fu_336_grp_fu_447_p_din1,
        grp_fu_447_p_dout0 => grp_fu_447_p2,
        grp_fu_447_p_ce => grp_AWGN_1_fu_336_grp_fu_447_p_ce,
        grp_fu_451_p_din0 => grp_AWGN_1_fu_336_grp_fu_451_p_din0,
        grp_fu_451_p_din1 => grp_AWGN_1_fu_336_grp_fu_451_p_din1,
        grp_fu_451_p_dout0 => grp_fu_451_p2,
        grp_fu_451_p_ce => grp_AWGN_1_fu_336_grp_fu_451_p_ce,
        grp_fu_455_p_din0 => grp_AWGN_1_fu_336_grp_fu_455_p_din0,
        grp_fu_455_p_din1 => grp_AWGN_1_fu_336_grp_fu_455_p_din1,
        grp_fu_455_p_dout0 => grp_fu_455_p2,
        grp_fu_455_p_ce => grp_AWGN_1_fu_336_grp_fu_455_p_ce,
        grp_fu_459_p_din0 => grp_AWGN_1_fu_336_grp_fu_459_p_din0,
        grp_fu_459_p_din1 => grp_AWGN_1_fu_336_grp_fu_459_p_din1,
        grp_fu_459_p_dout0 => grp_fu_459_p2,
        grp_fu_459_p_ce => grp_AWGN_1_fu_336_grp_fu_459_p_ce,
        grp_fu_463_p_din0 => grp_AWGN_1_fu_336_grp_fu_463_p_din0,
        grp_fu_463_p_din1 => grp_AWGN_1_fu_336_grp_fu_463_p_din1,
        grp_fu_463_p_dout0 => grp_fu_463_p2,
        grp_fu_463_p_ce => grp_AWGN_1_fu_336_grp_fu_463_p_ce,
        grp_fu_467_p_din0 => grp_AWGN_1_fu_336_grp_fu_467_p_din0,
        grp_fu_467_p_din1 => grp_AWGN_1_fu_336_grp_fu_467_p_din1,
        grp_fu_467_p_dout0 => grp_fu_467_p2,
        grp_fu_467_p_ce => grp_AWGN_1_fu_336_grp_fu_467_p_ce,
        grp_fu_471_p_din0 => grp_AWGN_1_fu_336_grp_fu_471_p_din0,
        grp_fu_471_p_din1 => grp_AWGN_1_fu_336_grp_fu_471_p_din1,
        grp_fu_471_p_dout0 => grp_fu_471_p2,
        grp_fu_471_p_ce => grp_AWGN_1_fu_336_grp_fu_471_p_ce,
        grp_fu_475_p_din0 => grp_AWGN_1_fu_336_grp_fu_475_p_din0,
        grp_fu_475_p_din1 => grp_AWGN_1_fu_336_grp_fu_475_p_din1,
        grp_fu_475_p_dout0 => grp_fu_475_p2,
        grp_fu_475_p_ce => grp_AWGN_1_fu_336_grp_fu_475_p_ce,
        grp_fu_479_p_din0 => grp_AWGN_1_fu_336_grp_fu_479_p_din0,
        grp_fu_479_p_din1 => grp_AWGN_1_fu_336_grp_fu_479_p_din1,
        grp_fu_479_p_dout0 => grp_fu_479_p2,
        grp_fu_479_p_ce => grp_AWGN_1_fu_336_grp_fu_479_p_ce,
        grp_fu_483_p_din0 => grp_AWGN_1_fu_336_grp_fu_483_p_din0,
        grp_fu_483_p_din1 => grp_AWGN_1_fu_336_grp_fu_483_p_din1,
        grp_fu_483_p_dout0 => grp_fu_483_p2,
        grp_fu_483_p_ce => grp_AWGN_1_fu_336_grp_fu_483_p_ce,
        grp_fu_487_p_din0 => grp_AWGN_1_fu_336_grp_fu_487_p_din0,
        grp_fu_487_p_din1 => grp_AWGN_1_fu_336_grp_fu_487_p_din1,
        grp_fu_487_p_dout0 => grp_fu_487_p2,
        grp_fu_487_p_ce => grp_AWGN_1_fu_336_grp_fu_487_p_ce,
        grp_fu_491_p_din0 => grp_AWGN_1_fu_336_grp_fu_491_p_din0,
        grp_fu_491_p_din1 => grp_AWGN_1_fu_336_grp_fu_491_p_din1,
        grp_fu_491_p_dout0 => grp_fu_491_p2,
        grp_fu_491_p_ce => grp_AWGN_1_fu_336_grp_fu_491_p_ce,
        grp_fu_495_p_din0 => grp_AWGN_1_fu_336_grp_fu_495_p_din0,
        grp_fu_495_p_din1 => grp_AWGN_1_fu_336_grp_fu_495_p_din1,
        grp_fu_495_p_dout0 => grp_fu_495_p2,
        grp_fu_495_p_ce => grp_AWGN_1_fu_336_grp_fu_495_p_ce,
        grp_fu_499_p_din0 => grp_AWGN_1_fu_336_grp_fu_499_p_din0,
        grp_fu_499_p_din1 => grp_AWGN_1_fu_336_grp_fu_499_p_din1,
        grp_fu_499_p_dout0 => grp_fu_499_p2,
        grp_fu_499_p_ce => grp_AWGN_1_fu_336_grp_fu_499_p_ce);

    grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344 : component TOP_TOP_Pipeline_VITIS_LOOP_85_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_ready,
        Q_dout => Q_dout,
        Q_empty_n => Q_empty_n,
        Q_read => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_read,
        Q_TEMP_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_address0,
        Q_TEMP_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_ce0,
        Q_TEMP_V_we0 => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_we0,
        Q_TEMP_V_d0 => grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_d0);

    grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351 : component TOP_TOP_Pipeline_VITIS_LOOP_91_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_ready,
        noise_out_dout => noise_out_dout,
        noise_out_empty_n => noise_out_empty_n,
        noise_out_read => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_noise_out_read,
        MULQ_out_din => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_din,
        MULQ_out_full_n => MULQ_out_full_n,
        MULQ_out_write => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_write,
        Q_TEMP_V_address0 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address0,
        Q_TEMP_V_ce0 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce0,
        Q_TEMP_V_q0 => Q_TEMP_V_q0,
        Q_TEMP_V_address1 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address1,
        Q_TEMP_V_ce1 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce1,
        Q_TEMP_V_q1 => Q_TEMP_V_q1,
        Q_TEMP_V_address2 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address2,
        Q_TEMP_V_ce2 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce2,
        Q_TEMP_V_q2 => Q_TEMP_V_q2,
        Q_TEMP_V_address3 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address3,
        Q_TEMP_V_ce3 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce3,
        Q_TEMP_V_q3 => Q_TEMP_V_q3,
        Q_TEMP_V_address4 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address4,
        Q_TEMP_V_ce4 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce4,
        Q_TEMP_V_q4 => Q_TEMP_V_q4,
        Q_TEMP_V_address5 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address5,
        Q_TEMP_V_ce5 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce5,
        Q_TEMP_V_q5 => Q_TEMP_V_q5,
        Q_TEMP_V_address6 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address6,
        Q_TEMP_V_ce6 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce6,
        Q_TEMP_V_q6 => Q_TEMP_V_q6,
        Q_TEMP_V_address7 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address7,
        Q_TEMP_V_ce7 => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce7,
        Q_TEMP_V_q7 => Q_TEMP_V_q7);

    grp_KBEST_fu_360 : component TOP_KBEST
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KBEST_fu_360_ap_start,
        ap_done => grp_KBEST_fu_360_ap_done,
        ap_idle => grp_KBEST_fu_360_ap_idle,
        ap_ready => grp_KBEST_fu_360_ap_ready,
        R_dout => R_dout,
        R_empty_n => R_empty_n,
        R_read => grp_KBEST_fu_360_R_read,
        MULQ_out_dout => MULQ_out_dout,
        MULQ_out_empty_n => MULQ_out_empty_n,
        MULQ_out_read => grp_KBEST_fu_360_MULQ_out_read,
        KB_out_din => grp_KBEST_fu_360_KB_out_din,
        KB_out_full_n => KB_out_full_n,
        KB_out_write => grp_KBEST_fu_360_KB_out_write);

    grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370 : component TOP_TOP_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start,
        ap_done => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done,
        ap_idle => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_idle,
        ap_ready => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_ready,
        KB_out_dout => KB_out_dout,
        KB_out_empty_n => KB_out_empty_n,
        KB_out_read => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_KB_out_read,
        demod_out_din => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_din,
        demod_out_full_n => demod_out_full_n,
        demod_out_write => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_write);

    grp_TOP_Pipeline_mem_wr_fu_378 : component TOP_TOP_Pipeline_mem_wr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_TOP_Pipeline_mem_wr_fu_378_ap_start,
        ap_done => grp_TOP_Pipeline_mem_wr_fu_378_ap_done,
        ap_idle => grp_TOP_Pipeline_mem_wr_fu_378_ap_idle,
        ap_ready => grp_TOP_Pipeline_mem_wr_fu_378_ap_ready,
        AES_DE_out_dout => AES_DE_out_dout,
        AES_DE_out_empty_n => AES_DE_out_empty_n,
        AES_DE_out_read => grp_TOP_Pipeline_mem_wr_fu_378_AES_DE_out_read,
        out_data => grp_TOP_Pipeline_mem_wr_fu_378_out_data,
        out_data_ap_vld => grp_TOP_Pipeline_mem_wr_fu_378_out_data_ap_vld);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1225 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_391_p0,
        din1 => grp_fu_391_p1,
        opcode => grp_fu_391_opcode,
        ce => grp_fu_391_ce,
        dout => grp_fu_391_p2);

    dadddsub_64ns_64ns_64_2_no_dsp_1_U1226 : component TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_395_p0,
        din1 => grp_fu_395_p1,
        opcode => grp_fu_395_opcode,
        ce => grp_fu_395_ce,
        dout => grp_fu_395_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1227 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_399_p0,
        din1 => grp_fu_399_p1,
        ce => grp_fu_399_ce,
        dout => grp_fu_399_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1228 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_403_p0,
        din1 => grp_fu_403_p1,
        ce => grp_fu_403_ce,
        dout => grp_fu_403_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1229 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_407_p0,
        din1 => grp_fu_407_p1,
        ce => grp_fu_407_ce,
        dout => grp_fu_407_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1230 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_411_p0,
        din1 => grp_fu_411_p1,
        ce => grp_fu_411_ce,
        dout => grp_fu_411_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1231 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_415_p0,
        din1 => grp_fu_415_p1,
        ce => grp_fu_415_ce,
        dout => grp_fu_415_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1232 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_419_p0,
        din1 => grp_fu_419_p1,
        ce => grp_fu_419_ce,
        dout => grp_fu_419_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1233 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_423_p0,
        din1 => grp_fu_423_p1,
        ce => grp_fu_423_ce,
        dout => grp_fu_423_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1234 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_427_p0,
        din1 => grp_fu_427_p1,
        ce => grp_fu_427_ce,
        dout => grp_fu_427_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1235 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_431_p0,
        din1 => grp_fu_431_p1,
        ce => grp_fu_431_ce,
        dout => grp_fu_431_p2);

    dadd_64ns_64ns_64_2_no_dsp_1_U1236 : component TOP_dadd_64ns_64ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_435_p0,
        din1 => grp_fu_435_p1,
        ce => grp_fu_435_ce,
        dout => grp_fu_435_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1237 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_439_p0,
        din1 => grp_fu_439_p1,
        ce => grp_fu_439_ce,
        dout => grp_fu_439_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1238 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_443_p0,
        din1 => grp_fu_443_p1,
        ce => grp_fu_443_ce,
        dout => grp_fu_443_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1239 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_447_p0,
        din1 => grp_fu_447_p1,
        ce => grp_fu_447_ce,
        dout => grp_fu_447_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1240 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_451_p0,
        din1 => grp_fu_451_p1,
        ce => grp_fu_451_ce,
        dout => grp_fu_451_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1241 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_455_p0,
        din1 => grp_fu_455_p1,
        ce => grp_fu_455_ce,
        dout => grp_fu_455_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1242 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_459_p0,
        din1 => grp_fu_459_p1,
        ce => grp_fu_459_ce,
        dout => grp_fu_459_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1243 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_463_p0,
        din1 => grp_fu_463_p1,
        ce => grp_fu_463_ce,
        dout => grp_fu_463_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1244 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_467_p0,
        din1 => grp_fu_467_p1,
        ce => grp_fu_467_ce,
        dout => grp_fu_467_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1245 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_471_p0,
        din1 => grp_fu_471_p1,
        ce => grp_fu_471_ce,
        dout => grp_fu_471_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1246 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_475_p0,
        din1 => grp_fu_475_p1,
        ce => grp_fu_475_ce,
        dout => grp_fu_475_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1247 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_479_p0,
        din1 => grp_fu_479_p1,
        ce => grp_fu_479_ce,
        dout => grp_fu_479_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1248 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_483_p0,
        din1 => grp_fu_483_p1,
        ce => grp_fu_483_ce,
        dout => grp_fu_483_p2);

    dmul_64ns_64ns_64_2_med_dsp_1_U1249 : component TOP_dmul_64ns_64ns_64_2_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_487_p0,
        din1 => grp_fu_487_p1,
        ce => grp_fu_487_ce,
        dout => grp_fu_487_p2);

    ddiv_64ns_64ns_64_7_no_dsp_1_U1250 : component TOP_ddiv_64ns_64ns_64_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_491_p0,
        din1 => grp_fu_491_p1,
        ce => grp_fu_491_ce,
        dout => grp_fu_491_p2);

    dsqrt_64ns_64ns_64_7_no_dsp_1_U1251 : component TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_495_p0,
        din1 => grp_fu_495_p1,
        ce => grp_fu_495_ce,
        dout => grp_fu_495_p2);

    dlog_64ns_64ns_64_5_med_dsp_1_U1252 : component TOP_dlog_64ns_64ns_64_5_med_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_499_p0,
        din1 => grp_fu_499_p1,
        ce => grp_fu_499_ce,
        dout => grp_fu_499_p2);

    AES_DE_out_fifo_U : component TOP_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_din,
        if_full_n => AES_DE_out_full_n,
        if_write => AES_DE_out_write,
        if_dout => AES_DE_out_dout,
        if_empty_n => AES_DE_out_empty_n,
        if_read => AES_DE_out_read);

    AES_EN_out_fifo_U : component TOP_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_din,
        if_full_n => AES_EN_out_full_n,
        if_write => AES_EN_out_write,
        if_dout => AES_EN_out_dout,
        if_empty_n => AES_EN_out_empty_n,
        if_read => AES_EN_out_read);

    H_imag_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Rayleigh_1_fu_274_H_imag_din,
        if_full_n => H_imag_full_n,
        if_write => H_imag_write,
        if_dout => H_imag_dout,
        if_empty_n => H_imag_empty_n,
        if_read => H_imag_read);

    H_imag_spl0_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_din,
        if_full_n => H_imag_spl0_full_n,
        if_write => H_imag_spl0_write,
        if_dout => H_imag_spl0_dout,
        if_empty_n => H_imag_spl0_empty_n,
        if_read => H_imag_spl0_read);

    H_imag_spl1_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_din,
        if_full_n => H_imag_spl1_full_n,
        if_write => H_imag_spl1_write,
        if_dout => H_imag_spl1_dout,
        if_empty_n => H_imag_spl1_empty_n,
        if_read => H_imag_spl1_read);

    H_real_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_Rayleigh_1_fu_274_H_real_din,
        if_full_n => H_real_full_n,
        if_write => H_real_write,
        if_dout => H_real_dout,
        if_empty_n => H_real_empty_n,
        if_read => H_real_read);

    H_real_spl0_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_din,
        if_full_n => H_real_spl0_full_n,
        if_write => H_real_spl0_write,
        if_dout => H_real_spl0_dout,
        if_empty_n => H_real_spl0_empty_n,
        if_read => H_real_spl0_read);

    H_real_spl1_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_din,
        if_full_n => H_real_spl1_full_n,
        if_write => H_real_spl1_write,
        if_dout => H_real_spl1_dout,
        if_empty_n => H_real_spl1_empty_n,
        if_read => H_real_spl1_read);

    KB_out_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_KBEST_fu_360_KB_out_din,
        if_full_n => KB_out_full_n,
        if_write => KB_out_write,
        if_dout => KB_out_dout,
        if_empty_n => KB_out_empty_n,
        if_read => KB_out_read);

    MULQ_out_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_din,
        if_full_n => MULQ_out_full_n,
        if_write => MULQ_out_write,
        if_dout => MULQ_out_dout,
        if_empty_n => MULQ_out_empty_n,
        if_read => MULQ_out_read);

    Q_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_QRD_fu_302_Q_din,
        if_full_n => Q_full_n,
        if_write => Q_write,
        if_dout => Q_dout,
        if_empty_n => Q_empty_n,
        if_read => Q_read);

    R_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_QRD_fu_302_R_din,
        if_full_n => R_full_n,
        if_write => R_write,
        if_dout => R_dout,
        if_empty_n => R_empty_n,
        if_read => R_read);

    channel_out_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_din,
        if_full_n => channel_out_full_n,
        if_write => channel_out_write,
        if_dout => channel_out_dout,
        if_empty_n => channel_out_empty_n,
        if_read => channel_out_read);

    demod_out_fifo_U : component TOP_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_din,
        if_full_n => demod_out_full_n,
        if_write => demod_out_write,
        if_dout => demod_out_dout,
        if_empty_n => demod_out_empty_n,
        if_read => demod_out_read);

    in_stream_fifo_U : component TOP_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_mem_rd_fu_200_in_stream_din,
        if_full_n => in_stream_full_n,
        if_write => in_stream_write,
        if_dout => in_stream_dout,
        if_empty_n => in_stream_empty_n,
        if_read => in_stream_read);

    noise_out_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_AWGN_1_fu_336_noise_out_din,
        if_full_n => noise_out_full_n,
        if_write => noise_out_write,
        if_dout => noise_out_dout,
        if_empty_n => noise_out_empty_n,
        if_read => noise_out_read);

    xi_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_din,
        if_full_n => xi_full_n,
        if_write => xi_write,
        if_dout => xi_dout,
        if_empty_n => xi_empty_n,
        if_read => xi_read);

    xr_fifo_U : component TOP_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_din,
        if_full_n => xr_full_n,
        if_write => xr_write,
        if_dout => xr_dout,
        if_empty_n => xr_empty_n,
        if_read => xr_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_AES_En_De_fu_207_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AES_En_De_fu_207_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_AES_En_De_fu_207_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AES_En_De_fu_207_ap_ready = ap_const_logic_1)) then 
                    grp_AES_En_De_fu_207_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_AWGN_1_fu_336_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_AWGN_1_fu_336_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_AWGN_1_fu_336_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_AWGN_1_fu_336_ap_ready = ap_const_logic_1)) then 
                    grp_AWGN_1_fu_336_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_KBEST_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KBEST_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_KBEST_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KBEST_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_KBEST_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_QRD_fu_302_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_QRD_fu_302_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_QRD_fu_302_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_QRD_fu_302_ap_ready = ap_const_logic_1)) then 
                    grp_QRD_fu_302_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Rayleigh_1_fu_274_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Rayleigh_1_fu_274_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Rayleigh_1_fu_274_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Rayleigh_1_fu_274_ap_ready = ap_const_logic_1)) then 
                    grp_Rayleigh_1_fu_274_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_SPL10_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_SPL_fu_282_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_SPL_fu_282_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_TOP_Pipeline_SPL_fu_282_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_SPL_fu_282_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_SPL_fu_282_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_mem_rd_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_TOP_Pipeline_mem_wr_fu_378_ap_ready = ap_const_logic_1)) then 
                    grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_TOP_Pipeline_mem_rd_fu_200_ap_done, grp_AES_En_De_fu_207_ap_done, grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done, grp_Rayleigh_1_fu_274_ap_done, grp_TOP_Pipeline_SPL_fu_282_ap_done, grp_TOP_Pipeline_SPL10_fu_292_ap_done, grp_QRD_fu_302_ap_done, grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done, grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done, grp_AWGN_1_fu_336_ap_done, grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done, grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done, grp_KBEST_fu_360_ap_done, grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done, grp_TOP_Pipeline_mem_wr_fu_378_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state34, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state28, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state36)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_TOP_Pipeline_mem_rd_fu_200_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_AES_En_De_fu_207_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_Rayleigh_1_fu_274_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_TOP_Pipeline_SPL_fu_282_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_TOP_Pipeline_SPL10_fu_292_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_QRD_fu_302_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_AWGN_1_fu_336_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((grp_KBEST_fu_360_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (grp_AES_En_De_fu_207_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_TOP_Pipeline_mem_wr_fu_378_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    AES_DE_out_read_assign_proc : process(grp_TOP_Pipeline_mem_wr_fu_378_AES_DE_out_read, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            AES_DE_out_read <= grp_TOP_Pipeline_mem_wr_fu_378_AES_DE_out_read;
        else 
            AES_DE_out_read <= ap_const_logic_0;
        end if; 
    end process;


    AES_DE_out_write_assign_proc : process(grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            AES_DE_out_write <= grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write;
        else 
            AES_DE_out_write <= ap_const_logic_0;
        end if; 
    end process;


    AES_EN_out_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_AES_EN_out_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            AES_EN_out_read <= grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_AES_EN_out_read;
        else 
            AES_EN_out_read <= ap_const_logic_0;
        end if; 
    end process;


    AES_EN_out_write_assign_proc : process(grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            AES_EN_out_write <= grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_write;
        else 
            AES_EN_out_write <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_address0_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address0, grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            CHANNEL_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_address0 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address0;
        else 
            CHANNEL_V_address0 <= "XXXXXX";
        end if; 
    end process;


    CHANNEL_V_address1_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address1, grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address1, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            CHANNEL_V_address1 <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_address1 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_address1;
        else 
            CHANNEL_V_address1 <= "XXXXXX";
        end if; 
    end process;


    CHANNEL_V_ce0_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce0, grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            CHANNEL_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_ce0 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce0;
        else 
            CHANNEL_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_ce1_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce1, grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce1, ap_CS_fsm_state18, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            CHANNEL_V_ce1 <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_CHANNEL_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_ce1 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_ce1;
        else 
            CHANNEL_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_we0_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_we0 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we0;
        else 
            CHANNEL_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    CHANNEL_V_we1_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            CHANNEL_V_we1 <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_CHANNEL_V_we1;
        else 
            CHANNEL_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_read_assign_proc : process(grp_TOP_Pipeline_SPL10_fu_292_H_imag_read, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            H_imag_read <= grp_TOP_Pipeline_SPL10_fu_292_H_imag_read;
        else 
            H_imag_read <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl0_read_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_imag_spl0_read, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            H_imag_spl0_read <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_imag_spl0_read;
        else 
            H_imag_spl0_read <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl0_write_assign_proc : process(grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_write, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            H_imag_spl0_write <= grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl0_write;
        else 
            H_imag_spl0_write <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl1_read_assign_proc : process(grp_QRD_fu_302_H_imag_spl1_read, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            H_imag_spl1_read <= grp_QRD_fu_302_H_imag_spl1_read;
        else 
            H_imag_spl1_read <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_spl1_write_assign_proc : process(grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_write, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            H_imag_spl1_write <= grp_TOP_Pipeline_SPL10_fu_292_H_imag_spl1_write;
        else 
            H_imag_spl1_write <= ap_const_logic_0;
        end if; 
    end process;


    H_imag_write_assign_proc : process(grp_Rayleigh_1_fu_274_H_imag_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            H_imag_write <= grp_Rayleigh_1_fu_274_H_imag_write;
        else 
            H_imag_write <= ap_const_logic_0;
        end if; 
    end process;


    H_real_read_assign_proc : process(grp_TOP_Pipeline_SPL_fu_282_H_real_read, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            H_real_read <= grp_TOP_Pipeline_SPL_fu_282_H_real_read;
        else 
            H_real_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl0_read_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_real_spl0_read, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            H_real_spl0_read <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_H_real_spl0_read;
        else 
            H_real_spl0_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl0_write_assign_proc : process(grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            H_real_spl0_write <= grp_TOP_Pipeline_SPL_fu_282_H_real_spl0_write;
        else 
            H_real_spl0_write <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl1_read_assign_proc : process(grp_QRD_fu_302_H_real_spl1_read, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            H_real_spl1_read <= grp_QRD_fu_302_H_real_spl1_read;
        else 
            H_real_spl1_read <= ap_const_logic_0;
        end if; 
    end process;


    H_real_spl1_write_assign_proc : process(grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_write, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            H_real_spl1_write <= grp_TOP_Pipeline_SPL_fu_282_H_real_spl1_write;
        else 
            H_real_spl1_write <= ap_const_logic_0;
        end if; 
    end process;


    H_real_write_assign_proc : process(grp_Rayleigh_1_fu_274_H_real_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            H_real_write <= grp_Rayleigh_1_fu_274_H_real_write;
        else 
            H_real_write <= ap_const_logic_0;
        end if; 
    end process;


    KB_out_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_KB_out_read, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            KB_out_read <= grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_KB_out_read;
        else 
            KB_out_read <= ap_const_logic_0;
        end if; 
    end process;


    KB_out_write_assign_proc : process(grp_KBEST_fu_360_KB_out_write, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            KB_out_write <= grp_KBEST_fu_360_KB_out_write;
        else 
            KB_out_write <= ap_const_logic_0;
        end if; 
    end process;


    MULQ_out_read_assign_proc : process(grp_KBEST_fu_360_MULQ_out_read, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            MULQ_out_read <= grp_KBEST_fu_360_MULQ_out_read;
        else 
            MULQ_out_read <= ap_const_logic_0;
        end if; 
    end process;


    MULQ_out_write_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_write, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            MULQ_out_write <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_MULQ_out_write;
        else 
            MULQ_out_write <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_address0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_address0, grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address0, ap_CS_fsm_state25, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            Q_TEMP_V_address0 <= grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_address0;
        else 
            Q_TEMP_V_address0 <= "XXXXXX";
        end if; 
    end process;


    Q_TEMP_V_ce0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_ce0, grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce0, ap_CS_fsm_state25, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            Q_TEMP_V_ce0 <= grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_ce0;
        else 
            Q_TEMP_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce1_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce1, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce1 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce1;
        else 
            Q_TEMP_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce2_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce2, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce2 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce2;
        else 
            Q_TEMP_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce3_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce3, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce3 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce3;
        else 
            Q_TEMP_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce4_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce4, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce4 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce4;
        else 
            Q_TEMP_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce5_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce5, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce5 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce5;
        else 
            Q_TEMP_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce6_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce6, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce6 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce6;
        else 
            Q_TEMP_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_ce7_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce7, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            Q_TEMP_V_ce7 <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_Q_TEMP_V_ce7;
        else 
            Q_TEMP_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    Q_TEMP_V_we0_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_we0, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            Q_TEMP_V_we0 <= grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_TEMP_V_we0;
        else 
            Q_TEMP_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_read, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            Q_read <= grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_Q_read;
        else 
            Q_read <= ap_const_logic_0;
        end if; 
    end process;


    Q_write_assign_proc : process(grp_QRD_fu_302_Q_write, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Q_write <= grp_QRD_fu_302_Q_write;
        else 
            Q_write <= ap_const_logic_0;
        end if; 
    end process;


    R_read_assign_proc : process(grp_KBEST_fu_360_R_read, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            R_read <= grp_KBEST_fu_360_R_read;
        else 
            R_read <= ap_const_logic_0;
        end if; 
    end process;


    R_write_assign_proc : process(grp_QRD_fu_302_R_write, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            R_write <= grp_QRD_fu_302_R_write;
        else 
            R_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_TOP_Pipeline_SPL_fu_282_ap_done)
    begin
        if ((grp_TOP_Pipeline_SPL_fu_282_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_TOP_Pipeline_SPL10_fu_292_ap_done)
    begin
        if ((grp_TOP_Pipeline_SPL10_fu_292_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_QRD_fu_302_ap_done)
    begin
        if ((grp_QRD_fu_302_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done)
    begin
        if ((grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_AWGN_1_fu_336_ap_done)
    begin
        if ((grp_AWGN_1_fu_336_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(grp_KBEST_fu_360_ap_done)
    begin
        if ((grp_KBEST_fu_360_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;

    ap_ST_fsm_state32_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state32_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state32_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state33_blk <= ap_const_logic_0;

    ap_ST_fsm_state34_blk_assign_proc : process(grp_AES_En_De_fu_207_ap_done)
    begin
        if ((grp_AES_En_De_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_TOP_Pipeline_mem_wr_fu_378_ap_done)
    begin
        if ((grp_TOP_Pipeline_mem_wr_fu_378_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(grp_TOP_Pipeline_mem_rd_fu_200_ap_done)
    begin
        if ((grp_TOP_Pipeline_mem_rd_fu_200_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_AES_En_De_fu_207_ap_done)
    begin
        if ((grp_AES_En_De_fu_207_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done)
    begin
        if ((grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Rayleigh_1_fu_274_ap_done)
    begin
        if ((grp_Rayleigh_1_fu_274_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_TOP_Pipeline_mem_wr_fu_378_ap_done, ap_CS_fsm_state36)
    begin
        if (((grp_TOP_Pipeline_mem_wr_fu_378_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(grp_TOP_Pipeline_mem_wr_fu_378_ap_done, ap_CS_fsm_state36)
    begin
        if (((grp_TOP_Pipeline_mem_wr_fu_378_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    channel_out_read_assign_proc : process(grp_AWGN_1_fu_336_channel_out_read, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            channel_out_read <= grp_AWGN_1_fu_336_channel_out_read;
        else 
            channel_out_read <= ap_const_logic_0;
        end if; 
    end process;


    channel_out_write_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_write, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            channel_out_write <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_channel_out_write;
        else 
            channel_out_write <= ap_const_logic_0;
        end if; 
    end process;


    demod_out_read_assign_proc : process(grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            demod_out_read <= grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read;
        else 
            demod_out_read <= ap_const_logic_0;
        end if; 
    end process;


    demod_out_write_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_write, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            demod_out_write <= grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_demod_out_write;
        else 
            demod_out_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state34, AES_EN_out_full_n, AES_DE_out_full_n)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n <= AES_DE_out_full_n;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n <= AES_EN_out_full_n;
        else 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_AES_EN_out_full_n <= AES_DE_out_full_n;
        end if; 
    end process;


    grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout_assign_proc : process(in_stream_dout, ap_CS_fsm_state5, demod_out_dout, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout <= demod_out_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout <= in_stream_dout;
        else 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_dout <= demod_out_dout;
        end if; 
    end process;


    grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n_assign_proc : process(in_stream_empty_n, ap_CS_fsm_state5, demod_out_empty_n, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n <= demod_out_empty_n;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n <= in_stream_empty_n;
        else 
            grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_empty_n <= demod_out_empty_n;
        end if; 
    end process;

    grp_AES_En_De_fu_207_ap_start <= grp_AES_En_De_fu_207_ap_start_reg;

    grp_AES_En_De_fu_207_op_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_AES_En_De_fu_207_op <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_AES_En_De_fu_207_op <= ap_const_lv1_0;
        else 
            grp_AES_En_De_fu_207_op <= "X";
        end if; 
    end process;

    grp_AWGN_1_fu_336_ap_start <= grp_AWGN_1_fu_336_ap_start_reg;
    grp_KBEST_fu_360_ap_start <= grp_KBEST_fu_360_ap_start_reg;
    grp_QRD_fu_302_ap_start <= grp_QRD_fu_302_ap_start_reg;
    grp_Rayleigh_1_fu_274_ap_start <= grp_Rayleigh_1_fu_274_ap_start_reg;
    grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start <= grp_TOP_Pipeline_CHANNEL2REAL_fu_316_ap_start_reg;
    grp_TOP_Pipeline_SPL10_fu_292_ap_start <= grp_TOP_Pipeline_SPL10_fu_292_ap_start_reg;
    grp_TOP_Pipeline_SPL_fu_282_ap_start <= grp_TOP_Pipeline_SPL_fu_282_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_14_1_fu_370_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_85_1_fu_344_ap_start_reg;
    grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_ap_start_reg;
    grp_TOP_Pipeline_mem_rd_fu_200_ap_start <= grp_TOP_Pipeline_mem_rd_fu_200_ap_start_reg;
    grp_TOP_Pipeline_mem_wr_fu_378_ap_start <= grp_TOP_Pipeline_mem_wr_fu_378_ap_start_reg;

    grp_fu_391_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_391_p_ce, grp_AWGN_1_fu_336_grp_fu_391_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_391_ce <= grp_AWGN_1_fu_336_grp_fu_391_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_391_ce <= grp_Rayleigh_1_fu_274_grp_fu_391_p_ce;
        else 
            grp_fu_391_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_391_opcode_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_391_p_opcode, grp_AWGN_1_fu_336_grp_fu_391_p_opcode, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_391_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_1_fu_336_grp_fu_391_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_391_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_1_fu_274_grp_fu_391_p_opcode),2));
        else 
            grp_fu_391_opcode <= "XX";
        end if; 
    end process;


    grp_fu_391_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_391_p_din0, grp_AWGN_1_fu_336_grp_fu_391_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_391_p0 <= grp_AWGN_1_fu_336_grp_fu_391_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_391_p0 <= grp_Rayleigh_1_fu_274_grp_fu_391_p_din0;
        else 
            grp_fu_391_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_391_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_391_p_din1, grp_AWGN_1_fu_336_grp_fu_391_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_391_p1 <= grp_AWGN_1_fu_336_grp_fu_391_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_391_p1 <= grp_Rayleigh_1_fu_274_grp_fu_391_p_din1;
        else 
            grp_fu_391_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_395_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_395_p_ce, grp_AWGN_1_fu_336_grp_fu_395_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_395_ce <= grp_AWGN_1_fu_336_grp_fu_395_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_395_ce <= grp_Rayleigh_1_fu_274_grp_fu_395_p_ce;
        else 
            grp_fu_395_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_395_opcode_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_395_p_opcode, grp_AWGN_1_fu_336_grp_fu_395_p_opcode, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_395_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_AWGN_1_fu_336_grp_fu_395_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_395_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Rayleigh_1_fu_274_grp_fu_395_p_opcode),2));
        else 
            grp_fu_395_opcode <= "XX";
        end if; 
    end process;


    grp_fu_395_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_395_p_din0, grp_AWGN_1_fu_336_grp_fu_395_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_395_p0 <= grp_AWGN_1_fu_336_grp_fu_395_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_395_p0 <= grp_Rayleigh_1_fu_274_grp_fu_395_p_din0;
        else 
            grp_fu_395_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_395_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_395_p_din1, grp_AWGN_1_fu_336_grp_fu_395_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_395_p1 <= grp_AWGN_1_fu_336_grp_fu_395_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_395_p1 <= grp_Rayleigh_1_fu_274_grp_fu_395_p_din1;
        else 
            grp_fu_395_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_399_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_399_p_ce, grp_AWGN_1_fu_336_grp_fu_399_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_399_ce <= grp_AWGN_1_fu_336_grp_fu_399_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_399_ce <= grp_Rayleigh_1_fu_274_grp_fu_399_p_ce;
        else 
            grp_fu_399_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_399_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_399_p_din0, grp_AWGN_1_fu_336_grp_fu_399_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_399_p0 <= grp_AWGN_1_fu_336_grp_fu_399_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_399_p0 <= grp_Rayleigh_1_fu_274_grp_fu_399_p_din0;
        else 
            grp_fu_399_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_399_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_399_p_din1, grp_AWGN_1_fu_336_grp_fu_399_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_399_p1 <= grp_AWGN_1_fu_336_grp_fu_399_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_399_p1 <= grp_Rayleigh_1_fu_274_grp_fu_399_p_din1;
        else 
            grp_fu_399_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_403_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_403_p_ce, grp_AWGN_1_fu_336_grp_fu_403_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_403_ce <= grp_AWGN_1_fu_336_grp_fu_403_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_403_ce <= grp_Rayleigh_1_fu_274_grp_fu_403_p_ce;
        else 
            grp_fu_403_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_403_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_403_p_din0, grp_AWGN_1_fu_336_grp_fu_403_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_403_p0 <= grp_AWGN_1_fu_336_grp_fu_403_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_403_p0 <= grp_Rayleigh_1_fu_274_grp_fu_403_p_din0;
        else 
            grp_fu_403_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_403_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_403_p_din1, grp_AWGN_1_fu_336_grp_fu_403_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_403_p1 <= grp_AWGN_1_fu_336_grp_fu_403_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_403_p1 <= grp_Rayleigh_1_fu_274_grp_fu_403_p_din1;
        else 
            grp_fu_403_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_407_p_ce, grp_AWGN_1_fu_336_grp_fu_407_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_407_ce <= grp_AWGN_1_fu_336_grp_fu_407_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_407_ce <= grp_Rayleigh_1_fu_274_grp_fu_407_p_ce;
        else 
            grp_fu_407_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_407_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_407_p_din0, grp_AWGN_1_fu_336_grp_fu_407_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_407_p0 <= grp_AWGN_1_fu_336_grp_fu_407_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_407_p0 <= grp_Rayleigh_1_fu_274_grp_fu_407_p_din0;
        else 
            grp_fu_407_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_407_p_din1, grp_AWGN_1_fu_336_grp_fu_407_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_407_p1 <= grp_AWGN_1_fu_336_grp_fu_407_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_407_p1 <= grp_Rayleigh_1_fu_274_grp_fu_407_p_din1;
        else 
            grp_fu_407_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_411_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_411_p_ce, grp_AWGN_1_fu_336_grp_fu_411_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_411_ce <= grp_AWGN_1_fu_336_grp_fu_411_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_411_ce <= grp_Rayleigh_1_fu_274_grp_fu_411_p_ce;
        else 
            grp_fu_411_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_411_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_411_p_din0, grp_AWGN_1_fu_336_grp_fu_411_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_411_p0 <= grp_AWGN_1_fu_336_grp_fu_411_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_411_p0 <= grp_Rayleigh_1_fu_274_grp_fu_411_p_din0;
        else 
            grp_fu_411_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_411_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_411_p_din1, grp_AWGN_1_fu_336_grp_fu_411_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_411_p1 <= grp_AWGN_1_fu_336_grp_fu_411_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_411_p1 <= grp_Rayleigh_1_fu_274_grp_fu_411_p_din1;
        else 
            grp_fu_411_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_415_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_415_p_ce, grp_AWGN_1_fu_336_grp_fu_415_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_415_ce <= grp_AWGN_1_fu_336_grp_fu_415_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_415_ce <= grp_Rayleigh_1_fu_274_grp_fu_415_p_ce;
        else 
            grp_fu_415_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_415_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_415_p_din0, grp_AWGN_1_fu_336_grp_fu_415_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_415_p0 <= grp_AWGN_1_fu_336_grp_fu_415_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_415_p0 <= grp_Rayleigh_1_fu_274_grp_fu_415_p_din0;
        else 
            grp_fu_415_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_415_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_415_p_din1, grp_AWGN_1_fu_336_grp_fu_415_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_415_p1 <= grp_AWGN_1_fu_336_grp_fu_415_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_415_p1 <= grp_Rayleigh_1_fu_274_grp_fu_415_p_din1;
        else 
            grp_fu_415_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_419_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_419_p_ce, grp_AWGN_1_fu_336_grp_fu_419_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_419_ce <= grp_AWGN_1_fu_336_grp_fu_419_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_419_ce <= grp_Rayleigh_1_fu_274_grp_fu_419_p_ce;
        else 
            grp_fu_419_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_419_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_419_p_din0, grp_AWGN_1_fu_336_grp_fu_419_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_419_p0 <= grp_AWGN_1_fu_336_grp_fu_419_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_419_p0 <= grp_Rayleigh_1_fu_274_grp_fu_419_p_din0;
        else 
            grp_fu_419_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_419_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_419_p_din1, grp_AWGN_1_fu_336_grp_fu_419_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_419_p1 <= grp_AWGN_1_fu_336_grp_fu_419_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_419_p1 <= grp_Rayleigh_1_fu_274_grp_fu_419_p_din1;
        else 
            grp_fu_419_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_423_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_423_p_ce, grp_AWGN_1_fu_336_grp_fu_423_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_423_ce <= grp_AWGN_1_fu_336_grp_fu_423_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_423_ce <= grp_Rayleigh_1_fu_274_grp_fu_423_p_ce;
        else 
            grp_fu_423_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_423_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_423_p_din0, grp_AWGN_1_fu_336_grp_fu_423_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_423_p0 <= grp_AWGN_1_fu_336_grp_fu_423_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_423_p0 <= grp_Rayleigh_1_fu_274_grp_fu_423_p_din0;
        else 
            grp_fu_423_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_423_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_423_p_din1, grp_AWGN_1_fu_336_grp_fu_423_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_423_p1 <= grp_AWGN_1_fu_336_grp_fu_423_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_423_p1 <= grp_Rayleigh_1_fu_274_grp_fu_423_p_din1;
        else 
            grp_fu_423_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_427_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_427_p_ce, grp_AWGN_1_fu_336_grp_fu_427_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_427_ce <= grp_AWGN_1_fu_336_grp_fu_427_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_427_ce <= grp_Rayleigh_1_fu_274_grp_fu_427_p_ce;
        else 
            grp_fu_427_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_427_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_427_p_din0, grp_AWGN_1_fu_336_grp_fu_427_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_427_p0 <= grp_AWGN_1_fu_336_grp_fu_427_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_427_p0 <= grp_Rayleigh_1_fu_274_grp_fu_427_p_din0;
        else 
            grp_fu_427_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_427_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_427_p_din1, grp_AWGN_1_fu_336_grp_fu_427_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_427_p1 <= grp_AWGN_1_fu_336_grp_fu_427_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_427_p1 <= grp_Rayleigh_1_fu_274_grp_fu_427_p_din1;
        else 
            grp_fu_427_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_431_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_431_p_ce, grp_AWGN_1_fu_336_grp_fu_431_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_431_ce <= grp_AWGN_1_fu_336_grp_fu_431_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_431_ce <= grp_Rayleigh_1_fu_274_grp_fu_431_p_ce;
        else 
            grp_fu_431_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_431_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_431_p_din0, grp_AWGN_1_fu_336_grp_fu_431_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_431_p0 <= grp_AWGN_1_fu_336_grp_fu_431_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_431_p0 <= grp_Rayleigh_1_fu_274_grp_fu_431_p_din0;
        else 
            grp_fu_431_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_431_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_431_p_din1, grp_AWGN_1_fu_336_grp_fu_431_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_431_p1 <= grp_AWGN_1_fu_336_grp_fu_431_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_431_p1 <= grp_Rayleigh_1_fu_274_grp_fu_431_p_din1;
        else 
            grp_fu_431_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_435_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_435_p_ce, grp_AWGN_1_fu_336_grp_fu_435_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_435_ce <= grp_AWGN_1_fu_336_grp_fu_435_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_435_ce <= grp_Rayleigh_1_fu_274_grp_fu_435_p_ce;
        else 
            grp_fu_435_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_435_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_435_p_din0, grp_AWGN_1_fu_336_grp_fu_435_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_435_p0 <= grp_AWGN_1_fu_336_grp_fu_435_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_435_p0 <= grp_Rayleigh_1_fu_274_grp_fu_435_p_din0;
        else 
            grp_fu_435_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_435_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_435_p_din1, grp_AWGN_1_fu_336_grp_fu_435_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_435_p1 <= grp_AWGN_1_fu_336_grp_fu_435_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_435_p1 <= grp_Rayleigh_1_fu_274_grp_fu_435_p_din1;
        else 
            grp_fu_435_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_439_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_439_p_ce, grp_AWGN_1_fu_336_grp_fu_439_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_439_ce <= grp_AWGN_1_fu_336_grp_fu_439_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_439_ce <= grp_Rayleigh_1_fu_274_grp_fu_439_p_ce;
        else 
            grp_fu_439_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_439_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_439_p_din0, grp_AWGN_1_fu_336_grp_fu_439_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_439_p0 <= grp_AWGN_1_fu_336_grp_fu_439_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_439_p0 <= grp_Rayleigh_1_fu_274_grp_fu_439_p_din0;
        else 
            grp_fu_439_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_439_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_439_p_din1, grp_AWGN_1_fu_336_grp_fu_439_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_439_p1 <= grp_AWGN_1_fu_336_grp_fu_439_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_439_p1 <= grp_Rayleigh_1_fu_274_grp_fu_439_p_din1;
        else 
            grp_fu_439_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_443_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_443_p_ce, grp_AWGN_1_fu_336_grp_fu_443_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_443_ce <= grp_AWGN_1_fu_336_grp_fu_443_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_443_ce <= grp_Rayleigh_1_fu_274_grp_fu_443_p_ce;
        else 
            grp_fu_443_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_443_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_443_p_din0, grp_AWGN_1_fu_336_grp_fu_443_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_443_p0 <= grp_AWGN_1_fu_336_grp_fu_443_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_443_p0 <= grp_Rayleigh_1_fu_274_grp_fu_443_p_din0;
        else 
            grp_fu_443_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_443_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_443_p_din1, grp_AWGN_1_fu_336_grp_fu_443_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_443_p1 <= grp_AWGN_1_fu_336_grp_fu_443_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_443_p1 <= grp_Rayleigh_1_fu_274_grp_fu_443_p_din1;
        else 
            grp_fu_443_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_447_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_447_p_ce, grp_AWGN_1_fu_336_grp_fu_447_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_447_ce <= grp_AWGN_1_fu_336_grp_fu_447_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_447_ce <= grp_Rayleigh_1_fu_274_grp_fu_447_p_ce;
        else 
            grp_fu_447_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_447_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_447_p_din0, grp_AWGN_1_fu_336_grp_fu_447_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_447_p0 <= grp_AWGN_1_fu_336_grp_fu_447_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_447_p0 <= grp_Rayleigh_1_fu_274_grp_fu_447_p_din0;
        else 
            grp_fu_447_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_447_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_447_p_din1, grp_AWGN_1_fu_336_grp_fu_447_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_447_p1 <= grp_AWGN_1_fu_336_grp_fu_447_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_447_p1 <= grp_Rayleigh_1_fu_274_grp_fu_447_p_din1;
        else 
            grp_fu_447_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_451_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_451_p_ce, grp_AWGN_1_fu_336_grp_fu_451_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_451_ce <= grp_AWGN_1_fu_336_grp_fu_451_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_451_ce <= grp_Rayleigh_1_fu_274_grp_fu_451_p_ce;
        else 
            grp_fu_451_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_451_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_451_p_din0, grp_AWGN_1_fu_336_grp_fu_451_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_451_p0 <= grp_AWGN_1_fu_336_grp_fu_451_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_451_p0 <= grp_Rayleigh_1_fu_274_grp_fu_451_p_din0;
        else 
            grp_fu_451_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_451_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_451_p_din1, grp_AWGN_1_fu_336_grp_fu_451_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_451_p1 <= grp_AWGN_1_fu_336_grp_fu_451_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_451_p1 <= grp_Rayleigh_1_fu_274_grp_fu_451_p_din1;
        else 
            grp_fu_451_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_455_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_455_p_ce, grp_AWGN_1_fu_336_grp_fu_455_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_455_ce <= grp_AWGN_1_fu_336_grp_fu_455_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_ce <= grp_Rayleigh_1_fu_274_grp_fu_455_p_ce;
        else 
            grp_fu_455_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_455_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_455_p_din0, grp_AWGN_1_fu_336_grp_fu_455_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_455_p0 <= grp_AWGN_1_fu_336_grp_fu_455_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_p0 <= grp_Rayleigh_1_fu_274_grp_fu_455_p_din0;
        else 
            grp_fu_455_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_455_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_455_p_din1, grp_AWGN_1_fu_336_grp_fu_455_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_455_p1 <= grp_AWGN_1_fu_336_grp_fu_455_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_p1 <= grp_Rayleigh_1_fu_274_grp_fu_455_p_din1;
        else 
            grp_fu_455_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_459_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_459_p_ce, grp_AWGN_1_fu_336_grp_fu_459_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_459_ce <= grp_AWGN_1_fu_336_grp_fu_459_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_459_ce <= grp_Rayleigh_1_fu_274_grp_fu_459_p_ce;
        else 
            grp_fu_459_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_459_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_459_p_din0, grp_AWGN_1_fu_336_grp_fu_459_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_459_p0 <= grp_AWGN_1_fu_336_grp_fu_459_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_459_p0 <= grp_Rayleigh_1_fu_274_grp_fu_459_p_din0;
        else 
            grp_fu_459_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_459_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_459_p_din1, grp_AWGN_1_fu_336_grp_fu_459_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_459_p1 <= grp_AWGN_1_fu_336_grp_fu_459_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_459_p1 <= grp_Rayleigh_1_fu_274_grp_fu_459_p_din1;
        else 
            grp_fu_459_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_463_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_463_p_ce, grp_AWGN_1_fu_336_grp_fu_463_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_463_ce <= grp_AWGN_1_fu_336_grp_fu_463_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_463_ce <= grp_Rayleigh_1_fu_274_grp_fu_463_p_ce;
        else 
            grp_fu_463_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_463_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_463_p_din0, grp_AWGN_1_fu_336_grp_fu_463_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_463_p0 <= grp_AWGN_1_fu_336_grp_fu_463_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_463_p0 <= grp_Rayleigh_1_fu_274_grp_fu_463_p_din0;
        else 
            grp_fu_463_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_463_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_463_p_din1, grp_AWGN_1_fu_336_grp_fu_463_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_463_p1 <= grp_AWGN_1_fu_336_grp_fu_463_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_463_p1 <= grp_Rayleigh_1_fu_274_grp_fu_463_p_din1;
        else 
            grp_fu_463_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_467_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_467_p_ce, grp_AWGN_1_fu_336_grp_fu_467_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_467_ce <= grp_AWGN_1_fu_336_grp_fu_467_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_467_ce <= grp_Rayleigh_1_fu_274_grp_fu_467_p_ce;
        else 
            grp_fu_467_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_467_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_467_p_din0, grp_AWGN_1_fu_336_grp_fu_467_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_467_p0 <= grp_AWGN_1_fu_336_grp_fu_467_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_467_p0 <= grp_Rayleigh_1_fu_274_grp_fu_467_p_din0;
        else 
            grp_fu_467_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_467_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_467_p_din1, grp_AWGN_1_fu_336_grp_fu_467_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_467_p1 <= grp_AWGN_1_fu_336_grp_fu_467_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_467_p1 <= grp_Rayleigh_1_fu_274_grp_fu_467_p_din1;
        else 
            grp_fu_467_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_471_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_471_p_ce, grp_AWGN_1_fu_336_grp_fu_471_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_471_ce <= grp_AWGN_1_fu_336_grp_fu_471_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_471_ce <= grp_Rayleigh_1_fu_274_grp_fu_471_p_ce;
        else 
            grp_fu_471_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_471_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_471_p_din0, grp_AWGN_1_fu_336_grp_fu_471_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_471_p0 <= grp_AWGN_1_fu_336_grp_fu_471_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_471_p0 <= grp_Rayleigh_1_fu_274_grp_fu_471_p_din0;
        else 
            grp_fu_471_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_471_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_471_p_din1, grp_AWGN_1_fu_336_grp_fu_471_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_471_p1 <= grp_AWGN_1_fu_336_grp_fu_471_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_471_p1 <= grp_Rayleigh_1_fu_274_grp_fu_471_p_din1;
        else 
            grp_fu_471_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_475_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_475_p_ce, grp_AWGN_1_fu_336_grp_fu_475_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_475_ce <= grp_AWGN_1_fu_336_grp_fu_475_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_475_ce <= grp_Rayleigh_1_fu_274_grp_fu_475_p_ce;
        else 
            grp_fu_475_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_475_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_475_p_din0, grp_AWGN_1_fu_336_grp_fu_475_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_475_p0 <= grp_AWGN_1_fu_336_grp_fu_475_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_475_p0 <= grp_Rayleigh_1_fu_274_grp_fu_475_p_din0;
        else 
            grp_fu_475_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_475_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_475_p_din1, grp_AWGN_1_fu_336_grp_fu_475_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_475_p1 <= grp_AWGN_1_fu_336_grp_fu_475_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_475_p1 <= grp_Rayleigh_1_fu_274_grp_fu_475_p_din1;
        else 
            grp_fu_475_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_479_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_479_p_ce, grp_AWGN_1_fu_336_grp_fu_479_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_479_ce <= grp_AWGN_1_fu_336_grp_fu_479_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_479_ce <= grp_Rayleigh_1_fu_274_grp_fu_479_p_ce;
        else 
            grp_fu_479_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_479_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_479_p_din0, grp_AWGN_1_fu_336_grp_fu_479_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_479_p0 <= grp_AWGN_1_fu_336_grp_fu_479_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_479_p0 <= grp_Rayleigh_1_fu_274_grp_fu_479_p_din0;
        else 
            grp_fu_479_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_479_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_479_p_din1, grp_AWGN_1_fu_336_grp_fu_479_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_479_p1 <= grp_AWGN_1_fu_336_grp_fu_479_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_479_p1 <= grp_Rayleigh_1_fu_274_grp_fu_479_p_din1;
        else 
            grp_fu_479_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_483_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_483_p_ce, grp_AWGN_1_fu_336_grp_fu_483_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_483_ce <= grp_AWGN_1_fu_336_grp_fu_483_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_483_ce <= grp_Rayleigh_1_fu_274_grp_fu_483_p_ce;
        else 
            grp_fu_483_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_483_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_483_p_din0, grp_AWGN_1_fu_336_grp_fu_483_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_483_p0 <= grp_AWGN_1_fu_336_grp_fu_483_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_483_p0 <= grp_Rayleigh_1_fu_274_grp_fu_483_p_din0;
        else 
            grp_fu_483_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_483_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_483_p_din1, grp_AWGN_1_fu_336_grp_fu_483_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_483_p1 <= grp_AWGN_1_fu_336_grp_fu_483_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_483_p1 <= grp_Rayleigh_1_fu_274_grp_fu_483_p_din1;
        else 
            grp_fu_483_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_487_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_487_p_ce, grp_AWGN_1_fu_336_grp_fu_487_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_487_ce <= grp_AWGN_1_fu_336_grp_fu_487_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_487_ce <= grp_Rayleigh_1_fu_274_grp_fu_487_p_ce;
        else 
            grp_fu_487_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_487_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_487_p_din0, grp_AWGN_1_fu_336_grp_fu_487_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_487_p0 <= grp_AWGN_1_fu_336_grp_fu_487_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_487_p0 <= grp_Rayleigh_1_fu_274_grp_fu_487_p_din0;
        else 
            grp_fu_487_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_487_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_487_p_din1, grp_AWGN_1_fu_336_grp_fu_487_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_487_p1 <= grp_AWGN_1_fu_336_grp_fu_487_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_487_p1 <= grp_Rayleigh_1_fu_274_grp_fu_487_p_din1;
        else 
            grp_fu_487_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_491_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_491_p_ce, grp_AWGN_1_fu_336_grp_fu_491_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_491_ce <= grp_AWGN_1_fu_336_grp_fu_491_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_491_ce <= grp_Rayleigh_1_fu_274_grp_fu_491_p_ce;
        else 
            grp_fu_491_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_491_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_491_p_din0, grp_AWGN_1_fu_336_grp_fu_491_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_491_p0 <= grp_AWGN_1_fu_336_grp_fu_491_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_491_p0 <= grp_Rayleigh_1_fu_274_grp_fu_491_p_din0;
        else 
            grp_fu_491_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_491_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_491_p_din1, grp_AWGN_1_fu_336_grp_fu_491_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_491_p1 <= grp_AWGN_1_fu_336_grp_fu_491_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_491_p1 <= grp_Rayleigh_1_fu_274_grp_fu_491_p_din1;
        else 
            grp_fu_491_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_495_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_495_p_ce, grp_AWGN_1_fu_336_grp_fu_495_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_495_ce <= grp_AWGN_1_fu_336_grp_fu_495_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_495_ce <= grp_Rayleigh_1_fu_274_grp_fu_495_p_ce;
        else 
            grp_fu_495_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_495_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_495_p_din0, grp_AWGN_1_fu_336_grp_fu_495_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_495_p0 <= grp_AWGN_1_fu_336_grp_fu_495_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_495_p0 <= grp_Rayleigh_1_fu_274_grp_fu_495_p_din0;
        else 
            grp_fu_495_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_495_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_495_p_din1, grp_AWGN_1_fu_336_grp_fu_495_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_495_p1 <= grp_AWGN_1_fu_336_grp_fu_495_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_495_p1 <= grp_Rayleigh_1_fu_274_grp_fu_495_p_din1;
        else 
            grp_fu_495_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_499_ce_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_499_p_ce, grp_AWGN_1_fu_336_grp_fu_499_p_ce, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_499_ce <= grp_AWGN_1_fu_336_grp_fu_499_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_499_ce <= grp_Rayleigh_1_fu_274_grp_fu_499_p_ce;
        else 
            grp_fu_499_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_499_p0_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_499_p_din0, grp_AWGN_1_fu_336_grp_fu_499_p_din0, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_499_p0 <= grp_AWGN_1_fu_336_grp_fu_499_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_499_p0 <= grp_Rayleigh_1_fu_274_grp_fu_499_p_din0;
        else 
            grp_fu_499_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_499_p1_assign_proc : process(grp_Rayleigh_1_fu_274_grp_fu_499_p_din1, grp_AWGN_1_fu_336_grp_fu_499_p_din1, ap_CS_fsm_state9, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            grp_fu_499_p1 <= grp_AWGN_1_fu_336_grp_fu_499_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_499_p1 <= grp_Rayleigh_1_fu_274_grp_fu_499_p_din1;
        else 
            grp_fu_499_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_stream_read_assign_proc : process(grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            in_stream_read <= grp_AES_En_De_fu_207_TOP_ap_uint_8_ap_uint_8_in_stream_read;
        else 
            in_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_write_assign_proc : process(grp_TOP_Pipeline_mem_rd_fu_200_in_stream_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_write <= grp_TOP_Pipeline_mem_rd_fu_200_in_stream_write;
        else 
            in_stream_write <= ap_const_logic_0;
        end if; 
    end process;


    noise_out_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_noise_out_read, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            noise_out_read <= grp_TOP_Pipeline_VITIS_LOOP_91_2_fu_351_noise_out_read;
        else 
            noise_out_read <= ap_const_logic_0;
        end if; 
    end process;


    noise_out_write_assign_proc : process(grp_AWGN_1_fu_336_noise_out_write, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            noise_out_write <= grp_AWGN_1_fu_336_noise_out_write;
        else 
            noise_out_write <= ap_const_logic_0;
        end if; 
    end process;

    out_data <= grp_TOP_Pipeline_mem_wr_fu_378_out_data;
    out_data_ap_vld <= grp_TOP_Pipeline_mem_wr_fu_378_out_data_ap_vld;

    xi_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xi_read, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            xi_read <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xi_read;
        else 
            xi_read <= ap_const_logic_0;
        end if; 
    end process;


    xi_write_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            xi_write <= grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xi_write;
        else 
            xi_write <= ap_const_logic_0;
        end if; 
    end process;


    xr_read_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xr_read, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            xr_read <= grp_TOP_Pipeline_VITIS_LOOP_61_1_fu_325_xr_read;
        else 
            xr_read <= ap_const_logic_0;
        end if; 
    end process;


    xr_write_assign_proc : process(grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_write, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            xr_write <= grp_TOP_Pipeline_VITIS_LOOP_15_1_fu_264_xr_write;
        else 
            xr_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
