$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Thu Nov 03 16:25:34 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_FPGA_RESET_N $end
$var wire 1 } ww_SW [9] $end
$var wire 1 ~ ww_SW [8] $end
$var wire 1 !! ww_SW [7] $end
$var wire 1 "! ww_SW [6] $end
$var wire 1 #! ww_SW [5] $end
$var wire 1 $! ww_SW [4] $end
$var wire 1 %! ww_SW [3] $end
$var wire 1 &! ww_SW [2] $end
$var wire 1 '! ww_SW [1] $end
$var wire 1 (! ww_SW [0] $end
$var wire 1 )! ww_LEDR [9] $end
$var wire 1 *! ww_LEDR [8] $end
$var wire 1 +! ww_LEDR [7] $end
$var wire 1 ,! ww_LEDR [6] $end
$var wire 1 -! ww_LEDR [5] $end
$var wire 1 .! ww_LEDR [4] $end
$var wire 1 /! ww_LEDR [3] $end
$var wire 1 0! ww_LEDR [2] $end
$var wire 1 1! ww_LEDR [1] $end
$var wire 1 2! ww_LEDR [0] $end
$var wire 1 3! ww_PC_OUT [8] $end
$var wire 1 4! ww_PC_OUT [7] $end
$var wire 1 5! ww_PC_OUT [6] $end
$var wire 1 6! ww_PC_OUT [5] $end
$var wire 1 7! ww_PC_OUT [4] $end
$var wire 1 8! ww_PC_OUT [3] $end
$var wire 1 9! ww_PC_OUT [2] $end
$var wire 1 :! ww_PC_OUT [1] $end
$var wire 1 ;! ww_PC_OUT [0] $end
$var wire 1 <! ww_HEX0 [6] $end
$var wire 1 =! ww_HEX0 [5] $end
$var wire 1 >! ww_HEX0 [4] $end
$var wire 1 ?! ww_HEX0 [3] $end
$var wire 1 @! ww_HEX0 [2] $end
$var wire 1 A! ww_HEX0 [1] $end
$var wire 1 B! ww_HEX0 [0] $end
$var wire 1 C! ww_HEX1 [6] $end
$var wire 1 D! ww_HEX1 [5] $end
$var wire 1 E! ww_HEX1 [4] $end
$var wire 1 F! ww_HEX1 [3] $end
$var wire 1 G! ww_HEX1 [2] $end
$var wire 1 H! ww_HEX1 [1] $end
$var wire 1 I! ww_HEX1 [0] $end
$var wire 1 J! ww_HEX2 [6] $end
$var wire 1 K! ww_HEX2 [5] $end
$var wire 1 L! ww_HEX2 [4] $end
$var wire 1 M! ww_HEX2 [3] $end
$var wire 1 N! ww_HEX2 [2] $end
$var wire 1 O! ww_HEX2 [1] $end
$var wire 1 P! ww_HEX2 [0] $end
$var wire 1 Q! ww_HEX3 [6] $end
$var wire 1 R! ww_HEX3 [5] $end
$var wire 1 S! ww_HEX3 [4] $end
$var wire 1 T! ww_HEX3 [3] $end
$var wire 1 U! ww_HEX3 [2] $end
$var wire 1 V! ww_HEX3 [1] $end
$var wire 1 W! ww_HEX3 [0] $end
$var wire 1 X! ww_HEX4 [6] $end
$var wire 1 Y! ww_HEX4 [5] $end
$var wire 1 Z! ww_HEX4 [4] $end
$var wire 1 [! ww_HEX4 [3] $end
$var wire 1 \! ww_HEX4 [2] $end
$var wire 1 ]! ww_HEX4 [1] $end
$var wire 1 ^! ww_HEX4 [0] $end
$var wire 1 _! ww_HEX5 [6] $end
$var wire 1 `! ww_HEX5 [5] $end
$var wire 1 a! ww_HEX5 [4] $end
$var wire 1 b! ww_HEX5 [3] $end
$var wire 1 c! ww_HEX5 [2] $end
$var wire 1 d! ww_HEX5 [1] $end
$var wire 1 e! ww_HEX5 [0] $end
$var wire 1 f! \CLOCK_50~input_o\ $end
$var wire 1 g! \KEY[1]~input_o\ $end
$var wire 1 h! \KEY[2]~input_o\ $end
$var wire 1 i! \KEY[3]~input_o\ $end
$var wire 1 j! \FPGA_RESET_N~input_o\ $end
$var wire 1 k! \SW[0]~input_o\ $end
$var wire 1 l! \SW[1]~input_o\ $end
$var wire 1 m! \SW[2]~input_o\ $end
$var wire 1 n! \SW[3]~input_o\ $end
$var wire 1 o! \SW[4]~input_o\ $end
$var wire 1 p! \SW[5]~input_o\ $end
$var wire 1 q! \SW[6]~input_o\ $end
$var wire 1 r! \SW[7]~input_o\ $end
$var wire 1 s! \SW[8]~input_o\ $end
$var wire 1 t! \SW[9]~input_o\ $end
$var wire 1 u! \LEDR[0]~output_o\ $end
$var wire 1 v! \LEDR[1]~output_o\ $end
$var wire 1 w! \LEDR[2]~output_o\ $end
$var wire 1 x! \LEDR[3]~output_o\ $end
$var wire 1 y! \LEDR[4]~output_o\ $end
$var wire 1 z! \LEDR[5]~output_o\ $end
$var wire 1 {! \LEDR[6]~output_o\ $end
$var wire 1 |! \LEDR[7]~output_o\ $end
$var wire 1 }! \LEDR[8]~output_o\ $end
$var wire 1 ~! \LEDR[9]~output_o\ $end
$var wire 1 !" \PC_OUT[0]~output_o\ $end
$var wire 1 "" \PC_OUT[1]~output_o\ $end
$var wire 1 #" \PC_OUT[2]~output_o\ $end
$var wire 1 $" \PC_OUT[3]~output_o\ $end
$var wire 1 %" \PC_OUT[4]~output_o\ $end
$var wire 1 &" \PC_OUT[5]~output_o\ $end
$var wire 1 '" \PC_OUT[6]~output_o\ $end
$var wire 1 (" \PC_OUT[7]~output_o\ $end
$var wire 1 )" \PC_OUT[8]~output_o\ $end
$var wire 1 *" \HEX0[0]~output_o\ $end
$var wire 1 +" \HEX0[1]~output_o\ $end
$var wire 1 ," \HEX0[2]~output_o\ $end
$var wire 1 -" \HEX0[3]~output_o\ $end
$var wire 1 ." \HEX0[4]~output_o\ $end
$var wire 1 /" \HEX0[5]~output_o\ $end
$var wire 1 0" \HEX0[6]~output_o\ $end
$var wire 1 1" \HEX1[0]~output_o\ $end
$var wire 1 2" \HEX1[1]~output_o\ $end
$var wire 1 3" \HEX1[2]~output_o\ $end
$var wire 1 4" \HEX1[3]~output_o\ $end
$var wire 1 5" \HEX1[4]~output_o\ $end
$var wire 1 6" \HEX1[5]~output_o\ $end
$var wire 1 7" \HEX1[6]~output_o\ $end
$var wire 1 8" \HEX2[0]~output_o\ $end
$var wire 1 9" \HEX2[1]~output_o\ $end
$var wire 1 :" \HEX2[2]~output_o\ $end
$var wire 1 ;" \HEX2[3]~output_o\ $end
$var wire 1 <" \HEX2[4]~output_o\ $end
$var wire 1 =" \HEX2[5]~output_o\ $end
$var wire 1 >" \HEX2[6]~output_o\ $end
$var wire 1 ?" \HEX3[0]~output_o\ $end
$var wire 1 @" \HEX3[1]~output_o\ $end
$var wire 1 A" \HEX3[2]~output_o\ $end
$var wire 1 B" \HEX3[3]~output_o\ $end
$var wire 1 C" \HEX3[4]~output_o\ $end
$var wire 1 D" \HEX3[5]~output_o\ $end
$var wire 1 E" \HEX3[6]~output_o\ $end
$var wire 1 F" \HEX4[0]~output_o\ $end
$var wire 1 G" \HEX4[1]~output_o\ $end
$var wire 1 H" \HEX4[2]~output_o\ $end
$var wire 1 I" \HEX4[3]~output_o\ $end
$var wire 1 J" \HEX4[4]~output_o\ $end
$var wire 1 K" \HEX4[5]~output_o\ $end
$var wire 1 L" \HEX4[6]~output_o\ $end
$var wire 1 M" \HEX5[0]~output_o\ $end
$var wire 1 N" \HEX5[1]~output_o\ $end
$var wire 1 O" \HEX5[2]~output_o\ $end
$var wire 1 P" \HEX5[3]~output_o\ $end
$var wire 1 Q" \HEX5[4]~output_o\ $end
$var wire 1 R" \HEX5[5]~output_o\ $end
$var wire 1 S" \HEX5[6]~output_o\ $end
$var wire 1 T" \KEY[0]~input_o\ $end
$var wire 1 U" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 V" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 W" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 X" \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 Y" \CPU|MUX_PC|saida_MUX[2]~2_combout\ $end
$var wire 1 Z" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 [" \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 \" \CPU|MUX_PC|saida_MUX[3]~3_combout\ $end
$var wire 1 ]" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 ^" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 _" \CPU|MUX_PC|saida_MUX[4]~4_combout\ $end
$var wire 1 `" \CPU|incrementaPC|Add0~18\ $end
$var wire 1 a" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 b" \CPU|MUX_PC|saida_MUX[5]~5_combout\ $end
$var wire 1 c" \CPU|incrementaPC|Add0~22\ $end
$var wire 1 d" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 e" \CPU|MUX_PC|saida_MUX[6]~6_combout\ $end
$var wire 1 f" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 g" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 h" \CPU|MUX_PC|saida_MUX[7]~7_combout\ $end
$var wire 1 i" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 j" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 k" \CPU|MUX_PC|saida_MUX[8]~8_combout\ $end
$var wire 1 l" \ROM|memROM~1_combout\ $end
$var wire 1 m" \ROM|memROM~5_combout\ $end
$var wire 1 n" \ROM|memROM~7_combout\ $end
$var wire 1 o" \CPU|decoder|Equal8~1_combout\ $end
$var wire 1 p" \ROM|memROM~9_combout\ $end
$var wire 1 q" \ROM|memROM~10_combout\ $end
$var wire 1 r" \ROM|memROM~3_combout\ $end
$var wire 1 s" \CPU|decoder|OP~0_combout\ $end
$var wire 1 t" \RAM|ram~47_combout\ $end
$var wire 1 u" \RAM|ram~21_q\ $end
$var wire 1 v" \CPU|MUXULA|saida_MUX[6]~5_combout\ $end
$var wire 1 w" \RAM|ram~20_q\ $end
$var wire 1 x" \CPU|MUXULA|saida_MUX[5]~4_combout\ $end
$var wire 1 y" \RAM|ram~19_q\ $end
$var wire 1 z" \CPU|MUXULA|saida_MUX[4]~3_combout\ $end
$var wire 1 {" \RAM|ram~18_q\ $end
$var wire 1 |" \CPU|MUXULA|saida_MUX[3]~2_combout\ $end
$var wire 1 }" \RAM|ram~17_q\ $end
$var wire 1 ~" \CPU|MUXULA|saida_MUX[2]~1_combout\ $end
$var wire 1 !# \RAM|ram~16_q\ $end
$var wire 1 "# \CPU|MUXULA|saida_MUX[1]~6_combout\ $end
$var wire 1 ## \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 $# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 %# \CPU|ULA1|result[0]~6_combout\ $end
$var wire 1 &# \ROM|memROM~4_combout\ $end
$var wire 1 '# \ROM|memROM~8_combout\ $end
$var wire 1 (# \ROM|memROM~6_combout\ $end
$var wire 1 )# \CPU|decoder|saida[6]~0_combout\ $end
$var wire 1 *# \CPU|REGs|registrador~12_q\ $end
$var wire 1 +# \RAM|ram~15_q\ $end
$var wire 1 ,# \CPU|MUXULA|saida_MUX[0]~7_combout\ $end
$var wire 1 -# \CPU|ULA1|Add0~6\ $end
$var wire 1 .# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 /# \CPU|ULA1|result[1]~5_combout\ $end
$var wire 1 0# \CPU|REGs|registrador~13_q\ $end
$var wire 1 1# \CPU|ULA1|Add0~10\ $end
$var wire 1 2# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 3# \CPU|ULA1|result[2]~0_combout\ $end
$var wire 1 4# \CPU|REGs|registrador~14_q\ $end
$var wire 1 5# \CPU|ULA1|Add0~14\ $end
$var wire 1 6# \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 7# \CPU|ULA1|result[3]~1_combout\ $end
$var wire 1 8# \CPU|REGs|registrador~15_q\ $end
$var wire 1 9# \CPU|ULA1|Add0~18\ $end
$var wire 1 :# \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 ;# \CPU|ULA1|result[4]~2_combout\ $end
$var wire 1 <# \CPU|REGs|registrador~16_q\ $end
$var wire 1 =# \CPU|ULA1|Add0~22\ $end
$var wire 1 ># \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 ?# \CPU|ULA1|result[5]~3_combout\ $end
$var wire 1 @# \CPU|REGs|registrador~17_q\ $end
$var wire 1 A# \CPU|ULA1|Add0~26\ $end
$var wire 1 B# \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 C# \CPU|ULA1|result[6]~4_combout\ $end
$var wire 1 D# \CPU|REGs|registrador~18_q\ $end
$var wire 1 E# \CPU|ULA1|Add0~30\ $end
$var wire 1 F# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 G# \CPU|REGs|registrador~19_q\ $end
$var wire 1 H# \RAM|ram~22_q\ $end
$var wire 1 I# \CPU|MUXULA|saida_MUX[7]~0_combout\ $end
$var wire 1 J# \CPU|ULA1|flagNeg~0_combout\ $end
$var wire 1 K# \CPU|FF_Neg|DOUT~0_combout\ $end
$var wire 1 L# \CPU|FF_Neg|DOUT~1_combout\ $end
$var wire 1 M# \CPU|FF_Neg|DOUT~q\ $end
$var wire 1 N# \CPU|ULA1|flagNeg~1_combout\ $end
$var wire 1 O# \CPU|FF_Zero|DOUT~2_combout\ $end
$var wire 1 P# \CPU|FF_Zero|DOUT~3_combout\ $end
$var wire 1 Q# \CPU|FF_Zero|DOUT~4_combout\ $end
$var wire 1 R# \CPU|FF_Zero|DOUT~0_combout\ $end
$var wire 1 S# \CPU|FF_Zero|DOUT~1_combout\ $end
$var wire 1 T# \CPU|FF_Zero|DOUT~5_combout\ $end
$var wire 1 U# \CPU|FF_Zero|DOUT~q\ $end
$var wire 1 V# \CPU|LogicaDesvio|DOUT[0]~0_combout\ $end
$var wire 1 W# \CPU|LogicaDesvio|DOUT[0]~1_combout\ $end
$var wire 1 X# \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 Y# \CPU|MUX_PC|saida_MUX[1]~1_combout\ $end
$var wire 1 Z# \ROM|memROM~0_combout\ $end
$var wire 1 [# \ROM|memROM~2_combout\ $end
$var wire 1 \# \CPU|decoder|Equal8~0_combout\ $end
$var wire 1 ]# \CPU|MUX_PC|saida_MUX[0]~0_combout\ $end
$var wire 1 ^# \CPU|PC|DOUT\ [8] $end
$var wire 1 _# \CPU|PC|DOUT\ [7] $end
$var wire 1 `# \CPU|PC|DOUT\ [6] $end
$var wire 1 a# \CPU|PC|DOUT\ [5] $end
$var wire 1 b# \CPU|PC|DOUT\ [4] $end
$var wire 1 c# \CPU|PC|DOUT\ [3] $end
$var wire 1 d# \CPU|PC|DOUT\ [2] $end
$var wire 1 e# \CPU|PC|DOUT\ [1] $end
$var wire 1 f# \CPU|PC|DOUT\ [0] $end
$var wire 1 g# \CPU|LogicaDesvio|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 h# \CPU|decoder|ALT_INV_Equal8~1_combout\ $end
$var wire 1 i# \CPU|FF_Zero|ALT_INV_DOUT~4_combout\ $end
$var wire 1 j# \CPU|FF_Zero|ALT_INV_DOUT~3_combout\ $end
$var wire 1 k# \CPU|MUXULA|ALT_INV_saida_MUX[0]~7_combout\ $end
$var wire 1 l# \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 m# \CPU|FF_Zero|ALT_INV_DOUT~2_combout\ $end
$var wire 1 n# \CPU|MUXULA|ALT_INV_saida_MUX[1]~6_combout\ $end
$var wire 1 o# \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 p# \CPU|MUXULA|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 q# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 r# \CPU|ULA1|ALT_INV_result[5]~3_combout\ $end
$var wire 1 s# \CPU|MUXULA|ALT_INV_saida_MUX[5]~4_combout\ $end
$var wire 1 t# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 u# \CPU|ULA1|ALT_INV_result[4]~2_combout\ $end
$var wire 1 v# \CPU|MUXULA|ALT_INV_saida_MUX[4]~3_combout\ $end
$var wire 1 w# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 x# \CPU|ULA1|ALT_INV_result[3]~1_combout\ $end
$var wire 1 y# \CPU|MUXULA|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 z# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 {# \CPU|ULA1|ALT_INV_result[2]~0_combout\ $end
$var wire 1 |# \CPU|MUXULA|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 ~# \CPU|FF_Zero|ALT_INV_DOUT~1_combout\ $end
$var wire 1 !$ \CPU|FF_Zero|ALT_INV_DOUT~0_combout\ $end
$var wire 1 "$ \CPU|ULA1|ALT_INV_flagNeg~1_combout\ $end
$var wire 1 #$ \CPU|FF_Neg|ALT_INV_DOUT~0_combout\ $end
$var wire 1 $$ \CPU|ULA1|ALT_INV_flagNeg~0_combout\ $end
$var wire 1 %$ \CPU|decoder|ALT_INV_OP~0_combout\ $end
$var wire 1 &$ \CPU|MUXULA|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 '$ \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 ($ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 )$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 *$ \CPU|LogicaDesvio|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 +$ \CPU|FF_Zero|ALT_INV_DOUT~q\ $end
$var wire 1 ,$ \CPU|FF_Neg|ALT_INV_DOUT~q\ $end
$var wire 1 -$ \CPU|decoder|ALT_INV_Equal8~0_combout\ $end
$var wire 1 .$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 /$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 0$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 1$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 2$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 3$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 4$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 5$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 6$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 7$ \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 8$ \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 9$ \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 :$ \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ;$ \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 <$ \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 =$ \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 >$ \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 ?$ \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 @$ \CPU|REGs|ALT_INV_registrador~12_q\ $end
$var wire 1 A$ \CPU|REGs|ALT_INV_registrador~13_q\ $end
$var wire 1 B$ \CPU|REGs|ALT_INV_registrador~18_q\ $end
$var wire 1 C$ \CPU|REGs|ALT_INV_registrador~17_q\ $end
$var wire 1 D$ \CPU|REGs|ALT_INV_registrador~16_q\ $end
$var wire 1 E$ \CPU|REGs|ALT_INV_registrador~15_q\ $end
$var wire 1 F$ \CPU|REGs|ALT_INV_registrador~14_q\ $end
$var wire 1 G$ \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 H$ \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 I$ \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 J$ \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 K$ \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 L$ \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 M$ \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 N$ \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 O$ \CPU|REGs|ALT_INV_registrador~19_q\ $end
$var wire 1 P$ \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 Q$ \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 R$ \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 S$ \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 T$ \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 U$ \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 V$ \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 W$ \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 X$ \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0n
1o
xp
1q
1r
1s
1t
1u
1v
xw
x|
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
1T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1l"
0m"
1n"
1o"
1p"
1q"
0r"
1s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
1$#
1%#
0&#
1'#
0(#
1)#
0*#
0+#
1,#
0-#
1.#
1/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
0W#
0X#
0Y#
1Z#
1[#
0\#
1]#
1g#
0h#
1i#
1j#
0k#
1l#
1m#
0n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
0%$
1&$
1'$
0($
0)$
0*$
1+$
1,$
1-$
0.$
0/$
10$
11$
12$
13$
04$
05$
06$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
0L$
0M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
0X$
xM
xN
xO
1P
xx
xy
xz
1{
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
$end
#10000
0P
0{
0T"
#20000
1P
1{
1T"
1*#
10#
1f#
0?$
0A$
0@$
0$#
1-#
0.#
11#
0U"
1V"
1m"
0o"
0p"
1t"
0Z#
16$
1)$
1h#
01$
1X$
1L$
1M$
1!"
1X#
12#
1.#
0]#
1(#
0V#
0"#
0,#
0q"
0[#
0L$
0K$
0W$
1;!
14$
1($
1k#
1n#
1*$
00$
1c
1Y#
0.#
0/#
1O#
1$#
0-#
0%#
1P#
0)#
0j#
0M$
0m#
1L$
1.#
01#
1Q#
0L$
02#
0i#
1K$
#30000
0P
0{
0T"
#40000
1P
1{
1T"
1!#
1+#
1e#
0f#
1?$
0>$
0l#
0o#
1"#
1,#
0X#
1W"
1U"
0V"
0m"
1o"
1p"
0t"
1Z#
06$
0)$
0h#
11$
0X$
1W$
0k#
0n#
0!"
1""
1X#
0W"
1X"
0.#
11#
1/#
0O#
0$#
1-#
1%#
0P#
0Y#
1]#
0(#
1V#
0"#
0,#
1q"
1[#
0V$
0W$
0;!
1:!
0X"
04$
0($
1k#
1n#
0*$
10$
1j#
1M$
1m#
1L$
0c
1b
1Y#
1Y"
1.#
12#
1V$
0Q#
0.#
0/#
1O#
1$#
0-#
0%#
1P#
1"#
1,#
1)#
0K$
0L$
0Y"
0k#
0n#
0j#
0M$
0m#
1L$
1i#
1.#
01#
1Q#
0.#
11#
1/#
0O#
0$#
1-#
1%#
0P#
0L$
02#
1j#
1M$
1m#
1L$
0i#
1.#
12#
1K$
0Q#
0K$
0L$
1i#
#50000
0P
0{
0T"
#60000
1P
1{
1T"
1f#
0?$
0U"
1V"
0o"
0p"
1r"
03$
1)$
1h#
1X$
1!"
0X#
1W"
0]#
0"#
0,#
0q"
0s"
1&#
1W$
1;!
1X"
02$
1%$
1($
1k#
1n#
1c
0Y#
0V$
1"#
1,#
1##
0%#
0/#
02#
15#
16#
1:#
1>#
1B#
1F#
1O#
0)#
1K#
1Y"
0#$
0m#
0N$
0G$
0H$
0I$
0J$
1K$
0k#
0n#
06#
19#
1$#
0.#
1/#
0O#
0$#
1%#
1N#
1L#
0M$
1J$
0:#
1=#
0"$
1M$
1m#
1L$
1I$
0>#
1A#
1S#
1H$
0B#
1E#
0~#
1G$
0F#
1N$
0L#
0N#
1"$
#70000
0P
0{
0T"
#80000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
1m"
1W#
0Z#
16$
0g#
01$
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
1["
1(#
0V#
0Y"
0[#
0U$
0V$
1W$
0;!
0:!
19!
0["
14$
1*$
00$
0c
0b
1a
1U$
0W#
0K#
1#$
1g#
1Y"
1]#
#90000
0P
0{
0T"
#100000
1P
1{
1T"
1f#
0?$
0U"
1V"
0m"
0n"
0r"
13$
1/$
11$
1X$
1!"
1X#
0]#
0(#
0'#
0&#
0W$
1;!
12$
1.$
10$
1c
1Y#
#110000
0P
0{
0T"
#120000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
1["
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
0U$
0["
1\"
1Y"
1U$
0\"
#130000
0P
0{
0T"
#140000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
1["
0Y"
0U$
1\"
#150000
0P
0{
0T"
#160000
1P
1{
1T"
0d#
1c#
0e#
0f#
1?$
1>$
0<$
1=$
1X"
0Z"
0["
1]"
1X#
0W"
1U"
0V"
0X$
0W$
1U$
0V$
0!"
0""
1$"
0#"
0X#
0X"
1^"
1["
0]"
1Y"
0\"
1Y#
1]#
0U$
0T$
1V$
1W$
0;!
0:!
18!
09!
0^"
0c
0b
0a
1`
0Y#
0Y"
1_"
1\"
1T$
0_"
#170000
0P
0{
0T"
#180000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#190000
0P
0{
0T"
#200000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
1X"
0Y#
1]#
0V$
0W$
0;!
1:!
0X"
0c
1b
1Y#
1Y"
1V$
0Y"
#210000
0P
0{
0T"
#220000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
1X"
1c
0Y#
0V$
1Y"
#230000
0P
0{
0T"
#240000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
0["
1]"
0Y"
1Y#
1]#
1U$
0V$
1W$
0;!
0:!
19!
1^"
1["
0]"
0c
0b
1a
0Y#
1Y"
0\"
0U$
0T$
0^"
1_"
1\"
1T$
0_"
#250000
0P
0{
0T"
#260000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#270000
0P
0{
0T"
#280000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
0["
1]"
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
1U$
1["
0]"
1^"
0\"
1Y"
0T$
0U$
0^"
1\"
1_"
1T$
0_"
#290000
0P
0{
0T"
#300000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
0["
1]"
0Y"
1U$
1^"
0\"
0T$
1_"
#310000
0P
0{
0T"
#320000
1P
1{
1T"
0d#
0c#
1b#
0e#
0f#
1?$
1>$
0;$
1<$
1=$
1X"
0Z"
1["
0]"
0^"
1`"
0l"
1X#
0W"
1U"
0V"
1n"
1o"
1p"
1Z#
06$
0)$
0h#
0/$
0X$
0W$
15$
1T$
0U$
0V$
0!"
0""
1%"
0$"
0#"
0X#
0X"
1a"
1^"
0`"
0["
1Y"
1\"
0_"
0o"
1Y#
1]#
1V#
0"#
0,#
1U$
0T$
0S$
1V$
1W$
0;!
0:!
17!
08!
09!
0a"
1k#
1n#
0*$
1h#
0c
0b
0a
0`
1_
0Y#
0Y"
1b"
1_"
0\"
1S$
1"#
1,#
1.#
0/#
1O#
1$#
0%#
0b"
0M$
0m#
0L$
0k#
0n#
0.#
1/#
0O#
0$#
1%#
0S#
1~#
1M$
1m#
1L$
1S#
0~#
#330000
0P
0{
0T"
#340000
1P
1{
1T"
1f#
0?$
0U"
1V"
1m"
0p"
0Z#
16$
1)$
01$
1X$
1!"
1X#
0]#
0V#
0W$
1;!
1*$
1c
1Y#
#350000
0P
0{
0T"
#360000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0m"
1p"
1Z#
06$
0)$
11$
0X$
1W$
0!"
1""
1X#
0W"
1X"
0Y#
1]#
1V#
0V$
0W$
0;!
1:!
0X"
0*$
0c
1b
1Y#
1Y"
1V$
0Y"
#370000
0P
0{
0T"
#380000
1P
1{
1T"
1f#
0?$
0U"
1V"
0p"
1r"
03$
1)$
1X$
1!"
0X#
1W"
0]#
1W$
1;!
1X"
1c
0Y#
0V$
1Y"
#390000
0P
0{
0T"
#400000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
1m"
0Z#
16$
01$
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
1["
0Y"
1Y#
1]#
0V#
0U$
0V$
1W$
0;!
0:!
19!
0["
1*$
0c
0b
1a
0Y#
1Y"
1\"
1U$
0\"
#410000
0P
0{
0T"
#420000
1P
1{
1T"
1f#
0?$
0U"
1V"
0m"
0n"
0r"
13$
1/$
11$
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#430000
0P
0{
0T"
#440000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
1["
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
0U$
0["
1\"
1Y"
1U$
0\"
#450000
0P
0{
0T"
#460000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
1["
0Y"
0U$
1\"
#470000
0P
0{
0T"
#480000
1P
1{
1T"
0d#
1c#
0e#
0f#
1?$
1>$
0<$
1=$
1X"
0Z"
0["
1]"
1X#
0W"
1U"
0V"
0X$
0W$
1U$
0V$
0!"
0""
1$"
0#"
0X#
0X"
0^"
1`"
1["
0]"
1Y"
0\"
1Y#
1]#
0U$
1T$
1V$
1W$
0;!
0:!
18!
09!
1^"
0`"
1a"
0c
0b
0a
1`
0Y#
0Y"
0_"
1\"
0S$
0T$
0a"
1_"
1b"
1S$
0b"
#490000
0P
0{
0T"
#500000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#510000
0P
0{
0T"
#520000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
1X"
0Y#
1]#
0V$
0W$
0;!
1:!
0X"
0c
1b
1Y#
1Y"
1V$
0Y"
#530000
0P
0{
0T"
#540000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
1X"
1c
0Y#
0V$
1Y"
#550000
0P
0{
0T"
#560000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
0["
1]"
0Y"
1Y#
1]#
1U$
0V$
1W$
0;!
0:!
19!
0^"
1`"
1["
0]"
0c
0b
1a
0Y#
1Y"
0\"
0U$
1T$
1^"
0`"
1a"
0_"
1\"
0S$
0T$
0a"
1_"
1b"
1S$
0b"
#570000
0P
0{
0T"
#580000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#590000
0P
0{
0T"
#600000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
0["
1]"
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
1U$
1["
0]"
0^"
1`"
0\"
1Y"
1T$
0U$
1a"
1^"
0`"
1\"
0_"
0T$
0S$
0a"
1b"
1_"
1S$
0b"
#610000
0P
0{
0T"
#620000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
0["
1]"
0Y"
1U$
0^"
1`"
0\"
1T$
1a"
0_"
0S$
1b"
#630000
0P
0{
0T"
#640000
1P
1{
1T"
0d#
0c#
0b#
1a#
0e#
0f#
1?$
1>$
0:$
1;$
1<$
1=$
1X"
0Z"
1["
0]"
1^"
0`"
0a"
1c"
1X#
0W"
1U"
0V"
1n"
1p"
1Z#
06$
0)$
0/$
0X$
0W$
1S$
0T$
0U$
0V$
0!"
0""
1&"
0%"
0$"
0#"
0X#
0X"
1d"
1a"
0c"
0^"
0["
1Y"
1\"
1_"
0b"
1Y#
1]#
1V#
1U$
1T$
0S$
0R$
1V$
1W$
0;!
0:!
16!
07!
08!
09!
0d"
0*$
0c
0b
0a
0`
0_
1^
0Y#
0Y"
1e"
1b"
0_"
0\"
1R$
0e"
#650000
0P
0{
0T"
#660000
1P
1{
1T"
1f#
0?$
0U"
1V"
1m"
0p"
0Z#
16$
1)$
01$
1X$
1!"
1X#
0]#
0V#
0W$
1;!
1*$
1c
1Y#
#670000
0P
0{
0T"
#680000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0m"
1p"
1Z#
06$
0)$
11$
0X$
1W$
0!"
1""
1X#
0W"
1X"
0Y#
1]#
1V#
0V$
0W$
0;!
1:!
0X"
0*$
0c
1b
1Y#
1Y"
1V$
0Y"
#690000
0P
0{
0T"
#700000
1P
1{
1T"
1f#
0?$
0U"
1V"
0p"
1r"
03$
1)$
1X$
1!"
0X#
1W"
0]#
1W$
1;!
1X"
1c
0Y#
0V$
1Y"
#710000
0P
0{
0T"
#720000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
1m"
0Z#
16$
01$
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
1["
0Y"
1Y#
1]#
0V#
0U$
0V$
1W$
0;!
0:!
19!
0["
1*$
0c
0b
1a
0Y#
1Y"
1\"
1U$
0\"
#730000
0P
0{
0T"
#740000
1P
1{
1T"
1f#
0?$
0U"
1V"
0m"
0n"
0r"
13$
1/$
11$
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#750000
0P
0{
0T"
#760000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
1["
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
0U$
0["
1\"
1Y"
1U$
0\"
#770000
0P
0{
0T"
#780000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
1["
0Y"
0U$
1\"
#790000
0P
0{
0T"
#800000
1P
1{
1T"
0d#
1c#
0e#
0f#
1?$
1>$
0<$
1=$
1X"
0Z"
0["
1]"
1X#
0W"
1U"
0V"
0X$
0W$
1U$
0V$
0!"
0""
1$"
0#"
0X#
0X"
1^"
1["
0]"
1Y"
0\"
1Y#
1]#
0U$
0T$
1V$
1W$
0;!
0:!
18!
09!
0^"
0c
0b
0a
1`
0Y#
0Y"
1_"
1\"
1T$
0_"
#810000
0P
0{
0T"
#820000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#830000
0P
0{
0T"
#840000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
1X"
0Y#
1]#
0V$
0W$
0;!
1:!
0X"
0c
1b
1Y#
1Y"
1V$
0Y"
#850000
0P
0{
0T"
#860000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
1X"
1c
0Y#
0V$
1Y"
#870000
0P
0{
0T"
#880000
1P
1{
1T"
1d#
0e#
0f#
1?$
1>$
0=$
0X"
1Z"
1X#
0W"
1U"
0V"
0X$
0W$
1V$
0!"
0""
1#"
0X#
1X"
0Z"
0["
1]"
0Y"
1Y#
1]#
1U$
0V$
1W$
0;!
0:!
19!
1^"
1["
0]"
0c
0b
1a
0Y#
1Y"
0\"
0U$
0T$
0^"
1_"
1\"
1T$
0_"
#890000
0P
0{
0T"
#900000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
1X#
0]#
0W$
1;!
1c
1Y#
#910000
0P
0{
0T"
#920000
1P
1{
1T"
1e#
0f#
1?$
0>$
0X#
1W"
1U"
0V"
0X$
1W$
0!"
1""
1X#
0W"
0X"
1Z"
0Y#
1]#
1V$
0W$
0;!
1:!
0["
1]"
1X"
0Z"
0c
1b
1Y#
0Y"
0V$
1U$
1["
0]"
1^"
0\"
1Y"
0T$
0U$
0^"
1\"
1_"
1T$
0_"
#930000
0P
0{
0T"
#940000
1P
1{
1T"
1f#
0?$
0U"
1V"
1X$
1!"
0X#
1W"
0]#
1W$
1;!
0X"
1Z"
1c
0Y#
1V$
0["
1]"
0Y"
1U$
1^"
0\"
0T$
1_"
#950000
0P
0{
0T"
#960000
1P
1{
1T"
0d#
0c#
1b#
0e#
0f#
1?$
1>$
0;$
1<$
1=$
1X"
0Z"
1["
0]"
0^"
1`"
1X#
0W"
1U"
0V"
1n"
1p"
1Z#
06$
0)$
0/$
0X$
0W$
1T$
0U$
0V$
0!"
0""
1%"
0$"
0#"
0X#
0X"
0a"
1c"
1^"
0`"
0["
1Y"
1\"
0_"
1Y#
1]#
1V#
1U$
0T$
1S$
1V$
1W$
0;!
0:!
17!
08!
09!
1a"
0c"
1d"
0*$
0c
0b
0a
0`
1_
0Y#
0Y"
0b"
1_"
0\"
0R$
0S$
0d"
1b"
1e"
1R$
0e"
#970000
0P
0{
0T"
#980000
1P
1{
1T"
1f#
0?$
0U"
1V"
1m"
0p"
0Z#
16$
1)$
01$
1X$
1!"
1X#
0]#
0V#
0W$
1;!
1*$
1c
1Y#
#990000
0P
0{
0T"
#1000000
