// Seed: 2241206027
module module_0 ();
  wire id_1;
endmodule
macromodule module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  uwire id_3
);
  wire id_5 = id_3;
  supply0 id_6;
  if (1) begin : LABEL_0
    assign id_5 = id_3;
    if (1'h0) begin : LABEL_1
      assign id_6 = -1;
      assign id_0 = id_2;
    end
  end else logic [1 : !  1 'b0] id_7;
  wire id_8;
  ;
  wire ["" : 1] id_9 = id_1;
  module_0 modCall_1 ();
  assign id_7 = id_6 ? -1 < -1 : -1;
endmodule
