Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Apr 27 18:06:03 2025
| Host         : thinkpad-t480 running 64-bit Fedora Linux 41 (Workstation Edition)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              93 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+---------------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------+---------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | TIMER_0/E[0]             | BTND_DEBOUNCE/sigBTND           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | TIMER_1/E[0]             | BTND_DEBOUNCE/sigBTND           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | SCORE_0_COUNTER/counter2 | BTND_DEBOUNCE/sigBTND           |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | SCORE_1_SYNC/E[0]        | BTND_DEBOUNCE/sigBTND           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | TIMER_2/E[0]             | BTND_DEBOUNCE/sigBTND           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | SCORE_0_SYNC/E[0]        | BTND_DEBOUNCE/sigBTND           |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | EN_LOGIC/E[0]            | BTND_DEBOUNCE/sigBTND           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | SCORE_1_COUNTER/counter2 | BTND_DEBOUNCE/sigBTND           |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                          |                                 |                7 |             18 |         2.57 |
|  CLK100MHZ_IBUF_BUFG |                          | CE_SM/sig_count[0]_i_1_n_0      |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG |                          | BTND_DEBOUNCE/outp_reg_0        |                6 |             24 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                          | BTND_DEBOUNCE/sigBTND           |               12 |             26 |         2.17 |
|  CLK100MHZ_IBUF_BUFG |                          | CE_TIME/sig_count[0]_i_1__1_n_0 |                7 |             27 |         3.86 |
+----------------------+--------------------------+---------------------------------+------------------+----------------+--------------+


